==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 126.953 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 71.14 seconds; current allocated memory: 135.949 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,238 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,523 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 833 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 523 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'somme'. (calculateLayer4.cpp:29:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:25:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:25:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:28:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.34.44.53.64)' into 'fp_struct<double>::to_double() const (.31.41.50.61)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.31.41.50.61)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_nan<double>(char const*)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'exp_reduce_::expm1(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_nan<double>(char const*)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'hls::tanh(double)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:10:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:21:23 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.551 seconds; current allocated memory: 137.453 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 137.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 146.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 152.707 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:158:9) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 179.797 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 203.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 209.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 210.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 120, function 'generic_tanh<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 212.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 213.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_1', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_2', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_18', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_22', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_24', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 270, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 216.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 217.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 218.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 218.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 223.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_double_s' pipeline 'generic_tanh<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.053 seconds; current allocated memory: 231.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'dmul_64ns_64ns_64_7_max_dsp_1' is changed to 'dmul_64ns_64ns_64_7_max_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.923 seconds; current allocated memory: 236.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Bundling port 'Layer4_Neurons_CPU', 'Layer3_Neurons_CPU' and 'Layer3_Weights_CPU' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.608 seconds; current allocated memory: 242.055 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.084 seconds; current allocated memory: 245.668 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.346 seconds; current allocated memory: 256.113 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 97.439 seconds; current allocated memory: 129.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 121.531 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 67.449 seconds; current allocated memory: 130.605 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,238 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,523 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 833 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 746 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 456 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 460 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'somme'. (calculateLayer4.cpp:29:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:25:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:25:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:28:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.34.44.53.64)' into 'fp_struct<double>::to_double() const (.31.41.50.61)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.31.41.50.61)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_nan<double>(char const*)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'exp_reduce_::expm1(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_nan<double>(char const*)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'hls::tanh(double)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:10:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:21:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:21:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:21:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.1 seconds; current allocated memory: 132.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 132.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 141.402 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 147.281 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:158:9) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 174.066 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 197.402 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 203.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 204.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 120, function 'generic_tanh<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 206.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 207.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:30) on port 'gmem' (calculateLayer4.cpp:30) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 279, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 210.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 211.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 211.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 212.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 216.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_double_s' pipeline 'generic_tanh<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.337 seconds; current allocated memory: 226.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'dmul_64ns_64ns_64_7_max_dsp_1' is changed to 'dmul_64ns_64ns_64_7_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'calculateLayer4_Pipeline_calculateLayer4_loop' is 17652 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp644)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp653)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp652)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp651)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp650)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp649)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp648)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp645)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp643)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp642)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp641)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 
    == ap_block_pp0_stage21_11001_ignoreCallOp640)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp639)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp638)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp662)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp661)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp660)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp659)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp658)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp657)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp656)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp655)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp647)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp654)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp646)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp663)))
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.257 seconds; current allocated memory: 232.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 237.023 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.566 seconds; current allocated memory: 241.320 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.078 seconds; current allocated memory: 252.754 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 90.851 seconds; current allocated memory: 131.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'calculateLayer4' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 45.137 seconds; current allocated memory: 18.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 220.73 seconds; current allocated memory: 18.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file CNN_lenet5/solution5/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 111.309 seconds; current allocated memory: 8.707 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.351 seconds; current allocated memory: 126.727 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 118.807 seconds; current allocated memory: 135.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,238 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,522 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 833 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 773 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 441 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 554 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'somme'. (calculateLayer4.cpp:29:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:25:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:25:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:28:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.34.44.53.64)' into 'fp_struct<double>::to_double() const (.31.41.50.61)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.31.41.50.61)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_nan<double>(char const*)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'exp_reduce_::expm1(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_nan<double>(char const*)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'hls::tanh(double)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:10:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer3_Neurons_CPU' (calculateLayer4.cpp:10:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer3_Weights_CPU' (calculateLayer4.cpp:10:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer4_Neurons_CPU' (calculateLayer4.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.485 seconds; current allocated memory: 137.156 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 137.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 146.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 152.324 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:158:9) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 179.262 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer4_loop' (calculateLayer4.cpp:21:23) in function 'calculateLayer4'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 194.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 199.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 201.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 123, function 'generic_tanh<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 202.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 203.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop_col_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4' (loop 'calculateLayer4_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between axis read operation ('Layer3_Weights_CPU_read_8', calculateLayer4.cpp:30) on port 'Layer3_Weights_CPU' (calculateLayer4.cpp:30) and axis read operation ('Layer3_Weights_CPU_read', calculateLayer4.cpp:24) on port 'Layer3_Weights_CPU' (calculateLayer4.cpp:24).
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 10 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4' (loop 'calculateLayer4_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between axis read operation ('Layer3_Weights_CPU_read_16', calculateLayer4.cpp:30) on port 'Layer3_Weights_CPU' (calculateLayer4.cpp:30) and axis read operation ('Layer3_Weights_CPU_read', calculateLayer4.cpp:24) on port 'Layer3_Weights_CPU' (calculateLayer4.cpp:24).
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 19 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 20 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 22 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 23 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4' (loop 'calculateLayer4_loop_col_loop'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between axis read operation ('Layer3_Weights_CPU_read_24', calculateLayer4.cpp:30) on port 'Layer3_Weights_CPU' (calculateLayer4.cpp:30) and axis read operation ('Layer3_Weights_CPU_read', calculateLayer4.cpp:24) on port 'Layer3_Weights_CPU' (calculateLayer4.cpp:24).
WARNING: [HLS 200-875] II = 25 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 26 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 27 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 28 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 29 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 30 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 31 is infeasible due to multiple pipeline iteration latency = 123 and incompatible II = 8 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 32, Depth = 273, loop 'calculateLayer4_loop_col_loop'
WARNING: [HLS 200-871] Estimated clock period (8.536 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer4' consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [181]  (8.536 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.236 seconds; current allocated memory: 208.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 209.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.242 seconds; current allocated memory: 212.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_double_s' pipeline 'generic_tanh<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.066 seconds; current allocated memory: 217.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4' pipeline 'calculateLayer4_loop_col_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] RTL name 'dmul_64ns_64ns_64_7_max_dsp_1' is changed to 'dmul_64ns_64ns_64_7_max_dsp_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'calculateLayer4' is 7013 from HDL expression: (((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp659) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp658) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp657) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp656) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp655) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp654) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp653) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp652) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp651) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp650) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp649) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp648) 
    & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp647) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp646) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp645) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp644) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp643) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp642) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp641) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp640) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp639) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp638) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp637) & (1'b1 == ap_CS_fsm_pp0_stage21)) 
    | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp636) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp635) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp634) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp633) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp632) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp631) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp630) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp629) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp628) & (1'b1 == ap_CS_fsm_pp0_stage12)))
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.761 seconds; current allocated memory: 223.297 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.719 seconds; current allocated memory: 229.699 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.006 seconds; current allocated memory: 239.992 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.15 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 5 seconds. Elapsed time: 153.13 seconds; current allocated memory: 113.656 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 121.484 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 112.103 seconds; current allocated memory: 130.633 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,238 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,523 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 833 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 523 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'somme'. (calculateLayer4.cpp:29:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:25:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:25:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:28:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.34.44.53.64)' into 'fp_struct<double>::to_double() const (.31.41.50.61)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.31.41.50.61)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_nan<double>(char const*)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'exp_reduce_::expm1(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_nan<double>(char const*)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'hls::tanh(double)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:10:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:21:23 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.686 seconds; current allocated memory: 132.176 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 132.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 141.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 147.504 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:158:9) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 174.465 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 198.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.048 seconds; current allocated memory: 204.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 205.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 120, function 'generic_tanh<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 207.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 208.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_1', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_2', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_18', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_22', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_24', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 270, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.338 seconds; current allocated memory: 211.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 213.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 213.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 214.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 218.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_double_s' pipeline 'generic_tanh<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.536 seconds; current allocated memory: 226.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'dmul_64ns_64ns_64_7_max_dsp_1' is changed to 'dmul_64ns_64ns_64_7_max_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.611 seconds; current allocated memory: 231.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Bundling port 'Layer4_Neurons_CPU', 'Layer3_Neurons_CPU' and 'Layer3_Weights_CPU' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 237.023 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.801 seconds; current allocated memory: 241.039 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.881 seconds; current allocated memory: 251.910 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 4 seconds. Elapsed time: 145.06 seconds; current allocated memory: 131.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file CNN_lenet5/solution5/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 148.947 seconds; current allocated memory: 7.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 121.477 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 123.939 seconds; current allocated memory: 130.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,238 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,523 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 833 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 459 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 523 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'somme'. (calculateLayer4.cpp:29:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:25:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:25:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:28:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.34.44.53.64)' into 'fp_struct<double>::to_double() const (.31.41.50.61)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.31.41.50.61)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_nan<double>(char const*)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'exp_reduce_::expm1(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_nan<double>(char const*)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'hls::tanh(double)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:10:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:21:23 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.941 seconds; current allocated memory: 132.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 132.133 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 140.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 147.238 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:158:9) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 174.523 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 198.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 204.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 205.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 55, function 'generic_tanh<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 206.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 206.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_1', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_2', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_18', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_22', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_24', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 172, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 209.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 210.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 211.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 211.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 215.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_double_s' pipeline 'generic_tanh<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.874 seconds; current allocated memory: 221.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'dmul_64ns_64ns_64_4_max_dsp_1' is changed to 'dmul_64ns_64ns_64_4_max_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.408 seconds; current allocated memory: 225.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Bundling port 'Layer4_Neurons_CPU', 'Layer3_Neurons_CPU' and 'Layer3_Weights_CPU' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.64 seconds; current allocated memory: 230.746 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.551 seconds; current allocated memory: 234.902 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.655 seconds; current allocated memory: 245.754 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 71.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 5 seconds. Elapsed time: 160.921 seconds; current allocated memory: 124.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file CNN_lenet5/solution5/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 120.164 seconds; current allocated memory: 8.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.453 seconds; current allocated memory: 0.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.446 seconds; current allocated memory: 0.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.155 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.251 seconds; current allocated memory: 0.270 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.317 seconds; current allocated memory: 0.328 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.134 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.297 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.677 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.553 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 121.797 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.858 seconds; current allocated memory: 123.770 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:20:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:33:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:33:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:34:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:29:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:29:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:29:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:36:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.536 seconds; current allocated memory: 126.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 126.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 132.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 135.492 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 157.906 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 170.438 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 174.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 176.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 158, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 178.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 179.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 179.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 180.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 182.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.488 seconds; current allocated memory: 187.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.162 seconds; current allocated memory: 192.891 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.487 seconds; current allocated memory: 197.660 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.002 seconds; current allocated memory: 206.852 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 32.265 seconds; current allocated memory: 85.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.33 seconds; current allocated memory: 121.270 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 123.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:20:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:33:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:18)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:33:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:29:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:29:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:29:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:37:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.92 seconds; current allocated memory: 126.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 126.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 132.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 134.980 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 156.531 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 169.523 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 173.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 175.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 158, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 178.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 178.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 179.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 179.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 182.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 187.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.309 seconds; current allocated memory: 192.062 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.562 seconds; current allocated memory: 196.633 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.636 seconds; current allocated memory: 206.035 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 26.221 seconds; current allocated memory: 84.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 121.414 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.67 seconds; current allocated memory: 123.730 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:20:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:33:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:33:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:29:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:29:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:29:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:37:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.743 seconds; current allocated memory: 126.441 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 126.441 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 132.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 135.168 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 157.270 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 170.066 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 174.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 175.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 158, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 178.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 179.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 179.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 180.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 182.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 187.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.667 seconds; current allocated memory: 192.723 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.027 seconds; current allocated memory: 197.391 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.696 seconds; current allocated memory: 206.570 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 26.3 seconds; current allocated memory: 85.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 121.895 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.546 seconds; current allocated memory: 123.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,431 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:20:9)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:31:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:36:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:31:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'col_loop' (calculateLayer4.cpp:31:12) in function 'calculateLayer4' has been removed because the loop is unrolled completely (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:34:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:36:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:29:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:29:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:38:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.384 seconds; current allocated memory: 129.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 129.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 136.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 138.684 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 161.082 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 173.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 177.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 179.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 26, Depth = 158, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 182.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 182.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 183.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 183.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 186.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.153 seconds; current allocated memory: 191.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.586 seconds; current allocated memory: 196.016 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.579 seconds; current allocated memory: 199.984 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.627 seconds; current allocated memory: 207.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 29.931 seconds; current allocated memory: 85.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 122.984 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.779 seconds; current allocated memory: 125.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:20:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:36:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:34:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:36:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:29:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:29:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:29:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:38:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.766 seconds; current allocated memory: 127.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 127.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 134.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 136.406 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 159.473 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 171.625 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 175.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 177.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:38) on port 'gmem' (calculateLayer4.cpp:38) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 158, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 180.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 180.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 181.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 181.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 184.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 189.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 194.258 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.448 seconds; current allocated memory: 198.973 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.71 seconds; current allocated memory: 207.996 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 25.662 seconds; current allocated memory: 85.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 120.887 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.61 seconds; current allocated memory: 123.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,179 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 588 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 506 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 506 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 506 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 300 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 300 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 300 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 461 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:20:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:37:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:39:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:37:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:39:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer3_Neurons_CPU': Block partitioning with factor 4 on dimension 1. (calculateLayer4.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer3_Weights_CPU': Block partitioning with factor 4 on dimension 1. (calculateLayer4.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:32:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:32:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:32:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:41:11)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:41:11)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:41:11)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:41:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.335 seconds; current allocated memory: 126.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 126.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 133.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 135.707 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 159.059 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 172.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 177.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 178.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_0_addr_1_read_24', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) and bus read operation ('gmem_0_addr_1_read', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_0_addr_1_read_24', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) and bus read operation ('gmem_0_addr_1_read', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_0_addr_1_read_24', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) and bus read operation ('gmem_0_addr_1_read', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_0_addr_1_read_24', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) and bus read operation ('gmem_0_addr_1_read', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_0_addr_1_read_24', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) and bus read operation ('gmem_0_addr_1_read', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_0_addr_1_read_24', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) and bus read operation ('gmem_0_addr_1_read', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_0_addr_1_read_24', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 162, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.904 seconds; current allocated memory: 184.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 184.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 185.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 185.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 188.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_16s_11ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_14ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.055 seconds; current allocated memory: 196.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU_0', 'Layer3_Neurons_CPU_1', 'Layer3_Neurons_CPU_2', 'Layer3_Neurons_CPU_3', 'Layer3_Weights_CPU_0', 'Layer3_Weights_CPU_1', 'Layer3_Weights_CPU_2', 'Layer3_Weights_CPU_3', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.867 seconds; current allocated memory: 205.699 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.657 seconds; current allocated memory: 210.812 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.963 seconds; current allocated memory: 223.656 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 26.252 seconds; current allocated memory: 102.793 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 121.469 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS loop_flatten' can only be applied inside loop body (calculateLayer4.cpp:29:9)
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.69 seconds; current allocated memory: 123.500 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:20:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:37:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:35:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:37:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:30:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:39:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.857 seconds; current allocated memory: 126.270 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 126.270 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 132.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 134.727 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 157.738 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 169.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 174.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 175.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:39) on port 'gmem' (calculateLayer4.cpp:39) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 158, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 178.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 179.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 179.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 180.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 182.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 188.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 192.762 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 197.051 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.967 seconds; current allocated memory: 206.312 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 19.883 seconds; current allocated memory: 84.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 121.391 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.708 seconds; current allocated memory: 123.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 794,005 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,453 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,956 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,356 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,359 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,359 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,359 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,359 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,942 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,941 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,941 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,941 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,941 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,871 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,872 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:20:9)
INFO: [HLS 214-291] Loop 'calculateLayer4_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:30:23)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:31:13)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:33:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:21)
INFO: [HLS 214-186] Unrolling loop 'calculateLayer4_loop' (calculateLayer4.cpp:30:23) in function 'calculateLayer4' completely with a factor of 100 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:31:13) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:33:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:34:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 26 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:36:11)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:36:64)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:36:11)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:39:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 300 seconds. CPU system time: 2 seconds. Elapsed time: 451.182 seconds; current allocated memory: 444.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 444.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.126 seconds; current allocated memory: 486.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.814 seconds; current allocated memory: 491.215 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.332 seconds; current allocated memory: 514.508 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 17.614 seconds; current allocated memory: 658.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starti==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 121.410 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.768 seconds; current allocated memory: 123.605 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,431 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-275] In 'kernelCol_loop', Pragma conflict happens on 'PIPELINE' and 'UNROLL_OFF' pragmas: Pipeline requires unrolling all sub loops (calculateLayer4.cpp:35:21)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:20:9)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:32:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:34:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:37:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 16.939 seconds; current allocated memory: 129.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 129.402 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 136.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 138.285 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 161.223 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 173.719 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 178.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 179.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 158, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 182.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 182.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 183.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 183.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 186.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.474 seconds; current allocated memory: 190.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.573 seconds; current allocated memory: 195.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.788 seconds; current allocated memory: 200.016 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.163 seconds; current allocated memory: 206.965 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 33.89 seconds; current allocated memory: 85.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 121.023 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.398 seconds; current allocated memory: 123.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,431 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:20:9)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:32:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:34:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:37:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 17.248 seconds; current allocated memory: 128.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 128.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 135.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 137.844 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 160.418 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 172.809 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 177.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 178.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 158, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 181.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 182.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.415 seconds; current allocated memory: 182.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 183.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 185.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.341 seconds; current allocated memory: 190.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.661 seconds; current allocated memory: 195.465 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.723 seconds; current allocated memory: 199.730 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.951 seconds; current allocated memory: 206.578 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 33.907 seconds; current allocated memory: 85.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 121.148 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (calculateLayer4.cpp:27:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file calculateLayer4.cpp
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.427 seconds; current allocated memory: 123.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,181 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,438 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:30:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:33:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:30:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:33:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'SIGMOID(float)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:11:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:28)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:11)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:64)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.786 seconds; current allocated memory: 129.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 129.262 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 135.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 138.180 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_calculateLayer4_loop_proc' (calculateLayer4.cpp:28) to a process function for dataflow in function 'calculateLayer4'.
INFO: [XFORM 203-712] Applying dataflow to function 'calculateLayer4' (calculateLayer4.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 161.949 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 174.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_9', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_17', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_21', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_23', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 184, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.367 seconds; current allocated memory: 181.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 183.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 183.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 183.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 183.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 183.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop_sigmoidLUT_1_ROM_AUTO_1R' to 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop_sigmoidLUT_1_ROMbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop_sigmoidLUT_1_ROMbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 190.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.822 seconds; current allocated memory: 196.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 197.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 199.754 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.197 seconds; current allocated memory: 207.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-789] **** Estimated Fmax: 108.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 3 seconds. Elapsed time: 33.755 seconds; current allocated memory: 86.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 121.137 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (calculateLayer4.cpp:27:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file calculateLayer4.cpp
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.535 seconds; current allocated memory: 123.277 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,181 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,438 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:30:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:18)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:30:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:34:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'SIGMOID(float)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:11:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:28)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:15)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:68)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 17.044 seconds; current allocated memory: 128.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 128.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 135.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 138.156 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_calculateLayer4_loop_proc' (calculateLayer4.cpp:28) to a process function for dataflow in function 'calculateLayer4'.
INFO: [XFORM 203-712] Applying dataflow to function 'calculateLayer4' (calculateLayer4.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 162.289 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 174.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_9', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_17', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_21', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_23', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 184, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.468 seconds; current allocated memory: 181.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 183.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 183.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 183.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 184.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 184.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop_sigmoidLUT_1_ROM_AUTO_1R' to 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop_sigmoidLUT_1_ROMbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop_sigmoidLUT_1_ROMbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 190.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.723 seconds; current allocated memory: 196.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 197.215 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.325 seconds; current allocated memory: 200.152 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.931 seconds; current allocated memory: 207.629 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-789] **** Estimated Fmax: 108.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 33.756 seconds; current allocated memory: 86.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 121.254 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (calculateLayer4.cpp:27:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file calculateLayer4.cpp
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.429 seconds; current allocated memory: 123.852 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,181 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,438 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:30:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:18)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:30:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:34:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:28)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:15)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:68)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.732 seconds; current allocated memory: 129.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 129.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 136.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 138.559 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_calculateLayer4_loop_proc' (calculateLayer4.cpp:28) to a process function for dataflow in function 'calculateLayer4'.
INFO: [XFORM 203-712] Applying dataflow to function 'calculateLayer4' (calculateLayer4.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 162.238 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 183.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.485 seconds; current allocated memory: 187.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 189.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_9', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_17', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_21', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_23', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 183, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 192.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 192.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 193.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 193.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 193.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 193.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 196.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.57 seconds; current allocated memory: 202.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 206.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 207.391 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.536 seconds; current allocated memory: 210.844 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.171 seconds; current allocated memory: 218.242 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 34.656 seconds; current allocated memory: 97.023 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 121.453 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (calculateLayer4.cpp:27:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file calculateLayer4.cpp
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.513 seconds; current allocated memory: 123.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,181 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,438 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:30:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:30:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:34:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:28)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:15)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:68)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.624 seconds; current allocated memory: 129.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 129.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 135.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 138.164 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_calculateLayer4_loop_proc' (calculateLayer4.cpp:28) to a process function for dataflow in function 'calculateLayer4'.
INFO: [XFORM 203-712] Applying dataflow to function 'calculateLayer4' (calculateLayer4.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 161.785 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 182.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 187.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 188.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_9', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_17', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_21', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_23', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 183, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 191.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 192.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.386 seconds; current allocated memory: 192.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 192.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 192.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 193.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 195.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.534 seconds; current allocated memory: 201.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.778 seconds; current allocated memory: 205.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 206.973 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.635 seconds; current allocated memory: 209.723 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.387 seconds; current allocated memory: 217.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 35.272 seconds; current allocated memory: 95.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 120.867 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (calculateLayer4.cpp:27:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file calculateLayer4.cpp
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.404 seconds; current allocated memory: 123.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,181 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,438 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:30:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:18)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:30:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:34:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:28)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:15)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:68)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.87 seconds; current allocated memory: 128.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 128.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 135.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 137.957 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_calculateLayer4_loop_proc' (calculateLayer4.cpp:28) to a process function for dataflow in function 'calculateLayer4'.
INFO: [XFORM 203-712] Applying dataflow to function 'calculateLayer4' (calculateLayer4.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 161.180 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.188 seconds; current allocated memory: 182.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 186.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 188.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_9', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_17', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_21', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_23', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 183, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 191.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 192.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 192.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 192.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 192.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 193.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 195.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.443 seconds; current allocated memory: 201.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.629 seconds; current allocated memory: 205.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 206.684 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.444 seconds; current allocated memory: 209.750 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.093 seconds; current allocated memory: 217.234 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 34.819 seconds; current allocated memory: 96.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 121.277 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (calculateLayer4.cpp:27:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file calculateLayer4.cpp
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.718 seconds; current allocated memory: 123.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,181 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 515 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:18)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:34:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:28:23 
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:28)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:15)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:35:68)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.565 seconds; current allocated memory: 126.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 126.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 132.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 134.762 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_calculateLayer4_loop_proc' (calculateLayer4.cpp:28) to a process function for dataflow in function 'calculateLayer4'.
INFO: [XFORM 203-712] Applying dataflow to function 'calculateLayer4' (calculateLayer4.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 158.473 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 179.664 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.587 seconds; current allocated memory: 184.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 185.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_9', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_17', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_21', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_23', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_24', calculateLayer4.cpp:35) on port 'gmem' (calculateLayer4.cpp:35) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 183, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.276 seconds; current allocated memory: 188.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 189.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 189.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 189.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 189.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 189.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 192.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.662 seconds; current allocated memory: 198.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.778 seconds; current allocated memory: 202.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.636 seconds; current allocated memory: 203.895 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.632 seconds; current allocated memory: 207.645 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.281 seconds; current allocated memory: 216.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 35.178 seconds; current allocated memory: 95.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 121.551 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (calculateLayer4.cpp:27:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file calculateLayer4.cpp
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.043 seconds; current allocated memory: 123.777 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,181 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 515 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:34:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:28:23 
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:28)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:36:11)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:36:64)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.308 seconds; current allocated memory: 126.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 126.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 132.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 135.484 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_calculateLayer4_loop_proc' (calculateLayer4.cpp:28) to a process function for dataflow in function 'calculateLayer4'.
INFO: [XFORM 203-712] Applying dataflow to function 'calculateLayer4' (calculateLayer4.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 158.945 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 179.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 184.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 185.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36).
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_9', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_17', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_21', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_23', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_24', calculateLayer4.cpp:36) on port 'gmem' (calculateLayer4.cpp:36) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 183, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.409 seconds; current allocated memory: 188.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.462 seconds; current allocated memory: 189.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 189.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 189.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 189.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 190.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 192.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.875 seconds; current allocated memory: 199.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 203.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.636 seconds; current allocated memory: 204.695 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.448 seconds; current allocated memory: 208.316 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.218 seconds; current allocated memory: 217.566 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 33.196 seconds; current allocated memory: 96.082 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 121.555 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (calculateLayer4.cpp:27:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file calculateLayer4.cpp
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.621 seconds; current allocated memory: 123.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,181 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 293 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:18)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:34:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.985 seconds; current allocated memory: 126.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 126.168 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 132.770 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 134.945 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_calculateLayer4_loop_proc' (calculateLayer4.cpp:28) to a process function for dataflow in function 'calculateLayer4'.
INFO: [XFORM 203-712] Applying dataflow to function 'calculateLayer4' (calculateLayer4.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 158.430 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'col_loop'(calculateLayer4.cpp:29:12) and 'kernelRow_Loop'(calculateLayer4.cpp:32:20) in function 'Loop_calculateLayer4_loop_proc' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) and 'col_loop'(calculateLayer4.cpp:29:12) in function 'Loop_calculateLayer4_loop_proc' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'col_loop' (calculateLayer4.cpp:29:12) in function 'Loop_calculateLayer4_loop_proc'.
WARNING: [HLS 200-960] Cannot flatten loop 'calculateLayer4_loop' (calculateLayer4.cpp:28:23) in function 'Loop_calculateLayer4_loop_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.285 seconds; current allocated memory: 179.906 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col_loop_kernelRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 46, loop 'col_loop_kernelRow_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.381 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' consists of the following:
	'store' operation 0 bit ('j_write_ln25', calculateLayer4.cpp:25) of constant 0 on local variable 'j', calculateLayer4.cpp:25 [17]  (1.588 ns)
	'load' operation 6 bit ('j_load', calculateLayer4.cpp:29) on local variable 'j', calculateLayer4.cpp:25 [29]  (0.000 ns)
	'add' operation 6 bit ('add_ln29_1', calculateLayer4.cpp:29) [35]  (1.825 ns)
	'select' operation 6 bit ('select_ln29', calculateLayer4.cpp:29) [36]  (1.188 ns)
	'mul' operation 11 bit ('empty', calculateLayer4.cpp:29) [38]  (3.780 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 186.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 187.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 187.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 188.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 188.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 188.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 189.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 189.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop' pipeline 'col_loop_kernelRow_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc_Pipeline_col_loop_kernelRow_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 192.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.129 seconds; current allocated memory: 196.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 198.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 200.934 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.406 seconds; current allocated memory: 204.387 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.888 seconds; current allocated memory: 213.191 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 29.741 seconds; current allocated memory: 91.660 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 121.617 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (calculateLayer4.cpp:27:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file calculateLayer4.cpp
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.898 seconds; current allocated memory: 123.852 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,181 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,438 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:30:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:33:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:30:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'col_loop' (calculateLayer4.cpp:30:12) in function 'calculateLayer4' has been removed because the loop is unrolled completely (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:33:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:28)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:37:11)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:37:64)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.868 seconds; current allocated memory: 129.664 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 129.664 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 135.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 138.359 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_calculateLayer4_loop_proc' (calculateLayer4.cpp:28) to a process function for dataflow in function 'calculateLayer4'.
INFO: [XFORM 203-712] Applying dataflow to function 'calculateLayer4' (calculateLayer4.cpp:6:1), detected/extracted 1 process function(s): 
	 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 161.789 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 183.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 187.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 188.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37).
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_9', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_17', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_21', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_23', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_3_read_24', calculateLayer4.cpp:37) on port 'gmem' (calculateLayer4.cpp:37) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 183, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 192.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 192.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.439 seconds; current allocated memory: 192.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 193.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 193.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 193.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 196.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.453 seconds; current allocated memory: 202.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_calculateLayer4_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_calculateLayer4_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.528 seconds; current allocated memory: 206.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 207.223 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.529 seconds; current allocated memory: 210.363 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.061 seconds; current allocated memory: 217.805 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 35.414 seconds; current allocated memory: 96.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 124.223 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.225 seconds; current allocated memory: 126.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 281 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:33:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:33:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'SIGMOID(float)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:28:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:23)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:34:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 13.551 seconds; current allocated memory: 129.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 129.363 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 135.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 137.965 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 161.074 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 164.840 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34) and bus read operation ('gmem_addr_2_read', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_24', calculateLayer4.cpp:34) on port 'gmem' (calculateLayer4.cpp:34) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 202, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 171.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 173.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 174.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 174.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_calculateLayer4_Pipeline_calculateLayer4_loop_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 179.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.807 seconds; current allocated memory: 186.090 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.621 seconds; current allocated memory: 190.930 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.78 seconds; current allocated memory: 199.984 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 28.58 seconds; current allocated memory: 75.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 121.340 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.329 seconds; current allocated memory: 122.938 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:33:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:33:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'SIGMOID(float)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:28:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.204 seconds; current allocated memory: 125.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 125.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 132.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 134.926 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 158.461 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 162.555 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_1', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_2', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_18', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_22', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_24', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 195, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.298 seconds; current allocated memory: 169.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.469 seconds; current allocated memory: 172.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 172.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 173.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_calculateLayer4_Pipeline_calculateLayer4_loop_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.124 seconds; current allocated memory: 178.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Weights_CPU' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.406 seconds; current allocated memory: 185.906 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.842 seconds; current allocated memory: 190.746 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.872 seconds; current allocated memory: 200.121 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 3 seconds. Elapsed time: 30.491 seconds; current allocated memory: 78.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 121.508 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.454 seconds; current allocated memory: 123.223 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:33:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:33:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'SIGMOID(float)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:28:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.526 seconds; current allocated memory: 126.234 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 126.234 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 132.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 134.961 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 158.340 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 162.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_5', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_7', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_21', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_23', calculateLayer4.cpp:34) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 168, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 169.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 171.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 172.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.23 seconds; current allocated memory: 172.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_calculateLayer4_Pipeline_calculateLayer4_loop_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.177 seconds; current allocated memory: 177.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.419 seconds; current allocated memory: 185.230 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.948 seconds; current allocated memory: 190.070 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.323 seconds; current allocated memory: 199.598 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 30.671 seconds; current allocated memory: 78.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 121.715 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.585 seconds; current allocated memory: 123.410 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'SIGMOID(float)' into 'calculateLayer4(float*, float*, float*)' (calculateLayer4.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< kernelCol_loop> at calculateLayer4.cpp:33:21 
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:23)
INFO: [HLS 214-115] Multiple burst reads of length 1250 and bit width 32 in loop 'col_loop'(calculateLayer4.cpp:29:12) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:29:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.928 seconds; current allocated memory: 126.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 126.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 132.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 134.824 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer4' (calculateLayer4.cpp:6:21)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 157.742 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'kernelRow_Loop'(calculateLayer4.cpp:32:20) and 'kernelCol_loop'(calculateLayer4.cpp:33:21) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'col_loop'(calculateLayer4.cpp:29:12) and 'kernelRow_Loop'(calculateLayer4.cpp:32:20) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) and 'col_loop'(calculateLayer4.cpp:29:12) in function 'calculateLayer4' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_loop' (calculateLayer4.cpp:29:12) in function 'calculateLayer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer4_loop' (calculateLayer4.cpp:28:23) in function 'calculateLayer4'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 157.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop_col_loop_kernelRow_Loop_kernelCol_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4' (loop 'calculateLayer4_loop_col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:34) and 'select' operation 32 bit ('select_ln25_2', calculateLayer4.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4' (loop 'calculateLayer4_loop_col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:34) and 'select' operation 32 bit ('select_ln25_2', calculateLayer4.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4' (loop 'calculateLayer4_loop_col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:34) and 'select' operation 32 bit ('select_ln25_2', calculateLayer4.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4' (loop 'calculateLayer4_loop_col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:34) and 'select' operation 32 bit ('select_ln25_2', calculateLayer4.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4' (loop 'calculateLayer4_loop_col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:34) and 'select' operation 32 bit ('select_ln25_2', calculateLayer4.cpp:25).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 44, loop 'calculateLayer4_loop_col_loop_kernelRow_Loop_kernelCol_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.018 seconds; current allocated memory: 161.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 162.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_12ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 166.066 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.651 seconds; current allocated memory: 173.824 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.705 seconds; current allocated memory: 182.203 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 26.706 seconds; current allocated memory: 60.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 121.965 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.199 seconds; current allocated memory: 123.645 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< kernelCol_loop> at calculateLayer4.cpp:33:21 
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:28:23)
INFO: [HLS 214-115] Multiple burst reads of length 1250 and bit width 32 in loop 'col_loop'(calculateLayer4.cpp:29:12) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:29:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.036 seconds; current allocated memory: 126.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 126.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 133.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 135.418 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer4' (calculateLayer4.cpp:6:21)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 158.281 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'kernelRow_Loop'(calculateLayer4.cpp:32:20) and 'kernelCol_loop'(calculateLayer4.cpp:33:21) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'col_loop'(calculateLayer4.cpp:29:12) and 'kernelRow_Loop'(calculateLayer4.cpp:32:20) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'calculateLayer4_loop'(calculateLayer4.cpp:28:23) and 'col_loop'(calculateLayer4.cpp:29:12) in function 'calculateLayer4' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'kernelRow_Loop' (calculateLayer4.cpp:32:20) in function 'calculateLayer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_loop' (calculateLayer4.cpp:29:12) in function 'calculateLayer4'.
WARNING: [HLS 200-960] Cannot flatten loop 'calculateLayer4_loop' (calculateLayer4.cpp:28:23) in function 'calculateLayer4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 170.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'col_loop_kernelRow_Loop_kernelCol_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:34) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:34) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:34) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:34) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:34) and 'select' operation 32 bit ('select_ln24_1', calculateLayer4.cpp:24).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 16, loop 'col_loop_kernelRow_Loop_kernelCol_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 175.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 176.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 177.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 177.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 177.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 178.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' pipeline 'col_loop_kernelRow_Loop_kernelCol_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/Layer3_Weights_CPU_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 181.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.285 seconds; current allocated memory: 184.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.665 seconds; current allocated memory: 187.809 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.98 seconds; current allocated memory: 192.180 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.214 seconds; current allocated memory: 200.961 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 32.686 seconds; current allocated memory: 79.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 121.848 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.322 seconds; current allocated memory: 123.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< kernelCol_loop> at calculateLayer4.cpp:35:21 
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 214-115] Multiple burst reads of length 1250 and bit width 32 in loop 'col_loop'(calculateLayer4.cpp:31:12) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.925 seconds; current allocated memory: 126.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 126.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 132.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 135.168 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer4' (calculateLayer4.cpp:6:21)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 158.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'kernelRow_Loop'(calculateLayer4.cpp:34:20) and 'kernelCol_loop'(calculateLayer4.cpp:35:21) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'col_loop'(calculateLayer4.cpp:31:12) and 'kernelRow_Loop'(calculateLayer4.cpp:34:20) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) and 'col_loop'(calculateLayer4.cpp:31:12) in function 'calculateLayer4' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'kernelRow_Loop' (calculateLayer4.cpp:34:20) in function 'calculateLayer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_loop' (calculateLayer4.cpp:31:12) in function 'calculateLayer4'.
WARNING: [HLS 200-960] Cannot flatten loop 'calculateLayer4_loop' (calculateLayer4.cpp:30:23) in function 'calculateLayer4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 170.008 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'col_loop_kernelRow_Loop_kernelCol_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:36) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 16, loop 'col_loop_kernelRow_Loop_kernelCol_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 175.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 176.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 176.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 176.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 177.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 177.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' pipeline 'col_loop_kernelRow_Loop_kernelCol_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/Layer3_Weights_CPU_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 180.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 184.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.023 seconds; current allocated memory: 186.848 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.73 seconds; current allocated memory: 191.273 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.819 seconds; current allocated memory: 199.930 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 28.51 seconds; current allocated memory: 78.105 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 121.477 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.631 seconds; current allocated memory: 123.578 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-359] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:21) in function 'calculateLayer4': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5). (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< kernelRow_Loop> at calculateLayer4.cpp:34:20 
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 214-115] Multiple burst reads of length 1250 and bit width 32 in loop 'col_loop'(calculateLayer4.cpp:31:12) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.998 seconds; current allocated memory: 126.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 126.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 132.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 134.453 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer4' (calculateLayer4.cpp:6:20)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 157.484 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'col_loop'(calculateLayer4.cpp:31:12) and 'kernelRow_Loop'(calculateLayer4.cpp:34:20) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) and 'col_loop'(calculateLayer4.cpp:31:12) in function 'calculateLayer4' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'col_loop' (calculateLayer4.cpp:31:12) in function 'calculateLayer4'.
WARNING: [HLS 200-960] Cannot flatten loop 'calculateLayer4_loop' (calculateLayer4.cpp:30:23) in function 'calculateLayer4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 169.684 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'col_loop_kernelRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 36, loop 'col_loop_kernelRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 175.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 176.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.479 seconds; current allocated memory: 177.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 177.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 177.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 178.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' pipeline 'col_loop_kernelRow_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 181.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.444 seconds; current allocated memory: 185.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 188.305 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 192.492 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.763 seconds; current allocated memory: 201.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 30.002 seconds; current allocated memory: 80.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 121.207 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.732 seconds; current allocated memory: 123.238 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 214-115] Multiple burst reads of length 1250 and bit width 32 in loop 'col_loop'(calculateLayer4.cpp:31:12) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.178 seconds; current allocated memory: 125.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 125.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 131.938 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 134.277 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer4' (calculateLayer4.cpp:6:21)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 157.043 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'kernelRow_Loop'(calculateLayer4.cpp:34:20) and 'kernelCol_loop'(calculateLayer4.cpp:35:21) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'col_loop'(calculateLayer4.cpp:31:12) and 'kernelRow_Loop'(calculateLayer4.cpp:34:20) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) and 'col_loop'(calculateLayer4.cpp:31:12) in function 'calculateLayer4' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'kernelRow_Loop' (calculateLayer4.cpp:34:20) in function 'calculateLayer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_loop' (calculateLayer4.cpp:31:12) in function 'calculateLayer4'.
WARNING: [HLS 200-960] Cannot flatten loop 'calculateLayer4_loop' (calculateLayer4.cpp:30:23) in function 'calculateLayer4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 169.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'col_loop_kernelRow_Loop_kernelCol_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 16, loop 'col_loop_kernelRow_Loop_kernelCol_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 174.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 176.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 176.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 176.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 177.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 177.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' pipeline 'col_loop_kernelRow_Loop_kernelCol_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/Layer3_Weights_CPU_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.861 seconds; current allocated memory: 180.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 183.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 186.543 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.677 seconds; current allocated memory: 191.543 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.808 seconds; current allocated memory: 200.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 28.816 seconds; current allocated memory: 78.996 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 121.480 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.276 seconds; current allocated memory: 123.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:18)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 214-115] Multiple burst reads of length 1250 and bit width 32 in loop 'col_loop'(calculateLayer4.cpp:31:12) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.857 seconds; current allocated memory: 125.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 125.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 131.984 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 134.141 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer4' (calculateLayer4.cpp:6:20)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 156.270 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'col_loop'(calculateLayer4.cpp:31:12) and 'kernelRow_Loop'(calculateLayer4.cpp:33:20) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) and 'col_loop'(calculateLayer4.cpp:31:12) in function 'calculateLayer4' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'col_loop' (calculateLayer4.cpp:31:12) in function 'calculateLayer4'.
WARNING: [HLS 200-960] Cannot flatten loop 'calculateLayer4_loop' (calculateLayer4.cpp:30:23) in function 'calculateLayer4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 169.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'col_loop_kernelRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' (loop 'col_loop_kernelRow_Loop'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 36, loop 'col_loop_kernelRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 175.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 176.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 177.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 177.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 177.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 178.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' pipeline 'col_loop_kernelRow_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.183 seconds; current allocated memory: 181.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 185.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.012 seconds; current allocated memory: 188.141 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.654 seconds; current allocated memory: 192.984 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.903 seconds; current allocated memory: 201.648 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 29.273 seconds; current allocated memory: 80.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 120.684 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.492 seconds; current allocated memory: 122.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:18)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 214-115] Multiple burst reads of length 1250 and bit width 32 in loop 'col_loop'(calculateLayer4.cpp:31:12) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.918 seconds; current allocated memory: 125.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 125.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 131.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 134.230 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer4' (calculateLayer4.cpp:6:20)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 157.039 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'col_loop'(calculateLayer4.cpp:31:12) and 'kernelRow_Loop'(calculateLayer4.cpp:33:20) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) and 'col_loop'(calculateLayer4.cpp:31:12) in function 'calculateLayer4' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'col_loop' (calculateLayer4.cpp:31:12) in function 'calculateLayer4'.
WARNING: [HLS 200-960] Cannot flatten loop 'calculateLayer4_loop' (calculateLayer4.cpp:30:23) in function 'calculateLayer4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 169.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'col_loop_kernelRow_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 20, Depth = 28, loop 'col_loop_kernelRow_Loop'
WARNING: [HLS 200-871] Estimated clock period (14.512 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' consists of the following:
	'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) [66]  (7.256 ns)
	'fadd' operation 32 bit ('somme', calculateLayer4.cpp:37) [75]  (7.256 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.03 seconds; current allocated memory: 174.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 176.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 176.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 176.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 177.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 177.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' pipeline 'col_loop_kernelRow_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 181.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.405 seconds; current allocated memory: 184.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.083 seconds; current allocated memory: 187.562 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.691 seconds; current allocated memory: 192.207 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.748 seconds; current allocated memory: 200.969 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 3 seconds. Elapsed time: 30.354 seconds; current allocated memory: 80.332 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 121.160 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.216 seconds; current allocated memory: 123.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 128 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:18)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 214-115] Multiple burst reads of length 1250 and bit width 32 in loop 'col_loop'(calculateLayer4.cpp:31:12) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.928 seconds; current allocated memory: 126.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 126.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 132.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 134.586 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer4' (calculateLayer4.cpp:6:20)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 157.289 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'col_loop'(calculateLayer4.cpp:31:12) and 'kernelRow_Loop'(calculateLayer4.cpp:33:20) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) and 'col_loop'(calculateLayer4.cpp:31:12) in function 'calculateLayer4' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'col_loop' (calculateLayer4.cpp:31:12) in function 'calculateLayer4'.
WARNING: [HLS 200-960] Cannot flatten loop 'calculateLayer4_loop' (calculateLayer4.cpp:30:23) in function 'calculateLayer4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 169.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'col_loop_kernelRow_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 40, Final II = 36, Depth = 37, loop 'col_loop_kernelRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 175.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 176.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 177.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 177.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 177.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 178.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop' pipeline 'col_loop_kernelRow_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 181.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 185.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 187.848 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.728 seconds; current allocated memory: 192.461 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.91 seconds; current allocated memory: 201.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 3 seconds. Elapsed time: 28.246 seconds; current allocated memory: 80.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 121.301 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS loop_tripcount' can only be applied inside loop body (calculateLayer4.cpp:29:9)
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.403 seconds; current allocated memory: 123.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< kernelCol_loop> at calculateLayer4.cpp:34:21 
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 214-115] Multiple burst reads of length 1250 and bit width 32 in loop 'col_loop'(calculateLayer4.cpp:31:12) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.743 seconds; current allocated memory: 125.680 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 125.680 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 131.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 134.277 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer4' (calculateLayer4.cpp:6:21)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 156.945 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'kernelRow_Loop'(calculateLayer4.cpp:33:20) and 'kernelCol_loop'(calculateLayer4.cpp:34:21) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'col_loop'(calculateLayer4.cpp:31:12) and 'kernelRow_Loop'(calculateLayer4.cpp:33:20) in function 'calculateLayer4' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) and 'col_loop'(calculateLayer4.cpp:31:12) in function 'calculateLayer4' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'kernelRow_Loop' (calculateLayer4.cpp:33:20) in function 'calculateLayer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_loop' (calculateLayer4.cpp:31:12) in function 'calculateLayer4'.
WARNING: [HLS 200-960] Cannot flatten loop 'calculateLayer4_loop' (calculateLayer4.cpp:30:23) in function 'calculateLayer4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 169.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'col_loop_kernelRow_Loop_kernelCol_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:35) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:35) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:35) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:35) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' (loop 'col_loop_kernelRow_Loop_kernelCol_loop'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation 32 bit ('somme_1', calculateLayer4.cpp:35) and 'select' operation 32 bit ('select_ln26_1', calculateLayer4.cpp:26).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 16, loop 'col_loop_kernelRow_Loop_kernelCol_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 174.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 175.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 176.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 176.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 177.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 177.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop' pipeline 'col_loop_kernelRow_Loop_kernelCol_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop/Layer3_Weights_CPU_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_col_loop_kernelRow_Loop_kernelCol_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 180.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 183.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 186.332 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.864 seconds; current allocated memory: 190.965 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.846 seconds; current allocated memory: 199.340 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 28.405 seconds; current allocated memory: 78.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 121.250 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS loop_tripcount' can only be applied inside loop body (calculateLayer4.cpp:29:9)
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.331 seconds; current allocated memory: 123.605 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:34:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:30:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.325 seconds; current allocated memory: 126.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.023 seconds; current allocated memory: 126.223 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 132.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 135.168 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 157.906 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 170.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 175.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 176.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:36) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_5', calculateLayer4.cpp:36) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_7', calculateLayer4.cpp:36) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_21', calculateLayer4.cpp:36) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_23', calculateLayer4.cpp:36) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 149, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 179.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 180.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 180.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 181.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 183.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.82 seconds; current allocated memory: 188.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.933 seconds; current allocated memory: 194.633 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.954 seconds; current allocated memory: 199.055 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.043 seconds; current allocated memory: 208.625 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 31.245 seconds; current allocated memory: 87.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 121.312 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.462 seconds; current allocated memory: 123.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,431 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:36:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:32:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'col_loop' (calculateLayer4.cpp:32:12) in function 'calculateLayer4' has been removed because the loop is unrolled completely (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:35:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:36:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.936 seconds; current allocated memory: 128.391 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 128.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 135.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 137.652 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 160.641 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 173.562 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.494 seconds; current allocated memory: 178.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 179.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_5', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_7', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_21', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_23', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 149, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.011 seconds; current allocated memory: 182.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 183.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 183.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 184.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 186.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.676 seconds; current allocated memory: 191.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.079 seconds; current allocated memory: 197.457 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.064 seconds; current allocated memory: 201.250 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.022 seconds; current allocated memory: 209.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 3 seconds. Elapsed time: 35.169 seconds; current allocated memory: 87.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 4 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 121.617 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.319 seconds; current allocated memory: 124.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,431 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:36:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:32:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'col_loop' (calculateLayer4.cpp:32:12) in function 'calculateLayer4' has been removed because the loop is unrolled completely (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:35:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:36:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.467 seconds; current allocated memory: 129.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 129.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 136.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 138.273 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 160.887 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 174.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 178.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 179.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_5', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_7', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_21', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_23', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 230, loop 'calculateLayer4_loop'
WARNING: [HLS 200-871] Estimated clock period (6.949 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 4.000 ns, effective delay budget: 6.000 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer4_Pipeline_calculateLayer4_loop' consists of the following:
	'store' operation 0 bit ('phi_mul_write_ln0') of constant 0 on local variable 'phi_mul' [62]  (1.588 ns)
	'load' operation 17 bit ('phi_mul_load') on local variable 'phi_mul' [71]  (0.000 ns)
	'add' operation 17 bit ('add_ln37', calculateLayer4.cpp:37) [81]  (2.107 ns)
	'getelementptr' operation 17 bit ('Layer3_Weights_CPU_addr_1', calculateLayer4.cpp:37) [83]  (0.000 ns)
	'load' operation 32 bit ('Layer3_Weights_CPU_load_1', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' [84]  (3.254 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 183.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 184.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 184.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 185.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 187.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_8_full_dsp_1' is changed to 'fadd_32ns_32ns_32_8_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.433 seconds; current allocated memory: 193.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.177 seconds; current allocated memory: 199.047 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.079 seconds; current allocated memory: 202.723 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.201 seconds; current allocated memory: 210.531 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 34.619 seconds; current allocated memory: 88.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 4 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.356 seconds; current allocated memory: 122.012 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (sigmoid.cpp:3:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.839 seconds; current allocated memory: 1.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 4 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 121.113 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (sigmoid.cpp:6:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.026 seconds; current allocated memory: 2.207 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 4 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 121.848 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.283 seconds; current allocated memory: 124.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,431 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:36:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:32:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'col_loop' (calculateLayer4.cpp:32:12) in function 'calculateLayer4' has been removed because the loop is unrolled completely (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:35:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:36:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 21.124 seconds; current allocated memory: 129.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 129.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.456 seconds; current allocated memory: 136.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 138.746 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 161.824 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 174.488 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.028 seconds; current allocated memory: 178.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 180.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_5', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_7', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_21', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_23', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 230, loop 'calculateLayer4_loop'
WARNING: [HLS 200-871] Estimated clock period (6.949 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 4.000 ns, effective delay budget: 6.000 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer4_Pipeline_calculateLayer4_loop' consists of the following:
	'store' operation 0 bit ('phi_mul_write_ln0') of constant 0 on local variable 'phi_mul' [62]  (1.588 ns)
	'load' operation 17 bit ('phi_mul_load') on local variable 'phi_mul' [71]  (0.000 ns)
	'add' operation 17 bit ('add_ln37', calculateLayer4.cpp:37) [81]  (2.107 ns)
	'getelementptr' operation 17 bit ('Layer3_Weights_CPU_addr_1', calculateLayer4.cpp:37) [83]  (0.000 ns)
	'load' operation 32 bit ('Layer3_Weights_CPU_load_1', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' [84]  (3.254 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.758 seconds; current allocated memory: 183.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 184.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 185.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 185.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 188.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_8_full_dsp_1' is changed to 'fadd_32ns_32ns_32_8_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.075 seconds; current allocated memory: 193.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.81 seconds; current allocated memory: 199.191 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.725 seconds; current allocated memory: 202.996 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.144 seconds; current allocated memory: 210.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 3 seconds. Elapsed time: 46.212 seconds; current allocated memory: 88.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 122.016 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.986 seconds; current allocated memory: 123.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,431 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:32:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:36:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:32:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'col_loop' (calculateLayer4.cpp:32:12) in function 'calculateLayer4' has been removed because the loop is unrolled completely (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:35:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:36:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 20.47 seconds; current allocated memory: 129.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 129.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 136.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 138.914 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 161.492 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 174.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 178.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 180.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_5', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_7', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_21', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_23', calculateLayer4.cpp:37) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 149, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 183.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 183.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 184.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 185.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 187.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.79 seconds; current allocated memory: 192.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.049 seconds; current allocated memory: 198.438 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.741 seconds; current allocated memory: 201.941 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.926 seconds; current allocated memory: 209.734 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 43.47 seconds; current allocated memory: 87.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 121.562 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.568 seconds; current allocated memory: 123.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 269 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:34:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:21)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:34:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:35:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< calculateLayer4_loop> at calculateLayer4.cpp:30:23 
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:30:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:30:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.186 seconds; current allocated memory: 126.074 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 126.074 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.398 seconds; current allocated memory: 132.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 134.922 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 157.414 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 170.430 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.813 seconds; current allocated memory: 174.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 176.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_3', calculateLayer4.cpp:36) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_5', calculateLayer4.cpp:36) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_7', calculateLayer4.cpp:36) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_21', calculateLayer4.cpp:36) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule 'load' operation 32 bit ('Layer3_Weights_CPU_load_23', calculateLayer4.cpp:36) on array 'Layer3_Weights_CPU' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'Layer3_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 149, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.268 seconds; current allocated memory: 179.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 179.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 180.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 181.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 183.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.834 seconds; current allocated memory: 188.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.723 seconds; current allocated memory: 194.445 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.912 seconds; current allocated memory: 198.680 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.065 seconds; current allocated memory: 208.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 47.343 seconds; current allocated memory: 86.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 121.094 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.708 seconds; current allocated memory: 123.438 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,179 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,431 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,584 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,157 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,156 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,156 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,156 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,156 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,525 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,530 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:22:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (calculateLayer4.cpp:21:9)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:35:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:37:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:39:18)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:35:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:37:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:39:18) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer3_Neurons_CPU': Block partitioning with factor 16 on dimension 1. (calculateLayer4.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer3_Weights_CPU': Block partitioning with factor 16 on dimension 1. (calculateLayer4.cpp:11:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem0_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:33:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:33:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 35.49 seconds; current allocated memory: 136.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 136.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 147.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 149.488 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.659 seconds; current allocated memory: 177.508 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.206 seconds; current allocated memory: 204.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 9.674 seconds; current allocated memory: 209.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 211.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus request operation ('gmem_0_load_1_req', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus request operation ('gmem_0_load_2_req', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus request operation ('gmem_0_load_3_req', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus request operation ('gmem_0_load_4_req', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus request operation ('gmem_0_load_19_req', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus request operation ('gmem_0_load_23_req', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus request operation ('gmem_0_load_25_req', calculateLayer4.cpp:41) on port 'gmem_0' (calculateLayer4.cpp:41) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 26, Depth = 180, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 37 seconds. CPU system time: 0 seconds. Elapsed time: 44.695 seconds; current allocated memory: 248.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.599 seconds; current allocated memory: 251.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.258 seconds; current allocated memory: 253.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 254.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 256.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17ns_19ns_35_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_17ns_14ns_13_21_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.623 seconds; current allocated memory: 288.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU_0', 'Layer3_Neurons_CPU_1', 'Layer3_Neurons_CPU_2', 'Layer3_Neurons_CPU_3', 'Layer3_Neurons_CPU_4', 'Layer3_Neurons_CPU_5', 'Layer3_Neurons_CPU_6', 'Layer3_Neurons_CPU_7', 'Layer3_Neurons_CPU_8', 'Layer3_Neurons_CPU_9', 'Layer3_Neurons_CPU_10', 'Layer3_Neurons_CPU_11', 'Layer3_Neurons_CPU_12', 'Layer3_Neurons_CPU_13', 'Layer3_Neurons_CPU_14', 'Layer3_Neurons_CPU_15', 'Layer3_Weights_CPU_0', 'Layer3_Weights_CPU_1', 'Layer3_Weights_CPU_2', 'Layer3_Weights_CPU_3', 'Layer3_Weights_CPU_4', 'Layer3_Weights_CPU_5', 'Layer3_Weights_CPU_6', 'Layer3_Weights_CPU_7', 'Layer3_Weights_CPU_8', 'Layer3_Weights_CPU_9', 'Layer3_Weights_CPU_10', 'Layer3_Weights_CPU_11', 'Layer3_Weights_CPU_12', 'Layer3_Weights_CPU_13', 'Layer3_Weights_CPU_14', 'Layer3_Weights_CPU_15', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_8_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_8_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_9_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_9_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_10_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_10_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_11_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_11_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_12_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_12_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_13_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_13_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_WID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4/m_axi_gmem0_14_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calculateLayer4/m_axi_gmem0_14_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21 seconds. CPU system time: 12 seconds. Elapsed time: 99.808 seconds; current allocated memory: 349.777 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.811 seconds; current allocated memory: 355.051 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 76 seconds. CPU system time: 1 seconds. Elapsed time: 93.46 seconds; current allocated memory: 392.438 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 168 seconds. CPU system time: 14 seconds. Elapsed time: 315.013 seconds; current allocated memory: 271.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 121.500 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/directives.tcl:7)
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/csynth.tcl:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.956 seconds; current allocated memory: 123.285 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'calculateLayer4'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.942 seconds; current allocated memory: 2.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer4 calculateLayer4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 121.191 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/directives.tcl:7)
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/csynth.tcl:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.706 seconds; current allocated memory: 123.055 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'calculateLayer4'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.545 seconds; current allocated memory: 2.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 121.051 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.822 seconds; current allocated memory: 122.578 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,187 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 529 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 299 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:28:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:29:40)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:28:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:29:40) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.15 seconds; current allocated memory: 125.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 125.402 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 131.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 134.105 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 157.297 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:24:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:25:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:23:27) and 'OutputRow_Loop'(calculateLayer2.cpp:24:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:24:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:23:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 162.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 167.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 168.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_1', calculateLayer2.cpp:23) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load', calculateLayer2.cpp:23) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_2', calculateLayer2.cpp:23) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_3', calculateLayer2.cpp:23) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_18', calculateLayer2.cpp:23) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_22', calculateLayer2.cpp:23) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_24', calculateLayer2.cpp:23) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 26, Depth = 150, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.874 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer2' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [26]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', calculateLayer2.cpp:24) on local variable 'indvar_flatten' [38]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln24', calculateLayer2.cpp:24) [42]  (1.915 ns)
	'select' operation 4 bit ('select_ln20', calculateLayer2.cpp:20) [43]  (1.024 ns)
	'add' operation 4 bit ('add_ln24', calculateLayer2.cpp:24) [49]  (1.735 ns)
	'select' operation 4 bit ('select_ln24', calculateLayer2.cpp:24) [52]  (1.024 ns)
	'store' operation 0 bit ('j_write_ln20', calculateLayer2.cpp:20) of variable 'select_ln24', calculateLayer2.cpp:24 on local variable 'j', calculateLayer2.cpp:20 [434]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.227 seconds; current allocated memory: 174.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 175.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 176.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Weights_CPU', 'Layer1_Neurons_CPU' and 'Layer2_Neurons_CPU' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.213 seconds; current allocated memory: 182.570 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.364 seconds; current allocated memory: 192.551 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.199 seconds; current allocated memory: 202.047 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 29.128 seconds; current allocated memory: 81.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 121.945 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.027 seconds; current allocated memory: 123.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,187 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 529 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:28:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:29:40)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:28:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:29:40) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:23:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:23:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:31:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.07 seconds; current allocated memory: 126.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 126.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 133.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 135.711 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 159.039 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:24:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:25:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:23:27) and 'OutputRow_Loop'(calculateLayer2.cpp:24:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:24:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:23:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 173.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 179.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 180.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_34_read_2', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_1', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_3', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_4', calculateLayer2.cpp:31) on port 'gmem' (calculateLayer2.cpp:31) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 184, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.874 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [93]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', calculateLayer2.cpp:24) on local variable 'indvar_flatten' [100]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln24', calculateLayer2.cpp:24) [113]  (1.915 ns)
	'select' operation 4 bit ('select_ln20', calculateLayer2.cpp:20) [114]  (1.024 ns)
	'add' operation 4 bit ('add_ln24', calculateLayer2.cpp:24) [121]  (1.735 ns)
	'select' operation 4 bit ('select_ln24', calculateLayer2.cpp:24) [128]  (1.024 ns)
	'store' operation 0 bit ('j_write_ln20', calculateLayer2.cpp:20) of variable 'select_ln24', calculateLayer2.cpp:24 on local variable 'j', calculateLayer2.cpp:20 [530]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.124 seconds; current allocated memory: 191.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 191.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 191.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 192.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 193.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.181 seconds; current allocated memory: 200.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer1_Weights_CPU', 'Layer2_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.877 seconds; current allocated memory: 212.613 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.079 seconds; current allocated memory: 215.230 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.98 seconds; current allocated memory: 225.512 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 32.734 seconds; current allocated memory: 103.668 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 121.457 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.557 seconds; current allocated memory: 123.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,188 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 529 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 795 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 719 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 719 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 666 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,488 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,491 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:27:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:29:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:27:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:29:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer1_Weights_CPU': Complete partitioning on dimension 1. (calculateLayer2.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:21:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:21:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:32:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.369 seconds; current allocated memory: 128.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 128.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 137.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 141.027 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.907 seconds; current allocated memory: 166.504 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:22:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:23:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:21:27) and 'OutputRow_Loop'(calculateLayer2.cpp:22:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:22:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:21:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.314 seconds; current allocated memory: 193.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.155 seconds; current allocated memory: 198.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 200.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_4_read_4', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_3', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_4', calculateLayer2.cpp:32) on port 'gmem' (calculateLayer2.cpp:32) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 163, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.874 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [328]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', calculateLayer2.cpp:22) on local variable 'indvar_flatten' [341]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', calculateLayer2.cpp:22) [346]  (1.915 ns)
	'select' operation 4 bit ('select_ln19', calculateLayer2.cpp:19) [347]  (1.024 ns)
	'add' operation 4 bit ('add_ln22', calculateLayer2.cpp:22) [353]  (1.735 ns)
	'select' operation 4 bit ('select_ln22', calculateLayer2.cpp:22) [356]  (1.024 ns)
	'store' operation 0 bit ('j_write_ln19', calculateLayer2.cpp:19) of variable 'select_ln22', calculateLayer2.cpp:22 on local variable 'j', calculateLayer2.cpp:19 [548]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 203.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 204.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 25.693 seconds; current allocated memory: 216.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 220.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 224.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.188 seconds; current allocated memory: 231.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_32' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_33' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_34' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_35' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_36' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_37' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_38' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_39' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_40' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_41' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_42' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_43' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_44' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_45' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_46' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_47' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_48' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_49' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_50' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_51' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_52' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_53' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_54' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_55' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_56' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_57' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_58' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_59' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_60' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_61' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_62' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_63' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_64' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_65' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_66' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_67' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_68' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_69' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_70' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_71' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_72' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_73' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_74' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_75' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_76' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_77' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_78' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_79' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_80' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_81' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_82' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_83' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_84' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_85' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_86' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_87' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_88' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_89' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_90' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_91' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_92' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_93' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_94' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_95' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_96' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_97' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_98' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_99' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_100' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_101' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_102' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_103' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_104' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_105' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_106' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_107' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_108' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_109' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_110' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_111' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_112' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_113' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_114' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_115' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_116' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_117' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_118' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_119' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_120' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_121' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_122' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_123' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_124' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_125' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_126' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_127' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_128' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_129' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_130' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_131' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_132' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_133' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_134' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_135' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_136' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_137' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_138' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_139' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_140' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_141' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_142' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_143' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_144' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_145' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_146' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_147' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_148' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_149' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_150' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_151' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_152' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_153' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_154' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_155' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_100' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_101' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_102' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_103' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_104' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_105' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_106' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_107' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_108' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_109' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_110' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_111' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_113' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_114' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_115' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_116' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_117' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_118' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_119' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_120' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_121' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_122' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_123' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_124' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_125' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_126' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_127' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_129' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_130' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_131' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_132' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_133' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_134' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_135' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_136' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_137' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_138' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_139' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_140' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_141' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_142' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_143' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_145' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_146' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_147' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_148' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_149' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_150' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_151' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_152' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_153' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_154' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU_155' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer1_Weights_CPU_0', 'Layer1_Weights_CPU_1', 'Layer1_Weights_CPU_2', 'Layer1_Weights_CPU_3', 'Layer1_Weights_CPU_4', 'Layer1_Weights_CPU_5', 'Layer1_Weights_CPU_6', 'Layer1_Weights_CPU_7', 'Layer1_Weights_CPU_8', 'Layer1_Weights_CPU_9', 'Layer1_Weights_CPU_10', 'Layer1_Weights_CPU_11', 'Layer1_Weights_CPU_12', 'Layer1_Weights_CPU_13', 'Layer1_Weights_CPU_14', 'Layer1_Weights_CPU_15', 'Layer1_Weights_CPU_16', 'Layer1_Weights_CPU_17', 'Layer1_Weights_CPU_18', 'Layer1_We==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 120.988 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.657 seconds; current allocated memory: 122.754 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,187 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 529 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:25:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:27:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:25:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:27:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:30:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.454 seconds; current allocated memory: 126.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 126.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 132.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 135.379 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 158.688 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 173.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 178.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 179.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_34_read_2', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_1', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_3', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 184, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.874 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [93]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', calculateLayer2.cpp:20) on local variable 'indvar_flatten' [100]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', calculateLayer2.cpp:20) [113]  (1.915 ns)
	'select' operation 4 bit ('select_ln17', calculateLayer2.cpp:17) [114]  (1.024 ns)
	'add' operation 4 bit ('add_ln20', calculateLayer2.cpp:20) [121]  (1.735 ns)
	'select' operation 4 bit ('select_ln20', calculateLayer2.cpp:20) [128]  (1.024 ns)
	'store' operation 0 bit ('j_write_ln17', calculateLayer2.cpp:17) of variable 'select_ln20', calculateLayer2.cpp:20 on local variable 'j', calculateLayer2.cpp:17 [530]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.017 seconds; current allocated memory: 190.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 190.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 190.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 190.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 192.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.189 seconds; current allocated memory: 198.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer1_Weights_CPU', 'Layer2_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.116 seconds; current allocated memory: 210.535 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 213.723 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.029 seconds; current allocated memory: 223.969 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 25.482 seconds; current allocated memory: 103.246 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 121.098 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.653 seconds; current allocated memory: 123.555 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 745 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:30:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:32:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (calculateLayer2.cpp:30:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (calculateLayer2.cpp:32:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (calculateLayer2.cpp:40:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (calculateLayer2.cpp:42:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:35:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.758 seconds; current allocated memory: 126.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 126.480 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 133.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 135.828 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 159.133 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 173.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 179.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 180.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_34_read_2', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_1', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_3', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 184, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.874 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [93]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', calculateLayer2.cpp:20) on local variable 'indvar_flatten' [100]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', calculateLayer2.cpp:20) [113]  (1.915 ns)
	'select' operation 4 bit ('select_ln17', calculateLayer2.cpp:17) [114]  (1.024 ns)
	'add' operation 4 bit ('add_ln20', calculateLayer2.cpp:20) [121]  (1.735 ns)
	'select' operation 4 bit ('select_ln20', calculateLayer2.cpp:20) [128]  (1.024 ns)
	'store' operation 0 bit ('j_write_ln17', calculateLayer2.cpp:17) of variable 'select_ln20', calculateLayer2.cpp:20 on local variable 'j', calculateLayer2.cpp:17 [530]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.012 seconds; current allocated memory: 191.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 191.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 191.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 193.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 199.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer1_Weights_CPU', 'Layer2_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.608 seconds; current allocated memory: 211.199 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.367 seconds; current allocated memory: 214.016 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.203 seconds; current allocated memory: 224.375 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 25.764 seconds; current allocated memory: 103.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 122.238 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.638 seconds; current allocated memory: 124.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 745 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:30:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:32:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (calculateLayer2.cpp:30:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (calculateLayer2.cpp:32:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (calculateLayer2.cpp:40:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (calculateLayer2.cpp:42:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:35:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.96 seconds; current allocated memory: 127.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 127.402 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 134.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 136.543 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 160.281 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 174.641 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 180.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 181.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_32_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_32_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_34_read_2', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_1', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_3', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 184, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.874 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [93]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', calculateLayer2.cpp:20) on local variable 'indvar_flatten' [100]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', calculateLayer2.cpp:20) [113]  (1.915 ns)
	'select' operation 4 bit ('select_ln17', calculateLayer2.cpp:17) [114]  (1.024 ns)
	'add' operation 4 bit ('add_ln20', calculateLayer2.cpp:20) [121]  (1.735 ns)
	'select' operation 4 bit ('select_ln20', calculateLayer2.cpp:20) [128]  (1.024 ns)
	'store' operation 0 bit ('j_write_ln17', calculateLayer2.cpp:17) of variable 'select_ln20', calculateLayer2.cpp:20 on local variable 'j', calculateLayer2.cpp:17 [530]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.124 seconds; current allocated memory: 192.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 192.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 192.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 192.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 194.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.197 seconds; current allocated memory: 200.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer1_Weights_CPU', 'Layer2_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.156 seconds; current allocated memory: 212.277 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.155 seconds; current allocated memory: 215.324 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.956 seconds; current allocated memory: 225.629 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 25.037 seconds; current allocated memory: 103.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 121.051 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.664 seconds; current allocated memory: 123.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 745 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 346 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 301 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 322 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:30:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:32:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (calculateLayer2.cpp:30:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (calculateLayer2.cpp:32:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (calculateLayer2.cpp:40:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (calculateLayer2.cpp:42:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:35:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.858 seconds; current allocated memory: 125.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 125.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 132.688 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 135.105 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 158.422 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 163.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 168.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 170.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_4_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_3', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 168, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.443 seconds; current allocated memory: 176.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 176.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 178.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.926 seconds; current allocated memory: 184.844 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.208 seconds; current allocated memory: 194.219 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.852 seconds; current allocated memory: 204.031 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 21.217 seconds; current allocated memory: 83.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 121.547 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.615 seconds; current allocated memory: 123.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 745 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 299 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:30:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:32:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (calculateLayer2.cpp:30:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (calculateLayer2.cpp:32:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (calculateLayer2.cpp:40:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (calculateLayer2.cpp:42:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.311 seconds; current allocated memory: 125.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 125.926 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 132.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 135.246 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 158.227 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 163.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 167.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 169.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln48_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load', calculateLayer2.cpp:19) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_3', calculateLayer2.cpp:19) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_5', calculateLayer2.cpp:19) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_7', calculateLayer2.cpp:19) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_21', calculateLayer2.cpp:19) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule 'load' operation 32 bit ('Layer1_Weights_CPU_load_23', calculateLayer2.cpp:19) on array 'Layer1_Weights_CPU' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'Layer1_Weights_CPU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 150, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.874 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer2' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [22]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', calculateLayer2.cpp:20) on local variable 'indvar_flatten' [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', calculateLayer2.cpp:20) [38]  (1.915 ns)
	'select' operation 4 bit ('select_ln17', calculateLayer2.cpp:17) [39]  (1.024 ns)
	'add' operation 4 bit ('add_ln20', calculateLayer2.cpp:20) [45]  (1.735 ns)
	'select' operation 4 bit ('select_ln20', calculateLayer2.cpp:20) [48]  (1.024 ns)
	'store' operation 0 bit ('j_write_ln17', calculateLayer2.cpp:17) of variable 'select_ln20', calculateLayer2.cpp:20 on local variable 'j', calculateLayer2.cpp:17 [430]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.304 seconds; current allocated memory: 175.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 175.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 177.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Bundling port 'Layer2_Neurons_CPU' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Neurons_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Neurons_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Neurons_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Neurons_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 182.984 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.046 seconds; current allocated memory: 193.375 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.689 seconds; current allocated memory: 203.312 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 21.056 seconds; current allocated memory: 81.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 121.934 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.582 seconds; current allocated memory: 124.258 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 745 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:30:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:32:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (calculateLayer2.cpp:30:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (calculateLayer2.cpp:32:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (calculateLayer2.cpp:40:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (calculateLayer2.cpp:42:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:35:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.781 seconds; current allocated memory: 127.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 127.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 133.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 136.363 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 159.625 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 173.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 13, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 179.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 180.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_load_13_req', calculateLayer2.cpp:19) on port 'gmem' (calculateLayer2.cpp:19) due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_load_14_req', calculateLayer2.cpp:19) on port 'gmem' (calculateLayer2.cpp:19) due to limited memory ports (II = 14). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_load_15_req', calculateLayer2.cpp:19) on port 'gmem' (calculateLayer2.cpp:19) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_load_16_req', calculateLayer2.cpp:19) on port 'gmem' (calculateLayer2.cpp:19) due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 46). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_3', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_35_read_4', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 13, Final II = 51, Depth = 184, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.874 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [93]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', calculateLayer2.cpp:20) on local variable 'indvar_flatten' [100]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', calculateLayer2.cpp:20) [113]  (1.915 ns)
	'select' operation 4 bit ('select_ln17', calculateLayer2.cpp:17) [114]  (1.024 ns)
	'add' operation 4 bit ('add_ln20', calculateLayer2.cpp:20) [121]  (1.735 ns)
	'select' operation 4 bit ('select_ln20', calculateLayer2.cpp:20) [128]  (1.024 ns)
	'store' operation 0 bit ('j_write_ln17', calculateLayer2.cpp:17) of variable 'select_ln20', calculateLayer2.cpp:20 on local variable 'j', calculateLayer2.cpp:17 [530]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.978 seconds; current allocated memory: 191.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 191.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 191.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 191.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 193.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.063 seconds; current allocated memory: 199.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer1_Weights_CPU', 'Layer2_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.916 seconds; current allocated memory: 212.164 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 214.957 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.921 seconds; current allocated memory: 225.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 24.134 seconds; current allocated memory: 103.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 122.258 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.589 seconds; current allocated memory: 124.109 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,210 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,337 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,091 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,734 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,737 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,737 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,737 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,737 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,425 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,423 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,423 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,423 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,423 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,951 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,942 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OutputColumn_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:22:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:31:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:38)
INFO: [HLS 214-186] Unrolling loop 'OutputColumn_Loop' (calculateLayer2.cpp:22:21) in function 'calculateLayer2' completely with a factor of 13 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (calculateLayer2.cpp:40:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (calculateLayer2.cpp:42:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (calculateLayer2.cpp:31:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_2' (calculateLayer2.cpp:33:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.183 seconds; current allocated memory: 129.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 129.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 138.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 141.133 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 166.488 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 189.906 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.331 seconds; current allocated memory: 199.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 200.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln20', calculateLayer2.cpp:20) on port 'gmem' (calculateLayer2.cpp:20) and bus write operation ('gmem_addr_write_ln20', calculateLayer2.cpp:20) on port 'gmem' (calculateLayer2.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln20', calculateLayer2.cpp:20) on port 'gmem' (calculateLayer2.cpp:20) and bus write operation ('gmem_addr_write_ln20', calculateLayer2.cpp:20) on port 'gmem' (calculateLayer2.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln20', calculateLayer2.cpp:20) on port 'gmem' (calculateLayer2.cpp:20) and bus write operation ('gmem_addr_write_ln20', calculateLayer2.cpp:20) on port 'gmem' (calculateLayer2.cpp:20).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln20', calculateLayer2.cpp:20) on port 'gmem' (calculateLayer2.cpp:20) and bus write operation ('gmem_addr_write_ln20', calculateLayer2.cpp:20) on port 'gmem' (calculateLayer2.cpp:20).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus request operation ('gmem_load_130_req', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus request operation ('gmem_load_161_req', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 161). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus request operation ('gmem_load_169_req', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 169). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus request operation ('gmem_load_170_req', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 170). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 171, Depth = 235, loop 'calculateLayer2_loop_OutputRow_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.083 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' consists of the following:
	'store' operation 0 bit ('j_write_ln17', calculateLayer2.cpp:17) of constant 0 on local variable 'j', calculateLayer2.cpp:17 [91]  (1.588 ns)
	'load' operation 4 bit ('j_load', calculateLayer2.cpp:20) on local variable 'j', calculateLayer2.cpp:17 [101]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', calculateLayer2.cpp:20) [106]  (1.735 ns)
	'select' operation 3 bit ('select_ln19', calculateLayer2.cpp:19) [110]  (0.980 ns)
	'mul' operation 8 bit ('empty_21', calculateLayer2.cpp:19) [112]  (3.780 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 19.557 seconds; current allocated memory: 242.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.110ns) exceeds the target (target clock period: 10.000ns, clock uncertainty: 2.700ns, effective delay budget: 7.300ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation 32 bit ('somme', calculateLayer2.cpp:44) (10.1104 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.047 seconds; current allocated memory: 242.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.392 seconds; current allocated memory: 242.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 242.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 242.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_9ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_calculateLayer2_loop_OutputRow_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.009 seconds; current allocated memory: 259.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer1_Weights_CPU', 'Layer2_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 4 seconds. Elapsed time: 7.482 seconds; current allocated memory: 313.707 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.263 seconds; current allocated memory: 313.707 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.753 seconds; current allocated memory: 328.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 5 seconds. Elapsed time: 55.242 seconds; current allocated memory: 206.719 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 122.250 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.608 seconds; current allocated memory: 124.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,210 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,337 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,090 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,733 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,565 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,610 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OutputColumn_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:22:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:31:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:38)
INFO: [HLS 214-186] Unrolling loop 'OutputColumn_Loop' (calculateLayer2.cpp:22:21) in function 'calculateLayer2' completely with a factor of 13 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (calculateLayer2.cpp:40:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (calculateLayer2.cpp:42:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (calculateLayer2.cpp:31:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_2' (calculateLayer2.cpp:33:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:34:47)
INFO: [HLS 214-115] Multiple burst reads of length 145 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:35:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.16 seconds; current allocated memory: 129.156 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 129.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 137.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 140.477 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 163.594 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 170.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 175.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 176.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus read operation ('gmem_addr_2_read_135', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 161). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus read operation ('gmem_addr_2_read_143', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 169). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus read operation ('gmem_addr_2_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 170). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 171, Depth = 235, loop 'calculateLayer2_loop_OutputRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.204 seconds; current allocated memory: 195.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.110ns) exceeds the target (target clock period: 10.000ns, clock uncertainty: 2.700ns, effective delay budget: 7.300ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation 32 bit ('somme', calculateLayer2.cpp:44) (10.1104 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 195.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 197.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer1_Weights_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_9ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.134 seconds; current allocated memory: 218.547 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 4.702 seconds; current allocated memory: 242.461 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.425 seconds; current allocated memory: 257.113 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 3 seconds. Elapsed time: 33.136 seconds; current allocated memory: 134.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 121.578 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.648 seconds; current allocated memory: 123.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,210 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,337 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,090 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,733 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,565 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,610 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OutputColumn_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:22:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:31:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:38)
INFO: [HLS 214-186] Unrolling loop 'OutputColumn_Loop' (calculateLayer2.cpp:22:21) in function 'calculateLayer2' completely with a factor of 13 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (calculateLayer2.cpp:40:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (calculateLayer2.cpp:42:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (calculateLayer2.cpp:31:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_2' (calculateLayer2.cpp:33:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:34:47)
INFO: [HLS 214-115] Multiple burst reads of length 145 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:35:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.462 seconds; current allocated memory: 128.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 128.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 137.734 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 139.914 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 163.270 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 170.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 11, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 174.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 176.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus read operation ('gmem_addr_2_read_135', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 161). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus read operation ('gmem_addr_2_read_143', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 169). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus read operation ('gmem_addr_2_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 170). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 171, Depth = 224, loop 'calculateLayer2_loop_OutputRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 7.366 seconds; current allocated memory: 198.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.021 seconds; current allocated memory: 198.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 200.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer1_Weights_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_9ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.119 seconds; current allocated memory: 213.594 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 5.401 seconds; current allocated memory: 235.668 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.64 seconds; current allocated memory: 251.125 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 3 seconds. Elapsed time: 35.467 seconds; current allocated memory: 129.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 122.246 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.669 seconds; current allocated memory: 124.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,210 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,337 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,090 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,733 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,736 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,399 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,565 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,610 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OutputColumn_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:22:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:31:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:38)
INFO: [HLS 214-186] Unrolling loop 'OutputColumn_Loop' (calculateLayer2.cpp:22:21) in function 'calculateLayer2' completely with a factor of 13 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (calculateLayer2.cpp:40:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (calculateLayer2.cpp:42:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (calculateLayer2.cpp:31:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_2' (calculateLayer2.cpp:33:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:34:47)
INFO: [HLS 214-115] Multiple burst reads of length 145 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:35:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.505 seconds; current allocated memory: 129.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 129.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 138.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 140.473 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 163.559 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 171.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 10, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 175.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 177.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_addr_2_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_2_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus read operation ('gmem_addr_2_read_135', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 161). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus read operation ('gmem_addr_2_read_143', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 169). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop'): Unable to schedule bus read operation ('gmem_addr_2_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) due to limited memory ports (II = 170). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 171, Depth = 219, loop 'calculateLayer2_loop_OutputRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.858 seconds; current allocated memory: 195.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.184 seconds; current allocated memory: 195.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 197.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer1_Weights_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_9ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.797 seconds; current allocated memory: 211.781 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.438 seconds; current allocated memory: 234.785 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.271 seconds; current allocated memory: 250.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 45.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 3 seconds. Elapsed time: 33.519 seconds; current allocated memory: 128.094 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 120.988 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.496 seconds; current allocated memory: 123.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,210 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,337 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,089 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,732 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,735 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,735 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,735 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,735 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,444 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,444 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,444 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,444 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,444 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,605 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,652 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OutputColumn_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:22:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:31:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:38)
INFO: [HLS 214-186] Unrolling loop 'OutputColumn_Loop' (calculateLayer2.cpp:22:21) in function 'calculateLayer2' completely with a factor of 13 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (calculateLayer2.cpp:40:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (calculateLayer2.cpp:42:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (calculateLayer2.cpp:31:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_2' (calculateLayer2.cpp:33:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 145 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:35:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.979 seconds; current allocated memory: 128.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 128.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 137.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 139.562 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 163.543 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 180.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 10, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 184.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 186.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OutputRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48) and axis write operation ('Layer2_Neurons_CPU_write_ln48', calculateLayer2.cpp:48) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_144', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35) and bus read operation ('gmem_addr_read', calculateLayer2.cpp:35) on port 'gmem' (calculateLayer2.cpp:35).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 145, Depth = 177, loop 'OutputRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.644 seconds; current allocated memory: 201.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 201.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 201.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 201.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 203.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_OutputRow_Loop' pipeline 'OutputRow_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_OutputRow_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.648 seconds; current allocated memory: 219.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.31 seconds; current allocated memory: 240.039 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.103 seconds; current allocated memory: 241.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.727 seconds; current allocated memory: 259.531 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 45.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 3 seconds. Elapsed time: 31.131 seconds; current allocated memory: 138.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 120.906 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.562 seconds; current allocated memory: 123.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,234 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,210 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,337 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,089 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,732 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,388 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,081 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,081 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,081 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,046 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,046 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,046 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,046 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,046 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,522 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,442 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OutputColumn_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:24:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:44:38)
INFO: [HLS 214-186] Unrolling loop 'OutputColumn_Loop' (calculateLayer2.cpp:24:21) in function 'calculateLayer2' completely with a factor of 13 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (calculateLayer2.cpp:42:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (calculateLayer2.cpp:44:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (calculateLayer2.cpp:33:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_2' (calculateLayer2.cpp:35:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer1_Neurons_CPU': Cyclic partitioning with factor 16 on dimension 1. (calculateLayer2.cpp:8:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 29.185 seconds; current allocated memory: 138.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 138.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 152.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 154.516 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.401 seconds; current allocated memory: 181.266 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.191 seconds; current allocated memory: 211.645 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 11, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 13.661 seconds; current allocated memory: 217.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 218.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OutputRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_3', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_6', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 70). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_8', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 72). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 73, Depth = 200, loop 'OutputRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 35 seconds. CPU system time: 0 seconds. Elapsed time: 49.426 seconds; current allocated memory: 269.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.607 seconds; current allocated memory: 269.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.336 seconds; current allocated memory: 269.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 269.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 269.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_OutputRow_Loop' pipeline 'OutputRow_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 145 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_OutputRow_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.322 seconds; current allocated memory: 301.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU_0', 'Layer1_Neurons_CPU_1', 'Layer1_Neurons_CPU_2', 'Layer1_Neurons_CPU_3', 'Layer1_Neurons_CPU_4', 'Layer1_Neurons_CPU_5', 'Layer1_Neurons_CPU_6', 'Layer1_Neurons_CPU_7', 'Layer1_Neurons_CPU_8', 'Layer1_Neurons_CPU_9', 'Layer1_Neurons_CPU_10', 'Layer1_Neurons_CPU_11', 'Layer1_Neurons_CPU_12', 'Layer1_Neurons_CPU_13', 'Layer1_Neurons_CPU_14', 'Layer1_Neurons_CPU_15' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 8 seconds. Elapsed time: 16.575 seconds; current allocated memory: 371.793 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.19 seconds; current allocated memory: 371.793 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 19 seconds. CPU system time: 1 seconds. Elapsed time: 25.033 seconds; current allocated memory: 399.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 88 seconds. CPU system time: 9 seconds. Elapsed time: 155.281 seconds; current allocated memory: 278.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 121.887 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.599 seconds; current allocated memory: 123.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,234 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,210 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,337 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,089 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,732 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,388 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,081 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,081 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,081 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,046 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,046 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,046 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,046 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,046 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,522 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,442 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OutputColumn_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:24:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:44:38)
INFO: [HLS 214-186] Unrolling loop 'OutputColumn_Loop' (calculateLayer2.cpp:24:21) in function 'calculateLayer2' completely with a factor of 13 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (calculateLayer2.cpp:42:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (calculateLayer2.cpp:44:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (calculateLayer2.cpp:33:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_2' (calculateLayer2.cpp:35:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer1_Neurons_CPU': Cyclic partitioning with factor 16 on dimension 1. (calculateLayer2.cpp:8:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 30.173 seconds; current allocated memory: 139.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 139.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 152.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 155.469 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.15 seconds; current allocated memory: 182.945 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.855 seconds; current allocated memory: 213.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 13.405 seconds; current allocated memory: 219.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 220.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OutputRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_3', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_6', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 70). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_8', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 72). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 73, Depth = 230, loop 'OutputRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 36 seconds. CPU system time: 0 seconds. Elapsed time: 44.059 seconds; current allocated memory: 272.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.795 seconds; current allocated memory: 272.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.026 seconds; current allocated memory: 272.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 272.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 272.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_OutputRow_Loop' pipeline 'OutputRow_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 145 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_OutputRow_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.051 seconds; current allocated memory: 306.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU_0', 'Layer1_Neurons_CPU_1', 'Layer1_Neurons_CPU_2', 'Layer1_Neurons_CPU_3', 'Layer1_Neurons_CPU_4', 'Layer1_Neurons_CPU_5', 'Layer1_Neurons_CPU_6', 'Layer1_Neurons_CPU_7', 'Layer1_Neurons_CPU_8', 'Layer1_Neurons_CPU_9', 'Layer1_Neurons_CPU_10', 'Layer1_Neurons_CPU_11', 'Layer1_Neurons_CPU_12', 'Layer1_Neurons_CPU_13', 'Layer1_Neurons_CPU_14', 'Layer1_Neurons_CPU_15' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 7 seconds. Elapsed time: 14.174 seconds; current allocated memory: 377.852 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.16 seconds; current allocated memory: 377.852 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 22.766 seconds; current allocated memory: 405.078 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 87 seconds. CPU system time: 9 seconds. Elapsed time: 143.806 seconds; current allocated memory: 283.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 121.875 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (sigmoid.cpp:6:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.415 seconds; current allocated memory: 1.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 121.367 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.679 seconds; current allocated memory: 123.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,235 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,223 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,350 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,102 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,745 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,401 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,094 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,094 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,094 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,059 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,059 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,059 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,059 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,059 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,535 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,455 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OutputColumn_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:24:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:44:38)
INFO: [HLS 214-186] Unrolling loop 'OutputColumn_Loop' (calculateLayer2.cpp:24:21) in function 'calculateLayer2' completely with a factor of 13 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (calculateLayer2.cpp:42:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (calculateLayer2.cpp:44:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (calculateLayer2.cpp:33:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_2' (calculateLayer2.cpp:35:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer1_Neurons_CPU': Cyclic partitioning with factor 16 on dimension 1. (calculateLayer2.cpp:8:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 29.817 seconds; current allocated memory: 139.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 139.379 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 152.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 155.156 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.223 seconds; current allocated memory: 181.645 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.989 seconds; current allocated memory: 212.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 17, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 13.064 seconds; current allocated memory: 217.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 219.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OutputRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_3', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_6', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 70). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_8', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 72). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 73, Depth = 230, loop 'OutputRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 36 seconds. CPU system time: 0 seconds. Elapsed time: 44.777 seconds; current allocated memory: 271.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.21 seconds; current allocated memory: 271.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.188 seconds; current allocated memory: 271.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 271.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 271.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_OutputRow_Loop' pipeline 'OutputRow_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 145 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_OutputRow_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.811 seconds; current allocated memory: 305.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU_0', 'Layer1_Neurons_CPU_1', 'Layer1_Neurons_CPU_2', 'Layer1_Neurons_CPU_3', 'Layer1_Neurons_CPU_4', 'Layer1_Neurons_CPU_5', 'Layer1_Neurons_CPU_6', 'Layer1_Neurons_CPU_7', 'Layer1_Neurons_CPU_8', 'Layer1_Neurons_CPU_9', 'Layer1_Neurons_CPU_10', 'Layer1_Neurons_CPU_11', 'Layer1_Neurons_CPU_12', 'Layer1_Neurons_CPU_13', 'Layer1_Neurons_CPU_14', 'Layer1_Neurons_CPU_15' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 8 seconds. Elapsed time: 14.1 seconds; current allocated memory: 376.988 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.171 seconds; current allocated memory: 377.195 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 23.443 seconds; current allocated memory: 404.441 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 89 seconds. CPU system time: 9 seconds. Elapsed time: 145.207 seconds; current allocated memory: 283.207 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 121.828 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.84 seconds; current allocated memory: 124.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,235 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,223 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,350 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,102 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,745 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,401 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,094 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,094 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,094 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,059 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,059 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,033 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,033 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,033 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,509 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,416 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OutputColumn_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:24:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:44:38)
INFO: [HLS 214-186] Unrolling loop 'OutputColumn_Loop' (calculateLayer2.cpp:24:21) in function 'calculateLayer2' completely with a factor of 13 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (calculateLayer2.cpp:42:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (calculateLayer2.cpp:44:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (calculateLayer2.cpp:33:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_2' (calculateLayer2.cpp:35:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer1_Neurons_CPU': Cyclic partitioning with factor 16 on dimension 1. (calculateLayer2.cpp:8:0)
INFO: [HLS 214-364] Automatically inlining function 'SIGMOID(float)' to improve effectiveness of pipeline pragma in function 'calculateLayer2(float*, float*, float*)' (calculateLayer2.cpp:50:58)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:37:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 29.894 seconds; current allocated memory: 140.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 140.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 153.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 156.195 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.902 seconds; current allocated memory: 184.898 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.737 seconds; current allocated memory: 215.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2_Pipeline_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OutputRow_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50) and axis write operation ('Layer2_Neurons_CPU_write_ln50', calculateLayer2.cpp:50) on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:50).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_3', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_6', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 70). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2_Pipeline_OutputRow_Loop' (loop 'OutputRow_Loop'): Unable to schedule bus read operation ('gmem_0_addr_7_read_8', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 72). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 73, Depth = 240, loop 'OutputRow_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50 seconds. CPU system time: 0 seconds. Elapsed time: 57.951 seconds; current allocated memory: 277.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.402 seconds; current allocated memory: 277.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.314 seconds; current allocated memory: 277.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 277.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2_Pipeline_OutputRow_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer2_Pipeline_OutputRow_Loop' pipeline 'OutputRow_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2_Pipeline_OutputRow_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 145 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2_Pipeline_OutputRow_Loop'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_calculateLayer2_Pipeline_OutputRow_Loop_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.811 seconds; current allocated memory: 316.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU_0', 'Layer1_Neurons_CPU_1', 'Layer1_Neurons_CPU_2', 'Layer1_Neurons_CPU_3', 'Layer1_Neurons_CPU_4', 'Layer1_Neurons_CPU_5', 'Layer1_Neurons_CPU_6', 'Layer1_Neurons_CPU_7', 'Layer1_Neurons_CPU_8', 'Layer1_Neurons_CPU_9', 'Layer1_Neurons_CPU_10', 'Layer1_Neurons_CPU_11', 'Layer1_Neurons_CPU_12', 'Layer1_Neurons_CPU_13', 'Layer1_Neurons_CPU_14', 'Layer1_Neurons_CPU_15' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 10 seconds. Elapsed time: 16.132 seconds; current allocated memory: 398.867 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.074 seconds; current allocated memory: 398.867 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 23.176 seconds; current allocated memory: 425.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 95 seconds. CPU system time: 10 seconds. Elapsed time: 149.787 seconds; current allocated memory: 303.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 121.488 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.61 seconds; current allocated memory: 123.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,235 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 746 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 346 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 301 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,115 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 734 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 734 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 734 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 734 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 734 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 732 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 732 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 732 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,412 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,421 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:44:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (calculateLayer2.cpp:33:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_2' (calculateLayer2.cpp:35:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (calculateLayer2.cpp:42:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (calculateLayer2.cpp:44:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer1_Neurons_CPU': Cyclic partitioning with factor 16 on dimension 1. (calculateLayer2.cpp:8:0)
INFO: [HLS 214-364] Automatically inlining function 'SIGMOID(float)' to improve effectiveness of pipeline pragma in function 'calculateLayer2(float*, float*, float*)' (calculateLayer2.cpp:50:58)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer2_Neurons_CPU' (calculateLayer2.cpp:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.358 seconds; current allocated memory: 129.453 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 129.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 137.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 141.008 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 170.203 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:22:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:24:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:21:27) and 'OutputRow_Loop'(calculateLayer2.cpp:22:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:22:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:21:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 173.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_1_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_2_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_3_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_4_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_11_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_12_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 178, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 14.05 seconds; current allocated memory: 208.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.549 seconds; current allocated memory: 208.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU_0', 'Layer1_Neurons_CPU_1', 'Layer1_Neurons_CPU_2', 'Layer1_Neurons_CPU_3', 'Layer1_Neurons_CPU_4', 'Layer1_Neurons_CPU_5', 'Layer1_Neurons_CPU_6', 'Layer1_Neurons_CPU_7', 'Layer1_Neurons_CPU_8', 'Layer1_Neurons_CPU_9', 'Layer1_Neurons_CPU_10', 'Layer1_Neurons_CPU_11', 'Layer1_Neurons_CPU_12', 'Layer1_Neurons_CPU_13', 'Layer1_Neurons_CPU_14', 'Layer1_Neurons_CPU_15' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.394 seconds; current allocated memory: 223.008 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 4 seconds. Elapsed time: 8.593 seconds; current allocated memory: 261.168 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 13.924 seconds; current allocated memory: 279.473 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32 seconds. CPU system time: 5 seconds. Elapsed time: 58.645 seconds; current allocated memory: 158.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 121.840 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.561 seconds; current allocated memory: 123.840 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,235 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 746 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,116 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 737 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 736 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 734 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 734 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 734 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,421 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,424 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:33:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_2' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:44:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (calculateLayer2.cpp:33:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_2' (calculateLayer2.cpp:35:19) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (calculateLayer2.cpp:42:34) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (calculateLayer2.cpp:44:38) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'Layer1_Neurons_CPU': Cyclic partitioning with factor 16 on dimension 1. (calculateLayer2.cpp:8:0)
INFO: [HLS 214-364] Automatically inlining function 'SIGMOID(float)' to improve effectiveness of pipeline pragma in function 'calculateLayer2(float*, float*, float*)' (calculateLayer2.cpp:50:58)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:21:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:21:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.063 seconds; current allocated memory: 129.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 129.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 138.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 141.629 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 170.684 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:22:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:24:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:21:27) and 'OutputRow_Loop'(calculateLayer2.cpp:22:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:22:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:21:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 174.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_1_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_2_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_3_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_4_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_11_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus request operation ('gmem_0_load_12_req', calculateLayer2.cpp:37) on port 'gmem_0' (calculateLayer2.cpp:37) due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 183, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 15.587 seconds; current allocated memory: 208.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.639 seconds; current allocated memory: 208.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU_0', 'Layer1_Neurons_CPU_1', 'Layer1_Neurons_CPU_2', 'Layer1_Neurons_CPU_3', 'Layer1_Neurons_CPU_4', 'Layer1_Neurons_CPU_5', 'Layer1_Neurons_CPU_6', 'Layer1_Neurons_CPU_7', 'Layer1_Neurons_CPU_8', 'Layer1_Neurons_CPU_9', 'Layer1_Neurons_CPU_10', 'Layer1_Neurons_CPU_11', 'Layer1_Neurons_CPU_12', 'Layer1_Neurons_CPU_13', 'Layer1_Neurons_CPU_14', 'Layer1_Neurons_CPU_15', 'Layer2_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.235 seconds; current allocated memory: 224.980 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 4 seconds. Elapsed time: 8.211 seconds; current allocated memory: 264.184 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 15.492 seconds; current allocated memory: 283.574 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33 seconds. CPU system time: 5 seconds. Elapsed time: 60.725 seconds; current allocated memory: 161.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 121.066 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.52 seconds; current allocated memory: 123.199 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,188 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 318 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:25:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:27:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:25:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:27:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-364] Automatically inlining function 'SIGMOID(float)' to improve effectiveness of pipeline pragma in function 'calculateLayer2(float*, float*, float*)' (calculateLayer2.cpp:34:58)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:30:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.789 seconds; current allocated memory: 125.863 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 125.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 132.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 135.176 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 159.043 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 159.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_4_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_3', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_4', calculateLayer2.cpp:30) on port 'gmem' (calculateLayer2.cpp:30) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 168, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.608 seconds; current allocated memory: 166.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 168.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.952 seconds; current allocated memory: 174.012 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.245 seconds; current allocated memory: 184.836 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.687 seconds; current allocated memory: 194.652 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 20.052 seconds; current allocated memory: 73.785 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 121.348 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.593 seconds; current allocated memory: 123.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,188 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 321 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:25:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:27:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:25:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:27:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-364] Automatically inlining function 'SIGMOID(float)' to improve effectiveness of pipeline pragma in function 'calculateLayer2(float*, float*, float*)' (calculateLayer2.cpp:34:58)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:30:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.909 seconds; current allocated memory: 126.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 126.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 132.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 135.762 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 159.184 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 159.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('Layer1_Weights_CPU_read_1', calculateLayer2.cpp:29) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:29) and fifo read operation ('Layer1_Weights_CPU_read', calculateLayer2.cpp:23) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('Layer1_Weights_CPU_read_2', calculateLayer2.cpp:29) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:29) and fifo read operation ('Layer1_Weights_CPU_read', calculateLayer2.cpp:23) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('Layer1_Weights_CPU_read_3', calculateLayer2.cpp:29) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:29) and fifo read operation ('Layer1_Weights_CPU_read', calculateLayer2.cpp:23) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('Layer1_Weights_CPU_read_4', calculateLayer2.cpp:29) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:29) and fifo read operation ('Layer1_Weights_CPU_read', calculateLayer2.cpp:23) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('Layer1_Weights_CPU_read_19', calculateLayer2.cpp:29) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:29) and fifo read operation ('Layer1_Weights_CPU_read', calculateLayer2.cpp:23) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between fifo read operation ('Layer1_Weights_CPU_read_23', calculateLayer2.cpp:29) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:29) and fifo read operation ('Layer1_Weights_CPU_read', calculateLayer2.cpp:23) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:23).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between fifo read operation ('Layer1_Weights_CPU_read_25', calculateLayer2.cpp:29) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:29) and fifo read operation ('Layer1_Weights_CPU_read', calculateLayer2.cpp:23) on port 'Layer1_Weights_CPU' (calculateLayer2.cpp:23).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 26, Depth = 208, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.091 seconds; current allocated memory: 165.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 166.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 171.473 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.129 seconds; current allocated memory: 180.188 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.913 seconds; current allocated memory: 189.043 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 21.061 seconds; current allocated memory: 67.855 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 121.488 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.003 seconds; current allocated memory: 123.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,188 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 318 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:25:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:27:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:25:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:27:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-364] Automatically inlining function 'SIGMOID(float)' to improve effectiveness of pipeline pragma in function 'calculateLayer2(float*, float*, float*)' (calculateLayer2.cpp:33:58)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:29:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.034 seconds; current allocated memory: 126.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 126.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 132.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 135.277 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 159.113 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 159.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_4', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29) and bus read operation ('gmem_addr_1_read', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29).
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_4_read_4', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_3', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_4', calculateLayer2.cpp:29) on port 'gmem' (calculateLayer2.cpp:29) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 168, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.097 seconds; current allocated memory: 167.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 168.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.084 seconds; current allocated memory: 174.391 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.615 seconds; current allocated memory: 185.672 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.341 seconds; current allocated memory: 195.141 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 23.733 seconds; current allocated memory: 73.730 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 121.699 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.326 seconds; current allocated memory: 123.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,188 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:25:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:27:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:25:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:27:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:29:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.766 seconds; current allocated memory: 126.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 126.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 133.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 135.461 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 158.578 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 163.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 50, Final II = 4, Depth = 18, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 168.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 169.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 50, Final II = 50, Depth = 167, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 176.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 176.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 178.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.256 seconds; current allocated memory: 184.949 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.85 seconds; current allocated memory: 194.625 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.418 seconds; current allocated memory: 204.406 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 23.785 seconds; current allocated memory: 82.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer2 calculateLayer2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 121.848 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.292 seconds; current allocated memory: 123.605 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,188 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:25:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:27:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:25:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:27:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:29:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.89 seconds; current allocated memory: 126.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 126.402 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 132.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 135.312 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 158.383 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 163.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 40, Final II = 4, Depth = 18, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 168.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 169.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 40, Final II = 40, Depth = 168, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 176.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 176.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 178.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 185.012 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.397 seconds; current allocated memory: 194.219 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.839 seconds; current allocated memory: 204.191 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 21.523 seconds; current allocated memory: 82.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer2 calculateLayer2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 121.309 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.552 seconds; current allocated memory: 123.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,188 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:24:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:26:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:24:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:26:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:28:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.659 seconds; current allocated memory: 126.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 126.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 132.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 135.215 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 158.402 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 163.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 4, Depth = 18, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 168.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 169.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 30, Final II = 30, Depth = 169, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 175.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 176.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 178.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 185.113 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.092 seconds; current allocated memory: 194.355 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.831 seconds; current allocated memory: 204.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 19.627 seconds; current allocated memory: 83.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer2 calculateLayer2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 121.543 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.506 seconds; current allocated memory: 123.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,188 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:24:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:26:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:24:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:26:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:28:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.58 seconds; current allocated memory: 126.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 126.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 132.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 135.188 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 158.512 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 163.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 4, Depth = 18, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 168.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 169.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read', calculateLayer2.cpp:28) on port 'gmem' (calculateLayer2.cpp:28) due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_1', calculateLayer2.cpp:28) on port 'gmem' (calculateLayer2.cpp:28) due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_2', calculateLayer2.cpp:28) on port 'gmem' (calculateLayer2.cpp:28) due to limited memory ports (II = 22). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_3', calculateLayer2.cpp:28) on port 'gmem' (calculateLayer2.cpp:28) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer2' (loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'): Unable to schedule bus read operation ('gmem_addr_5_read_4', calculateLayer2.cpp:28) on port 'gmem' (calculateLayer2.cpp:28) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 25, Depth = 169, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.624 seconds; current allocated memory: 176.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 176.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 178.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 184.609 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.188 seconds; current allocated memory: 194.605 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.843 seconds; current allocated memory: 204.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 20.793 seconds; current allocated memory: 82.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer2 calculateLayer2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 121.180 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.75 seconds; current allocated memory: 123.598 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,188 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 347 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 302 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:24:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:26:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:24:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:26:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:28:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.637 seconds; current allocated memory: 126.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 126.281 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 133.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 135.332 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 158.664 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 164.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 4, Depth = 18, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 168.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 169.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 25, Depth = 169, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 175.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 176.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 178.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 184.746 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.42 seconds; current allocated memory: 194.121 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.985 seconds; current allocated memory: 203.969 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 20.141 seconds; current allocated memory: 82.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer2 calculateLayer2 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 168.949 seconds; current allocated memory: 11.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer2 calculateLayer2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 121.500 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.217 seconds; current allocated memory: 123.625 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,199 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 259 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 327 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 333 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:24:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:26:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:24:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:26:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:28:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.193 seconds; current allocated memory: 126.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 126.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 133.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 135.879 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'calculateLayer2' (calculateLayer2.cpp:4:32)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 159.441 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 164.387 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 4, Depth = 10, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 169.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 170.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 25, Depth = 161, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 175.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 176.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'temp' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 178.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.274 seconds; current allocated memory: 184.664 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.74 seconds; current allocated memory: 193.727 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.234 seconds; current allocated memory: 203.875 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 22.57 seconds; current allocated memory: 82.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer2 calculateLayer2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 121.172 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.543 seconds; current allocated memory: 123.422 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,297 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 714 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 479 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 337 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 287 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:24:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:26:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:24:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:26:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:28:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.698 seconds; current allocated memory: 126.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 126.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 132.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 135.309 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sigmoid.cpp:17:9) to (sigmoid.cpp:21:1) in function 'SIGMOID'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 159.016 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 163.910 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 4, Depth = 9, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 168.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 170.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 25, Depth = 160, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 175.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 175.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 177.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 184.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.191 seconds; current allocated memory: 192.430 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.817 seconds; current allocated memory: 202.703 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 19.54 seconds; current allocated memory: 81.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer2 calculateLayer2 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 104.743 seconds; current allocated memory: 11.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer2 calculateLayer2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 121.715 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.55 seconds; current allocated memory: 123.227 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,201 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 543 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 419 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 255 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution5/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:24:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (calculateLayer2.cpp:26:21)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (calculateLayer2.cpp:24:33) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (calculateLayer2.cpp:26:21) in function 'calculateLayer2' completely with a factor of 5 (calculateLayer2.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 1014 and bit width 32 in loop 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:19:27)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer2.cpp:28:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.753 seconds; current allocated memory: 126.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 126.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 133.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 135.520 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 158.898 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(calculateLayer2.cpp:20:25) and 'OutputColumn_Loop'(calculateLayer2.cpp:21:32) in function 'calculateLayer2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(calculateLayer2.cpp:19:27) and 'OutputRow_Loop'(calculateLayer2.cpp:20:25) in function 'calculateLayer2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (calculateLayer2.cpp:20:25) in function 'calculateLayer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (calculateLayer2.cpp:19:27) in function 'calculateLayer2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 163.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 4, Depth = 29, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 168.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 169.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
WARNING: [HLS 200-875] II = 25 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 4 of 'call' operation 32 bit ('tmp', calculateLayer2.cpp:32) to 'SIGMOID'.
WARNING: [HLS 200-875] II = 26 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 4 of 'call' operation 32 bit ('tmp', calculateLayer2.cpp:32) to 'SIGMOID'.
WARNING: [HLS 200-875] II = 27 is infeasible due to multiple pipeline iteration latency = 29 and incompatible II = 4 of 'call' operation 32 bit ('tmp', calculateLayer2.cpp:32) to 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 28, Depth = 176, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 175.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 175.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer2_SIGMOID_sigmoidLUT_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 178.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer2/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer2_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer2/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 184.750 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.223 seconds; current allocated memory: 193.496 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.2 seconds; current allocated memory: 203.395 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer2.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 20.407 seconds; current allocated memory: 81.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution5/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer2 calculateLayer2 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 181.227 seconds; current allocated memory: 11.238 MB.
