From 2ac9dddf209f1e81245dc0262cc891361cf8bb13 Mon Sep 17 00:00:00 2001
From: Dong Aisheng <b29396@freescale.com>
Date: Thu, 30 Apr 2015 18:32:30 +0800
Subject: [PATCH 0527/1221] MLK-10853-1 clk-imx6ul: set CAN_SEL parent to
 CLK_PLL3_60M

The default parent is dummy clock which can not work for CAN devices.
Change the parent to CLK_PLL3_60M.
Due to it's not board dependant, so we make the change in SoC clock driver.

Signed-off-by: Dong Aisheng <b29396@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/mach-imx/clk-imx6ul.c |    2 ++
 1 files changed, 2 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx6ul.c b/arch/arm/mach-imx/clk-imx6ul.c
index 0050b65..21511cc 100644
--- a/arch/arm/mach-imx/clk-imx6ul.c
+++ b/arch/arm/mach-imx/clk-imx6ul.c
@@ -411,6 +411,8 @@ static void __init imx6ul_clocks_init(struct device_node *ccm_node)
 		imx_clk_prepare_enable(clks[IMX6UL_CLK_USBPHY2_GATE]);
 	}
 
+	imx_clk_set_parent(clks[IMX6UL_CLK_CAN_SEL], clks[IMX6UL_CLK_PLL3_60M]);
+
 	/* Set initial power mode */
 	imx6q_set_lpm(WAIT_CLOCKED);
 
-- 
1.7.5.4

