#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 09 16:47:48 2016
# Process ID: 12688
# Current directory: C:/Projects/Casioproject/Casio/Casio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18032 C:\Projects\Casioproject\Casio\Casio\Casio.xpr
# Log file: C:/Projects/Casioproject/Casio/Casio/vivado.log
# Journal file: C:/Projects/Casioproject/Casio/Casio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Casioproject/Casio/Casio/Casio.xpr
INFO: [Project 1-313] Project file moved from 'C:/Projects/Casioproject/Casio' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Projects/Casioproject/Casio/Casio/Casio.ip_user_files', nor could it be found using path 'C:/Projects/Casioproject/Casio/Casio.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 820.680 ; gain = 144.867
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 09 16:48:23 2016] Launched synth_1...
Run output will be captured here: C:/Projects/Casioproject/Casio/Casio/Casio.runs/synth_1/runme.log
[Wed Nov 09 16:48:23 2016] Launched impl_1...
Run output will be captured here: C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/runme.log
open_bd_design {C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <Casio_Design> from BD file <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 873.883 ; gain = 19.395
open_run impl_1
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_0/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5823]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_0/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5830]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_0/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5837]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_0/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5844]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_1/gpio_io_t[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3847]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_1/gpio_io_t[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3854]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_1/gpio_io_t[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3861]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_1/gpio_io_t[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3868]
Parsing XDC File [C:/Projects/Casioproject/Casio/Casio/.Xil/Vivado-12688-Thinkpad/dcp/Casio_Design_wrapper_early.xdc]
Finished Parsing XDC File [C:/Projects/Casioproject/Casio/Casio/.Xil/Vivado-12688-Thinkpad/dcp/Casio_Design_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1131.969 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1131.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1259.637 ; gain = 367.551
open_bd_design {C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
delete_bd_objs [get_bd_cells axi_gpio_2]
startgroup
set_property -dict [list CONFIG.GPIO2_BOARD_INTERFACE {sws_4bits} CONFIG.C_GPIO2_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_4bits ( 4 Switches ) " }  [get_bd_intf_pins axi_gpio_0/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE sws_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_4bits /axi_gpio_0/GPIO2
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd> 
Wrote  : <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/ui/bd_3a74d0a2.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design.v
Verilog Output written to : C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design_wrapper.v
Wrote  : <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hw_handoff/Casio_Design.hwh
Generated Block Design Tcl file C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hw_handoff/Casio_Design_bd.tcl
Generated Hardware Definition File C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Casio_Design_auto_pc_0, cache-ID = 90a588d69a849f5c; cache size = 5.159 MB.
[Wed Nov 09 16:53:20 2016] Launched Casio_Design_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
Casio_Design_axi_gpio_0_0_synth_1: C:/Projects/Casioproject/Casio/Casio/Casio.runs/Casio_Design_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Projects/Casioproject/Casio/Casio/Casio.runs/synth_1/runme.log
[Wed Nov 09 16:53:20 2016] Launched impl_1...
Run output will be captured here: C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1770.461 ; gain = 77.945
file copy -force C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/Casio_Design_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf

launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
