wb_dma_ch_pri_enc/wire_pri27_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.535537 1.465460 1.392293 -0.185448 -0.677063 -0.024340 -1.886537 -4.543287 2.369278 -0.623980 2.096022 -0.991542 0.574065 -0.382019 -0.196006 3.580745 1.404064 -1.123149 2.091483 0.448417
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/always_5/stmt_1/expr_1 2.465929 0.350913 -0.666949 -1.594641 -0.837861 -2.792223 -4.466267 0.704020 2.467439 0.434294 -0.918377 1.851979 0.723035 -0.689324 1.290812 3.082388 -0.610207 -1.478794 2.473370 0.046972
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.886205 -0.500089 1.241990 -1.232530 1.841329 -1.914477 1.335886 0.328342 3.978961 0.292767 0.685596 -0.076338 -3.026434 0.470152 -1.004465 -0.059731 -3.101220 -0.153673 -1.138382 -2.434054
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.189215 -0.646479 -0.020246 -1.601176 0.084853 1.951920 0.711923 -1.241972 2.052276 -1.770108 2.932127 2.507805 -0.724189 -3.776304 0.145808 -0.757369 2.066918 1.480142 0.886845 -3.643576
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_rf/assign_1_ch_adr0 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_rf/reg_ch_busy -0.299421 -0.425460 1.054435 -1.317932 2.964424 -1.646949 0.432066 2.166108 4.215933 0.772834 -1.031928 -1.307485 -2.837165 -0.020342 -0.849817 0.616823 -3.266618 -1.706721 -2.023552 -2.857115
wb_dma_wb_slv/always_5 1.827873 0.073255 1.415168 -0.291762 -0.563276 -1.148848 -0.633901 2.641863 0.052732 -2.925972 2.787217 -2.347443 0.616317 5.688111 0.276258 -0.307374 0.371562 -1.199102 1.677330 1.844352
wb_dma_wb_slv/always_4 0.622730 0.587953 1.485260 -2.311143 -3.021300 -1.586081 -0.592688 -1.462122 -1.029813 -1.338819 3.467903 -1.261577 1.622615 5.339365 -1.500213 -3.641483 0.611213 -1.813155 4.017419 6.051608
wb_dma_wb_slv/always_3 1.468494 -1.297819 -2.568384 -5.672329 -0.743223 -0.698329 2.147388 -2.287793 0.312502 -3.403497 0.080593 0.185269 1.459198 0.878358 -0.360081 -2.333472 2.443046 3.501497 -1.001586 0.354801
wb_dma_wb_slv/always_1 0.008393 -1.198086 0.836077 -4.592032 -2.438414 -3.167162 -0.818405 0.254760 1.641951 -2.626871 1.962050 2.069143 -0.980050 2.731300 1.961803 -5.551581 -2.074623 0.198279 3.022442 6.851624
wb_dma_ch_sel/always_44/case_1/cond -1.861485 0.247745 2.060632 -3.199306 -4.424381 0.051476 1.441463 -0.539442 0.938386 -0.594700 1.816647 -1.096469 -2.562409 3.190727 -1.282844 0.247547 2.090254 0.317982 0.295469 -0.968694
wb_dma_rf/wire_ch0_csr 5.528751 -1.377813 -1.766546 -1.859367 3.268149 0.096985 0.169176 4.336049 -0.348090 1.779339 -5.252491 0.914945 -0.023469 1.362225 -0.422114 -1.017069 -4.916481 0.164452 1.497781 3.630023
wb_dma_de/wire_done 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_pri_enc/wire_pri11_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.758221 -1.968759 0.320859 1.401636 4.184142 0.216895 0.197744 4.384173 1.853320 0.419429 -0.782293 1.319036 0.515533 -2.673441 0.840803 -0.644071 -0.353581 -0.961139 0.077988 -3.420717
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.957502 -1.337418 1.638162 1.235485 1.859179 1.614599 2.153171 0.337249 2.473474 0.518069 1.278181 1.290627 0.806114 -1.374017 -0.849663 1.532297 2.265093 1.072341 1.013437 -4.363089
wb_dma_de/always_13/stmt_1 4.374087 1.189732 -1.182404 -2.426154 -0.211199 0.092694 -2.571616 -0.891329 1.049234 -0.075517 -2.202637 1.997034 -0.520410 -0.628942 0.563064 3.084037 0.406519 0.715700 0.956573 -0.315760
wb_dma_de/always_4/if_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_arb/input_req 2.184972 2.200450 -0.326440 -2.208468 0.666721 1.737414 2.930289 1.268702 -1.653492 -1.234371 1.276737 2.700773 0.927818 -0.435504 -2.760285 -2.283979 4.064223 1.274617 1.163565 -3.728772
wb_dma_ch_pri_enc/wire_pri20_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_ch_rf/always_26/if_1/if_1 5.563066 2.486248 -0.945138 -1.762800 -0.173724 -0.478816 -1.593163 0.030821 0.358668 -3.865938 -2.402619 0.635215 0.182334 -1.594933 1.816686 2.698013 1.261274 1.079595 -0.577453 1.247531
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.065773 -1.055331 2.790126 2.524433 -0.539730 0.928071 -0.609638 -2.074928 0.831702 0.947373 2.524373 -0.471752 -2.820737 1.341484 0.681623 0.487027 -2.119143 -0.824052 1.222581 1.258171
wb_dma_ch_sel/assign_145_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.788419 0.197966 1.252563 2.066115 0.223665 -2.232745 -1.828473 -0.557445 1.022669 1.098606 1.908899 0.809091 -0.339656 2.351012 -0.159629 1.711907 -2.575699 -1.052922 2.569053 0.694554
wb_dma_ch_sel/wire_ch_sel 2.394192 1.037592 -0.954983 -6.056229 -0.091315 -0.704758 0.711551 3.533642 1.769971 0.406917 -2.888728 1.004626 -0.412662 -0.116856 -1.691275 -0.897237 1.837509 -0.617592 -0.994359 -3.030334
wb_dma_rf/inst_u19 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u18 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u17 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u16 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u15 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u14 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u13 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u12 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u11 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u10 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.414951 -4.085418 1.016937 -0.709653 2.938757 0.710486 -3.059987 1.528995 0.284834 3.428020 0.266130 1.677070 1.860762 1.443087 1.876565 -2.420011 1.234365 -3.734249 -1.469424 -0.193450
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.292762 1.593369 -0.419357 0.291914 -1.187384 2.027903 -0.408322 -4.676265 -3.252544 1.897702 2.680694 0.636485 0.478020 4.681546 -3.347688 2.015090 1.382373 1.014276 3.481068 -0.919328
wb_dma/input_wb1_ack_i 0.514655 0.512771 -1.203446 0.383640 2.739302 -0.765634 -0.371174 0.704362 -0.698267 -2.329536 1.372911 1.539462 -0.270555 0.507404 1.554020 -0.879456 -1.072947 0.790171 0.933313 -0.167828
wb_dma/wire_slv0_we 3.145988 -0.843374 -1.878370 -5.753754 -0.235443 -0.442409 1.310316 0.099196 0.042938 -3.144884 -1.773134 -0.556436 1.920989 -0.356765 0.171322 -2.517735 4.462078 1.468958 -1.704771 -0.158668
wb_dma_ch_rf/reg_ch_sz_inf 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_ch_rf 1.492423 -0.661804 -1.830599 -4.461864 -2.192431 -0.971256 -1.710765 0.985333 0.450508 0.245781 -2.535997 -0.953849 1.932809 -0.287960 0.281979 0.222320 2.115233 -1.195362 -0.866728 0.325893
wb_dma_ch_sel/wire_gnt_p1_d -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.418999 0.970716 2.188104 -0.125512 2.080186 0.147059 -0.946352 -0.642536 2.770937 2.027278 -0.944583 -1.834356 1.681985 -1.870467 -1.117773 2.634412 2.589036 -3.895816 1.135542 -1.878567
wb_dma_ch_sel/input_ch1_txsz 0.298603 -0.113323 0.199395 0.342595 0.259710 0.279917 -1.011376 -3.222394 0.812772 -1.528304 3.066427 2.183739 -1.299025 -0.222103 0.903453 -0.616152 -1.685839 1.310499 2.157779 1.844156
wb_dma/wire_ch3_txsz 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/assign_7_pri2 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_pri_enc/inst_u30 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/assign_3_dma_nd 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_rf/assign_6_pointer -0.056277 0.489958 5.837606 0.291768 -0.767190 1.585645 2.501479 -2.828433 1.724084 3.109435 0.049746 2.040232 -1.160351 -1.355550 -1.432923 -1.079931 2.484191 -1.892686 2.854964 1.225843
wb_dma_ch_rf/wire_ch_adr0_dewe 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_pri_enc/always_2/if_1/cond 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_sel/input_ch0_txsz 3.798494 0.589098 1.593402 0.784765 1.804850 0.340588 -2.574919 -0.825587 1.980372 1.143803 -1.268858 -2.070015 1.191322 -0.442288 0.332322 3.822351 1.071733 -3.168919 1.233754 0.089061
wb_dma_ch_sel/always_2 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_sel/always_3 3.254784 -1.100755 1.425434 -0.183033 1.717604 2.240512 1.785223 1.684322 1.354869 0.472896 0.426460 1.503442 1.607246 -0.114943 -0.967463 0.863404 3.910910 0.663042 1.860080 -3.938512
wb_dma_rf/input_de_txsz_we 3.583884 0.445459 2.854013 0.077878 2.590214 -0.378746 -1.620517 1.406539 2.210634 -0.453945 0.595091 -0.717889 -1.245266 1.986273 0.373102 0.578249 -1.097554 -3.016826 1.909197 0.903952
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_sel/assign_145_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_de/always_3/if_1/if_1/cond 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_rf/always_1/case_1 -2.815105 -3.317032 3.942232 1.535915 -0.995678 -2.782924 -0.444812 1.611738 1.111784 0.240615 -0.892314 -0.314610 -2.615459 0.035816 4.151604 0.335144 -0.113230 -1.766338 0.285468 0.502887
wb_dma_rf/always_2/if_1/if_1/stmt_1 0.457467 0.983837 1.693343 0.001976 0.765630 -3.846760 -1.714109 -1.704172 2.405271 -1.536755 1.818634 -0.064089 -2.155651 2.774396 -0.052857 1.126372 -3.532109 -1.042066 1.316646 1.711722
wb_dma_ch_sel/assign_99_valid/expr_1 1.818500 -0.689702 -1.163574 -3.031972 -2.325629 0.028257 -0.971377 3.012601 -0.221188 -0.076424 -0.501297 -2.038885 3.166164 2.321870 -0.585010 1.023602 4.036611 -1.153673 0.246078 -1.633499
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_wb_slv/reg_slv_adr 0.008393 -1.198086 0.836077 -4.592032 -2.438414 -3.167162 -0.818405 0.254760 1.641951 -2.626871 1.962050 2.069143 -0.980050 2.731300 1.961803 -5.551581 -2.074623 0.198279 3.022442 6.851624
wb_dma_ch_sel/assign_8_pri2 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_wb_mast/wire_wb_cyc_o -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/wire_paused -0.788419 0.197966 1.252563 2.066115 0.223665 -2.232745 -1.828473 -0.557445 1.022669 1.098606 1.908899 0.809091 -0.339656 2.351012 -0.159629 1.711907 -2.575699 -1.052922 2.569053 0.694554
wb_dma_ch_rf/always_8/stmt_1/expr_1 -0.299421 -0.425460 1.054435 -1.317932 2.964424 -1.646949 0.432066 2.166108 4.215933 0.772834 -1.031928 -1.307485 -2.837165 -0.020342 -0.849817 0.616823 -3.266618 -1.706721 -2.023552 -2.857115
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma/wire_ch1_adr1 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.515616 0.680470 -1.849238 -1.942124 -0.479860 -1.462546 -0.367585 3.298084 -1.077722 2.749019 -1.516541 3.255679 2.914547 0.589463 -1.591572 -0.164755 2.032348 -0.056185 2.204513 -2.720874
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.826707 -0.541671 1.135648 -1.529429 -0.768917 2.646783 1.756099 -1.783569 2.039743 -0.710720 2.541504 1.338116 0.114595 -1.495938 -1.067347 0.996849 3.993456 1.597074 1.126028 -4.071012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.533038 0.490825 0.555257 -0.339600 -0.374188 2.917349 2.442549 1.714543 -1.504992 -2.035825 2.094118 -0.331395 2.524929 0.906341 -1.415043 -1.085218 5.051339 0.796332 1.391223 -1.887456
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_sel/always_39/case_1/stmt_4 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_pri_enc/wire_pri14_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/always_39/case_1/stmt_1 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_rf/wire_ch6_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 2.367369 -1.854833 1.650189 0.491721 2.187189 -0.166636 -0.759945 3.607707 0.422555 -1.687750 2.012071 -0.359358 -0.709166 4.083464 1.417724 -2.021378 -1.134761 -1.094347 2.414563 1.294577
wb_dma_wb_if/input_wb_we_i 2.024533 -1.934175 -2.949358 0.398025 0.881612 -0.379019 -4.048007 0.341690 -2.293594 -1.766871 3.249103 1.808612 1.028896 6.052088 2.364968 -0.832195 -2.760615 1.600388 0.709905 3.000601
wb_dma_ch_sel/assign_141_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.678524 -1.879124 -0.453250 -1.048173 0.074527 1.695481 1.851470 5.424329 -0.932166 -1.225442 0.037732 0.799430 -2.158663 4.341545 0.029245 -1.722821 -0.319411 2.799833 0.961299 -1.678526
wb_dma_ch_sel_checker 0.364493 0.580186 1.474411 -0.452681 -1.069240 0.630428 -0.384676 -3.672215 0.766802 -1.093641 2.950787 0.697955 -1.254450 1.453503 -0.094741 0.263307 0.102866 0.580741 2.049235 1.638504
wb_dma_ch_rf/reg_ch_dis 6.056982 2.627968 -1.075596 -2.697061 -0.104318 -0.215377 -2.252395 0.613148 -0.003896 -1.594396 -2.337186 1.402600 0.677261 0.065075 0.269122 2.396102 1.612820 0.050398 0.994248 0.539932
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_rf/wire_pointer_we -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_wb_slv/always_3/stmt_1 1.468494 -1.297819 -2.568384 -5.672329 -0.743223 -0.698329 2.147388 -2.287793 0.312502 -3.403497 0.080593 0.185269 1.459198 0.878358 -0.360081 -2.333472 2.443046 3.501497 -1.001586 0.354801
wb_dma_ch_rf/always_2/if_1/if_1 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_pri_enc_sub/assign_1_pri_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/input_ch0_adr0 -0.293120 -0.861314 1.897378 -1.349604 -4.023384 -0.512542 0.800788 -0.280697 1.367525 -0.425389 0.224934 -1.061435 -1.760924 4.094839 0.194291 1.847302 0.343947 1.279383 1.009291 2.025388
wb_dma_ch_sel/input_ch0_adr1 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_wb_slv/assign_4 -4.720751 -1.793934 0.558320 1.907883 2.931633 -1.748484 2.598341 0.933976 0.903662 -0.565478 3.487173 -1.910131 0.627924 3.902960 0.518627 -0.105159 -2.029846 0.175800 0.209806 -1.205202
wb_dma_wb_mast/input_wb_data_i 1.584666 2.565552 1.835522 -0.274219 -0.096070 1.860979 2.301144 -3.252429 -2.664441 0.476894 0.288724 2.461432 -3.011893 4.543046 -1.763779 -0.702067 0.540901 2.708071 1.558599 1.955737
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.826707 -0.541671 1.135648 -1.529429 -0.768917 2.646783 1.756099 -1.783569 2.039743 -0.710720 2.541504 1.338116 0.114595 -1.495938 -1.067347 0.996849 3.993456 1.597074 1.126028 -4.071012
wb_dma_de/wire_adr1_cnt_next1 -0.740078 -4.670721 -0.009719 3.242459 0.591820 0.284433 2.006648 1.926269 2.574226 0.461542 0.204346 0.781395 3.149693 -0.466736 1.457801 1.481535 -0.053861 3.146337 0.895416 -0.678060
wb_dma_ch_sel/inst_u2 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/inst_u1 1.942219 0.028205 0.630710 -1.544538 -1.651202 1.892457 4.319715 1.584751 -0.085257 -0.328363 -0.821730 1.916304 2.116869 0.933659 -2.015034 0.448673 5.128623 3.404911 0.332109 -2.777937
wb_dma_ch_sel/inst_u0 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/wire_adr0 -1.861485 0.247745 2.060632 -3.199306 -4.424381 0.051476 1.441463 -0.539442 0.938386 -0.594700 1.816647 -1.096469 -2.562409 3.190727 -1.282844 0.247547 2.090254 0.317982 0.295469 -0.968694
wb_dma/wire_adr1 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_sel/assign_131_req_p0/expr_1 3.527678 1.414781 0.968569 -0.829818 0.521208 2.861130 1.591251 3.539045 -1.408544 -1.283814 0.182920 -1.675227 1.594336 0.335069 -1.674415 -0.897317 4.491861 -1.604094 0.161600 -2.313791
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_rf/assign_18_pointer_we -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_sel/wire_req_p0 1.883023 2.317593 0.809805 -0.926038 0.014738 2.176444 4.253468 1.283004 -1.640797 -0.744864 0.470661 1.038356 0.856467 0.973605 -3.382946 -0.543445 4.533893 1.732445 0.294403 -3.851549
wb_dma_ch_sel/wire_req_p1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma/wire_ndnr 3.254784 -1.100755 1.425434 -0.183033 1.717604 2.240512 1.785223 1.684322 1.354869 0.472896 0.426460 1.503442 1.607246 -0.114943 -0.967463 0.863404 3.910910 0.663042 1.860080 -3.938512
wb_dma_de/reg_mast0_drdy_r 1.980148 1.517727 1.060042 -2.524236 -1.934050 0.684816 -0.493979 -2.354671 0.820785 -1.439088 2.513598 0.736036 -1.615045 3.048253 -1.017030 1.540835 1.519832 0.874591 2.122293 -0.407586
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_sel/assign_137_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_rf/wire_pointer2 0.364493 0.580186 1.474411 -0.452681 -1.069240 0.630428 -0.384676 -3.672215 0.766802 -1.093641 2.950787 0.697955 -1.254450 1.453503 -0.094741 0.263307 0.102866 0.580741 2.049235 1.638504
wb_dma_rf/wire_pointer3 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_rf/wire_pointer0 -0.542814 0.162919 5.432963 0.252172 -1.027734 1.836599 0.712102 -1.035546 1.436053 2.667960 1.462118 1.540310 -0.918376 -2.060846 -0.598358 -1.733830 3.197763 -3.689172 3.171507 0.184666
wb_dma_rf/wire_pointer1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_rf/wire_sw_pointer0 -0.473813 -1.142933 1.247468 0.477347 -0.270297 -1.238400 0.167923 -0.327862 3.486012 -2.929623 1.114871 -0.747196 -1.389655 -1.013353 2.196967 1.927214 -1.118780 1.171959 -1.055830 -0.190566
wb_dma_de/always_21/stmt_1 1.980148 1.517727 1.060042 -2.524236 -1.934050 0.684816 -0.493979 -2.354671 0.820785 -1.439088 2.513598 0.736036 -1.615045 3.048253 -1.017030 1.540835 1.519832 0.874591 2.122293 -0.407586
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 2.748375 0.271559 1.258021 -0.769102 1.187609 0.648835 -0.202573 -3.067825 2.239644 0.891560 1.272474 -0.342178 3.919260 -0.856583 -0.823142 2.761587 5.543843 -1.006428 4.238112 -1.967292
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.514630 -0.325938 2.245373 0.194631 1.673779 0.570937 -2.010823 -0.057113 0.796247 -0.269327 0.720343 -0.553847 -0.792925 2.892527 0.992182 -0.481945 -1.343330 -2.244048 2.213117 3.754831
wb_dma_ch_arb/input_advance 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_de/always_7/stmt_1 3.870687 -1.129613 1.349920 0.446605 2.854250 0.454298 -1.155968 4.076445 1.812016 0.106479 -0.606062 -0.253359 -0.436690 1.343922 0.574395 1.535283 -0.097339 -1.642002 0.992964 -2.370689
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_de/always_3/if_1/cond 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.678524 -1.879124 -0.453250 -1.048173 0.074527 1.695481 1.851470 5.424329 -0.932166 -1.225442 0.037732 0.799430 -2.158663 4.341545 0.029245 -1.722821 -0.319411 2.799833 0.961299 -1.678526
wb_dma_ch_sel/assign_101_valid 1.818500 -0.689702 -1.163574 -3.031972 -2.325629 0.028257 -0.971377 3.012601 -0.221188 -0.076424 -0.501297 -2.038885 3.166164 2.321870 -0.585010 1.023602 4.036611 -1.153673 0.246078 -1.633499
wb_dma_ch_sel/assign_98_valid 1.818500 -0.689702 -1.163574 -3.031972 -2.325629 0.028257 -0.971377 3.012601 -0.221188 -0.076424 -0.501297 -2.038885 3.166164 2.321870 -0.585010 1.023602 4.036611 -1.153673 0.246078 -1.633499
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_rf/wire_ch7_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_ch_sel/reg_csr 4.005462 -2.174477 -0.296160 -1.070234 0.857914 4.313007 -0.598069 1.803052 -2.691313 3.205941 -3.221011 3.241257 -2.236061 2.571025 0.751016 -2.064646 -1.570710 1.160706 1.689208 2.525151
wb_dma_de/reg_next_state 4.246369 1.667330 -1.683250 -2.304810 2.540444 -2.789736 -1.804542 2.855641 -0.620833 2.361019 -3.842550 3.552371 2.651141 -0.413693 -1.160040 -0.636709 0.468361 -1.713185 2.253474 -0.440381
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.494778 -4.133516 3.186082 -2.029555 1.839275 3.145129 1.226542 -2.137364 -0.505779 6.856709 -2.423173 3.043243 -0.635555 3.599929 0.007458 -2.316910 2.723682 -0.259324 3.292034 0.892851
wb_dma_de/always_11/stmt_1/expr_1 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_rf/input_ptr_set 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_sel/assign_12_pri3 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_de/assign_65_done/expr_1/expr_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.678524 -1.879124 -0.453250 -1.048173 0.074527 1.695481 1.851470 5.424329 -0.932166 -1.225442 0.037732 0.799430 -2.158663 4.341545 0.029245 -1.722821 -0.319411 2.799833 0.961299 -1.678526
assert_wb_dma_ch_sel/input_valid 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma/input_wb0_stb_i 1.827873 0.073255 1.415168 -0.291762 -0.563276 -1.148848 -0.633901 2.641863 0.052732 -2.925972 2.787217 -2.347443 0.616317 5.688111 0.276258 -0.307374 0.371562 -1.199102 1.677330 1.844352
wb_dma/wire_ch1_csr 5.177550 -0.714333 -2.158775 -1.009716 -0.682654 3.122455 -3.299024 0.103094 -3.036348 1.337575 -2.582003 -0.041783 1.130530 2.414146 1.122934 1.479317 0.871019 0.189464 1.281806 2.643211
wb_dma_rf/assign_5_pause_req 1.809332 3.217617 0.908055 -2.751507 1.553157 -2.559329 0.133698 1.522541 0.902551 0.492151 -1.314928 3.913189 -3.576022 0.400968 -2.006671 -1.402420 -2.597597 -0.716735 1.155525 -1.214394
wb_dma_de/always_12/stmt_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_wb_if/wire_wb_ack_o -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
wb_dma_ch_rf/always_5/if_1/block_1 -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_arb/assign_1_gnt 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_rf/input_dma_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma/wire_wb0_addr_o 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_de/assign_73_dma_busy/expr_1 0.312414 1.434542 1.759860 -2.895094 2.959394 -1.836514 0.567397 0.388150 4.859148 1.024377 -1.586633 -0.504223 -4.003089 -1.059267 -1.668031 1.395368 -2.480728 -2.085412 -1.822975 -3.871869
wb_dma/input_dma_nd_i 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 1.539645 0.824520 1.468352 -1.525325 -1.788696 -0.449065 -2.297155 0.937376 1.907431 -0.344894 -0.250600 -2.960248 -3.244632 4.144403 -0.133473 3.691799 -1.510712 -1.772740 -1.028199 -0.059834
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 1.539645 0.824520 1.468352 -1.525325 -1.788696 -0.449065 -2.297155 0.937376 1.907431 -0.344894 -0.250600 -2.960248 -3.244632 4.144403 -0.133473 3.691799 -1.510712 -1.772740 -1.028199 -0.059834
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/assign_3_pri0 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_de/always_23/block_1/stmt_8 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_arb/always_2/block_1/stmt_1 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_de/always_23/block_1/stmt_1 4.246369 1.667330 -1.683250 -2.304810 2.540444 -2.789736 -1.804542 2.855641 -0.620833 2.361019 -3.842550 3.552371 2.651141 -0.413693 -1.160040 -0.636709 0.468361 -1.713185 2.253474 -0.440381
wb_dma_de/always_23/block_1/stmt_2 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_de/always_23/block_1/stmt_4 3.511957 2.998858 1.464219 -2.006083 -0.394691 0.368568 -0.827752 -1.748091 0.501134 0.998136 -1.903240 -0.359129 -1.553411 2.039516 -1.557769 3.104427 1.139497 -1.042522 0.712420 0.099605
wb_dma_de/always_23/block_1/stmt_5 3.595572 -1.394824 1.793719 1.964524 2.853229 4.483239 0.511508 -0.177121 -3.537990 2.532665 -0.181002 1.378690 -0.451366 3.617972 -0.095303 -1.754362 1.490233 0.164714 3.042877 1.184257
wb_dma_de/always_23/block_1/stmt_6 2.367369 -1.854833 1.650189 0.491721 2.187189 -0.166636 -0.759945 3.607707 0.422555 -1.687750 2.012071 -0.359358 -0.709166 4.083464 1.417724 -2.021378 -1.134761 -1.094347 2.414563 1.294577
wb_dma_rf/inst_u25 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_wb_mast/input_mast_go -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.414706 -1.312030 1.331322 0.986197 1.593823 -0.444141 -1.499580 2.690821 1.386837 -0.378486 -0.000360 -1.748409 -0.970470 1.919374 1.325492 0.485526 -1.970837 -1.954950 0.111844 0.792918
wb_dma_ch_sel/assign_125_de_start/expr_1 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.287138 0.189281 1.108582 -0.464745 0.871868 -3.441154 -0.109639 0.109545 3.438567 1.244460 0.900230 0.916568 -2.066273 1.255856 -1.109586 0.984278 -3.546856 -0.686089 0.456508 -1.658390
wb_dma_ch_sel/assign_151_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_wb_mast/reg_mast_dout 1.584666 2.565552 1.835522 -0.274219 -0.096070 1.860979 2.301144 -3.252429 -2.664441 0.476894 0.288724 2.461432 -3.011893 4.543046 -1.763779 -0.702067 0.540901 2.708071 1.558599 1.955737
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/assign_100_valid 1.818500 -0.689702 -1.163574 -3.031972 -2.325629 0.028257 -0.971377 3.012601 -0.221188 -0.076424 -0.501297 -2.038885 3.166164 2.321870 -0.585010 1.023602 4.036611 -1.153673 0.246078 -1.633499
wb_dma_ch_sel/assign_131_req_p0 3.527678 1.414781 0.968569 -0.829818 0.521208 2.861130 1.591251 3.539045 -1.408544 -1.283814 0.182920 -1.675227 1.594336 0.335069 -1.674415 -0.897317 4.491861 -1.604094 0.161600 -2.313791
wb_dma_ch_sel/assign_135_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_ch_rf/input_dma_done_all 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.511937 -0.358081 2.070909 1.671914 2.920779 3.457153 2.215036 -0.912663 -2.872298 3.399395 -1.843446 2.191876 -0.736394 3.599059 -1.612588 -0.500902 1.015765 1.346248 2.549829 0.269262
wb_dma_pri_enc_sub/wire_pri_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/input_wb_rf_din 1.654081 -2.473290 1.554510 -1.977600 0.055522 2.626691 -0.348364 -1.881997 1.251530 0.806203 1.651789 -3.582297 2.883765 2.477143 0.268048 -2.581956 2.150629 -2.344617 2.488400 5.577450
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_sel/assign_157_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/assign_139_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/always_38/case_1 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -2.127805 1.197874 -1.966805 -3.014132 -3.197789 -2.548706 0.019252 0.529472 0.495710 1.189890 1.583485 3.390413 2.813450 -0.060298 -2.205328 0.602739 2.376672 1.018422 2.642789 -3.549676
wb_dma/constraint_wb0_cyc_o -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma/input_wb0_addr_i -1.540715 0.679408 -0.306736 -4.501096 -0.117757 -3.570584 -0.656079 0.513272 0.733906 -3.729041 2.275684 2.546316 -0.913801 2.795163 3.197540 -5.351182 -2.560296 0.044152 2.479342 6.162205
wb_dma_de/input_mast1_drdy 0.833213 -1.090392 -1.100090 0.127404 0.728290 -0.211548 -1.195903 1.049871 -0.204290 -1.672558 1.340919 1.671196 -0.427519 -0.222738 1.565107 -1.089033 -0.973376 0.993783 1.276780 0.001721
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_wb_if/input_wb_ack_i 2.384764 4.653301 -2.294103 -0.716777 3.629143 1.281740 -0.421313 -5.225227 -4.076017 -0.276924 1.104047 2.756173 -0.204171 1.481166 -1.253133 -0.144780 0.748825 1.425415 3.065758 0.328241
wb_dma_ch_sel/wire_pri_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/assign_3_ch_am0 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_rf/input_ch_sel 1.763849 3.372473 1.483975 -4.673555 1.498134 -1.389023 1.246536 -1.549430 3.363917 0.718340 -2.017393 -0.017422 -5.457113 2.447573 -3.163342 1.423491 -3.366767 -0.486039 -1.477051 -1.391650
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.116620 -0.071850 -0.565408 -2.729756 -1.170545 0.360801 -2.238384 -0.402072 -0.954607 1.368927 -0.075387 -1.415833 -4.739477 3.843793 -0.087153 2.224536 -0.741147 -0.580903 -1.424334 -3.741970
wb_dma_de/always_23/block_1/case_1 4.246369 1.667330 -1.683250 -2.304810 2.540444 -2.789736 -1.804542 2.855641 -0.620833 2.361019 -3.842550 3.552371 2.651141 -0.413693 -1.160040 -0.636709 0.468361 -1.713185 2.253474 -0.440381
wb_dma/wire_pause_req 1.809332 3.217617 0.908055 -2.751507 1.553157 -2.559329 0.133698 1.522541 0.902551 0.492151 -1.314928 3.913189 -3.576022 0.400968 -2.006671 -1.402420 -2.597597 -0.716735 1.155525 -1.214394
wb_dma_wb_if/input_mast_go -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/input_de_csr 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/input_mast0_din 2.024765 0.533424 1.543779 -0.805766 -0.907180 2.308977 2.068496 -3.443153 -1.974981 0.921469 1.017373 2.588644 -1.272208 4.684412 -1.892560 -0.999398 0.485075 2.877359 3.450849 2.594197
wb_dma_pri_enc_sub/always_3 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_pri_enc_sub/always_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/reg_adr0 -1.861485 0.247745 2.060632 -3.199306 -4.424381 0.051476 1.441463 -0.539442 0.938386 -0.594700 1.816647 -1.096469 -2.562409 3.190727 -1.282844 0.247547 2.090254 0.317982 0.295469 -0.968694
wb_dma_ch_sel/reg_adr1 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_sel/assign_1_pri0 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_pri_enc/wire_pri26_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.653877 -1.673832 1.814044 -0.894373 -1.284412 1.453291 0.713052 0.716541 2.536122 1.836564 -0.038553 1.457747 1.656259 4.077453 -1.623454 -0.823804 -1.142468 0.478697 0.189595 4.645699
wb_dma/wire_ptr_set 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.864131 -2.712487 0.851630 0.676790 2.221964 0.878060 -0.010750 5.197032 0.451413 -1.200962 1.260827 -0.087018 -0.008272 3.515297 1.056561 -0.582235 0.344301 0.068805 1.684754 -1.937735
wb_dma_de/reg_ptr_set 1.906508 0.467294 0.207130 -2.790633 -3.209237 -1.794120 -3.171348 -2.478206 4.845086 0.036944 -0.164387 -0.761882 0.323730 0.888704 0.068456 6.421923 0.481788 -0.258282 0.728643 -0.328640
wb_dma/wire_dma_nd 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_rf/assign_3_csr -0.788419 0.197966 1.252563 2.066115 0.223665 -2.232745 -1.828473 -0.557445 1.022669 1.098606 1.908899 0.809091 -0.339656 2.351012 -0.159629 1.711907 -2.575699 -1.052922 2.569053 0.694554
wb_dma_rf/assign_4_dma_abort 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/assign_123_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.372409 -3.755774 -0.337977 0.644929 1.601145 2.256962 1.431734 5.821501 -0.520865 -0.175780 -0.065411 0.753401 -0.671602 2.388311 0.919027 -1.812193 -0.202956 1.908713 0.689685 -2.422890
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_rf/wire_ch4_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_ch_rf/always_1/stmt_1/expr_1 1.539645 0.824520 1.468352 -1.525325 -1.788696 -0.449065 -2.297155 0.937376 1.907431 -0.344894 -0.250600 -2.960248 -3.244632 4.144403 -0.133473 3.691799 -1.510712 -1.772740 -1.028199 -0.059834
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_pri_enc/wire_pri0_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/assign_10_ch_enable -2.127805 1.197874 -1.966805 -3.014132 -3.197789 -2.548706 0.019252 0.529472 0.495710 1.189890 1.583485 3.390413 2.813450 -0.060298 -2.205328 0.602739 2.376672 1.018422 2.642789 -3.549676
wb_dma_wb_slv/reg_slv_we 1.468494 -1.297819 -2.568384 -5.672329 -0.743223 -0.698329 2.147388 -2.287793 0.312502 -3.403497 0.080593 0.185269 1.459198 0.878358 -0.360081 -2.333472 2.443046 3.501497 -1.001586 0.354801
wb_dma_de/input_txsz 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_wb_if/wire_mast_dout 1.584666 2.565552 1.835522 -0.274219 -0.096070 1.860979 2.301144 -3.252429 -2.664441 0.476894 0.288724 2.461432 -3.011893 4.543046 -1.763779 -0.702067 0.540901 2.708071 1.558599 1.955737
wb_dma_ch_rf/wire_ch_enable -2.127805 1.197874 -1.966805 -3.014132 -3.197789 -2.548706 0.019252 0.529472 0.495710 1.189890 1.583485 3.390413 2.813450 -0.060298 -2.205328 0.602739 2.376672 1.018422 2.642789 -3.549676
wb_dma_rf/wire_csr_we 4.025756 2.229350 1.573889 -3.275124 1.526057 0.389211 0.631445 -0.286720 0.102190 -1.699393 -1.468318 1.925096 -4.014560 0.005419 -0.616514 -2.185584 -0.543331 -0.311541 0.072436 0.688159
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel_checker/input_dma_busy 0.364493 0.580186 1.474411 -0.452681 -1.069240 0.630428 -0.384676 -3.672215 0.766802 -1.093641 2.950787 0.697955 -1.254450 1.453503 -0.094741 0.263307 0.102866 0.580741 2.049235 1.638504
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/assign_9_ch_txsz 2.986553 -1.207614 0.591714 -1.643120 3.426535 0.796696 -1.881741 -2.244012 2.545145 -0.322426 1.107061 -0.169364 1.725684 -4.110561 0.934998 -2.439613 1.879296 -2.895675 2.199293 0.869963
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_de/assign_65_done 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.510371 2.021806 -0.918931 -1.199489 -1.862140 -1.508437 -0.197484 -1.991096 0.525658 -3.016848 0.719868 2.986429 2.315673 1.204286 0.199546 2.625106 1.867408 3.517038 2.532176 1.644423
wb_dma_de/always_2/if_1/if_1 -1.518977 -4.316409 -1.522295 -0.864075 -2.567068 1.062862 -0.262969 -0.527470 2.575279 0.894613 0.679276 0.105108 0.012224 2.437702 0.845460 3.278408 -0.563458 3.908434 -0.954853 -2.219466
wb_dma_ch_sel/assign_154_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/assign_156_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/assign_112_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_de/always_23/block_1/case_1/block_8 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_de/always_23/block_1/case_1/block_9 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_rf/assign_28_this_ptr_set 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_rf/always_22 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_de/always_23/block_1/case_1/block_1 4.653515 0.331240 -1.446745 -1.311890 1.108242 -1.268048 -1.930891 3.991782 -2.514192 1.821841 -3.374641 3.950334 3.260014 0.765387 0.159927 -0.746167 2.537676 -0.732567 2.955990 -0.177529
wb_dma_de/always_23/block_1/case_1/block_2 -2.287138 0.189281 1.108582 -0.464745 0.871868 -3.441154 -0.109639 0.109545 3.438567 1.244460 0.900230 0.916568 -2.066273 1.255856 -1.109586 0.984278 -3.546856 -0.686089 0.456508 -1.658390
wb_dma_de/always_23/block_1/case_1/block_3 1.770219 -5.597980 -0.516512 -0.493587 2.251874 0.734049 -0.294206 3.722867 0.848753 2.835414 -2.128097 3.660714 3.235442 -0.978525 2.281729 -2.459696 1.409199 0.402065 1.486895 -0.472998
wb_dma_de/always_23/block_1/case_1/block_4 1.459638 -5.849334 -1.119127 -1.681815 1.995987 1.044225 -1.375556 2.844769 0.934392 3.314941 -2.210143 4.154629 0.793440 -0.649912 2.528936 -2.394235 0.188865 0.906068 1.697768 -1.027047
wb_dma_ch_rf/always_27 6.056982 2.627968 -1.075596 -2.697061 -0.104318 -0.215377 -2.252395 0.613148 -0.003896 -1.594396 -2.337186 1.402600 0.677261 0.065075 0.269122 2.396102 1.612820 0.050398 0.994248 0.539932
wb_dma_de/always_23/block_1/case_1/block_7 1.572494 2.164954 -0.135453 -0.664820 -1.599859 0.535002 -1.439585 -5.868191 -0.651671 1.111297 1.876654 -0.178352 0.978468 2.929963 -2.248322 3.575940 1.372914 0.347278 3.024658 0.581437
wb_dma/assign_4_dma_rest -1.227588 -0.670616 1.194966 0.594417 -0.521521 0.241650 1.356006 -3.929955 1.678123 2.409377 0.514629 1.714589 -1.510148 1.503285 -1.524251 2.425589 -1.658298 2.328376 1.301536 -0.663780
wb_dma_ch_rf/always_23/if_1 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_sel/reg_ndr_r 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_de/assign_66_dma_done/expr_1 4.374087 1.189732 -1.182404 -2.426154 -0.211199 0.092694 -2.571616 -0.891329 1.049234 -0.075517 -2.202637 1.997034 -0.520410 -0.628942 0.563064 3.084037 0.406519 0.715700 0.956573 -0.315760
wb_dma_ch_sel/reg_req_r 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_ch_rf/reg_pointer_r -3.758992 -1.865967 2.265507 1.724027 -1.318950 1.009388 -0.075619 -3.983652 1.565384 0.804710 3.497379 -1.520755 -2.582958 0.724463 -0.009788 1.139484 -1.264315 -0.439128 0.267554 -0.499518
wb_dma_ch_sel/assign_105_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_pri_enc/wire_pri5_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/always_39/case_1 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_sel/always_6 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_sel/always_7 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/always_4 4.823008 0.780061 -1.099796 -2.440069 -0.124984 -1.076747 -2.998036 1.944365 1.298633 -1.719919 -1.299336 0.064914 1.574400 0.120419 1.060610 2.366760 1.431317 -0.982059 0.925952 -0.120061
wb_dma_ch_sel/always_5 2.465929 0.350913 -0.666949 -1.594641 -0.837861 -2.792223 -4.466267 0.704020 2.467439 0.434294 -0.918377 1.851979 0.723035 -0.689324 1.290812 3.082388 -0.610207 -1.478794 2.473370 0.046972
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.394192 1.037592 -0.954983 -6.056229 -0.091315 -0.704758 0.711551 3.533642 1.769971 0.406917 -2.888728 1.004626 -0.412662 -0.116856 -1.691275 -0.897237 1.837509 -0.617592 -0.994359 -3.030334
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_sel/always_1 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/always_8 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_sel/always_9 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/assign_67_dma_done_all 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_rf/wire_ch_txsz 2.986553 -1.207614 0.591714 -1.643120 3.426535 0.796696 -1.881741 -2.244012 2.545145 -0.322426 1.107061 -0.169364 1.725684 -4.110561 0.934998 -2.439613 1.879296 -2.895675 2.199293 0.869963
wb_dma_ch_sel/assign_99_valid 1.818500 -0.689702 -1.163574 -3.031972 -2.325629 0.028257 -0.971377 3.012601 -0.221188 -0.076424 -0.501297 -2.038885 3.166164 2.321870 -0.585010 1.023602 4.036611 -1.153673 0.246078 -1.633499
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 1.977074 -1.749836 -2.604335 -5.005072 -0.449656 0.227239 1.721348 3.947051 -1.681877 0.105388 -1.779276 1.012447 3.082278 1.871894 -0.715083 -2.827611 3.659459 1.408346 1.170771 -1.240278
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 3.467453 0.945427 -0.951566 0.759490 -0.586121 0.846699 -2.249028 1.231915 0.301661 -3.048471 2.815074 0.441618 0.697578 1.854400 0.045220 0.282569 -3.063331 -0.092326 -0.137237 3.549173
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.826707 -0.541671 1.135648 -1.529429 -0.768917 2.646783 1.756099 -1.783569 2.039743 -0.710720 2.541504 1.338116 0.114595 -1.495938 -1.067347 0.996849 3.993456 1.597074 1.126028 -4.071012
wb_dma/wire_ch2_txsz 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.459638 -5.849334 -1.119127 -1.681815 1.995987 1.044225 -1.375556 2.844769 0.934392 3.314941 -2.210143 4.154629 0.793440 -0.649912 2.528936 -2.394235 0.188865 0.906068 1.697768 -1.027047
wb_dma_de/always_23/block_1 4.246369 1.667330 -1.683250 -2.304810 2.540444 -2.789736 -1.804542 2.855641 -0.620833 2.361019 -3.842550 3.552371 2.651141 -0.413693 -1.160040 -0.636709 0.468361 -1.713185 2.253474 -0.440381
wb_dma_ch_rf/always_22/if_1 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_de/wire_mast1_dout 0.098271 -1.839444 1.154133 2.556189 1.744874 1.494794 0.916896 -0.770106 -1.439257 1.245219 1.369384 1.291577 -0.595109 3.193875 0.206739 -1.290893 -1.281440 1.359939 1.977601 1.561007
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_de/always_8/stmt_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_rf/wire_ch_done_we 4.866358 0.930217 0.033601 -2.029491 1.473836 0.670703 -1.467664 1.698090 0.279647 -0.665347 -0.316851 2.345990 -0.598201 0.749321 -0.017289 0.214722 0.958688 -0.340037 2.246134 -1.145220
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_wb_slv/wire_wb_ack_o -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.826707 -0.541671 1.135648 -1.529429 -0.768917 2.646783 1.756099 -1.783569 2.039743 -0.710720 2.541504 1.338116 0.114595 -1.495938 -1.067347 0.996849 3.993456 1.597074 1.126028 -4.071012
wb_dma_de/reg_ld_desc_sel 1.474683 -1.726752 1.592478 -1.770669 2.707798 -0.236218 -0.813998 3.587633 0.068555 4.969985 -3.285224 -1.211299 -1.053858 3.186259 -1.080813 0.777855 2.072909 -3.800744 -0.650815 -4.645966
wb_dma_wb_mast/assign_2_mast_pt_out -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
wb_dma_de/assign_83_wr_ack 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma/wire_dma_done_all 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
assert_wb_dma_rf/input_ch0_am1 -0.473813 -1.142933 1.247468 0.477347 -0.270297 -1.238400 0.167923 -0.327862 3.486012 -2.929623 1.114871 -0.747196 -1.389655 -1.013353 2.196967 1.927214 -1.118780 1.171959 -1.055830 -0.190566
wb_dma_ch_arb/reg_state 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_ch_sel/input_ch0_csr 5.234680 -0.314758 -0.228697 -0.394113 -1.037636 1.364015 -2.691533 4.418967 -1.553408 1.522058 -4.527975 4.206670 -0.529735 0.379351 2.223925 0.166511 -1.036954 0.370366 1.764479 3.491827
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.770219 -5.597980 -0.516512 -0.493587 2.251874 0.734049 -0.294206 3.722867 0.848753 2.835414 -2.128097 3.660714 3.235442 -0.978525 2.281729 -2.459696 1.409199 0.402065 1.486895 -0.472998
wb_dma_ch_sel/assign_153_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_wb_mast 2.849498 4.124455 -1.886095 0.688752 1.467375 0.454435 0.904785 -1.791086 -4.098799 -2.257915 1.532760 1.593294 2.727732 3.251513 -1.155654 0.281679 2.021463 2.207310 2.617587 1.644135
wb_dma_ch_sel/assign_124_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_de/always_18/stmt_1 -0.413678 -0.174440 0.269494 3.523879 -0.365133 0.717326 -0.034906 -1.819433 -1.607627 0.043448 3.830336 -2.362833 3.544803 3.304922 -1.405548 2.122435 1.589762 -0.266641 2.103447 -0.179031
wb_dma_ch_rf/wire_ch_csr_dewe 3.511937 -0.358081 2.070909 1.671914 2.920779 3.457153 2.215036 -0.912663 -2.872298 3.399395 -1.843446 2.191876 -0.736394 3.599059 -1.612588 -0.500902 1.015765 1.346248 2.549829 0.269262
wb_dma_ch_pri_enc/input_pri2 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_pri_enc/input_pri3 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_pri_enc/input_pri0 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_pri_enc/input_pri1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_wb_if/input_slv_pt_in -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma/wire_de_adr1_we 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_sel/assign_6_pri1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_sel/assign_129_req_p0/expr_1 4.259282 -1.807013 0.342187 3.063192 2.570946 2.794443 0.469207 5.412985 -1.477556 -0.379229 -0.900489 -0.772574 2.271154 1.266237 0.676251 0.009353 0.932345 -0.196205 1.110578 -0.578047
wb_dma_rf/wire_csr -0.788419 0.197966 1.252563 2.066115 0.223665 -2.232745 -1.828473 -0.557445 1.022669 1.098606 1.908899 0.809091 -0.339656 2.351012 -0.159629 1.711907 -2.575699 -1.052922 2.569053 0.694554
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.571613 1.741896 -0.918719 -2.662530 -1.840487 -0.750977 -2.815966 -3.618792 1.570877 -3.033761 3.532887 0.892832 -0.372315 0.101468 0.482383 1.357500 0.387952 0.423999 2.488515 1.021574
wb_dma_ch_sel/always_37/if_1 1.220935 0.074138 -1.169462 -6.709417 -0.623552 -0.067326 0.609621 1.767854 2.741863 1.941137 -3.069094 1.841250 -1.663564 -0.728677 -1.754795 -0.520581 1.071818 0.268314 -0.655037 -3.426869
wb_dma_de/always_6/if_1/cond 3.895151 0.737274 2.302138 0.439895 1.660107 0.181086 -2.624566 -1.965278 1.999294 0.051349 0.358535 -2.017782 0.909853 1.142581 0.636415 2.233536 0.257929 -3.225627 2.383141 2.965781
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.770219 -5.597980 -0.516512 -0.493587 2.251874 0.734049 -0.294206 3.722867 0.848753 2.835414 -2.128097 3.660714 3.235442 -0.978525 2.281729 -2.459696 1.409199 0.402065 1.486895 -0.472998
wb_dma_ch_rf/always_8/stmt_1 -0.299421 -0.425460 1.054435 -1.317932 2.964424 -1.646949 0.432066 2.166108 4.215933 0.772834 -1.031928 -1.307485 -2.837165 -0.020342 -0.849817 0.616823 -3.266618 -1.706721 -2.023552 -2.857115
wb_dma_ch_sel/assign_108_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_pri_enc/wire_pri9_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_sel/wire_pri2 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/wire_pri3 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/wire_pri0 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_sel/wire_pri1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/always_4/if_1/if_1/cond/expr_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_rf/input_ptr_set 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_rf/always_2/if_1/if_1 3.341025 3.287984 2.457740 -1.546092 0.262753 -1.780908 -0.752785 0.005136 -0.722281 -0.844616 -0.606985 4.177813 -3.755496 0.624189 -0.983494 -1.701313 -1.398622 -1.076536 2.230093 1.218701
wb_dma_de/assign_77_read_hold -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_pri_enc_sub/input_valid -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.994344 -3.094271 -0.594676 0.739982 1.273848 4.233562 1.604132 4.850171 -1.551261 0.223868 -0.548319 1.445230 -0.394271 2.078158 0.355639 -0.976395 0.839726 2.766961 1.299494 -2.610632
wb_dma_ch_rf/always_27/stmt_1 6.056982 2.627968 -1.075596 -2.697061 -0.104318 -0.215377 -2.252395 0.613148 -0.003896 -1.594396 -2.337186 1.402600 0.677261 0.065075 0.269122 2.396102 1.612820 0.050398 0.994248 0.539932
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.849635 -2.779016 -1.322860 3.323164 3.654765 0.310205 1.933222 4.308908 -1.247844 -1.232122 2.361607 1.875670 -0.441591 0.086131 0.968279 -4.242561 -4.279774 2.116040 1.393162 -0.639410
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_sel/wire_valid -2.127805 1.197874 -1.966805 -3.014132 -3.197789 -2.548706 0.019252 0.529472 0.495710 1.189890 1.583485 3.390413 2.813450 -0.060298 -2.205328 0.602739 2.376672 1.018422 2.642789 -3.549676
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_de/wire_chunk_cnt_is_0_d 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_sel/assign_109_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 1.507813 2.084031 2.018936 -2.821344 -0.463964 -3.735374 1.453272 2.706242 2.229002 -4.292511 2.003720 -1.964045 -0.881019 5.299315 -1.576391 -1.074470 -0.267209 -0.911456 -0.374833 0.684937
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_de/assign_75_mast1_dout 0.098271 -1.839444 1.154133 2.556189 1.744874 1.494794 0.916896 -0.770106 -1.439257 1.245219 1.369384 1.291577 -0.595109 3.193875 0.206739 -1.290893 -1.281440 1.359939 1.977601 1.561007
wb_dma/constraint_csr 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_ch_rf/always_5/if_1 -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_pri_enc/wire_pri21_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/assign_157_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_wb_mast/assign_1/expr_1 0.586798 -2.892505 -0.885903 3.180870 0.346386 0.234031 0.743559 0.364472 -0.797872 -1.591537 3.406225 3.275260 3.777480 2.177272 1.521482 -1.293756 -0.607330 3.533302 2.937856 2.911863
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_de/reg_mast1_adr -0.342293 -0.658667 -1.849196 0.054416 -1.684877 -3.087928 2.285188 3.093857 1.525356 -2.505677 -0.182587 2.130930 -0.256492 3.814094 -0.118929 2.569758 -1.764498 6.078626 0.371774 -1.619720
wb_dma_ch_pri_enc/wire_pri17_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/assign_141_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/input_ch2_csr 5.177550 -0.714333 -2.158775 -1.009716 -0.682654 3.122455 -3.299024 0.103094 -3.036348 1.337575 -2.582003 -0.041783 1.130530 2.414146 1.122934 1.479317 0.871019 0.189464 1.281806 2.643211
wb_dma_ch_rf/assign_13_ch_txsz_we 2.418999 0.970716 2.188104 -0.125512 2.080186 0.147059 -0.946352 -0.642536 2.770937 2.027278 -0.944583 -1.834356 1.681985 -1.870467 -1.117773 2.634412 2.589036 -3.895816 1.135542 -1.878567
wb_dma_ch_sel/assign_130_req_p0 4.259282 -1.807013 0.342187 3.063192 2.570946 2.794443 0.469207 5.412985 -1.477556 -0.379229 -0.900489 -0.772574 2.271154 1.266237 0.676251 0.009353 0.932345 -0.196205 1.110578 -0.578047
wb_dma_ch_arb/always_1/if_1/stmt_2 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_ch_sel/assign_106_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_pri_enc/wire_pri28_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_rf/always_11/if_1/if_1 2.832491 -1.795956 -0.402265 1.531968 3.722155 0.771074 0.182826 4.314677 0.006013 -1.845184 1.495891 2.451612 0.301578 0.016081 1.262204 -1.587869 -0.326417 1.123008 1.957920 -2.436511
wb_dma_wb_if/wire_slv_adr 0.008393 -1.198086 0.836077 -4.592032 -2.438414 -3.167162 -0.818405 0.254760 1.641951 -2.626871 1.962050 2.069143 -0.980050 2.731300 1.961803 -5.551581 -2.074623 0.198279 3.022442 6.851624
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_sel/input_ch1_csr 5.177550 -0.714333 -2.158775 -1.009716 -0.682654 3.122455 -3.299024 0.103094 -3.036348 1.337575 -2.582003 -0.041783 1.130530 2.414146 1.122934 1.479317 0.871019 0.189464 1.281806 2.643211
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma/wire_pt1_sel_i -0.075241 -3.297274 0.658444 2.346205 1.131419 2.280278 2.950725 0.861100 -1.183426 0.669763 1.425884 1.906625 0.723970 3.580249 0.285739 -1.707562 -0.086698 3.398759 1.988276 0.912271
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.084165 -2.737425 -0.374207 0.821055 -1.366994 -0.968261 -0.716138 0.542443 2.973902 -0.161855 0.231147 -0.030548 1.205378 0.988386 1.304990 3.972452 -0.431217 2.100322 0.197018 -1.160260
wb_dma/wire_pt1_sel_o -0.181017 -2.347119 0.377684 2.914502 0.825736 1.569656 -0.809949 -0.156470 0.734491 -0.258953 1.847888 1.886052 -1.975384 -2.890710 1.277801 -1.127754 -2.459595 1.312652 1.187590 -0.501647
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_pri_enc/inst_u16 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_sel/always_48/case_1 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_ch_sel/input_ch7_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
assert_wb_dma_rf/input_ch0_txsz 0.075253 -1.056110 1.582115 0.825440 0.925979 -0.277413 -0.224962 -1.605762 2.170514 -3.275528 3.802790 -2.963155 0.368212 0.600482 1.033850 -0.681219 0.212838 -0.852432 0.306356 1.292782
assert_wb_dma_rf 0.138901 -1.209858 1.579207 0.614985 -0.314465 -1.333298 -0.372344 -0.700264 3.181504 -4.233243 2.445671 -2.323738 -0.096891 -0.244867 2.493641 0.846322 -0.261220 0.167384 -0.502732 1.586873
wb_dma_ch_rf/reg_ch_am0_r -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_rf/always_4/if_1 -3.758992 -1.865967 2.265507 1.724027 -1.318950 1.009388 -0.075619 -3.983652 1.565384 0.804710 3.497379 -1.520755 -2.582958 0.724463 -0.009788 1.139484 -1.264315 -0.439128 0.267554 -0.499518
wb_dma_de/always_4/if_1/if_1/stmt_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_de/always_14/stmt_1/expr_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/wire_use_ed 1.771614 -4.123577 1.971870 -1.949526 2.013824 2.815793 0.417670 -1.700032 -1.607045 6.420848 -2.698028 3.246467 -1.807228 5.235741 0.096136 -2.013383 0.941950 0.767328 3.164677 0.658635
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.287138 0.189281 1.108582 -0.464745 0.871868 -3.441154 -0.109639 0.109545 3.438567 1.244460 0.900230 0.916568 -2.066273 1.255856 -1.109586 0.984278 -3.546856 -0.686089 0.456508 -1.658390
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/input_nd_i 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
assert_wb_dma_ch_sel/input_req_i 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_rf/reg_ch_rl 1.539645 0.824520 1.468352 -1.525325 -1.788696 -0.449065 -2.297155 0.937376 1.907431 -0.344894 -0.250600 -2.960248 -3.244632 4.144403 -0.133473 3.691799 -1.510712 -1.772740 -1.028199 -0.059834
wb_dma_de/reg_paused -0.788419 0.197966 1.252563 2.066115 0.223665 -2.232745 -1.828473 -0.557445 1.022669 1.098606 1.908899 0.809091 -0.339656 2.351012 -0.159629 1.711907 -2.575699 -1.052922 2.569053 0.694554
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_wb_if/wire_mast_drdy 1.731270 0.390802 -3.676674 -0.377511 0.732273 2.685635 -4.402981 -2.188766 -4.721132 0.641360 3.762430 0.522804 0.258872 1.625778 -0.968367 -0.188192 0.987704 -1.021367 3.503541 -2.993777
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 1.900852 0.953714 1.162209 -2.156242 -1.518094 0.624183 0.275094 0.130042 1.362964 -1.012569 1.571655 -0.561508 -1.794297 4.074995 -1.461292 2.949347 1.650566 0.870420 0.816144 -2.867078
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/assign_100_valid/expr_1 1.818500 -0.689702 -1.163574 -3.031972 -2.325629 0.028257 -0.971377 3.012601 -0.221188 -0.076424 -0.501297 -2.038885 3.166164 2.321870 -0.585010 1.023602 4.036611 -1.153673 0.246078 -1.633499
wb_dma_wb_if/inst_u1 -1.497028 -0.686350 -1.724778 -3.221582 -1.431723 -1.940233 1.475017 0.149944 0.413500 -1.882286 1.732933 1.687886 3.084435 -1.563274 -0.647738 -3.446887 2.001982 1.253802 1.600283 -0.499459
wb_dma_wb_if/inst_u0 2.849498 4.124455 -1.886095 0.688752 1.467375 0.454435 0.904785 -1.791086 -4.098799 -2.257915 1.532760 1.593294 2.727732 3.251513 -1.155654 0.281679 2.021463 2.207310 2.617587 1.644135
wb_dma_ch_sel 2.831974 1.073322 -1.553574 -3.346636 -0.197892 -0.267530 -1.588567 2.296693 -0.598456 2.920530 -3.893760 1.915590 0.582546 0.066378 -1.289632 0.436834 0.685339 -1.259243 0.400046 -1.187333
wb_dma_rf/input_de_csr_we 3.511937 -0.358081 2.070909 1.671914 2.920779 3.457153 2.215036 -0.912663 -2.872298 3.399395 -1.843446 2.191876 -0.736394 3.599059 -1.612588 -0.500902 1.015765 1.346248 2.549829 0.269262
wb_dma_rf/wire_ch0_adr0 -0.132081 -3.061146 0.448553 -2.404792 -2.798396 0.323619 -2.027161 0.308779 0.638170 1.869709 0.226764 -1.467306 -2.144288 7.083661 0.756472 1.413926 -1.354519 0.224651 0.736660 1.465065
wb_dma_rf/wire_ch0_adr1 0.696942 -0.954129 1.760097 1.965425 0.022763 -0.132408 0.089229 -0.053599 1.492262 -3.705255 3.615777 -3.447623 2.490931 0.545982 1.050269 -0.085644 1.887577 -1.086450 0.185226 1.381800
wb_dma_de/always_9/stmt_1/expr_1 2.411778 -1.916283 0.951408 0.826783 2.498508 -0.472135 -1.556593 4.660103 1.270554 -0.074943 -0.574936 -1.048688 -0.640198 2.166718 1.379419 0.343794 -1.619992 -1.885048 0.503491 -0.612059
wb_dma_ch_sel/always_42/case_1/cond 2.595644 2.162466 -0.084382 -2.266031 -0.455176 1.089209 -1.570994 -1.028815 0.291127 0.464320 -1.156650 2.422853 -4.390645 0.321985 -0.782045 1.858251 -1.676136 0.582574 -0.150779 -1.314823
wb_dma_wb_slv/input_wb_cyc_i 0.139210 0.015976 -0.702352 2.183519 -0.205111 0.763378 2.053221 5.163614 -3.679722 -3.359141 3.010664 -0.806182 -0.499375 3.973493 -1.113407 -3.825122 -1.841755 1.931472 1.406905 0.492545
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_de/reg_tsz_cnt 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_ch_sel/reg_ndr 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_de/assign_83_wr_ack/expr_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_de/reg_de_txsz_we 3.583884 0.445459 2.854013 0.077878 2.590214 -0.378746 -1.620517 1.406539 2.210634 -0.453945 0.595091 -0.717889 -1.245266 1.986273 0.373102 0.578249 -1.097554 -3.016826 1.909197 0.903952
wb_dma_ch_rf/reg_pointer_sr -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_rf/input_de_adr1_we 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.459638 -5.849334 -1.119127 -1.681815 1.995987 1.044225 -1.375556 2.844769 0.934392 3.314941 -2.210143 4.154629 0.793440 -0.649912 2.528936 -2.394235 0.188865 0.906068 1.697768 -1.027047
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/always_43/case_1/cond 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_ch_rf/reg_ch_adr0_r -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_pri_enc/input_valid -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_pri_enc/reg_pri_out1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.374522 -0.447077 -0.196127 2.296162 -0.297631 0.747462 -0.524061 -3.533673 -1.279941 1.584599 3.529800 -1.244525 1.696128 3.394424 -1.682691 2.145867 0.471259 0.235970 2.442845 -0.894290
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.227588 -0.670616 1.194966 0.594417 -0.521521 0.241650 1.356006 -3.929955 1.678123 2.409377 0.514629 1.714589 -1.510148 1.503285 -1.524251 2.425589 -1.658298 2.328376 1.301536 -0.663780
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.189215 -0.646479 -0.020246 -1.601176 0.084853 1.951920 0.711923 -1.241972 2.052276 -1.770108 2.932127 2.507805 -0.724189 -3.776304 0.145808 -0.757369 2.066918 1.480142 0.886845 -3.643576
wb_dma_ch_sel/input_req_i 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_rf/assign_4_dma_abort/expr_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/always_1/case_1/stmt_8 -1.192640 -2.597857 2.453153 -0.093606 -0.736285 -0.358394 -0.181636 0.252308 0.957712 1.873556 -1.368338 -0.225463 -2.827935 0.913447 2.009824 1.376822 0.198190 -0.719392 0.249021 -0.840604
wb_dma_ch_rf/wire_ptr_inv 0.957502 -1.337418 1.638162 1.235485 1.859179 1.614599 2.153171 0.337249 2.473474 0.518069 1.278181 1.290627 0.806114 -1.374017 -0.849663 1.532297 2.265093 1.072341 1.013437 -4.363089
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.751268 -0.913100 -0.088487 0.124989 1.006344 -0.206744 -1.550259 0.339939 0.085992 -2.040211 2.543617 1.733530 -0.209647 1.195430 1.537414 -1.965490 -1.382821 0.319967 2.702397 2.263093
wb_dma_ch_sel/assign_138_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_rf/always_1/case_1/stmt_1 -0.788419 0.197966 1.252563 2.066115 0.223665 -2.232745 -1.828473 -0.557445 1.022669 1.098606 1.908899 0.809091 -0.339656 2.351012 -0.159629 1.711907 -2.575699 -1.052922 2.569053 0.694554
wb_dma_rf/always_1/case_1/stmt_6 -1.927098 -3.428170 1.472991 -0.127816 1.264963 -1.918874 1.697276 3.221542 2.179532 -1.086114 1.860061 -2.876721 -2.251999 3.311674 -0.269449 -2.007306 -3.587322 -0.566216 -0.229759 -0.668068
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_sel/always_43/case_1 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_ch_sel/assign_9_pri2 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_pri_enc_sub/always_1/case_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_rf/always_2/if_1 3.341025 3.287984 2.457740 -1.546092 0.262753 -1.780908 -0.752785 0.005136 -0.722281 -0.844616 -0.606985 4.177813 -3.755496 0.624189 -0.983494 -1.701313 -1.398622 -1.076536 2.230093 1.218701
wb_dma/wire_dma_abort 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_wb_if/input_wb_stb_i 1.827873 0.073255 1.415168 -0.291762 -0.563276 -1.148848 -0.633901 2.641863 0.052732 -2.925972 2.787217 -2.347443 0.616317 5.688111 0.276258 -0.307374 0.371562 -1.199102 1.677330 1.844352
wb_dma_rf/input_de_txsz 3.870687 -1.129613 1.349920 0.446605 2.854250 0.454298 -1.155968 4.076445 1.812016 0.106479 -0.606062 -0.253359 -0.436690 1.343922 0.574395 1.535283 -0.097339 -1.642002 0.992964 -2.370689
wb_dma_ch_pri_enc/wire_pri3_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/wire_gnt_p1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/wire_gnt_p0 1.942219 0.028205 0.630710 -1.544538 -1.651202 1.892457 4.319715 1.584751 -0.085257 -0.328363 -0.821730 1.916304 2.116869 0.933659 -2.015034 0.448673 5.128623 3.404911 0.332109 -2.777937
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.788419 0.197966 1.252563 2.066115 0.223665 -2.232745 -1.828473 -0.557445 1.022669 1.098606 1.908899 0.809091 -0.339656 2.351012 -0.159629 1.711907 -2.575699 -1.052922 2.569053 0.694554
wb_dma/input_wb0_err_i 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.250634 -1.525411 0.643453 -1.121871 -1.438979 0.823016 2.222044 0.181369 1.551857 -0.083379 1.534579 0.489550 -2.795766 1.929628 -0.904105 0.996711 0.111266 2.700359 -1.032085 -4.126669
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.293120 -0.861314 1.897378 -1.349604 -4.023384 -0.512542 0.800788 -0.280697 1.367525 -0.425389 0.224934 -1.061435 -1.760924 4.094839 0.194291 1.847302 0.343947 1.279383 1.009291 2.025388
wb_dma_wb_mast/wire_wb_data_o 0.098271 -1.839444 1.154133 2.556189 1.744874 1.494794 0.916896 -0.770106 -1.439257 1.245219 1.369384 1.291577 -0.595109 3.193875 0.206739 -1.290893 -1.281440 1.359939 1.977601 1.561007
wb_dma_de/always_6/if_1/if_1/stmt_1 1.758221 -1.968759 0.320859 1.401636 4.184142 0.216895 0.197744 4.384173 1.853320 0.419429 -0.782293 1.319036 0.515533 -2.673441 0.840803 -0.644071 -0.353581 -0.961139 0.077988 -3.420717
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_sel/always_38/case_1/cond 4.823008 0.780061 -1.099796 -2.440069 -0.124984 -1.076747 -2.998036 1.944365 1.298633 -1.719919 -1.299336 0.064914 1.574400 0.120419 1.060610 2.366760 1.431317 -0.982059 0.925952 -0.120061
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.535537 1.465460 1.392293 -0.185448 -0.677063 -0.024340 -1.886537 -4.543287 2.369278 -0.623980 2.096022 -0.991542 0.574065 -0.382019 -0.196006 3.580745 1.404064 -1.123149 2.091483 0.448417
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.870687 -1.129613 1.349920 0.446605 2.854250 0.454298 -1.155968 4.076445 1.812016 0.106479 -0.606062 -0.253359 -0.436690 1.343922 0.574395 1.535283 -0.097339 -1.642002 0.992964 -2.370689
wb_dma_de/assign_4_use_ed 1.771614 -4.123577 1.971870 -1.949526 2.013824 2.815793 0.417670 -1.700032 -1.607045 6.420848 -2.698028 3.246467 -1.807228 5.235741 0.096136 -2.013383 0.941950 0.767328 3.164677 0.658635
assert_wb_dma_wb_if/assert_a_wb_stb -1.367018 -2.217949 1.335764 3.461818 -0.122014 2.182896 0.841207 0.199690 0.205837 0.211432 2.361113 0.633541 -1.892750 -0.826926 0.211556 -0.702247 -1.421912 1.632743 0.883939 -1.225782
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 3.870687 -1.129613 1.349920 0.446605 2.854250 0.454298 -1.155968 4.076445 1.812016 0.106479 -0.606062 -0.253359 -0.436690 1.343922 0.574395 1.535283 -0.097339 -1.642002 0.992964 -2.370689
wb_dma_ch_sel/assign_132_req_p0 3.527678 1.414781 0.968569 -0.829818 0.521208 2.861130 1.591251 3.539045 -1.408544 -1.283814 0.182920 -1.675227 1.594336 0.335069 -1.674415 -0.897317 4.491861 -1.604094 0.161600 -2.313791
wb_dma_ch_rf/always_25/if_1 -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma_de/wire_rd_ack 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma/wire_slv0_adr 0.564353 -1.438906 2.092139 -3.897051 -2.276649 -2.223760 -0.884000 0.688094 2.734728 -1.517585 1.019436 1.125697 -0.919628 1.407444 1.450135 -5.203817 -2.171910 -1.445702 1.947673 7.156841
wb_dma_rf/input_dma_busy -0.299421 -0.425460 1.054435 -1.317932 2.964424 -1.646949 0.432066 2.166108 4.215933 0.772834 -1.031928 -1.307485 -2.837165 -0.020342 -0.849817 0.616823 -3.266618 -1.706721 -2.023552 -2.857115
wb_dma_ch_sel/assign_96_valid/expr_1 6.587639 0.689574 -2.385363 -4.447764 -0.522588 -0.162199 -3.631215 0.684844 -0.260881 -0.036092 -3.221745 -1.436182 2.656045 2.805141 0.486096 2.739101 2.360204 -1.188948 1.389216 1.582580
wb_dma_ch_sel/always_4/stmt_1 4.823008 0.780061 -1.099796 -2.440069 -0.124984 -1.076747 -2.998036 1.944365 1.298633 -1.719919 -1.299336 0.064914 1.574400 0.120419 1.060610 2.366760 1.431317 -0.982059 0.925952 -0.120061
wb_dma_rf/wire_pointer2_s -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_de/reg_chunk_dec 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_de/reg_chunk_cnt_is_0_r 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma/wire_wb0_cyc_o -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.694890 0.578563 -2.369823 -4.347818 -1.020570 -0.091990 2.916545 0.428763 0.451009 1.949515 -0.642538 3.548954 2.251152 0.750771 -2.631312 -0.598485 2.575692 3.177336 1.260282 -3.167004
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.952327 1.217634 0.169810 -4.422290 -0.477178 4.079304 2.115180 2.160477 -0.202148 0.539924 -1.051512 2.267470 -2.082592 -1.674655 -2.629263 -2.967685 2.950288 0.310574 0.709039 -2.954057
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_rf/reg_ch_adr1_r -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma/input_wb0_cyc_i -0.002562 0.050498 -0.169279 0.697870 3.172636 -1.208594 3.537683 3.206868 -2.399871 -2.632279 1.918009 -0.691970 1.263127 6.832979 -0.117055 -2.150637 -1.189847 1.499325 1.196048 1.697085
wb_dma_ch_sel/always_8/stmt_1 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_wb_slv -1.497028 -0.686350 -1.724778 -3.221582 -1.431723 -1.940233 1.475017 0.149944 0.413500 -1.882286 1.732933 1.687886 3.084435 -1.563274 -0.647738 -3.446887 2.001982 1.253802 1.600283 -0.499459
wb_dma_de/inst_u0 -1.518977 -4.316409 -1.522295 -0.864075 -2.567068 1.062862 -0.262969 -0.527470 2.575279 0.894613 0.679276 0.105108 0.012224 2.437702 0.845460 3.278408 -0.563458 3.908434 -0.954853 -2.219466
wb_dma_de/inst_u1 -0.740078 -4.670721 -0.009719 3.242459 0.591820 0.284433 2.006648 1.926269 2.574226 0.461542 0.204346 0.781395 3.149693 -0.466736 1.457801 1.481535 -0.053861 3.146337 0.895416 -0.678060
wb_dma_pri_enc_sub/input_pri_in 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.583884 0.445459 2.854013 0.077878 2.590214 -0.378746 -1.620517 1.406539 2.210634 -0.453945 0.595091 -0.717889 -1.245266 1.986273 0.373102 0.578249 -1.097554 -3.016826 1.909197 0.903952
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_sel/assign_146_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/assign_101_valid/expr_1 1.818500 -0.689702 -1.163574 -3.031972 -2.325629 0.028257 -0.971377 3.012601 -0.221188 -0.076424 -0.501297 -2.038885 3.166164 2.321870 -0.585010 1.023602 4.036611 -1.153673 0.246078 -1.633499
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_de/reg_de_adr1_we 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.510371 2.021806 -0.918931 -1.199489 -1.862140 -1.508437 -0.197484 -1.991096 0.525658 -3.016848 0.719868 2.986429 2.315673 1.204286 0.199546 2.625106 1.867408 3.517038 2.532176 1.644423
wb_dma_ch_sel/always_46/case_1 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_rf/assign_11_ch_csr_we 1.977074 -1.749836 -2.604335 -5.005072 -0.449656 0.227239 1.721348 3.947051 -1.681877 0.105388 -1.779276 1.012447 3.082278 1.871894 -0.715083 -2.827611 3.659459 1.408346 1.170771 -1.240278
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.478359 0.035086 2.148929 0.507040 2.242028 0.474033 -1.714912 0.120261 3.374447 1.342903 -0.867967 -0.366758 -2.428945 -0.601141 0.103014 3.650635 -1.338634 -2.015228 0.094377 -2.421860
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma/wire_de_adr0_we 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_wb_slv/wire_rf_sel -0.087128 4.929266 1.806752 0.019910 1.735157 -3.154949 2.350909 4.332873 0.301771 -3.753551 2.343044 -1.455048 -0.972642 4.531380 -2.251327 -0.916490 -0.653903 -1.583748 -0.804079 -1.462991
assert_wb_dma_wb_if -1.367018 -2.217949 1.335764 3.461818 -0.122014 2.182896 0.841207 0.199690 0.205837 0.211432 2.361113 0.633541 -1.892750 -0.826926 0.211556 -0.702247 -1.421912 1.632743 0.883939 -1.225782
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_sel/assign_120_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma/wire_wb1s_data_o 0.098271 -1.839444 1.154133 2.556189 1.744874 1.494794 0.916896 -0.770106 -1.439257 1.245219 1.369384 1.291577 -0.595109 3.193875 0.206739 -1.290893 -1.281440 1.359939 1.977601 1.561007
wb_dma_de/wire_adr0_cnt_next1 -1.518977 -4.316409 -1.522295 -0.864075 -2.567068 1.062862 -0.262969 -0.527470 2.575279 0.894613 0.679276 0.105108 0.012224 2.437702 0.845460 3.278408 -0.563458 3.908434 -0.954853 -2.219466
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma/wire_pt0_sel_o -0.075241 -3.297274 0.658444 2.346205 1.131419 2.280278 2.950725 0.861100 -1.183426 0.669763 1.425884 1.906625 0.723970 3.580249 0.285739 -1.707562 -0.086698 3.398759 1.988276 0.912271
wb_dma/wire_pt0_sel_i -0.181017 -2.347119 0.377684 2.914502 0.825736 1.569656 -0.809949 -0.156470 0.734491 -0.258953 1.847888 1.886052 -1.975384 -2.890710 1.277801 -1.127754 -2.459595 1.312652 1.187590 -0.501647
wb_dma_ch_rf/always_11 2.832491 -1.795956 -0.402265 1.531968 3.722155 0.771074 0.182826 4.314677 0.006013 -1.845184 1.495891 2.451612 0.301578 0.016081 1.262204 -1.587869 -0.326417 1.123008 1.957920 -2.436511
wb_dma_ch_rf/always_10 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_rf/always_17 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_ch_rf/always_19 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_ch_rf/input_de_csr_we 3.511937 -0.358081 2.070909 1.671914 2.920779 3.457153 2.215036 -0.912663 -2.872298 3.399395 -1.843446 2.191876 -0.736394 3.599059 -1.612588 -0.500902 1.015765 1.346248 2.549829 0.269262
wb_dma_ch_sel/assign_147_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.360821 -1.418084 1.189345 0.580631 1.498249 -0.043060 -0.194833 2.773945 0.590591 -1.252637 1.377713 -0.463720 -0.590529 2.604863 0.938927 -0.940383 -0.735525 -0.536074 1.251340 0.148897
wb_dma_wb_if/wire_slv_dout 0.622730 0.587953 1.485260 -2.311143 -3.021300 -1.586081 -0.592688 -1.462122 -1.029813 -1.338819 3.467903 -1.261577 1.622615 5.339365 -1.500213 -3.641483 0.611213 -1.813155 4.017419 6.051608
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 3.411096 1.902110 0.046485 -0.696246 0.794774 -1.728532 -4.338993 0.122272 0.350079 0.294793 -0.066464 1.699282 -0.311057 0.636889 0.657360 1.383358 -1.222414 -2.473284 3.312345 1.404253
wb_dma/wire_pointer 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_de/assign_75_mast1_dout/expr_1 0.098271 -1.839444 1.154133 2.556189 1.744874 1.494794 0.916896 -0.770106 -1.439257 1.245219 1.369384 1.291577 -0.595109 3.193875 0.206739 -1.290893 -1.281440 1.359939 1.977601 1.561007
wb_dma/wire_ch3_csr 5.177550 -0.714333 -2.158775 -1.009716 -0.682654 3.122455 -3.299024 0.103094 -3.036348 1.337575 -2.582003 -0.041783 1.130530 2.414146 1.122934 1.479317 0.871019 0.189464 1.281806 2.643211
wb_dma_ch_rf/assign_27_ptr_inv 0.957502 -1.337418 1.638162 1.235485 1.859179 1.614599 2.153171 0.337249 2.473474 0.518069 1.278181 1.290627 0.806114 -1.374017 -0.849663 1.532297 2.265093 1.072341 1.013437 -4.363089
wb_dma_de/reg_adr1_inc 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_sel/input_ch6_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_de/input_mast0_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/assign_68_de_txsz/expr_1 3.086202 -0.198371 0.747057 1.209174 2.498733 -0.316785 -3.180735 0.928479 2.350862 1.052175 -1.693666 -3.609757 1.009408 -0.279628 0.905224 4.199834 -0.156435 -3.695090 0.120823 -0.656621
wb_dma/wire_ch2_csr 5.177550 -0.714333 -2.158775 -1.009716 -0.682654 3.122455 -3.299024 0.103094 -3.036348 1.337575 -2.582003 -0.041783 1.130530 2.414146 1.122934 1.479317 0.871019 0.189464 1.281806 2.643211
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_rf/input_ndnr 3.254784 -1.100755 1.425434 -0.183033 1.717604 2.240512 1.785223 1.684322 1.354869 0.472896 0.426460 1.503442 1.607246 -0.114943 -0.967463 0.863404 3.910910 0.663042 1.860080 -3.938512
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_de/always_19/stmt_1 -0.342293 -0.658667 -1.849196 0.054416 -1.684877 -3.087928 2.285188 3.093857 1.525356 -2.505677 -0.182587 2.130930 -0.256492 3.814094 -0.118929 2.569758 -1.764498 6.078626 0.371774 -1.619720
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 2.681758 -0.407478 1.745800 -0.000542 0.912849 0.917515 -1.908115 -0.702978 0.717941 0.320779 0.264303 -0.499729 -1.234857 2.147545 0.737037 0.141326 -1.264172 -1.717089 1.302029 2.851170
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.888510 -4.764125 1.314062 -0.406808 0.027330 0.659441 -0.792910 -0.836124 3.406687 2.550002 -0.199964 2.440629 2.054211 0.485626 0.276523 -1.084967 -0.127462 0.295228 0.635525 3.089494
wb_dma_ch_sel/assign_139_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_de/assign_78_mast0_go/expr_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma/assign_6_pt1_sel_i -0.075241 -3.297274 0.658444 2.346205 1.131419 2.280278 2.950725 0.861100 -1.183426 0.669763 1.425884 1.906625 0.723970 3.580249 0.285739 -1.707562 -0.086698 3.398759 1.988276 0.912271
wb_dma/wire_mast1_adr -0.342293 -0.658667 -1.849196 0.054416 -1.684877 -3.087928 2.285188 3.093857 1.525356 -2.505677 -0.182587 2.130930 -0.256492 3.814094 -0.118929 2.569758 -1.764498 6.078626 0.371774 -1.619720
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_wb_slv/input_wb_stb_i 1.827873 0.073255 1.415168 -0.291762 -0.563276 -1.148848 -0.633901 2.641863 0.052732 -2.925972 2.787217 -2.347443 0.616317 5.688111 0.276258 -0.307374 0.371562 -1.199102 1.677330 1.844352
wb_dma_de/reg_adr1_cnt -0.734083 -3.060991 0.376422 3.224140 -0.212496 -0.984452 1.802609 1.995925 2.345877 -0.884252 1.485077 -0.427375 4.768229 0.046365 0.797561 1.735161 1.233174 1.824859 0.824067 -0.356466
wb_dma_ch_sel/always_42/case_1/stmt_4 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_sel/always_42/case_1/stmt_2 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/always_42/case_1/stmt_3 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/always_42/case_1/stmt_1 4.112398 -3.358142 0.399774 -0.608634 -0.198562 6.066621 -1.207507 3.917576 -2.832537 3.928863 -3.378184 0.859664 -2.379279 3.323759 0.967758 -0.970586 0.076416 -0.129017 1.088220 0.893117
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.758992 -1.865967 2.265507 1.724027 -1.318950 1.009388 -0.075619 -3.983652 1.565384 0.804710 3.497379 -1.520755 -2.582958 0.724463 -0.009788 1.139484 -1.264315 -0.439128 0.267554 -0.499518
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.535471 -0.385160 3.399180 0.808966 -2.605941 0.690263 2.440691 3.700187 2.954349 0.468195 -0.821302 -1.507703 1.328819 3.320403 -1.922309 0.910437 0.244035 -0.446697 -1.032502 2.688469
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.978870 -4.348915 1.009088 -0.329949 -0.812862 1.553008 0.279536 0.355683 4.188583 2.379303 -0.180316 2.290358 2.374236 0.027753 -0.698013 -1.344627 -1.153300 0.922615 1.293594 3.858308
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.254784 -1.100755 1.425434 -0.183033 1.717604 2.240512 1.785223 1.684322 1.354869 0.472896 0.426460 1.503442 1.607246 -0.114943 -0.967463 0.863404 3.910910 0.663042 1.860080 -3.938512
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.372409 -3.755774 -0.337977 0.644929 1.601145 2.256962 1.431734 5.821501 -0.520865 -0.175780 -0.065411 0.753401 -0.671602 2.388311 0.919027 -1.812193 -0.202956 1.908713 0.689685 -2.422890
wb_dma/wire_txsz 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_de/always_14/stmt_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_wb_slv/reg_rf_ack 1.827873 0.073255 1.415168 -0.291762 -0.563276 -1.148848 -0.633901 2.641863 0.052732 -2.925972 2.787217 -2.347443 0.616317 5.688111 0.276258 -0.307374 0.371562 -1.199102 1.677330 1.844352
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 4.823008 0.780061 -1.099796 -2.440069 -0.124984 -1.076747 -2.998036 1.944365 1.298633 -1.719919 -1.299336 0.064914 1.574400 0.120419 1.060610 2.366760 1.431317 -0.982059 0.925952 -0.120061
wb_dma/wire_de_csr_we 3.511937 -0.358081 2.070909 1.671914 2.920779 3.457153 2.215036 -0.912663 -2.872298 3.399395 -1.843446 2.191876 -0.736394 3.599059 -1.612588 -0.500902 1.015765 1.346248 2.549829 0.269262
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.087128 4.929266 1.806752 0.019910 1.735157 -3.154949 2.350909 4.332873 0.301771 -3.753551 2.343044 -1.455048 -0.972642 4.531380 -2.251327 -0.916490 -0.653903 -1.583748 -0.804079 -1.462991
wb_dma/wire_ch1_txsz 0.298603 -0.113323 0.199395 0.342595 0.259710 0.279917 -1.011376 -3.222394 0.812772 -1.528304 3.066427 2.183739 -1.299025 -0.222103 0.903453 -0.616152 -1.685839 1.310499 2.157779 1.844156
wb_dma_rf/inst_u9 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u8 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u7 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_rf/inst_u6 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_rf/inst_u5 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_rf/inst_u4 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_rf/inst_u3 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_rf/inst_u1 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_rf/inst_u0 1.976810 0.000659 -1.054043 -3.490676 -1.518588 -1.591051 -1.883467 2.748518 -0.112370 1.510775 -3.314842 0.364924 1.478316 0.740122 0.138059 -0.314893 0.848437 -1.746567 0.360572 1.190595
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.770219 -5.597980 -0.516512 -0.493587 2.251874 0.734049 -0.294206 3.722867 0.848753 2.835414 -2.128097 3.660714 3.235442 -0.978525 2.281729 -2.459696 1.409199 0.402065 1.486895 -0.472998
wb_dma_inc30r/assign_2_out -1.571961 -5.743075 0.484450 3.496519 0.946894 -0.321766 0.989744 3.571736 2.888106 1.668399 -0.974776 -0.355561 2.467712 -0.309134 2.784432 2.078730 -0.764403 1.371305 0.101829 -1.140042
wb_dma/wire_mast1_din 0.098271 -1.839444 1.154133 2.556189 1.744874 1.494794 0.916896 -0.770106 -1.439257 1.245219 1.369384 1.291577 -0.595109 3.193875 0.206739 -1.290893 -1.281440 1.359939 1.977601 1.561007
wb_dma_ch_sel/assign_2_pri0 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_rf/input_de_adr0_we 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_wb_mast/always_1/if_1/stmt_1 1.584666 2.565552 1.835522 -0.274219 -0.096070 1.860979 2.301144 -3.252429 -2.664441 0.476894 0.288724 2.461432 -3.011893 4.543046 -1.763779 -0.702067 0.540901 2.708071 1.558599 1.955737
wb_dma_ch_sel/always_48/case_1/cond 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_rf/input_wb_rf_we 3.145988 -0.843374 -1.878370 -5.753754 -0.235443 -0.442409 1.310316 0.099196 0.042938 -3.144884 -1.773134 -0.556436 1.920989 -0.356765 0.171322 -2.517735 4.462078 1.468958 -1.704771 -0.158668
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/assign_7_pt0_sel_i -0.181017 -2.347119 0.377684 2.914502 0.825736 1.569656 -0.809949 -0.156470 0.734491 -0.258953 1.847888 1.886052 -1.975384 -2.890710 1.277801 -1.127754 -2.459595 1.312652 1.187590 -0.501647
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.957502 -1.337418 1.638162 1.235485 1.859179 1.614599 2.153171 0.337249 2.473474 0.518069 1.278181 1.290627 0.806114 -1.374017 -0.849663 1.532297 2.265093 1.072341 1.013437 -4.363089
wb_dma_wb_mast/wire_mast_pt_out -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
assert_wb_dma_ch_arb/input_state 2.864131 -2.712487 0.851630 0.676790 2.221964 0.878060 -0.010750 5.197032 0.451413 -1.200962 1.260827 -0.087018 -0.008272 3.515297 1.056561 -0.582235 0.344301 0.068805 1.684754 -1.937735
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_de/always_8/stmt_1/expr_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma/wire_ch0_csr 4.671844 -0.488830 -3.289557 -0.836941 0.903542 0.742126 -1.830902 3.008803 0.790985 1.143540 -2.867944 3.489601 1.540190 0.626756 0.366742 0.450521 -3.910961 2.603549 0.962079 3.047011
wb_dma_de/assign_69_de_adr0/expr_1 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_wb_slv/wire_pt_sel -1.849635 -2.779016 -1.322860 3.323164 3.654765 0.310205 1.933222 4.308908 -1.247844 -1.232122 2.361607 1.875670 -0.441591 0.086131 0.968279 -4.242561 -4.279774 2.116040 1.393162 -0.639410
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 2.339240 3.503947 1.385071 -0.116600 -0.038475 -1.511097 -1.327580 1.233309 -1.426401 1.192865 -0.238108 5.053306 -1.963582 0.938706 -1.573110 -0.046915 -0.898839 -0.938394 3.434335 -0.622821
wb_dma_ch_sel/wire_de_start 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_wb_mast/assign_3_mast_drdy 1.731270 0.390802 -3.676674 -0.377511 0.732273 2.685635 -4.402981 -2.188766 -4.721132 0.641360 3.762430 0.522804 0.258872 1.625778 -0.968367 -0.188192 0.987704 -1.021367 3.503541 -2.993777
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_de/always_5/stmt_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_de/input_mast1_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/reg_mast0_adr -0.413678 -0.174440 0.269494 3.523879 -0.365133 0.717326 -0.034906 -1.819433 -1.607627 0.043448 3.830336 -2.362833 3.544803 3.304922 -1.405548 2.122435 1.589762 -0.266641 2.103447 -0.179031
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.980148 1.517727 1.060042 -2.524236 -1.934050 0.684816 -0.493979 -2.354671 0.820785 -1.439088 2.513598 0.736036 -1.615045 3.048253 -1.017030 1.540835 1.519832 0.874591 2.122293 -0.407586
wb_dma_ch_rf/assign_15_ch_am0_we -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_rf/inst_u2 2.501265 -0.906904 -2.017209 -2.988451 -1.478803 3.294131 -0.564956 -1.346867 -1.860659 1.429463 -1.244989 0.582718 2.221488 -0.354912 -0.817530 0.403835 4.383337 0.552677 0.311018 -1.360361
wb_dma_ch_rf/wire_ch_adr1_dewe 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_rf/always_17/if_1 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_de/assign_71_de_csr 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/always_42/case_1 4.005462 -2.174477 -0.296160 -1.070234 0.857914 4.313007 -0.598069 1.803052 -2.691313 3.205941 -3.221011 3.241257 -2.236061 2.571025 0.751016 -2.064646 -1.570710 1.160706 1.689208 2.525151
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_ch_sel/always_6/stmt_1 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_rf/reg_ch_chk_sz_r 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_sel/always_3/stmt_1 3.254784 -1.100755 1.425434 -0.183033 1.717604 2.240512 1.785223 1.684322 1.354869 0.472896 0.426460 1.503442 1.607246 -0.114943 -0.967463 0.863404 3.910910 0.663042 1.860080 -3.938512
wb_dma/wire_pointer2_s -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -3.129030 0.715604 1.363802 2.837911 3.493263 -1.584471 1.928499 0.637009 1.491772 0.046575 2.484766 0.705593 -0.916035 1.096331 -0.334214 0.610339 -2.560706 -0.105283 0.432209 -2.349129
wb_dma_ch_rf/input_de_txsz 3.870687 -1.129613 1.349920 0.446605 2.854250 0.454298 -1.155968 4.076445 1.812016 0.106479 -0.606062 -0.253359 -0.436690 1.343922 0.574395 1.535283 -0.097339 -1.642002 0.992964 -2.370689
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_wb_if/input_pt_sel_i 0.362097 -3.996636 -0.678400 3.046654 -0.736999 2.331122 0.294412 1.755850 -1.514356 -0.873275 2.529761 3.010917 -0.127578 -0.193743 1.209059 -3.267003 -1.107152 3.777645 2.495978 0.614520
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.004339 -0.243856 -0.677727 1.767495 0.371269 3.280726 -2.187988 -4.529472 -2.993366 1.761020 4.059048 -0.405838 2.013714 1.744426 -1.477681 1.116400 2.217233 -0.920427 3.815676 -1.212236
wb_dma/wire_mast0_go -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/always_1/stmt_1 1.539645 0.824520 1.468352 -1.525325 -1.788696 -0.449065 -2.297155 0.937376 1.907431 -0.344894 -0.250600 -2.960248 -3.244632 4.144403 -0.133473 3.691799 -1.510712 -1.772740 -1.028199 -0.059834
wb_dma_ch_rf/always_10/if_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/assign_165_req_p1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/always_2/stmt_1 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_sel/assign_115_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.309655 -3.343588 -0.627349 -1.262816 3.288161 -0.055724 -2.122390 -0.880202 -0.532014 3.726952 -3.248094 4.340598 -1.734479 -0.985834 2.377323 -0.283698 0.504882 0.701170 0.829817 -2.621449
wb_dma/wire_de_txsz 3.086202 -0.198371 0.747057 1.209174 2.498733 -0.316785 -3.180735 0.928479 2.350862 1.052175 -1.693666 -3.609757 1.009408 -0.279628 0.905224 4.199834 -0.156435 -3.695090 0.120823 -0.656621
wb_dma_wb_slv/input_slv_pt_in -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
assert_wb_dma_ch_sel/input_ch0_csr 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.137223 0.364690 -0.437534 1.222497 -0.124046 1.197801 -3.137150 -5.348735 -0.263436 1.271521 3.224876 -1.458838 2.794795 0.687095 -0.875741 3.464922 1.804876 -1.592597 3.434711 -0.231625
wb_dma_ch_sel/assign_149_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_de/wire_adr0_cnt_next -1.518977 -4.316409 -1.522295 -0.864075 -2.567068 1.062862 -0.262969 -0.527470 2.575279 0.894613 0.679276 0.105108 0.012224 2.437702 0.845460 3.278408 -0.563458 3.908434 -0.954853 -2.219466
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 4.653515 0.331240 -1.446745 -1.311890 1.108242 -1.268048 -1.930891 3.991782 -2.514192 1.821841 -3.374641 3.950334 3.260014 0.765387 0.159927 -0.746167 2.537676 -0.732567 2.955990 -0.177529
wb_dma_ch_rf/always_23/if_1/block_1 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_rf/wire_ch0_txsz 4.530522 -0.038864 2.229425 -0.559235 3.599372 1.442838 -2.499754 -2.288808 1.892767 -0.846245 -0.652302 -4.780771 0.001698 -1.077965 1.288631 0.517359 1.643435 -4.495296 0.150353 1.882301
wb_dma_ch_sel/assign_134_req_p0/expr_1 3.527678 1.414781 0.968569 -0.829818 0.521208 2.861130 1.591251 3.539045 -1.408544 -1.283814 0.182920 -1.675227 1.594336 0.335069 -1.674415 -0.897317 4.491861 -1.604094 0.161600 -2.313791
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_de/always_6/if_1/if_1 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_ch_sel/assign_128_req_p0 4.259282 -1.807013 0.342187 3.063192 2.570946 2.794443 0.469207 5.412985 -1.477556 -0.379229 -0.900489 -0.772574 2.271154 1.266237 0.676251 0.009353 0.932345 -0.196205 1.110578 -0.578047
wb_dma_de/assign_77_read_hold/expr_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_de/wire_de_adr0 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_de/wire_de_adr1 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma_wb_mast/always_4 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_wb_mast/always_1 1.584666 2.565552 1.835522 -0.274219 -0.096070 1.860979 2.301144 -3.252429 -2.664441 0.476894 0.288724 2.461432 -3.011893 4.543046 -1.763779 -0.702067 0.540901 2.708071 1.558599 1.955737
wb_dma_rf/wire_ch3_csr 5.177550 -0.714333 -2.158775 -1.009716 -0.682654 3.122455 -3.299024 0.103094 -3.036348 1.337575 -2.582003 -0.041783 1.130530 2.414146 1.122934 1.479317 0.871019 0.189464 1.281806 2.643211
wb_dma_ch_rf/reg_ptr_valid 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_sel/always_9/stmt_1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_rf/assign_6_csr_we/expr_1 4.025756 2.229350 1.573889 -3.275124 1.526057 0.389211 0.631445 -0.286720 0.102190 -1.699393 -1.468318 1.925096 -4.014560 0.005419 -0.616514 -2.185584 -0.543331 -0.311541 0.072436 0.688159
wb_dma_ch_sel/assign_154_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.583884 0.445459 2.854013 0.077878 2.590214 -0.378746 -1.620517 1.406539 2.210634 -0.453945 0.595091 -0.717889 -1.245266 1.986273 0.373102 0.578249 -1.097554 -3.016826 1.909197 0.903952
wb_dma/wire_ch5_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_ch_pri_enc/wire_pri10_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/assign_20_ch_done_we 4.866358 0.930217 0.033601 -2.029491 1.473836 0.670703 -1.467664 1.698090 0.279647 -0.665347 -0.316851 2.345990 -0.598201 0.749321 -0.017289 0.214722 0.958688 -0.340037 2.246134 -1.145220
wb_dma_wb_mast/input_wb_ack_i 2.384764 4.653301 -2.294103 -0.716777 3.629143 1.281740 -0.421313 -5.225227 -4.076017 -0.276924 1.104047 2.756173 -0.204171 1.481166 -1.253133 -0.144780 0.748825 1.425415 3.065758 0.328241
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_rf/input_dma_rest -1.227588 -0.670616 1.194966 0.594417 -0.521521 0.241650 1.356006 -3.929955 1.678123 2.409377 0.514629 1.714589 -1.510148 1.503285 -1.524251 2.425589 -1.658298 2.328376 1.301536 -0.663780
wb_dma_ch_sel/always_5/stmt_1 2.465929 0.350913 -0.666949 -1.594641 -0.837861 -2.792223 -4.466267 0.704020 2.467439 0.434294 -0.918377 1.851979 0.723035 -0.689324 1.290812 3.082388 -0.610207 -1.478794 2.473370 0.046972
wb_dma_ch_sel/always_40/case_1 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma/wire_de_csr 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_de/always_23/block_1/case_1/block_1/if_1 4.653515 0.331240 -1.446745 -1.311890 1.108242 -1.268048 -1.930891 3.991782 -2.514192 1.821841 -3.374641 3.950334 3.260014 0.765387 0.159927 -0.746167 2.537676 -0.732567 2.955990 -0.177529
wb_dma_ch_sel/always_37/if_1/if_1 1.220935 0.074138 -1.169462 -6.709417 -0.623552 -0.067326 0.609621 1.767854 2.741863 1.941137 -3.069094 1.841250 -1.663564 -0.728677 -1.754795 -0.520581 1.071818 0.268314 -0.655037 -3.426869
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_de/always_23/block_1/case_1/block_9/if_2 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_rf/always_10/if_1/if_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/input_ch3_adr0 -2.250634 -1.525411 0.643453 -1.121871 -1.438979 0.823016 2.222044 0.181369 1.551857 -0.083379 1.534579 0.489550 -2.795766 1.929628 -0.904105 0.996711 0.111266 2.700359 -1.032085 -4.126669
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_de/wire_de_txsz 3.086202 -0.198371 0.747057 1.209174 2.498733 -0.316785 -3.180735 0.928479 2.350862 1.052175 -1.693666 -3.609757 1.009408 -0.279628 0.905224 4.199834 -0.156435 -3.695090 0.120823 -0.656621
wb_dma_rf/input_de_adr1 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma_rf/input_de_adr0 -1.116620 -0.071850 -0.565408 -2.729756 -1.170545 0.360801 -2.238384 -0.402072 -0.954607 1.368927 -0.075387 -1.415833 -4.739477 3.843793 -0.087153 2.224536 -0.741147 -0.580903 -1.424334 -3.741970
wb_dma_de/always_2/if_1 -1.059249 -2.685767 -0.055944 -3.731167 -4.040148 0.073274 -0.751604 0.082430 2.286214 0.932995 -0.474909 -0.900884 -2.189380 3.691534 0.441399 2.855337 0.566796 1.613417 -1.228911 -1.938828
wb_dma_ch_sel/assign_102_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.096257 -1.520709 -2.983846 -4.970991 -1.573794 0.101027 2.653962 1.664795 -1.195222 -0.108080 -0.095636 1.827090 2.825937 2.186939 -0.908435 -2.142219 2.557040 3.327556 2.602576 -0.458316
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_wb_mast/assign_4_mast_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.980148 1.517727 1.060042 -2.524236 -1.934050 0.684816 -0.493979 -2.354671 0.820785 -1.439088 2.513598 0.736036 -1.615045 3.048253 -1.017030 1.540835 1.519832 0.874591 2.122293 -0.407586
wb_dma_ch_rf/always_2/if_1 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma/input_wb1_err_i 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/assign_133_req_p0/expr_1 3.527678 1.414781 0.968569 -0.829818 0.521208 2.861130 1.591251 3.539045 -1.408544 -1.283814 0.182920 -1.675227 1.594336 0.335069 -1.674415 -0.897317 4.491861 -1.604094 0.161600 -2.313791
wb_dma_ch_sel/assign_136_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_ch_sel/assign_121_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_sel/assign_4_pri1 1.665062 -0.733943 0.646202 2.050741 3.591033 0.688669 -0.287778 0.656224 1.869593 -0.577132 1.226090 2.357023 -1.230195 -2.309574 0.838717 0.617792 -1.448675 0.499626 1.228440 -2.622545
wb_dma_de/always_2/if_1/cond 0.876810 -1.349903 -0.384968 -1.290745 -3.130159 -2.276761 -0.335832 1.071348 3.149489 -2.051427 0.334319 0.088035 0.392137 3.569557 0.893017 4.538915 0.055168 3.234949 0.207258 -0.730232
wb_dma_ch_rf/reg_ch_csr_r -1.559825 0.771610 -1.722705 -1.954560 -1.803831 -1.827097 0.782357 0.046455 -0.494375 2.527785 0.632421 4.445257 2.776750 0.892178 -2.390612 -0.232017 1.636294 1.792130 3.017085 -2.289925
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_wb_if/wire_slv_we 1.468494 -1.297819 -2.568384 -5.672329 -0.743223 -0.698329 2.147388 -2.287793 0.312502 -3.403497 0.080593 0.185269 1.459198 0.878358 -0.360081 -2.333472 2.443046 3.501497 -1.001586 0.354801
wb_dma_de/assign_70_de_adr1 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma_ch_sel/always_38/case_1/stmt_4 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/reg_ch_sel_r 1.220935 0.074138 -1.169462 -6.709417 -0.623552 -0.067326 0.609621 1.767854 2.741863 1.941137 -3.069094 1.841250 -1.663564 -0.728677 -1.754795 -0.520581 1.071818 0.268314 -0.655037 -3.426869
wb_dma_ch_sel/always_38/case_1/stmt_1 2.233652 1.646769 1.169753 -0.951194 -1.968313 -3.867324 -2.275388 2.219425 2.658609 -0.348763 -1.011096 -0.321542 2.277431 1.492849 -0.021546 4.011091 1.116033 -2.031780 1.733506 0.304482
wb_dma_ch_sel/always_38/case_1/stmt_3 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/always_38/case_1/stmt_2 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_pri_enc/wire_pri30_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/reg_ch_sel_d 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_ch_rf/assign_14_ch_adr0_we -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_rf/wire_ch1_csr 5.177550 -0.714333 -2.158775 -1.009716 -0.682654 3.122455 -3.299024 0.103094 -3.036348 1.337575 -2.582003 -0.041783 1.130530 2.414146 1.122934 1.479317 0.871019 0.189464 1.281806 2.643211
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.847299 -5.649262 2.091867 0.368206 -3.536029 0.740120 0.807165 -1.978140 5.199070 1.702381 1.971378 -0.788829 3.210605 0.763742 1.231981 2.123664 1.979203 1.518265 1.784836 1.893782
wb_dma_rf/wire_pause_req 1.809332 3.217617 0.908055 -2.751507 1.553157 -2.559329 0.133698 1.522541 0.902551 0.492151 -1.314928 3.913189 -3.576022 0.400968 -2.006671 -1.402420 -2.597597 -0.716735 1.155525 -1.214394
wb_dma_ch_sel/assign_95_valid 4.977950 -1.204097 -3.327248 -3.475123 -0.376032 0.375804 -5.371309 2.270951 -1.049853 -0.268305 -1.025422 -2.004709 2.892795 2.293349 1.585018 1.351054 1.869163 -2.390888 1.463617 0.451808
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.957502 -1.337418 1.638162 1.235485 1.859179 1.614599 2.153171 0.337249 2.473474 0.518069 1.278181 1.290627 0.806114 -1.374017 -0.849663 1.532297 2.265093 1.072341 1.013437 -4.363089
wb_dma_ch_rf/reg_ch_stop 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/assign_146_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/always_45/case_1/stmt_1 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_de/input_dma_abort 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/input_adr1 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_de/input_adr0 -1.861485 0.247745 2.060632 -3.199306 -4.424381 0.051476 1.441463 -0.539442 0.938386 -0.594700 1.816647 -1.096469 -2.562409 3.190727 -1.282844 0.247547 2.090254 0.317982 0.295469 -0.968694
wb_dma_ch_arb/reg_next_state 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_wb_mast/input_wb_err_i 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_wb_if/wire_wbs_data_o 0.098271 -1.839444 1.154133 2.556189 1.744874 1.494794 0.916896 -0.770106 -1.439257 1.245219 1.369384 1.291577 -0.595109 3.193875 0.206739 -1.290893 -1.281440 1.359939 1.977601 1.561007
wb_dma_de/assign_73_dma_busy 0.312414 1.434542 1.759860 -2.895094 2.959394 -1.836514 0.567397 0.388150 4.859148 1.024377 -1.586633 -0.504223 -4.003089 -1.059267 -1.668031 1.395368 -2.480728 -2.085412 -1.822975 -3.871869
wb_dma_de/always_22/if_1 4.246369 1.667330 -1.683250 -2.304810 2.540444 -2.789736 -1.804542 2.855641 -0.620833 2.361019 -3.842550 3.552371 2.651141 -0.413693 -1.160040 -0.636709 0.468361 -1.713185 2.253474 -0.440381
wb_dma_rf/wire_ch2_csr 5.177550 -0.714333 -2.158775 -1.009716 -0.682654 3.122455 -3.299024 0.103094 -3.036348 1.337575 -2.582003 -0.041783 1.130530 2.414146 1.122934 1.479317 0.871019 0.189464 1.281806 2.643211
wb_dma_de/input_de_start 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_pri_enc_sub/always_3/if_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.414706 -1.312030 1.331322 0.986197 1.593823 -0.444141 -1.499580 2.690821 1.386837 -0.378486 -0.000360 -1.748409 -0.970470 1.919374 1.325492 0.485526 -1.970837 -1.954950 0.111844 0.792918
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_sel/assign_132_req_p0/expr_1 3.527678 1.414781 0.968569 -0.829818 0.521208 2.861130 1.591251 3.539045 -1.408544 -1.283814 0.182920 -1.675227 1.594336 0.335069 -1.674415 -0.897317 4.491861 -1.604094 0.161600 -2.313791
wb_dma_ch_rf/always_25/if_1/if_1 -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma_ch_sel/assign_98_valid/expr_1 1.818500 -0.689702 -1.163574 -3.031972 -2.325629 0.028257 -0.971377 3.012601 -0.221188 -0.076424 -0.501297 -2.038885 3.166164 2.321870 -0.585010 1.023602 4.036611 -1.153673 0.246078 -1.633499
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.515616 0.680470 -1.849238 -1.942124 -0.479860 -1.462546 -0.367585 3.298084 -1.077722 2.749019 -1.516541 3.255679 2.914547 0.589463 -1.591572 -0.164755 2.032348 -0.056185 2.204513 -2.720874
wb_dma_ch_sel/reg_pointer 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_wb_if/input_wb_err_i 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/input_de_csr 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/input_de_adr0_we 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_sel/assign_161_req_p1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.559825 0.771610 -1.722705 -1.954560 -1.803831 -1.827097 0.782357 0.046455 -0.494375 2.527785 0.632421 4.445257 2.776750 0.892178 -2.390612 -0.232017 1.636294 1.792130 3.017085 -2.289925
wb_dma_ch_sel/assign_129_req_p0 4.259282 -1.807013 0.342187 3.063192 2.570946 2.794443 0.469207 5.412985 -1.477556 -0.379229 -0.900489 -0.772574 2.271154 1.266237 0.676251 0.009353 0.932345 -0.196205 1.110578 -0.578047
wb_dma_de/wire_de_ack 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_ch_arb 3.743918 0.712371 -0.581573 -2.898069 -0.636199 2.269769 2.429570 3.411675 -0.799451 -1.100881 -1.238965 2.425163 1.540475 -0.925558 -1.548232 -1.243563 4.707662 1.732125 0.244088 -3.115880
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_pri_enc_sub/always_3/if_1/cond -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.957502 -1.337418 1.638162 1.235485 1.859179 1.614599 2.153171 0.337249 2.473474 0.518069 1.278181 1.290627 0.806114 -1.374017 -0.849663 1.532297 2.265093 1.072341 1.013437 -4.363089
wb_dma/wire_de_txsz_we 3.583884 0.445459 2.854013 0.077878 2.590214 -0.378746 -1.620517 1.406539 2.210634 -0.453945 0.595091 -0.717889 -1.245266 1.986273 0.373102 0.578249 -1.097554 -3.016826 1.909197 0.903952
wb_dma_ch_pri_enc/wire_pri16_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.832491 -1.795956 -0.402265 1.531968 3.722155 0.771074 0.182826 4.314677 0.006013 -1.845184 1.495891 2.451612 0.301578 0.016081 1.262204 -1.587869 -0.326417 1.123008 1.957920 -2.436511
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_pri_enc/wire_pri7_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_wb_if/wire_mast_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.418999 0.970716 2.188104 -0.125512 2.080186 0.147059 -0.946352 -0.642536 2.770937 2.027278 -0.944583 -1.834356 1.681985 -1.870467 -1.117773 2.634412 2.589036 -3.895816 1.135542 -1.878567
wb_dma_wb_if/input_wb_cyc_i 0.139210 0.015976 -0.702352 2.183519 -0.205111 0.763378 2.053221 5.163614 -3.679722 -3.359141 3.010664 -0.806182 -0.499375 3.973493 -1.113407 -3.825122 -1.841755 1.931472 1.406905 0.492545
wb_dma_ch_sel/assign_97_valid 3.995231 -1.230798 -1.432103 -2.421858 -1.035229 -0.171200 -3.654025 2.349363 -0.685015 0.796925 -1.523979 -2.964979 2.994828 4.591559 0.693110 2.348885 2.163599 -2.252950 1.245157 0.870992
wb_dma/wire_mast0_drdy 1.229928 1.291182 -3.246713 -0.604076 0.717387 1.294251 -4.961258 -1.843995 -3.217169 0.786583 3.089817 -0.514160 -1.647660 0.921841 -2.073127 0.549508 -1.800460 -2.617569 0.814916 -3.478277
wb_dma_ch_pri_enc/wire_pri8_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_wb_if/wire_pt_sel_o 0.362097 -3.996636 -0.678400 3.046654 -0.736999 2.331122 0.294412 1.755850 -1.514356 -0.873275 2.529761 3.010917 -0.127578 -0.193743 1.209059 -3.267003 -1.107152 3.777645 2.495978 0.614520
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_pri_enc/wire_pri22_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_ch_sel/assign_143_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/assign_135_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/wire_gnt_p0_d 1.942219 0.028205 0.630710 -1.544538 -1.651202 1.892457 4.319715 1.584751 -0.085257 -0.328363 -0.821730 1.916304 2.116869 0.933659 -2.015034 0.448673 5.128623 3.404911 0.332109 -2.777937
wb_dma_de/assign_20_adr0_cnt_next -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.367018 -2.217949 1.335764 3.461818 -0.122014 2.182896 0.841207 0.199690 0.205837 0.211432 2.361113 0.633541 -1.892750 -0.826926 0.211556 -0.702247 -1.421912 1.632743 0.883939 -1.225782
wb_dma_ch_sel/assign_153_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_de/assign_82_rd_ack/expr_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 4.866358 0.930217 0.033601 -2.029491 1.473836 0.670703 -1.467664 1.698090 0.279647 -0.665347 -0.316851 2.345990 -0.598201 0.749321 -0.017289 0.214722 0.958688 -0.340037 2.246134 -1.145220
wb_dma_de/reg_de_csr_we 3.511937 -0.358081 2.070909 1.671914 2.920779 3.457153 2.215036 -0.912663 -2.872298 3.399395 -1.843446 2.191876 -0.736394 3.599059 -1.612588 -0.500902 1.015765 1.346248 2.549829 0.269262
wb_dma/wire_wb0_ack_o -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_pri_enc/wire_pri23_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/assign_103_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 1.539645 0.824520 1.468352 -1.525325 -1.788696 -0.449065 -2.297155 0.937376 1.907431 -0.344894 -0.250600 -2.960248 -3.244632 4.144403 -0.133473 3.691799 -1.510712 -1.772740 -1.028199 -0.059834
wb_dma_rf/wire_ch1_txsz 0.298603 -0.113323 0.199395 0.342595 0.259710 0.279917 -1.011376 -3.222394 0.812772 -1.528304 3.066427 2.183739 -1.299025 -0.222103 0.903453 -0.616152 -1.685839 1.310499 2.157779 1.844156
wb_dma_de/always_23/block_1/stmt_13 2.121184 -0.054897 0.104775 -1.452218 -2.870798 -1.605256 -2.478162 -1.810074 4.112387 -0.434775 -0.264186 -1.149951 0.737557 2.341096 0.327893 5.647957 -0.648736 0.577497 0.491913 1.905842
wb_dma_de/always_23/block_1/stmt_14 0.716954 -3.715723 1.200208 -1.259887 2.960915 1.821352 -1.461874 2.424471 0.449554 6.003875 -3.167551 0.019217 -2.185213 0.718137 -0.000298 0.094521 0.658278 -3.155176 -0.516445 -4.772616
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.755506 -0.335936 0.491412 -0.061622 2.920500 0.760054 -0.031905 1.943622 1.537838 0.283454 -0.523030 2.058363 0.503289 -2.757771 0.086820 -0.248622 0.984887 -0.759470 1.042088 -2.614147
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_rf/input_ch_sel 1.763849 3.372473 1.483975 -4.673555 1.498134 -1.389023 1.246536 -1.549430 3.363917 0.718340 -2.017393 -0.017422 -5.457113 2.447573 -3.163342 1.423491 -3.366767 -0.486039 -1.477051 -1.391650
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma_wb_if/wire_wb_addr_o -0.513135 -2.532528 0.757141 2.707348 -0.615056 1.106283 1.853368 2.579731 -0.435975 -1.398963 2.708855 -1.686760 2.280238 3.319084 0.187416 -0.159950 1.143172 1.353415 0.672940 -0.134804
wb_dma_ch_rf/wire_ch_txsz_we 2.418999 0.970716 2.188104 -0.125512 2.080186 0.147059 -0.946352 -0.642536 2.770937 2.027278 -0.944583 -1.834356 1.681985 -1.870467 -1.117773 2.634412 2.589036 -3.895816 1.135542 -1.878567
wb_dma_de/assign_70_de_adr1/expr_1 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma_ch_sel/assign_116_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_wb_mast/wire_wb_addr_o -0.513135 -2.532528 0.757141 2.707348 -0.615056 1.106283 1.853368 2.579731 -0.435975 -1.398963 2.708855 -1.686760 2.280238 3.319084 0.187416 -0.159950 1.143172 1.353415 0.672940 -0.134804
wb_dma_ch_rf/reg_ch_csr_r2 2.832491 -1.795956 -0.402265 1.531968 3.722155 0.771074 0.182826 4.314677 0.006013 -1.845184 1.495891 2.451612 0.301578 0.016081 1.262204 -1.587869 -0.326417 1.123008 1.957920 -2.436511
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma_ch_sel/assign_11_pri3 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_de 2.789801 1.868762 -1.455411 -3.979000 0.227679 -1.752192 -0.969486 2.483860 -0.557551 1.756836 -3.010282 2.303767 1.345424 0.865082 -1.606444 -0.458828 1.631681 -1.080500 1.000872 -1.325941
wb_dma_wb_slv/wire_wb_data_o -4.387233 -4.594793 1.051149 1.442809 0.604620 -1.680138 2.086728 1.927953 2.643835 0.023823 3.414419 -2.133932 -0.224794 2.378000 0.050589 -1.168279 -2.941561 0.509986 0.643672 -1.278100
wb_dma_inc30r/always_1/stmt_1 -2.357187 -5.927206 1.351392 1.783649 -2.760734 1.323544 1.043702 1.594996 4.442385 1.457219 0.856285 -1.897544 2.677878 -0.305698 2.340827 1.870366 0.872154 1.221371 1.566174 1.076254
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/assign_127_req_p0 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/assign_94_valid 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_ch_pri_enc/wire_pri12_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/always_20/if_1/block_1 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 4.437923 0.345398 0.492224 -0.007688 2.491968 1.602739 -0.248328 0.408471 0.338459 -1.376206 1.630095 3.316081 0.203514 -0.439323 0.137883 -0.176130 1.496208 0.934137 3.272683 -1.616218
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_wb_if/input_slv_din -4.387233 -4.594793 1.051149 1.442809 0.604620 -1.680138 2.086728 1.927953 2.643835 0.023823 3.414419 -2.133932 -0.224794 2.378000 0.050589 -1.168279 -2.941561 0.509986 0.643672 -1.278100
wb_dma_ch_sel/assign_94_valid/expr_1 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.514630 -0.325938 2.245373 0.194631 1.673779 0.570937 -2.010823 -0.057113 0.796247 -0.269327 0.720343 -0.553847 -0.792925 2.892527 0.992182 -0.481945 -1.343330 -2.244048 2.213117 3.754831
wb_dma_de/always_21 1.980148 1.517727 1.060042 -2.524236 -1.934050 0.684816 -0.493979 -2.354671 0.820785 -1.439088 2.513598 0.736036 -1.615045 3.048253 -1.017030 1.540835 1.519832 0.874591 2.122293 -0.407586
wb_dma_de/always_22 4.246369 1.667330 -1.683250 -2.304810 2.540444 -2.789736 -1.804542 2.855641 -0.620833 2.361019 -3.842550 3.552371 2.651141 -0.413693 -1.160040 -0.636709 0.468361 -1.713185 2.253474 -0.440381
wb_dma_de/always_23 4.246369 1.667330 -1.683250 -2.304810 2.540444 -2.789736 -1.804542 2.855641 -0.620833 2.361019 -3.842550 3.552371 2.651141 -0.413693 -1.160040 -0.636709 0.468361 -1.713185 2.253474 -0.440381
wb_dma_ch_pri_enc/wire_pri1_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_de/assign_78_mast0_go -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_de/wire_dma_done 4.374087 1.189732 -1.182404 -2.426154 -0.211199 0.092694 -2.571616 -0.891329 1.049234 -0.075517 -2.202637 1.997034 -0.520410 -0.628942 0.563064 3.084037 0.406519 0.715700 0.956573 -0.315760
wb_dma_ch_sel/assign_150_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_rf/input_wb_rf_adr 0.564353 -1.438906 2.092139 -3.897051 -2.276649 -2.223760 -0.884000 0.688094 2.734728 -1.517585 1.019436 1.125697 -0.919628 1.407444 1.450135 -5.203817 -2.171910 -1.445702 1.947673 7.156841
wb_dma_wb_if -1.217475 1.335064 -1.028935 -2.863181 -1.048148 -2.232857 2.057034 -0.290105 -0.482301 -1.965669 1.101306 1.856374 1.716632 -0.210482 -1.007106 -2.946183 2.428640 1.602484 0.691124 -0.278394
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.511937 -0.358081 2.070909 1.671914 2.920779 3.457153 2.215036 -0.912663 -2.872298 3.399395 -1.843446 2.191876 -0.736394 3.599059 -1.612588 -0.500902 1.015765 1.346248 2.549829 0.269262
wb_dma_ch_pri_enc/wire_pri25_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_wb_mast/reg_mast_cyc -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/input_wb_rf_we 1.020762 -1.794483 -2.254596 -4.650442 -0.878294 -0.509287 1.527015 0.774452 0.102290 -1.808411 -0.544816 0.243203 4.451274 -0.681426 0.401493 -1.884947 5.743210 1.620335 -0.304734 -1.292818
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_rf/always_20 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_de/always_6/if_1 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_wb_slv/always_4/stmt_1 0.622730 0.587953 1.485260 -2.311143 -3.021300 -1.586081 -0.592688 -1.462122 -1.029813 -1.338819 3.467903 -1.261577 1.622615 5.339365 -1.500213 -3.641483 0.611213 -1.813155 4.017419 6.051608
wb_dma_de/assign_3_ptr_valid 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_wb_mast/input_pt_sel 0.091553 -3.749571 -0.920992 1.756281 1.208156 0.796584 1.558340 0.774112 -0.210880 -0.697037 2.228965 3.825767 1.576392 1.897502 1.560032 -2.196084 -1.356206 4.089414 2.728122 1.706084
wb_dma_ch_pri_enc/wire_pri15_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_wb_slv/input_wb_we_i 2.024533 -1.934175 -2.949358 0.398025 0.881612 -0.379019 -4.048007 0.341690 -2.293594 -1.766871 3.249103 1.808612 1.028896 6.052088 2.364968 -0.832195 -2.760615 1.600388 0.709905 3.000601
wb_dma_de/reg_tsz_cnt_is_0_r 3.870687 -1.129613 1.349920 0.446605 2.854250 0.454298 -1.155968 4.076445 1.812016 0.106479 -0.606062 -0.253359 -0.436690 1.343922 0.574395 1.535283 -0.097339 -1.642002 0.992964 -2.370689
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.878215 -5.688748 -0.339369 -0.824677 3.945330 0.314407 -3.071156 0.162561 1.306537 3.818260 -2.730483 2.919186 0.156848 -1.536463 3.697698 -1.175733 -0.372532 -0.850022 1.287281 -0.245714
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/wire_mast1_drdy 0.833213 -1.090392 -1.100090 0.127404 0.728290 -0.211548 -1.195903 1.049871 -0.204290 -1.672558 1.340919 1.671196 -0.427519 -0.222738 1.565107 -1.089033 -0.973376 0.993783 1.276780 0.001721
wb_dma_ch_rf/wire_ch_csr_we 1.977074 -1.749836 -2.604335 -5.005072 -0.449656 0.227239 1.721348 3.947051 -1.681877 0.105388 -1.779276 1.012447 3.082278 1.871894 -0.715083 -2.827611 3.659459 1.408346 1.170771 -1.240278
wb_dma_ch_pri_enc/inst_u9 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/assign_8_ch_csr 1.651421 -0.582941 -2.230873 -3.737780 -0.050152 -0.627418 -0.292965 3.990027 -1.202054 2.747130 -3.545008 1.162423 1.426219 2.056046 -1.215112 -0.878087 0.597441 -0.492575 0.206510 -1.161719
wb_dma_ch_rf/wire_this_ptr_set 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_pri_enc/inst_u5 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u4 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u7 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u6 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u0 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u3 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u2 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/wire_de_start 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_ch_sel/assign_130_req_p0/expr_1 4.259282 -1.807013 0.342187 3.063192 2.570946 2.794443 0.469207 5.412985 -1.477556 -0.379229 -0.900489 -0.772574 2.271154 1.266237 0.676251 0.009353 0.932345 -0.196205 1.110578 -0.578047
wb_dma_rf/wire_ch_stop 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_rf/input_de_adr0 -1.116620 -0.071850 -0.565408 -2.729756 -1.170545 0.360801 -2.238384 -0.402072 -0.954607 1.368927 -0.075387 -1.415833 -4.739477 3.843793 -0.087153 2.224536 -0.741147 -0.580903 -1.424334 -3.741970
wb_dma_ch_rf/input_de_adr1 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_wb_if/input_wbs_data_i 1.584666 2.565552 1.835522 -0.274219 -0.096070 1.860979 2.301144 -3.252429 -2.664441 0.476894 0.288724 2.461432 -3.011893 4.543046 -1.763779 -0.702067 0.540901 2.708071 1.558599 1.955737
wb_dma_de/reg_tsz_dec 2.411778 -1.916283 0.951408 0.826783 2.498508 -0.472135 -1.556593 4.660103 1.270554 -0.074943 -0.574936 -1.048688 -0.640198 2.166718 1.379419 0.343794 -1.619992 -1.885048 0.503491 -0.612059
wb_dma_ch_sel/input_ch0_am0 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_sel/input_ch0_am1 -0.084165 -2.737425 -0.374207 0.821055 -1.366994 -0.968261 -0.716138 0.542443 2.973902 -0.161855 0.231147 -0.030548 1.205378 0.988386 1.304990 3.972452 -0.431217 2.100322 0.197018 -1.160260
wb_dma_ch_sel/assign_162_req_p1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_rf/wire_ch5_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_ch_rf/wire_ch_am1_we -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_inc30r/wire_out -2.267002 -5.072846 -1.217787 0.213513 -1.697355 1.920723 1.839795 1.251656 2.030781 1.302303 1.203012 0.341572 1.760025 1.559789 0.224722 1.264537 0.775063 3.968256 -0.514750 -3.030995
wb_dma_ch_pri_enc/reg_pri_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/input_wb0_we_i 2.024533 -1.934175 -2.949358 0.398025 0.881612 -0.379019 -4.048007 0.341690 -2.293594 -1.766871 3.249103 1.808612 1.028896 6.052088 2.364968 -0.832195 -2.760615 1.600388 0.709905 3.000601
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.518977 -4.316409 -1.522295 -0.864075 -2.567068 1.062862 -0.262969 -0.527470 2.575279 0.894613 0.679276 0.105108 0.012224 2.437702 0.845460 3.278408 -0.563458 3.908434 -0.954853 -2.219466
wb_dma_ch_rf/wire_ch_txsz_dewe 3.583884 0.445459 2.854013 0.077878 2.590214 -0.378746 -1.620517 1.406539 2.210634 -0.453945 0.595091 -0.717889 -1.245266 1.986273 0.373102 0.578249 -1.097554 -3.016826 1.909197 0.903952
wb_dma_de/always_22/if_1/stmt_2 4.246369 1.667330 -1.683250 -2.304810 2.540444 -2.789736 -1.804542 2.855641 -0.620833 2.361019 -3.842550 3.552371 2.651141 -0.413693 -1.160040 -0.636709 0.468361 -1.713185 2.253474 -0.440381
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 2.367369 -1.854833 1.650189 0.491721 2.187189 -0.166636 -0.759945 3.607707 0.422555 -1.687750 2.012071 -0.359358 -0.709166 4.083464 1.417724 -2.021378 -1.134761 -1.094347 2.414563 1.294577
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma_ch_sel/assign_149_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma/wire_de_ack 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_wb_mast/always_1/if_1 1.584666 2.565552 1.835522 -0.274219 -0.096070 1.860979 2.301144 -3.252429 -2.664441 0.476894 0.288724 2.461432 -3.011893 4.543046 -1.763779 -0.702067 0.540901 2.708071 1.558599 1.955737
wb_dma_wb_if/wire_wb_cyc_o -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/assign_143_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_wb_mast/wire_mast_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma/wire_slv0_dout 1.174031 0.081026 2.380518 -0.955746 -2.391395 -0.907777 -1.029077 -1.347953 0.614688 0.285876 2.383903 -2.206039 2.984890 3.795646 -1.716707 -2.427799 0.566013 -3.337862 3.563696 6.773900
wb_dma_ch_sel/reg_am1 -0.084165 -2.737425 -0.374207 0.821055 -1.366994 -0.968261 -0.716138 0.542443 2.973902 -0.161855 0.231147 -0.030548 1.205378 0.988386 1.304990 3.972452 -0.431217 2.100322 0.197018 -1.160260
wb_dma_ch_sel/input_next_ch 4.374087 1.189732 -1.182404 -2.426154 -0.211199 0.092694 -2.571616 -0.891329 1.049234 -0.075517 -2.202637 1.997034 -0.520410 -0.628942 0.563064 3.084037 0.406519 0.715700 0.956573 -0.315760
wb_dma_de/always_9 2.411778 -1.916283 0.951408 0.826783 2.498508 -0.472135 -1.556593 4.660103 1.270554 -0.074943 -0.574936 -1.048688 -0.640198 2.166718 1.379419 0.343794 -1.619992 -1.885048 0.503491 -0.612059
wb_dma_de/always_8 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_wb_mast/always_1/if_1/cond 1.584666 2.565552 1.835522 -0.274219 -0.096070 1.860979 2.301144 -3.252429 -2.664441 0.476894 0.288724 2.461432 -3.011893 4.543046 -1.763779 -0.702067 0.540901 2.708071 1.558599 1.955737
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_rf/always_1/case_1/stmt_12 -2.065773 -1.055331 2.790126 2.524433 -0.539730 0.928071 -0.609638 -2.074928 0.831702 0.947373 2.524373 -0.471752 -2.820737 1.341484 0.681623 0.487027 -2.119143 -0.824052 1.222581 1.258171
wb_dma_rf/always_1/case_1/stmt_13 -0.473813 -1.142933 1.247468 0.477347 -0.270297 -1.238400 0.167923 -0.327862 3.486012 -2.929623 1.114871 -0.747196 -1.389655 -1.013353 2.196967 1.927214 -1.118780 1.171959 -1.055830 -0.190566
wb_dma_de/always_3 -0.734083 -3.060991 0.376422 3.224140 -0.212496 -0.984452 1.802609 1.995925 2.345877 -0.884252 1.485077 -0.427375 4.768229 0.046365 0.797561 1.735161 1.233174 1.824859 0.824067 -0.356466
wb_dma_de/always_2 -1.059249 -2.685767 -0.055944 -3.731167 -4.040148 0.073274 -0.751604 0.082430 2.286214 0.932995 -0.474909 -0.900884 -2.189380 3.691534 0.441399 2.855337 0.566796 1.613417 -1.228911 -1.938828
wb_dma_de/always_5 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_de/always_4 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_de/always_7 3.870687 -1.129613 1.349920 0.446605 2.854250 0.454298 -1.155968 4.076445 1.812016 0.106479 -0.606062 -0.253359 -0.436690 1.343922 0.574395 1.535283 -0.097339 -1.642002 0.992964 -2.370689
wb_dma_de/always_6 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_ch_sel/input_ch3_txsz 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/always_11/if_1 2.832491 -1.795956 -0.402265 1.531968 3.722155 0.771074 0.182826 4.314677 0.006013 -1.845184 1.495891 2.451612 0.301578 0.016081 1.262204 -1.587869 -0.326417 1.123008 1.957920 -2.436511
wb_dma_ch_sel/assign_147_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/always_45/case_1/cond -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_de/assign_68_de_txsz 3.086202 -0.198371 0.747057 1.209174 2.498733 -0.316785 -3.180735 0.928479 2.350862 1.052175 -1.693666 -3.609757 1.009408 -0.279628 0.905224 4.199834 -0.156435 -3.695090 0.120823 -0.656621
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_rf/always_20/if_1 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma/input_wb0s_data_i 1.584666 2.565552 1.835522 -0.274219 -0.096070 1.860979 2.301144 -3.252429 -2.664441 0.476894 0.288724 2.461432 -3.011893 4.543046 -1.763779 -0.702067 0.540901 2.708071 1.558599 1.955737
wb_dma_de/reg_dma_done_d 4.542377 2.818168 -0.223438 -1.673436 1.246778 0.706449 -1.967337 -1.703166 -0.313107 -0.271702 -0.888714 2.134259 -0.841879 -0.841487 -0.370263 1.043198 0.610994 -0.565469 1.941644 0.339470
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_wb_slv/assign_1_rf_sel -0.087128 4.929266 1.806752 0.019910 1.735157 -3.154949 2.350909 4.332873 0.301771 -3.753551 2.343044 -1.455048 -0.972642 4.531380 -2.251327 -0.916490 -0.653903 -1.583748 -0.804079 -1.462991
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.511937 -0.358081 2.070909 1.671914 2.920779 3.457153 2.215036 -0.912663 -2.872298 3.399395 -1.843446 2.191876 -0.736394 3.599059 -1.612588 -0.500902 1.015765 1.346248 2.549829 0.269262
wb_dma_de/always_4/if_1/if_1/cond 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_sel/assign_376_gnt_p1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_de/wire_wr_ack 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_arb/always_1 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_ch_arb/always_2 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma/wire_ch0_txsz 3.798494 0.589098 1.593402 0.784765 1.804850 0.340588 -2.574919 -0.825587 1.980372 1.143803 -1.268858 -2.070015 1.191322 -0.442288 0.332322 3.822351 1.071733 -3.168919 1.233754 0.089061
wb_dma_de/always_19 -0.342293 -0.658667 -1.849196 0.054416 -1.684877 -3.087928 2.285188 3.093857 1.525356 -2.505677 -0.182587 2.130930 -0.256492 3.814094 -0.118929 2.569758 -1.764498 6.078626 0.371774 -1.619720
wb_dma_de/always_18 -0.413678 -0.174440 0.269494 3.523879 -0.365133 0.717326 -0.034906 -1.819433 -1.607627 0.043448 3.830336 -2.362833 3.544803 3.304922 -1.405548 2.122435 1.589762 -0.266641 2.103447 -0.179031
wb_dma_de/always_15 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_de/always_14 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/always_11 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_de/always_13 4.374087 1.189732 -1.182404 -2.426154 -0.211199 0.092694 -2.571616 -0.891329 1.049234 -0.075517 -2.202637 1.997034 -0.520410 -0.628942 0.563064 3.084037 0.406519 0.715700 0.956573 -0.315760
wb_dma_de/always_12 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 3.178027 0.448482 -1.009029 -3.050629 1.134041 -0.304076 -2.648439 0.803115 1.210138 -2.853664 1.180026 0.233887 -3.858872 3.116884 0.859675 -1.558795 -4.435664 -0.222385 -0.125370 2.764334
wb_dma_ch_sel/assign_155_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_pri_enc/wire_pri13_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/reg_read_r 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.437923 0.345398 0.492224 -0.007688 2.491968 1.602739 -0.248328 0.408471 0.338459 -1.376206 1.630095 3.316081 0.203514 -0.439323 0.137883 -0.176130 1.496208 0.934137 3.272683 -1.616218
wb_dma/assign_9_slv0_pt_in -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_rf/always_17/if_1/block_1 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.127805 1.197874 -1.966805 -3.014132 -3.197789 -2.548706 0.019252 0.529472 0.495710 1.189890 1.583485 3.390413 2.813450 -0.060298 -2.205328 0.602739 2.376672 1.018422 2.642789 -3.549676
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_pri_enc/wire_pri2_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/always_11/stmt_1 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_rf/wire_ch_adr1_we -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_sel_checker/input_ch_sel 0.364493 0.580186 1.474411 -0.452681 -1.069240 0.630428 -0.384676 -3.672215 0.766802 -1.093641 2.950787 0.697955 -1.254450 1.453503 -0.094741 0.263307 0.102866 0.580741 2.049235 1.638504
wb_dma_ch_sel/input_ch1_adr1 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma/wire_slv0_pt_in -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
wb_dma_rf/always_2/if_1/if_1/cond 4.025756 2.229350 1.573889 -3.275124 1.526057 0.389211 0.631445 -0.286720 0.102190 -1.699393 -1.468318 1.925096 -4.014560 0.005419 -0.616514 -2.185584 -0.543331 -0.311541 0.072436 0.688159
wb_dma_pri_enc_sub/reg_pri_out_d 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/always_4/case_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/wire_pri29_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_de/wire_read_hold -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_rf/wire_sw_pointer 5.563066 2.486248 -0.945138 -1.762800 -0.173724 -0.478816 -1.593163 0.030821 0.358668 -3.865938 -2.402619 0.635215 0.182334 -1.594933 1.816686 2.698013 1.261274 1.079595 -0.577453 1.247531
wb_dma/wire_slv0_din -2.834033 -2.418200 3.480692 1.329704 -1.080279 -2.169333 0.801724 2.956825 -0.211044 1.365874 -0.811243 -1.294530 -3.111012 1.491082 1.269974 0.696633 -0.993689 -2.296915 1.298120 -1.002196
wb_dma_ch_rf/input_dma_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/assign_158_req_p1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/assign_17_ch_am1_we -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma_ch_rf/assign_7_pointer_s -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_wb_slv/always_5/stmt_1 1.827873 0.073255 1.415168 -0.291762 -0.563276 -1.148848 -0.633901 2.641863 0.052732 -2.925972 2.787217 -2.347443 0.616317 5.688111 0.276258 -0.307374 0.371562 -1.199102 1.677330 1.844352
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_wb_mast/assign_1 0.586798 -2.892505 -0.885903 3.180870 0.346386 0.234031 0.743559 0.364472 -0.797872 -1.591537 3.406225 3.275260 3.777480 2.177272 1.521482 -1.293756 -0.607330 3.533302 2.937856 2.911863
wb_dma_ch_sel/input_de_ack 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_sel/reg_valid_sel 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_de/assign_63_chunk_cnt_is_0_d 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.755506 -0.335936 0.491412 -0.061622 2.920500 0.760054 -0.031905 1.943622 1.537838 0.283454 -0.523030 2.058363 0.503289 -2.757771 0.086820 -0.248622 0.984887 -0.759470 1.042088 -2.614147
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_wb_mast/always_4/stmt_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/assign_375_gnt_p0 1.942219 0.028205 0.630710 -1.544538 -1.651202 1.892457 4.319715 1.584751 -0.085257 -0.328363 -0.821730 1.916304 2.116869 0.933659 -2.015034 0.448673 5.128623 3.404911 0.332109 -2.777937
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma/inst_u2 2.789801 1.868762 -1.455411 -3.979000 0.227679 -1.752192 -0.969486 2.483860 -0.557551 1.756836 -3.010282 2.303767 1.345424 0.865082 -1.606444 -0.458828 1.631681 -1.080500 1.000872 -1.325941
wb_dma/inst_u1 2.831974 1.073322 -1.553574 -3.346636 -0.197892 -0.267530 -1.588567 2.296693 -0.598456 2.920530 -3.893760 1.915590 0.582546 0.066378 -1.289632 0.436834 0.685339 -1.259243 0.400046 -1.187333
wb_dma/inst_u0 1.492423 -0.661804 -1.830599 -4.461864 -2.192431 -0.971256 -1.710765 0.985333 0.450508 0.245781 -2.535997 -0.953849 1.932809 -0.287960 0.281979 0.222320 2.115233 -1.195362 -0.866728 0.325893
wb_dma/inst_u4 2.712122 0.640644 -1.459463 1.512099 0.488238 2.597558 -0.093877 3.290264 -4.341166 -3.069743 2.164842 2.042904 0.251182 0.228686 0.259044 -3.798856 0.486720 1.625528 2.495488 0.080717
wb_dma_ch_rf/assign_2_ch_adr1 -0.323528 -1.225117 2.723229 1.577991 0.694378 -1.147611 1.695214 -0.298248 3.113540 -2.592893 3.741081 -1.801820 3.877392 -1.427722 0.266983 -1.119536 3.065081 -1.319356 0.972651 0.398485
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_rf/wire_pointer_s -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_sel/always_40/case_1/stmt_1 1.553877 -0.334740 2.017840 0.273193 0.895190 1.643700 1.832089 -1.879132 2.443592 0.451513 1.809961 1.764749 1.237293 -1.209497 -1.258557 1.608092 3.283434 0.958817 2.141444 -2.990059
wb_dma_ch_sel/always_40/case_1/stmt_2 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/always_40/case_1/stmt_3 0.364493 0.580186 1.474411 -0.452681 -1.069240 0.630428 -0.384676 -3.672215 0.766802 -1.093641 2.950787 0.697955 -1.254450 1.453503 -0.094741 0.263307 0.102866 0.580741 2.049235 1.638504
wb_dma_ch_sel/always_40/case_1/stmt_4 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_pri_enc_sub 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/reg_ch_am1_r -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma_de/assign_72_dma_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/reg_ptr_adr_low -1.374522 -0.447077 -0.196127 2.296162 -0.297631 0.747462 -0.524061 -3.533673 -1.279941 1.584599 3.529800 -1.244525 1.696128 3.394424 -1.682691 2.145867 0.471259 0.235970 2.442845 -0.894290
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_de/reg_state 4.246369 1.667330 -1.683250 -2.304810 2.540444 -2.789736 -1.804542 2.855641 -0.620833 2.361019 -3.842550 3.552371 2.651141 -0.413693 -1.160040 -0.636709 0.468361 -1.713185 2.253474 -0.440381
wb_dma_ch_rf/always_26/if_1 5.563066 2.486248 -0.945138 -1.762800 -0.173724 -0.478816 -1.593163 0.030821 0.358668 -3.865938 -2.402619 0.635215 0.182334 -1.594933 1.816686 2.698013 1.261274 1.079595 -0.577453 1.247531
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.309655 -3.343588 -0.627349 -1.262816 3.288161 -0.055724 -2.122390 -0.880202 -0.532014 3.726952 -3.248094 4.340598 -1.734479 -0.985834 2.377323 -0.283698 0.504882 0.701170 0.829817 -2.621449
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_sel/assign_113_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_inc30r/always_1 -2.357187 -5.927206 1.351392 1.783649 -2.760734 1.323544 1.043702 1.594996 4.442385 1.457219 0.856285 -1.897544 2.677878 -0.305698 2.340827 1.870366 0.872154 1.221371 1.566174 1.076254
wb_dma_de/always_23/block_1/case_1/cond 4.246369 1.667330 -1.683250 -2.304810 2.540444 -2.789736 -1.804542 2.855641 -0.620833 2.361019 -3.842550 3.552371 2.651141 -0.413693 -1.160040 -0.636709 0.468361 -1.713185 2.253474 -0.440381
wb_dma_ch_sel/assign_128_req_p0/expr_1 4.259282 -1.807013 0.342187 3.063192 2.570946 2.794443 0.469207 5.412985 -1.477556 -0.379229 -0.900489 -0.772574 2.271154 1.266237 0.676251 0.009353 0.932345 -0.196205 1.110578 -0.578047
wb_dma_de/always_8/stmt_1/expr_1/expr_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.030630 -1.587687 0.124931 1.373867 1.599082 0.801495 -0.905021 2.781912 1.535417 1.289077 -1.554225 -0.993641 -1.358271 -0.252654 0.493744 3.161031 -1.041414 -0.500485 -1.406228 -3.816401
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.533038 0.490825 0.555257 -0.339600 -0.374188 2.917349 2.442549 1.714543 -1.504992 -2.035825 2.094118 -0.331395 2.524929 0.906341 -1.415043 -1.085218 5.051339 0.796332 1.391223 -1.887456
wb_dma_ch_sel/assign_148_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma/wire_ndr 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_pri_enc_sub/always_3/if_1/if_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.826707 -0.541671 1.135648 -1.529429 -0.768917 2.646783 1.756099 -1.783569 2.039743 -0.710720 2.541504 1.338116 0.114595 -1.495938 -1.067347 0.996849 3.993456 1.597074 1.126028 -4.071012
wb_dma_rf/input_dma_done_all 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_de/assign_66_dma_done 4.374087 1.189732 -1.182404 -2.426154 -0.211199 0.092694 -2.571616 -0.891329 1.049234 -0.075517 -2.202637 1.997034 -0.520410 -0.628942 0.563064 3.084037 0.406519 0.715700 0.956573 -0.315760
wb_dma/wire_ch4_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/input_ch3_csr 5.177550 -0.714333 -2.158775 -1.009716 -0.682654 3.122455 -3.299024 0.103094 -3.036348 1.337575 -2.582003 -0.041783 1.130530 2.414146 1.122934 1.479317 0.871019 0.189464 1.281806 2.643211
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_de/wire_adr1_cnt_next -0.740078 -4.670721 -0.009719 3.242459 0.591820 0.284433 2.006648 1.926269 2.574226 0.461542 0.204346 0.781395 3.149693 -0.466736 1.457801 1.481535 -0.053861 3.146337 0.895416 -0.678060
wb_dma/wire_de_adr0 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/reg_adr0_cnt -1.059249 -2.685767 -0.055944 -3.731167 -4.040148 0.073274 -0.751604 0.082430 2.286214 0.932995 -0.474909 -0.900884 -2.189380 3.691534 0.441399 2.855337 0.566796 1.613417 -1.228911 -1.938828
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/wire_am0 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma/wire_am1 -0.084165 -2.737425 -0.374207 0.821055 -1.366994 -0.968261 -0.716138 0.542443 2.973902 -0.161855 0.231147 -0.030548 1.205378 0.988386 1.304990 3.972452 -0.431217 2.100322 0.197018 -1.160260
wb_dma_ch_sel/assign_137_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/assign_140_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_rf/always_22/if_1/if_1 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_de/assign_69_de_adr0 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_de/wire_mast0_go -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_wb_slv/input_slv_din -4.387233 -4.594793 1.051149 1.442809 0.604620 -1.680138 2.086728 1.927953 2.643835 0.023823 3.414419 -2.133932 -0.224794 2.378000 0.050589 -1.168279 -2.941561 0.509986 0.643672 -1.278100
wb_dma_de/always_3/if_1/if_1 -0.734083 -3.060991 0.376422 3.224140 -0.212496 -0.984452 1.802609 1.995925 2.345877 -0.884252 1.485077 -0.427375 4.768229 0.046365 0.797561 1.735161 1.233174 1.824859 0.824067 -0.356466
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_sel/always_47/case_1 -0.084165 -2.737425 -0.374207 0.821055 -1.366994 -0.968261 -0.716138 0.542443 2.973902 -0.161855 0.231147 -0.030548 1.205378 0.988386 1.304990 3.972452 -0.431217 2.100322 0.197018 -1.160260
wb_dma_ch_sel/assign_152_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_de/reg_de_adr0_we 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_sel/assign_114_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_rf/assign_4_ch_am1 -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma_de/wire_dma_done_all 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_wb_slv/input_wb_data_i 0.622730 0.587953 1.485260 -2.311143 -3.021300 -1.586081 -0.592688 -1.462122 -1.029813 -1.338819 3.467903 -1.261577 1.622615 5.339365 -1.500213 -3.641483 0.611213 -1.813155 4.017419 6.051608
wb_dma_de/input_nd 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_sel/assign_126_ch_sel 2.394192 1.037592 -0.954983 -6.056229 -0.091315 -0.704758 0.711551 3.533642 1.769971 0.406917 -2.888728 1.004626 -0.412662 -0.116856 -1.691275 -0.897237 1.837509 -0.617592 -0.994359 -3.030334
wb_dma/wire_mast1_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/wire_ptr_valid 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma/wire_ch_sel 1.763849 3.372473 1.483975 -4.673555 1.498134 -1.389023 1.246536 -1.549430 3.363917 0.718340 -2.017393 -0.017422 -5.457113 2.447573 -3.163342 1.423491 -3.366767 -0.486039 -1.477051 -1.391650
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.826707 -0.541671 1.135648 -1.529429 -0.768917 2.646783 1.756099 -1.783569 2.039743 -0.710720 2.541504 1.338116 0.114595 -1.495938 -1.067347 0.996849 3.993456 1.597074 1.126028 -4.071012
wb_dma_de/always_12/stmt_1/expr_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma/wire_dma_req 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_ch_sel/assign_136_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_rf/assign_5_sw_pointer 5.563066 2.486248 -0.945138 -1.762800 -0.173724 -0.478816 -1.593163 0.030821 0.358668 -3.865938 -2.402619 0.635215 0.182334 -1.594933 1.816686 2.698013 1.261274 1.079595 -0.577453 1.247531
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma_ch_sel/assign_97_valid/expr_1 3.995231 -1.230798 -1.432103 -2.421858 -1.035229 -0.171200 -3.654025 2.349363 -0.685015 0.796925 -1.523979 -2.964979 2.994828 4.591559 0.693110 2.348885 2.163599 -2.252950 1.245157 0.870992
wb_dma_de/always_9/stmt_1 2.411778 -1.916283 0.951408 0.826783 2.498508 -0.472135 -1.556593 4.660103 1.270554 -0.074943 -0.574936 -1.048688 -0.640198 2.166718 1.379419 0.343794 -1.619992 -1.885048 0.503491 -0.612059
wb_dma_de/input_pause_req 1.809332 3.217617 0.908055 -2.751507 1.553157 -2.559329 0.133698 1.522541 0.902551 0.492151 -1.314928 3.913189 -3.576022 0.400968 -2.006671 -1.402420 -2.597597 -0.716735 1.155525 -1.214394
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_de/wire_dma_busy 0.312414 1.434542 1.759860 -2.895094 2.959394 -1.836514 0.567397 0.388150 4.859148 1.024377 -1.586633 -0.504223 -4.003089 -1.059267 -1.668031 1.395368 -2.480728 -2.085412 -1.822975 -3.871869
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_pri_enc/always_2/if_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/always_6/if_1/stmt_1 1.567630 -0.199723 1.750328 0.853194 3.148365 -0.351180 -1.495238 0.981514 3.202728 2.521127 -1.564057 -3.793183 1.726045 -1.694683 -0.465284 2.956703 1.430322 -4.839391 0.132846 -2.249792
wb_dma_ch_rf/input_de_txsz_we 3.583884 0.445459 2.854013 0.077878 2.590214 -0.378746 -1.620517 1.406539 2.210634 -0.453945 0.595091 -0.717889 -1.245266 1.986273 0.373102 0.578249 -1.097554 -3.016826 1.909197 0.903952
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_wb_if/input_wb_addr_i -1.540715 0.679408 -0.306736 -4.501096 -0.117757 -3.570584 -0.656079 0.513272 0.733906 -3.729041 2.275684 2.546316 -0.913801 2.795163 3.197540 -5.351182 -2.560296 0.044152 2.479342 6.162205
wb_dma_ch_sel/always_7/stmt_1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -2.127805 1.197874 -1.966805 -3.014132 -3.197789 -2.548706 0.019252 0.529472 0.495710 1.189890 1.583485 3.390413 2.813450 -0.060298 -2.205328 0.602739 2.376672 1.018422 2.642789 -3.549676
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.386807 -0.309447 -0.274869 0.888863 2.693921 2.509389 0.006328 -1.538168 -2.478154 1.105289 0.011035 4.633620 -0.534229 0.451750 0.114824 -1.823537 -0.424161 2.075347 3.439982 1.043273
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_rf/always_4/if_1/block_1 -3.758992 -1.865967 2.265507 1.724027 -1.318950 1.009388 -0.075619 -3.983652 1.565384 0.804710 3.497379 -1.520755 -2.582958 0.724463 -0.009788 1.139484 -1.264315 -0.439128 0.267554 -0.499518
wb_dma_de/reg_dma_abort_r 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/input_ch2_txsz 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/input_ch5_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_ch_sel/assign_150_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_sel/assign_155_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/always_43/case_1/stmt_4 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/always_43/case_1/stmt_3 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/always_43/case_1/stmt_2 0.298603 -0.113323 0.199395 0.342595 0.259710 0.279917 -1.011376 -3.222394 0.812772 -1.528304 3.066427 2.183739 -1.299025 -0.222103 0.903453 -0.616152 -1.685839 1.310499 2.157779 1.844156
wb_dma_ch_sel/always_43/case_1/stmt_1 3.798494 0.589098 1.593402 0.784765 1.804850 0.340588 -2.574919 -0.825587 1.980372 1.143803 -1.268858 -2.070015 1.191322 -0.442288 0.332322 3.822351 1.071733 -3.168919 1.233754 0.089061
wb_dma_de/always_19/stmt_1/expr_1 -0.342293 -0.658667 -1.849196 0.054416 -1.684877 -3.087928 2.285188 3.093857 1.525356 -2.505677 -0.182587 2.130930 -0.256492 3.814094 -0.118929 2.569758 -1.764498 6.078626 0.371774 -1.619720
wb_dma_ch_rf/wire_ch_err_we 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.886205 -0.500089 1.241990 -1.232530 1.841329 -1.914477 1.335886 0.328342 3.978961 0.292767 0.685596 -0.076338 -3.026434 0.470152 -1.004465 -0.059731 -3.101220 -0.153673 -1.138382 -2.434054
wb_dma_rf/wire_ch1_adr1 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.868550 -1.216804 0.935638 -1.861131 3.515639 1.564844 -1.884611 -1.179045 -3.418223 4.562081 -0.615769 2.077448 0.710394 2.982279 -0.820481 -2.825511 2.461186 -3.747342 0.520958 -1.017965
assert_wb_dma_wb_if/input_pt_sel_i -1.367018 -2.217949 1.335764 3.461818 -0.122014 2.182896 0.841207 0.199690 0.205837 0.211432 2.361113 0.633541 -1.892750 -0.826926 0.211556 -0.702247 -1.421912 1.632743 0.883939 -1.225782
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.678524 -1.879124 -0.453250 -1.048173 0.074527 1.695481 1.851470 5.424329 -0.932166 -1.225442 0.037732 0.799430 -2.158663 4.341545 0.029245 -1.722821 -0.319411 2.799833 0.961299 -1.678526
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_rf/input_paused -0.788419 0.197966 1.252563 2.066115 0.223665 -2.232745 -1.828473 -0.557445 1.022669 1.098606 1.908899 0.809091 -0.339656 2.351012 -0.159629 1.711907 -2.575699 -1.052922 2.569053 0.694554
wb_dma/wire_mast0_adr -0.413678 -0.174440 0.269494 3.523879 -0.365133 0.717326 -0.034906 -1.819433 -1.607627 0.043448 3.830336 -2.362833 3.544803 3.304922 -1.405548 2.122435 1.589762 -0.266641 2.103447 -0.179031
wb_dma_ch_pri_enc/inst_u8 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/assign_148_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.414706 -1.312030 1.331322 0.986197 1.593823 -0.444141 -1.499580 2.690821 1.386837 -0.378486 -0.000360 -1.748409 -0.970470 1.919374 1.325492 0.485526 -1.970837 -1.954950 0.111844 0.792918
wb_dma_ch_arb/always_2/block_1 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_sel/always_40/case_1/cond 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_ch_rf/assign_22_ch_err_we 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_rf/wire_pointer -0.056277 0.489958 5.837606 0.291768 -0.767190 1.585645 2.501479 -2.828433 1.724084 3.109435 0.049746 2.040232 -1.160351 -1.355550 -1.432923 -1.079931 2.484191 -1.892686 2.854964 1.225843
wb_dma_ch_pri_enc/always_2/if_1/if_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/wire_pri19_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/assign_5_pri1 1.665062 -0.733943 0.646202 2.050741 3.591033 0.688669 -0.287778 0.656224 1.869593 -0.577132 1.226090 2.357023 -1.230195 -2.309574 0.838717 0.617792 -1.448675 0.499626 1.228440 -2.622545
wb_dma_rf/inst_u26 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u27 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/always_23/block_1/case_1/block_10 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_de/always_23/block_1/case_1/block_11 1.980148 1.517727 1.060042 -2.524236 -1.934050 0.684816 -0.493979 -2.354671 0.820785 -1.439088 2.513598 0.736036 -1.615045 3.048253 -1.017030 1.540835 1.519832 0.874591 2.122293 -0.407586
wb_dma_rf/inst_u22 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u23 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u20 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/assign_86_de_ack 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_rf/inst_u28 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/inst_u29 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/always_1/stmt_1 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_ch_sel/assign_142_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_rf/inst_check_wb_dma_rf 0.138901 -1.209858 1.579207 0.614985 -0.314465 -1.333298 -0.372344 -0.700264 3.181504 -4.233243 2.445671 -2.323738 -0.096891 -0.244867 2.493641 0.846322 -0.261220 0.167384 -0.502732 1.586873
wb_dma_rf/reg_wb_rf_dout -2.815105 -3.317032 3.942232 1.535915 -0.995678 -2.782924 -0.444812 1.611738 1.111784 0.240615 -0.892314 -0.314610 -2.615459 0.035816 4.151604 0.335144 -0.113230 -1.766338 0.285468 0.502887
wb_dma/input_dma_req_i 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_de/input_am1 -0.084165 -2.737425 -0.374207 0.821055 -1.366994 -0.968261 -0.716138 0.542443 2.973902 -0.161855 0.231147 -0.030548 1.205378 0.988386 1.304990 3.972452 -0.431217 2.100322 0.197018 -1.160260
wb_dma_de/input_am0 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_sel/reg_next_start 2.465929 0.350913 -0.666949 -1.594641 -0.837861 -2.792223 -4.466267 0.704020 2.467439 0.434294 -0.918377 1.851979 0.723035 -0.689324 1.290812 3.082388 -0.610207 -1.478794 2.473370 0.046972
wb_dma_ch_sel/input_ch4_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma/wire_mast0_dout 1.584666 2.565552 1.835522 -0.274219 -0.096070 1.860979 2.301144 -3.252429 -2.664441 0.476894 0.288724 2.461432 -3.011893 4.543046 -1.763779 -0.702067 0.540901 2.708071 1.558599 1.955737
wb_dma_ch_sel/assign_107_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma/wire_next_ch 4.374087 1.189732 -1.182404 -2.426154 -0.211199 0.092694 -2.571616 -0.891329 1.049234 -0.075517 -2.202637 1.997034 -0.520410 -0.628942 0.563064 3.084037 0.406519 0.715700 0.956573 -0.315760
wb_dma_rf/wire_ch2_txsz 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_rf/wire_ch_am0 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_rf/wire_ch_am1 -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma/wire_ch6_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/input_csr 2.057672 -2.594740 -0.618486 -2.261595 1.013790 1.308143 -0.032338 -0.039109 -2.158581 2.488810 -0.957806 4.907963 -1.314341 4.407680 0.763997 -3.561518 -0.937273 2.712984 3.590851 2.377619
wb_dma_de/reg_read 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma/input_wb1_cyc_i -1.367018 -2.217949 1.335764 3.461818 -0.122014 2.182896 0.841207 0.199690 0.205837 0.211432 2.361113 0.633541 -1.892750 -0.826926 0.211556 -0.702247 -1.421912 1.632743 0.883939 -1.225782
wb_dma_ch_rf/wire_ch_adr0_we -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_sel/assign_140_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_rf/wire_ch3_txsz 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_rf/input_wb_rf_din 1.174031 0.081026 2.380518 -0.955746 -2.391395 -0.907777 -1.029077 -1.347953 0.614688 0.285876 2.383903 -2.206039 2.984890 3.795646 -1.716707 -2.427799 0.566013 -3.337862 3.563696 6.773900
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_pri_enc_sub/reg_pri_out_d1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/always_19/if_1/block_1 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_ch_rf/always_2 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_ch_rf/always_1 1.539645 0.824520 1.468352 -1.525325 -1.788696 -0.449065 -2.297155 0.937376 1.907431 -0.344894 -0.250600 -2.960248 -3.244632 4.144403 -0.133473 3.691799 -1.510712 -1.772740 -1.028199 -0.059834
wb_dma_de/input_mast0_drdy 1.229928 1.291182 -3.246713 -0.604076 0.717387 1.294251 -4.961258 -1.843995 -3.217169 0.786583 3.089817 -0.514160 -1.647660 0.921841 -2.073127 0.549508 -1.800460 -2.617569 0.814916 -3.478277
wb_dma_ch_rf/always_6 -1.559825 0.771610 -1.722705 -1.954560 -1.803831 -1.827097 0.782357 0.046455 -0.494375 2.527785 0.632421 4.445257 2.776750 0.892178 -2.390612 -0.232017 1.636294 1.792130 3.017085 -2.289925
wb_dma_ch_rf/always_5 -1.752632 -1.325308 1.203762 1.884407 -0.081614 1.447299 0.808196 -3.422295 1.276568 -1.153903 3.221770 -1.697965 -1.036725 0.045962 0.135572 1.288720 -0.012952 0.976944 -0.428486 -0.856802
wb_dma_ch_rf/always_4 -3.758992 -1.865967 2.265507 1.724027 -1.318950 1.009388 -0.075619 -3.983652 1.565384 0.804710 3.497379 -1.520755 -2.582958 0.724463 -0.009788 1.139484 -1.264315 -0.439128 0.267554 -0.499518
wb_dma_ch_rf/always_9 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_rf/always_8 -0.299421 -0.425460 1.054435 -1.317932 2.964424 -1.646949 0.432066 2.166108 4.215933 0.772834 -1.031928 -1.307485 -2.837165 -0.020342 -0.849817 0.616823 -3.266618 -1.706721 -2.023552 -2.857115
assert_wb_dma_rf/input_wb_rf_dout 0.138901 -1.209858 1.579207 0.614985 -0.314465 -1.333298 -0.372344 -0.700264 3.181504 -4.233243 2.445671 -2.323738 -0.096891 -0.244867 2.493641 0.846322 -0.261220 0.167384 -0.502732 1.586873
wb_dma/wire_wb1_addr_o -0.947439 -3.768734 0.293122 1.704919 0.015495 1.756334 2.389452 3.048433 0.115486 -0.344163 1.717186 0.014823 0.252524 2.929189 0.466656 -0.984902 -0.222184 2.672240 0.693220 -1.105666
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.827873 0.073255 1.415168 -0.291762 -0.563276 -1.148848 -0.633901 2.641863 0.052732 -2.925972 2.787217 -2.347443 0.616317 5.688111 0.276258 -0.307374 0.371562 -1.199102 1.677330 1.844352
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.468494 -1.297819 -2.568384 -5.672329 -0.743223 -0.698329 2.147388 -2.287793 0.312502 -3.403497 0.080593 0.185269 1.459198 0.878358 -0.360081 -2.333472 2.443046 3.501497 -1.001586 0.354801
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.819164 -0.051601 -1.640687 0.074757 -0.029589 -2.178936 -2.015160 2.751900 -0.173287 -5.239210 4.509364 1.065668 0.951716 3.094610 1.618336 -1.565362 -1.907057 1.066611 2.147859 1.982994
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_wb_slv/reg_slv_dout 0.622730 0.587953 1.485260 -2.311143 -3.021300 -1.586081 -0.592688 -1.462122 -1.029813 -1.338819 3.467903 -1.261577 1.622615 5.339365 -1.500213 -3.641483 0.611213 -1.813155 4.017419 6.051608
wb_dma_ch_pri_enc/always_2 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/always_4 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/inst_u3 -1.217475 1.335064 -1.028935 -2.863181 -1.048148 -2.232857 2.057034 -0.290105 -0.482301 -1.965669 1.101306 1.856374 1.716632 -0.210482 -1.007106 -2.946183 2.428640 1.602484 0.691124 -0.278394
wb_dma_wb_slv/always_1/stmt_1 0.008393 -1.198086 0.836077 -4.592032 -2.438414 -3.167162 -0.818405 0.254760 1.641951 -2.626871 1.962050 2.069143 -0.980050 2.731300 1.961803 -5.551581 -2.074623 0.198279 3.022442 6.851624
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_rf/wire_ch0_am0 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_rf/wire_ch0_am1 -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma_wb_mast/wire_mast_drdy 1.731270 0.390802 -3.676674 -0.377511 0.732273 2.685635 -4.402981 -2.188766 -4.721132 0.641360 3.762430 0.522804 0.258872 1.625778 -0.968367 -0.188192 0.987704 -1.021367 3.503541 -2.993777
wb_dma_wb_if/wire_mast_pt_out -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
wb_dma_ch_sel/assign_95_valid/expr_1 4.977950 -1.204097 -3.327248 -3.475123 -0.376032 0.375804 -5.371309 2.270951 -1.049853 -0.268305 -1.025422 -2.004709 2.892795 2.293349 1.585018 1.351054 1.869163 -2.390888 1.463617 0.451808
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.533038 0.490825 0.555257 -0.339600 -0.374188 2.917349 2.442549 1.714543 -1.504992 -2.035825 2.094118 -0.331395 2.524929 0.906341 -1.415043 -1.085218 5.051339 0.796332 1.391223 -1.887456
wb_dma/constraint_slv0_din 0.457467 0.983837 1.693343 0.001976 0.765630 -3.846760 -1.714109 -1.704172 2.405271 -1.536755 1.818634 -0.064089 -2.155651 2.774396 -0.052857 1.126372 -3.532109 -1.042066 1.316646 1.711722
wb_dma_de/always_4/if_1/if_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_rf/always_2 3.341025 3.287984 2.457740 -1.546092 0.262753 -1.780908 -0.752785 0.005136 -0.722281 -0.844616 -0.606985 4.177813 -3.755496 0.624189 -0.983494 -1.701313 -1.398622 -1.076536 2.230093 1.218701
wb_dma_rf/inst_u24 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/always_1 -2.815105 -3.317032 3.942232 1.535915 -0.995678 -2.782924 -0.444812 1.611738 1.111784 0.240615 -0.892314 -0.314610 -2.615459 0.035816 4.151604 0.335144 -0.113230 -1.766338 0.285468 0.502887
wb_dma_ch_sel/always_38 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_ch_sel/always_39 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_sel/always_37 1.220935 0.074138 -1.169462 -6.709417 -0.623552 -0.067326 0.609621 1.767854 2.741863 1.941137 -3.069094 1.841250 -1.663564 -0.728677 -1.754795 -0.520581 1.071818 0.268314 -0.655037 -3.426869
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.459638 -5.849334 -1.119127 -1.681815 1.995987 1.044225 -1.375556 2.844769 0.934392 3.314941 -2.210143 4.154629 0.793440 -0.649912 2.528936 -2.394235 0.188865 0.906068 1.697768 -1.027047
wb_dma_ch_sel/assign_10_pri3 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_rf/inst_u21 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_rf/wire_ch3_adr0 -2.250634 -1.525411 0.643453 -1.121871 -1.438979 0.823016 2.222044 0.181369 1.551857 -0.083379 1.534579 0.489550 -2.795766 1.929628 -0.904105 0.996711 0.111266 2.700359 -1.032085 -4.126669
wb_dma_ch_rf/input_dma_busy -0.299421 -0.425460 1.054435 -1.317932 2.964424 -1.646949 0.432066 2.166108 4.215933 0.772834 -1.031928 -1.307485 -2.837165 -0.020342 -0.849817 0.616823 -3.266618 -1.706721 -2.023552 -2.857115
wb_dma_ch_sel/assign_134_req_p0 3.527678 1.414781 0.968569 -0.829818 0.521208 2.861130 1.591251 3.539045 -1.408544 -1.283814 0.182920 -1.675227 1.594336 0.335069 -1.674415 -0.897317 4.491861 -1.604094 0.161600 -2.313791
wb_dma/wire_wb0m_data_o -4.387233 -4.594793 1.051149 1.442809 0.604620 -1.680138 2.086728 1.927953 2.643835 0.023823 3.414419 -2.133932 -0.224794 2.378000 0.050589 -1.168279 -2.941561 0.509986 0.643672 -1.278100
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_ch_rf/always_6/if_1 -1.559825 0.771610 -1.722705 -1.954560 -1.803831 -1.827097 0.782357 0.046455 -0.494375 2.527785 0.632421 4.445257 2.776750 0.892178 -2.390612 -0.232017 1.636294 1.792130 3.017085 -2.289925
wb_dma 0.357093 0.838488 -1.510493 -1.292880 -0.613109 -0.478774 -0.344948 1.023920 -1.644088 0.738394 -2.379855 -0.066488 1.310687 -0.679921 -0.265879 -0.839773 0.777548 -0.572931 -0.841595 0.790292
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.755506 -0.335936 0.491412 -0.061622 2.920500 0.760054 -0.031905 1.943622 1.537838 0.283454 -0.523030 2.058363 0.503289 -2.757771 0.086820 -0.248622 0.984887 -0.759470 1.042088 -2.614147
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
assert_wb_dma_rf/input_wb_rf_adr 0.138901 -1.209858 1.579207 0.614985 -0.314465 -1.333298 -0.372344 -0.700264 3.181504 -4.233243 2.445671 -2.323738 -0.096891 -0.244867 2.493641 0.846322 -0.261220 0.167384 -0.502732 1.586873
wb_dma_ch_rf/always_6/if_1/if_1 -1.559825 0.771610 -1.722705 -1.954560 -1.803831 -1.827097 0.782357 0.046455 -0.494375 2.527785 0.632421 4.445257 2.776750 0.892178 -2.390612 -0.232017 1.636294 1.792130 3.017085 -2.289925
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_arb/wire_gnt 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.788419 0.197966 1.252563 2.066115 0.223665 -2.232745 -1.828473 -0.557445 1.022669 1.098606 1.908899 0.809091 -0.339656 2.351012 -0.159629 1.711907 -2.575699 -1.052922 2.569053 0.694554
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_rf/always_1/case_1/cond -2.815105 -3.317032 3.942232 1.535915 -0.995678 -2.782924 -0.444812 1.611738 1.111784 0.240615 -0.892314 -0.314610 -2.615459 0.035816 4.151604 0.335144 -0.113230 -1.766338 0.285468 0.502887
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_wb_slv/assign_4/expr_1 -4.720751 -1.793934 0.558320 1.907883 2.931633 -1.748484 2.598341 0.933976 0.903662 -0.565478 3.487173 -1.910131 0.627924 3.902960 0.518627 -0.105159 -2.029846 0.175800 0.209806 -1.205202
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_de/always_3/if_1/stmt_1 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_sel/assign_104_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_rf/always_9/stmt_1 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_wb_if/input_mast_adr -0.513135 -2.532528 0.757141 2.707348 -0.615056 1.106283 1.853368 2.579731 -0.435975 -1.398963 2.708855 -1.686760 2.280238 3.319084 0.187416 -0.159950 1.143172 1.353415 0.672940 -0.134804
assert_wb_dma_ch_arb/input_req 2.864131 -2.712487 0.851630 0.676790 2.221964 0.878060 -0.010750 5.197032 0.451413 -1.200962 1.260827 -0.087018 -0.008272 3.515297 1.056561 -0.582235 0.344301 0.068805 1.684754 -1.937735
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_wb_if/input_wbm_data_i 0.622730 0.587953 1.485260 -2.311143 -3.021300 -1.586081 -0.592688 -1.462122 -1.029813 -1.338819 3.467903 -1.261577 1.622615 5.339365 -1.500213 -3.641483 0.611213 -1.813155 4.017419 6.051608
wb_dma_de/wire_tsz_cnt_is_0_d 2.755506 -0.335936 0.491412 -0.061622 2.920500 0.760054 -0.031905 1.943622 1.537838 0.283454 -0.523030 2.058363 0.503289 -2.757771 0.086820 -0.248622 0.984887 -0.759470 1.042088 -2.614147
wb_dma/wire_dma_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel_checker/input_ch_sel_r 0.364493 0.580186 1.474411 -0.452681 -1.069240 0.630428 -0.384676 -3.672215 0.766802 -1.093641 2.950787 0.697955 -1.254450 1.453503 -0.094741 0.263307 0.102866 0.580741 2.049235 1.638504
wb_dma_ch_sel/assign_119_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_inc30r/input_in -2.695781 -2.699461 0.961945 -1.998534 -4.657650 0.366006 1.757641 -1.704605 3.993079 0.359224 2.453224 -0.020329 1.200826 0.856107 -0.705691 2.649978 2.940976 2.627108 0.478647 -2.507945
wb_dma_ch_pri_enc/inst_u15 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u14 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u17 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/wire_dma_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_pri_enc/inst_u11 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u10 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u13 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u12 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u19 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u18 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/assign_110_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_rf/inst_u30 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_pri_enc/wire_pri6_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_rf/assign_6_csr_we 4.025756 2.229350 1.573889 -3.275124 1.526057 0.389211 0.631445 -0.286720 0.102190 -1.699393 -1.468318 1.925096 -4.014560 0.005419 -0.616514 -2.185584 -0.543331 -0.311541 0.072436 0.688159
wb_dma_de/assign_82_rd_ack 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_sel/assign_96_valid 6.587639 0.689574 -2.385363 -4.447764 -0.522588 -0.162199 -3.631215 0.684844 -0.260881 -0.036092 -3.221745 -1.436182 2.656045 2.805141 0.486096 2.739101 2.360204 -1.188948 1.389216 1.582580
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/reg_next_ch 4.374087 1.189732 -1.182404 -2.426154 -0.211199 0.092694 -2.571616 -0.891329 1.049234 -0.075517 -2.202637 1.997034 -0.520410 -0.628942 0.563064 3.084037 0.406519 0.715700 0.956573 -0.315760
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.583884 0.445459 2.854013 0.077878 2.590214 -0.378746 -1.620517 1.406539 2.210634 -0.453945 0.595091 -0.717889 -1.245266 1.986273 0.373102 0.578249 -1.097554 -3.016826 1.909197 0.903952
assert_wb_dma_ch_arb 2.864131 -2.712487 0.851630 0.676790 2.221964 0.878060 -0.010750 5.197032 0.451413 -1.200962 1.260827 -0.087018 -0.008272 3.515297 1.056561 -0.582235 0.344301 0.068805 1.684754 -1.937735
wb_dma/wire_csr 4.005462 -2.174477 -0.296160 -1.070234 0.857914 4.313007 -0.598069 1.803052 -2.691313 3.205941 -3.221011 3.241257 -2.236061 2.571025 0.751016 -2.064646 -1.570710 1.160706 1.689208 2.525151
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_wb_if/input_mast_din 0.098271 -1.839444 1.154133 2.556189 1.744874 1.494794 0.916896 -0.770106 -1.439257 1.245219 1.369384 1.291577 -0.595109 3.193875 0.206739 -1.290893 -1.281440 1.359939 1.977601 1.561007
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_rf/reg_sw_pointer_r 5.563066 2.486248 -0.945138 -1.762800 -0.173724 -0.478816 -1.593163 0.030821 0.358668 -3.865938 -2.402619 0.635215 0.182334 -1.594933 1.816686 2.698013 1.261274 1.079595 -0.577453 1.247531
wb_dma_ch_sel/assign_142_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_rf 1.492423 -0.661804 -1.830599 -4.461864 -2.192431 -0.971256 -1.710765 0.985333 0.450508 0.245781 -2.535997 -0.953849 1.932809 -0.287960 0.281979 0.222320 2.115233 -1.195362 -0.866728 0.325893
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.673713 -4.042444 1.017256 0.874769 0.577659 0.561062 -0.697633 0.789688 2.195233 2.173319 -1.066141 -0.398803 -2.525983 0.103037 2.432734 2.078503 -1.567666 0.214369 -1.030916 -2.240268
wb_dma_de/reg_chunk_cnt 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.459638 -5.849334 -1.119127 -1.681815 1.995987 1.044225 -1.375556 2.844769 0.934392 3.314941 -2.210143 4.154629 0.793440 -0.649912 2.528936 -2.394235 0.188865 0.906068 1.697768 -1.027047
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.770219 -5.597980 -0.516512 -0.493587 2.251874 0.734049 -0.294206 3.722867 0.848753 2.835414 -2.128097 3.660714 3.235442 -0.978525 2.281729 -2.459696 1.409199 0.402065 1.486895 -0.472998
wb_dma/input_wb0m_data_i 0.622730 0.587953 1.485260 -2.311143 -3.021300 -1.586081 -0.592688 -1.462122 -1.029813 -1.338819 3.467903 -1.261577 1.622615 5.339365 -1.500213 -3.641483 0.611213 -1.813155 4.017419 6.051608
wb_dma_de/always_15/stmt_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma/wire_ch7_csr 3.215434 -0.138031 -1.588126 -2.038223 -1.050720 2.252647 -0.610401 1.286742 -2.157495 1.296697 -2.108321 1.142367 1.783435 0.642155 -0.463261 0.163845 2.908749 0.508817 0.810673 -0.417643
wb_dma/input_wb0_ack_i 2.450531 2.522370 -1.230181 -0.524115 1.205038 0.835949 -0.691698 -5.974989 -2.646219 0.993355 0.770915 3.115789 0.064955 1.609637 -1.429376 0.672374 1.314954 2.221816 3.154418 0.840720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.611560 -1.063433 0.300153 0.556696 -0.241947 0.392153 1.056331 4.152085 -1.071488 -2.343907 1.854664 -1.681128 2.055398 4.074886 0.013922 -0.835736 1.925668 0.342884 1.041956 -0.188738
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 2.367369 -1.854833 1.650189 0.491721 2.187189 -0.166636 -0.759945 3.607707 0.422555 -1.687750 2.012071 -0.359358 -0.709166 4.083464 1.417724 -2.021378 -1.134761 -1.094347 2.414563 1.294577
wb_dma_ch_sel/assign_125_de_start 3.688335 1.221096 -0.514763 -1.062990 -0.249631 -2.953189 -3.754080 2.401425 1.500511 -0.705033 -1.092990 1.132146 2.194035 -0.141824 1.048015 2.380486 0.244453 -1.990529 2.269688 0.746770
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma_ch_sel/input_dma_busy 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_inc30r -2.267002 -5.072846 -1.217787 0.213513 -1.697355 1.920723 1.839795 1.251656 2.030781 1.302303 1.203012 0.341572 1.760025 1.559789 0.224722 1.264537 0.775063 3.968256 -0.514750 -3.030995
wb_dma_ch_sel/always_45/case_1 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_sel/assign_117_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.592547 2.040122 0.792863 -2.362906 -2.292937 -0.657690 -2.069026 -3.649251 1.887500 -1.742456 2.423660 -0.926399 -0.364700 1.628134 -0.395839 2.845970 1.407094 -0.633077 1.954239 0.807910
wb_dma/wire_ch3_adr0 -2.250634 -1.525411 0.643453 -1.121871 -1.438979 0.823016 2.222044 0.181369 1.551857 -0.083379 1.534579 0.489550 -2.795766 1.929628 -0.904105 0.996711 0.111266 2.700359 -1.032085 -4.126669
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_de/always_6/if_1/if_1/cond 2.411778 -1.916283 0.951408 0.826783 2.498508 -0.472135 -1.556593 4.660103 1.270554 -0.074943 -0.574936 -1.048688 -0.640198 2.166718 1.379419 0.343794 -1.619992 -1.885048 0.503491 -0.612059
wb_dma/wire_mast1_pt_out -1.238382 0.530427 1.529670 3.215651 2.969937 -0.610258 0.873261 -0.585039 0.963844 -1.794897 2.965041 -0.505272 -0.732812 0.419117 0.524374 0.184574 -2.060184 -0.303012 0.588655 -0.126888
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_sel/always_48 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_ch_sel/always_43 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_ch_sel/always_42 4.005462 -2.174477 -0.296160 -1.070234 0.857914 4.313007 -0.598069 1.803052 -2.691313 3.205941 -3.221011 3.241257 -2.236061 2.571025 0.751016 -2.064646 -1.570710 1.160706 1.689208 2.525151
wb_dma_ch_sel/always_40 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_ch_sel/always_47 -0.084165 -2.737425 -0.374207 0.821055 -1.366994 -0.968261 -0.716138 0.542443 2.973902 -0.161855 0.231147 -0.030548 1.205378 0.988386 1.304990 3.972452 -0.431217 2.100322 0.197018 -1.160260
wb_dma_ch_sel/always_46 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_sel/always_45 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_ch_sel/always_44 -1.861485 0.247745 2.060632 -3.199306 -4.424381 0.051476 1.441463 -0.539442 0.938386 -0.594700 1.816647 -1.096469 -2.562409 3.190727 -1.282844 0.247547 2.090254 0.317982 0.295469 -0.968694
wb_dma_ch_sel/assign_152_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_rf/input_ndnr 3.254784 -1.100755 1.425434 -0.183033 1.717604 2.240512 1.785223 1.684322 1.354869 0.472896 0.426460 1.503442 1.607246 -0.114943 -0.967463 0.863404 3.910910 0.663042 1.860080 -3.938512
wb_dma_de/always_4/if_1/stmt_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_ch_pri_enc/wire_pri4_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_sel/assign_111_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_wb_slv/assign_2_pt_sel -1.849635 -2.779016 -1.322860 3.323164 3.654765 0.310205 1.933222 4.308908 -1.247844 -1.232122 2.361607 1.875670 -0.441591 0.086131 0.968279 -4.242561 -4.279774 2.116040 1.393162 -0.639410
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 3.526532 0.688059 0.072955 -1.823636 -1.284464 -1.544046 -1.805786 1.440583 2.172426 -1.420449 -1.016944 -1.536807 2.022349 1.418188 0.345400 3.832592 2.097544 -0.869722 0.442149 -0.333075
wb_dma_ch_sel/assign_144_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_de/input_pointer 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 1.980148 1.517727 1.060042 -2.524236 -1.934050 0.684816 -0.493979 -2.354671 0.820785 -1.439088 2.513598 0.736036 -1.615045 3.048253 -1.017030 1.540835 1.519832 0.874591 2.122293 -0.407586
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_ch_rf/input_wb_rf_adr 2.072673 0.752632 -2.713928 -1.157005 0.533458 3.438693 -2.011220 0.363613 5.852466 0.738822 3.634977 0.298096 3.556868 2.106660 -2.358104 -3.000875 -2.204653 1.321068 -2.982241 4.182952
wb_dma_ch_sel/input_pointer0 1.553877 -0.334740 2.017840 0.273193 0.895190 1.643700 1.832089 -1.879132 2.443592 0.451513 1.809961 1.764749 1.237293 -1.209497 -1.258557 1.608092 3.283434 0.958817 2.141444 -2.990059
wb_dma_ch_sel/input_pointer1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma_ch_sel/input_pointer2 0.364493 0.580186 1.474411 -0.452681 -1.069240 0.630428 -0.384676 -3.672215 0.766802 -1.093641 2.950787 0.697955 -1.254450 1.453503 -0.094741 0.263307 0.102866 0.580741 2.049235 1.638504
wb_dma_ch_sel/input_pointer3 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_de/reg_chunk_0 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_sel/assign_151_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/assign_138_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_sel/reg_am0 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma/assign_2_dma_req 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.189215 -0.646479 -0.020246 -1.601176 0.084853 1.951920 0.711923 -1.241972 2.052276 -1.770108 2.932127 2.507805 -0.724189 -3.776304 0.145808 -0.757369 2.066918 1.480142 0.886845 -3.643576
wb_dma_ch_rf/wire_ch_csr 1.651421 -0.582941 -2.230873 -3.737780 -0.050152 -0.627418 -0.292965 3.990027 -1.202054 2.747130 -3.545008 1.162423 1.426219 2.056046 -1.215112 -0.878087 0.597441 -0.492575 0.206510 -1.161719
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.808793 -3.446582 1.443496 0.326304 -4.079767 0.790322 1.196723 -1.476367 2.354105 -0.250153 2.438500 -1.277779 0.489556 3.916191 0.585695 1.734788 0.536212 2.694203 1.013595 2.011138
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_sel/assign_118_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_ch_rf/input_de_adr1_we 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_wb_mast/input_mast_din 0.098271 -1.839444 1.154133 2.556189 1.744874 1.494794 0.916896 -0.770106 -1.439257 1.245219 1.369384 1.291577 -0.595109 3.193875 0.206739 -1.290893 -1.281440 1.359939 1.977601 1.561007
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.221990 -1.291528 -1.232732 -5.872052 -1.465012 -0.594203 3.335707 -1.483117 0.368748 -2.785089 -0.834555 -1.493939 1.274473 2.970982 -1.124779 -1.854486 3.489716 3.154490 -1.901240 0.108019
wb_dma_de/always_2/if_1/stmt_1 -1.861485 0.247745 2.060632 -3.199306 -4.424381 0.051476 1.441463 -0.539442 0.938386 -0.594700 1.816647 -1.096469 -2.562409 3.190727 -1.282844 0.247547 2.090254 0.317982 0.295469 -0.968694
wb_dma_de/assign_65_done/expr_1 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_ch_sel/reg_de_start_r 4.823008 0.780061 -1.099796 -2.440069 -0.124984 -1.076747 -2.998036 1.944365 1.298633 -1.719919 -1.299336 0.064914 1.574400 0.120419 1.060610 2.366760 1.431317 -0.982059 0.925952 -0.120061
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/input_dma_rest -1.227588 -0.670616 1.194966 0.594417 -0.521521 0.241650 1.356006 -3.929955 1.678123 2.409377 0.514629 1.714589 -1.510148 1.503285 -1.524251 2.425589 -1.658298 2.328376 1.301536 -0.663780
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.149886 0.847325 2.181774 1.427910 1.056178 1.440820 2.289110 -3.331728 1.056680 2.204384 0.078038 1.751175 0.775341 -0.272616 -2.113296 2.299700 2.108168 1.158168 1.731685 -1.521340
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_de/wire_de_csr 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma_ch_sel/reg_ndnr 3.254784 -1.100755 1.425434 -0.183033 1.717604 2.240512 1.785223 1.684322 1.354869 0.472896 0.426460 1.503442 1.607246 -0.114943 -0.967463 0.863404 3.910910 0.663042 1.860080 -3.938512
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_sel/reg_txsz 2.730354 0.914732 0.487835 -0.095527 2.747811 -0.046725 -1.713523 -0.869847 2.246762 -0.047844 0.539445 0.480394 1.868149 -3.921320 0.122927 0.685313 1.518653 -2.612381 1.976758 -1.038579
wb_dma_rf/always_1/case_1/stmt_10 0.075253 -1.056110 1.582115 0.825440 0.925979 -0.277413 -0.224962 -1.605762 2.170514 -3.275528 3.802790 -2.963155 0.368212 0.600482 1.033850 -0.681219 0.212838 -0.852432 0.306356 1.292782
wb_dma_ch_pri_enc/inst_u28 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u29 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/wire_de_adr1 -1.184902 -1.869511 1.386383 1.958415 1.260731 0.362907 2.106191 0.066303 2.049578 0.400973 1.672368 0.569347 1.096589 -0.886066 -0.277517 0.316448 0.759011 0.909973 0.620521 -2.128515
wb_dma_ch_arb/always_2/block_1/case_1 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_de/always_18/stmt_1/expr_1 -0.413678 -0.174440 0.269494 3.523879 -0.365133 0.717326 -0.034906 -1.819433 -1.607627 0.043448 3.830336 -2.362833 3.544803 3.304922 -1.405548 2.122435 1.589762 -0.266641 2.103447 -0.179031
wb_dma_ch_arb/always_1/if_1 1.958222 -0.013905 -0.694499 -2.513672 -1.279348 1.789801 3.070602 1.507448 -0.242988 -1.397950 0.256596 3.257842 1.967001 -1.102172 -1.210091 -1.285489 4.662952 3.239764 0.880517 -2.831645
wb_dma_ch_pri_enc/inst_u20 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u21 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u22 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u23 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u24 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u25 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u26 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_pri_enc/inst_u27 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/wire_dma_busy 0.312414 1.434542 1.759860 -2.895094 2.959394 -1.836514 0.567397 0.388150 4.859148 1.024377 -1.586633 -0.504223 -4.003089 -1.059267 -1.668031 1.395368 -2.480728 -2.085412 -1.822975 -3.871869
wb_dma_ch_sel/reg_ack_o 1.781620 2.899146 1.325613 -2.024387 -1.898431 -0.360129 -0.557937 -4.619109 1.332287 -0.259844 0.614209 0.290851 -1.383254 2.113252 -1.432694 3.224924 0.769328 0.553712 1.608110 1.113361
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_rf/reg_csr_r 3.341025 3.287984 2.457740 -1.546092 0.262753 -1.780908 -0.752785 0.005136 -0.722281 -0.844616 -0.606985 4.177813 -3.755496 0.624189 -0.983494 -1.701313 -1.398622 -1.076536 2.230093 1.218701
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.392068 -1.810971 0.499855 -2.224203 -0.292434 0.386715 -0.502651 4.390399 0.369243 -1.034065 0.810839 -0.694371 -1.720508 5.844899 0.337474 0.111895 0.458131 0.323025 1.104800 -1.780627
assert_wb_dma_ch_sel 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_rf/always_27/stmt_1/expr_1 6.056982 2.627968 -1.075596 -2.697061 -0.104318 -0.215377 -2.252395 0.613148 -0.003896 -1.594396 -2.337186 1.402600 0.677261 0.065075 0.269122 2.396102 1.612820 0.050398 0.994248 0.539932
wb_dma_ch_sel/inst_ch2 0.364493 0.580186 1.474411 -0.452681 -1.069240 0.630428 -0.384676 -3.672215 0.766802 -1.093641 2.950787 0.697955 -1.254450 1.453503 -0.094741 0.263307 0.102866 0.580741 2.049235 1.638504
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_ch_sel/assign_122_valid 4.104425 0.275426 0.860919 -2.341726 0.325980 0.544164 -1.431379 2.001655 1.009389 0.056870 -0.627460 0.192080 -0.969829 2.756873 -0.297999 1.562739 1.114691 -1.004300 1.423965 -1.346058
wb_dma_rf/wire_dma_abort 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_de/assign_67_dma_done_all/expr_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
wb_dma_de/always_4/if_1/cond 4.049694 0.538531 0.627281 0.214435 2.958890 0.412131 -1.577640 0.928781 1.077261 -0.251541 -0.200191 2.184549 -0.466865 -1.141329 0.564967 0.546435 -0.384374 -0.922684 2.046787 -0.788170
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.740078 -4.670721 -0.009719 3.242459 0.591820 0.284433 2.006648 1.926269 2.574226 0.461542 0.204346 0.781395 3.149693 -0.466736 1.457801 1.481535 -0.053861 3.146337 0.895416 -0.678060
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.468494 -1.297819 -2.568384 -5.672329 -0.743223 -0.698329 2.147388 -2.287793 0.312502 -3.403497 0.080593 0.185269 1.459198 0.878358 -0.360081 -2.333472 2.443046 3.501497 -1.001586 0.354801
wb_dma_ch_sel/assign_156_req_p0 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
assert_wb_dma_ch_arb/input_advance 2.864131 -2.712487 0.851630 0.676790 2.221964 0.878060 -0.010750 5.197032 0.451413 -1.200962 1.260827 -0.087018 -0.008272 3.515297 1.056561 -0.582235 0.344301 0.068805 1.684754 -1.937735
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.451402 0.380747 1.015225 -1.712765 -1.942117 -0.380005 -0.197186 0.091064 0.764297 -1.419461 1.907253 -1.235397 -1.775646 4.587407 -0.550241 1.235276 0.152254 0.390365 0.690653 -0.130624
wb_dma_ch_rf/reg_ch_tot_sz_r 1.567630 -0.199723 1.750328 0.853194 3.148365 -0.351180 -1.495238 0.981514 3.202728 2.521127 -1.564057 -3.793183 1.726045 -1.694683 -0.465284 2.956703 1.430322 -4.839391 0.132846 -2.249792
wb_dma_ch_rf/wire_ch_adr0 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_ch_rf/wire_ch_adr1 -0.323528 -1.225117 2.723229 1.577991 0.694378 -1.147611 1.695214 -0.298248 3.113540 -2.592893 3.741081 -1.801820 3.877392 -1.427722 0.266983 -1.119536 3.065081 -1.319356 0.972651 0.398485
wb_dma/wire_ch0_adr0 -0.033910 -1.961288 0.750436 -2.601503 -3.455419 0.884233 -0.646981 -1.071238 0.195502 0.694604 1.841349 -0.942597 -1.650920 7.030733 -0.532038 0.260136 -0.148847 1.124110 1.598851 2.011721
wb_dma/wire_ch0_adr1 0.153531 -0.555950 1.386943 2.482872 -0.170864 -0.265281 0.576294 1.135009 0.475432 -2.211879 3.069721 -2.465262 2.272193 2.225423 0.087133 0.971701 1.115040 -0.503452 0.748740 0.265684
wb_dma_ch_pri_enc/wire_pri24_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma/input_dma_rest_i -1.227588 -0.670616 1.194966 0.594417 -0.521521 0.241650 1.356006 -3.929955 1.678123 2.409377 0.514629 1.714589 -1.510148 1.503285 -1.524251 2.425589 -1.658298 2.328376 1.301536 -0.663780
wb_dma_inc30r/assign_1_out -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_sel/assign_133_req_p0 3.527678 1.414781 0.968569 -0.829818 0.521208 2.861130 1.591251 3.539045 -1.408544 -1.283814 0.182920 -1.675227 1.594336 0.335069 -1.674415 -0.897317 4.491861 -1.604094 0.161600 -2.313791
wb_dma_ch_rf/always_23 -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_inc30r/reg_out_r -2.357187 -5.927206 1.351392 1.783649 -2.760734 1.323544 1.043702 1.594996 4.442385 1.457219 0.856285 -1.897544 2.677878 -0.305698 2.340827 1.870366 0.872154 1.221371 1.566174 1.076254
wb_dma/wire_pointer2 0.364493 0.580186 1.474411 -0.452681 -1.069240 0.630428 -0.384676 -3.672215 0.766802 -1.093641 2.950787 0.697955 -1.254450 1.453503 -0.094741 0.263307 0.102866 0.580741 2.049235 1.638504
wb_dma/wire_pointer3 1.384702 1.483896 1.630544 -0.005314 -0.153641 1.824604 0.795460 -4.126704 0.412230 1.294841 0.490956 1.531030 -1.737642 0.889970 -1.692738 2.425539 0.770336 1.307137 1.461897 -0.923378
wb_dma/wire_pointer0 1.553877 -0.334740 2.017840 0.273193 0.895190 1.643700 1.832089 -1.879132 2.443592 0.451513 1.809961 1.764749 1.237293 -1.209497 -1.258557 1.608092 3.283434 0.958817 2.141444 -2.990059
wb_dma/wire_pointer1 2.897281 0.723379 1.837530 -0.597180 0.544086 1.621383 -0.047520 -2.011061 1.719366 -0.723686 2.175377 1.579605 -1.245559 0.854823 -0.687668 1.915548 1.494260 0.683628 2.466282 -1.765461
wb_dma/wire_mast0_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_rf/always_26 5.563066 2.486248 -0.945138 -1.762800 -0.173724 -0.478816 -1.593163 0.030821 0.358668 -3.865938 -2.402619 0.635215 0.182334 -1.594933 1.816686 2.698013 1.261274 1.079595 -0.577453 1.247531
wb_dma_de/always_23/block_1/case_1/block_5 1.309655 -3.343588 -0.627349 -1.262816 3.288161 -0.055724 -2.122390 -0.880202 -0.532014 3.726952 -3.248094 4.340598 -1.734479 -0.985834 2.377323 -0.283698 0.504882 0.701170 0.829817 -2.621449
wb_dma_ch_sel/assign_144_req_p0/expr_1 4.444120 0.767142 0.792567 -1.268594 0.377172 0.300500 -0.942207 2.996500 -0.137284 -1.416227 0.303048 -0.711765 1.082190 3.051409 -0.327219 0.768421 2.205617 -1.380231 1.584118 -0.507565
wb_dma_ch_rf/wire_ch_am0_we -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma_ch_rf/always_25 -0.428903 -2.798263 0.236925 0.637677 -1.169061 -1.578955 -0.151149 0.601435 3.801972 -2.316799 0.100424 -0.707920 0.263050 -0.568186 2.757333 3.111528 -0.770982 2.202002 -1.245401 -0.281574
wb_dma/wire_dma_rest -1.227588 -0.670616 1.194966 0.594417 -0.521521 0.241650 1.356006 -3.929955 1.678123 2.409377 0.514629 1.714589 -1.510148 1.503285 -1.524251 2.425589 -1.658298 2.328376 1.301536 -0.663780
wb_dma_wb_mast/input_mast_adr -0.513135 -2.532528 0.757141 2.707348 -0.615056 1.106283 1.853368 2.579731 -0.435975 -1.398963 2.708855 -1.686760 2.280238 3.319084 0.187416 -0.159950 1.143172 1.353415 0.672940 -0.134804
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.994413 -0.175788 0.689857 -2.657618 -1.634577 3.145931 0.155969 -2.513739 1.457693 -0.984104 2.379435 0.998526 -2.500962 -0.476349 -0.508059 1.392060 2.496683 1.534486 0.572889 -3.584442
wb_dma_ch_sel/always_44/case_1 -1.861485 0.247745 2.060632 -3.199306 -4.424381 0.051476 1.441463 -0.539442 0.938386 -0.594700 1.816647 -1.096469 -2.562409 3.190727 -1.282844 0.247547 2.090254 0.317982 0.295469 -0.968694
wb_dma/wire_ch0_am0 -0.523437 -3.697669 0.107393 0.369557 0.333043 0.861377 -1.424419 0.422053 0.472906 2.292417 1.274549 -0.367464 -0.949571 4.941282 0.428814 0.287537 -2.275709 0.334538 1.060733 0.119826
wb_dma/wire_ch0_am1 -0.084165 -2.737425 -0.374207 0.821055 -1.366994 -0.968261 -0.716138 0.542443 2.973902 -0.161855 0.231147 -0.030548 1.205378 0.988386 1.304990 3.972452 -0.431217 2.100322 0.197018 -1.160260
wb_dma_ch_rf/always_19/if_1 1.003160 -1.280109 1.375220 1.309516 1.458558 -0.064655 -1.942440 1.141579 2.152164 0.726853 -0.493791 -1.572002 -1.640239 0.623418 1.167520 2.102586 -2.311310 -1.895751 -0.391928 -0.118858
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.340634 -1.732940 0.643279 -3.592677 -3.146843 0.816810 -0.299318 0.052726 0.647402 1.419587 0.366144 -1.218309 -3.321098 5.062624 -0.557229 0.760625 0.093144 0.453525 -0.662080 -1.344280
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 2.868550 -1.216804 0.935638 -1.861131 3.515639 1.564844 -1.884611 -1.179045 -3.418223 4.562081 -0.615769 2.077448 0.710394 2.982279 -0.820481 -2.825511 2.461186 -3.747342 0.520958 -1.017965
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.374522 -0.447077 -0.196127 2.296162 -0.297631 0.747462 -0.524061 -3.533673 -1.279941 1.584599 3.529800 -1.244525 1.696128 3.394424 -1.682691 2.145867 0.471259 0.235970 2.442845 -0.894290
wb_dma_de/always_3/if_1 -0.734083 -3.060991 0.376422 3.224140 -0.212496 -0.984452 1.802609 1.995925 2.345877 -0.884252 1.485077 -0.427375 4.768229 0.046365 0.797561 1.735161 1.233174 1.824859 0.824067 -0.356466
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/assign_16_ch_adr1_we -0.226419 -0.398455 1.845111 2.574358 0.548647 -0.695571 1.756790 0.326498 1.805371 -1.605579 3.090482 -1.511433 3.913198 -0.421915 -0.641352 0.949500 2.694182 -0.657869 0.970490 -1.074110
wb_dma_wb_if/wire_wbm_data_o -4.387233 -4.594793 1.051149 1.442809 0.604620 -1.680138 2.086728 1.927953 2.643835 0.023823 3.414419 -2.133932 -0.224794 2.378000 0.050589 -1.168279 -2.941561 0.509986 0.643672 -1.278100
wb_dma_ch_pri_enc/wire_pri_out_tmp 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.955435 -1.750511 1.125490 0.443882 2.434646 1.561591 0.341401 4.173933 0.962342 -1.121563 1.293672 0.709600 0.370883 2.259517 0.314752 0.463264 1.636094 0.290461 2.058902 -3.189386
wb_dma_ch_sel/always_48/case_1/stmt_1 1.942219 0.028205 0.630710 -1.544538 -1.651202 1.892457 4.319715 1.584751 -0.085257 -0.328363 -0.821730 1.916304 2.116869 0.933659 -2.015034 0.448673 5.128623 3.404911 0.332109 -2.777937
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
assert_wb_dma_ch_arb/input_grant0 2.864131 -2.712487 0.851630 0.676790 2.221964 0.878060 -0.010750 5.197032 0.451413 -1.200962 1.260827 -0.087018 -0.008272 3.515297 1.056561 -0.582235 0.344301 0.068805 1.684754 -1.937735
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_pri_enc/wire_pri18_out 2.143096 0.759645 0.941459 0.577954 1.979556 0.761715 -0.699761 -2.138097 1.523474 -0.851304 1.857082 2.751264 -1.243012 -1.779225 0.266175 0.660565 -0.446924 0.514475 2.270312 -0.843431
wb_dma_de/assign_6_adr0_cnt_next -1.673713 -4.042444 1.017256 0.874769 0.577659 0.561062 -0.697633 0.789688 2.195233 2.173319 -1.066141 -0.398803 -2.525983 0.103037 2.432734 2.078503 -1.567666 0.214369 -1.030916 -2.240268
wb_dma_ch_rf/reg_ch_err 3.948784 0.957505 -0.301748 -2.166291 0.328466 1.134945 -0.586399 0.059499 -0.197351 -1.997530 1.881626 2.949458 -0.193992 1.010623 -0.200035 -0.412592 1.983165 1.325797 3.027176 -1.090747
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.723167 -0.666566 1.840786 0.638753 1.949097 1.620877 0.261839 0.559576 2.283911 -0.605574 1.854333 1.069523 -1.204342 0.634933 -0.185405 2.040781 0.830115 0.512514 1.725888 -3.440365
wb_dma_wb_slv/input_wb_addr_i -1.540715 0.679408 -0.306736 -4.501096 -0.117757 -3.570584 -0.656079 0.513272 0.733906 -3.729041 2.275684 2.546316 -0.913801 2.795163 3.197540 -5.351182 -2.560296 0.044152 2.479342 6.162205
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.173401 -1.400767 0.434239 1.933409 2.212471 -0.180648 -0.759710 -0.886976 1.758634 -0.675261 1.945559 1.924859 -1.268195 -1.622996 1.463810 -0.319731 -2.682457 0.638301 1.206758 0.052328
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 4.793026 0.070642 1.937282 -0.227485 2.290316 1.059540 -1.482317 1.564729 1.832965 0.454315 -0.475220 0.291169 -0.532853 1.014164 0.027229 2.172363 0.840206 -1.820534 1.885157 -1.582513
