INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab03/Lab03.srcs/sources_1/new/Debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab03/Lab03.srcs/sources_1/new/SinglePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SinglePulser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab04/Lab04.srcs/sources_1/new/Stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/CU/HW_Syn_Lab/Lab04/Lab04.srcs/sim_1/new/StackTester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StackTester
