STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Fri Jan 28 02:48:23 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Fri Jan 28 02:47:56 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "ABC Tool"  *}
      Ann {*       Collapsed IDDQ Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       5460 *}
      Ann {*   detected_by_simulation         DS      (5460) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD        433 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-redundant         UR       (424) *}
      Ann {* ATPG untestable                  AU        630 *}
      Ann {*   atpg_untestable-not_detected   AN       (630) *}
      Ann {* Not detected                     ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              6523 *}
      Ann {* test coverage                            89.66% *}
      Ann {* fault coverage                           83.70% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          20 *}
      Ann {*     #basic_scan patterns                    20 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       22  nonscan cell disturb *}
      Ann {* S22   warning        1  multiply clocked scan chain *}
      Ann {* S29   warning        1  invalid dependent slave operation  (mask) *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           0 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          1 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In; "test_si_2" In; "test_si_3" In; "rdata[7]" Out;
   "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out; "rdata[2]" Out;
   "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out; "near_empty" Out;
   "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; } "test_so_1" Out;
   "test_so_2" Out; "test_so_3" Out; "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "occ_wclk/U2/Z" Pseudo;
   "occ_rclk/U2/Z" Pseudo; "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo;
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so"' { ScanOut; } // #signals=1
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si"' { ScanIn; } // #signals=1
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 193;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" "async_fifo.LOCKUP.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" "async_fifo.sync_r2w.temp_reg_0_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_0_.D" "async_fifo.sync_r2w.temp_reg_1_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_1_.D" "async_fifo.sync_r2w.temp_reg_2_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_2_.D" "async_fifo.R_0.SD" "async_fifo.R_1.SD" 
      "async_fifo.R_2.SD" "async_fifo.fifo_mem.mem_reg_0__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__1_.SD" "async_fifo.fifo_mem.mem_reg_0__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__3_.SD" "async_fifo.fifo_mem.mem_reg_0__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__5_.SD" "async_fifo.fifo_mem.mem_reg_0__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__7_.SD" "async_fifo.fifo_mem.mem_reg_1__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__1_.SD" "async_fifo.fifo_mem.mem_reg_1__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__3_.SD" "async_fifo.fifo_mem.mem_reg_1__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__5_.SD" "async_fifo.fifo_mem.mem_reg_1__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__7_.SD" "async_fifo.fifo_mem.mem_reg_2__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__1_.SD" "async_fifo.fifo_mem.mem_reg_2__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__3_.SD" "async_fifo.fifo_mem.mem_reg_2__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__5_.SD" "async_fifo.fifo_mem.mem_reg_2__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__7_.SD" "async_fifo.fifo_mem.mem_reg_3__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__1_.SD" "async_fifo.fifo_mem.mem_reg_3__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__3_.SD" "async_fifo.fifo_mem.mem_reg_3__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__5_.SD" "async_fifo.fifo_mem.mem_reg_3__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__7_.SD" "async_fifo.fifo_mem.mem_reg_4__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__1_.SD" "async_fifo.fifo_mem.mem_reg_4__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__3_.SD" "async_fifo.fifo_mem.mem_reg_4__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__5_.SD" "async_fifo.fifo_mem.mem_reg_4__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__7_.SD" "async_fifo.fifo_mem.mem_reg_5__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__1_.SD" "async_fifo.fifo_mem.mem_reg_5__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__3_.SD" "async_fifo.fifo_mem.mem_reg_5__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__5_.SD" "async_fifo.fifo_mem.mem_reg_5__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__7_.SD" "async_fifo.fifo_mem.mem_reg_6__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__1_.SD" "async_fifo.fifo_mem.mem_reg_6__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__3_.SD" "async_fifo.fifo_mem.mem_reg_6__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__5_.SD" "async_fifo.fifo_mem.mem_reg_6__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__7_.SD" "async_fifo.fifo_mem.mem_reg_7__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__1_.SD" "async_fifo.fifo_mem.mem_reg_7__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__3_.SD" "async_fifo.fifo_mem.mem_reg_7__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__5_.SD" "async_fifo.fifo_mem.mem_reg_7__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__7_.SD" "async_fifo.fifo_mem.mem_reg_8__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__1_.SD" "async_fifo.fifo_mem.mem_reg_8__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__3_.SD" "async_fifo.fifo_mem.mem_reg_8__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__5_.SD" "async_fifo.fifo_mem.mem_reg_8__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__7_.SD" "async_fifo.fifo_mem.mem_reg_9__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__1_.SD" "async_fifo.fifo_mem.mem_reg_9__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__3_.SD" "async_fifo.fifo_mem.mem_reg_9__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__5_.SD" "async_fifo.fifo_mem.mem_reg_9__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__7_.SD" "async_fifo.fifo_mem.mem_reg_10__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__1_.SD" "async_fifo.fifo_mem.mem_reg_10__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__3_.SD" "async_fifo.fifo_mem.mem_reg_10__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__5_.SD" "async_fifo.fifo_mem.mem_reg_10__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__7_.SD" "async_fifo.fifo_mem.mem_reg_11__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__1_.SD" "async_fifo.fifo_mem.mem_reg_11__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__3_.SD" "async_fifo.fifo_mem.mem_reg_11__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__5_.SD" "async_fifo.fifo_mem.mem_reg_11__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__7_.SD" "async_fifo.fifo_mem.mem_reg_12__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__1_.SD" "async_fifo.fifo_mem.mem_reg_12__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__3_.SD" "async_fifo.fifo_mem.mem_reg_12__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__5_.SD" "async_fifo.fifo_mem.mem_reg_12__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__7_.SD" "async_fifo.fifo_mem.mem_reg_13__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__1_.SD" "async_fifo.fifo_mem.mem_reg_13__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__3_.SD" "async_fifo.fifo_mem.mem_reg_13__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__5_.SD" "async_fifo.fifo_mem.mem_reg_13__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__7_.SD" "async_fifo.fifo_mem.mem_reg_14__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__1_.SD" "async_fifo.fifo_mem.mem_reg_14__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__3_.SD" "async_fifo.fifo_mem.mem_reg_14__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__5_.SD" "async_fifo.fifo_mem.mem_reg_14__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__7_.SD" "async_fifo.fifo_mem.mem_reg_15__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__1_.SD" "async_fifo.fifo_mem.mem_reg_15__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__3_.SD" "async_fifo.fifo_mem.mem_reg_15__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__5_.SD" "async_fifo.fifo_mem.mem_reg_15__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__7_.SD" "async_fifo.sync_r2w.temp_reg_3_.SD" 
      "async_fifo.sync_r2w.temp_reg_4_.SD" "async_fifo.sync_rst_w.dff1_reg.SD" 
      "async_fifo.sync_rst_w.dff2_reg.SD" "async_fifo.wptr_full_full_reg.SD" 
      "async_fifo.wptr_full_near_full_reg.SD" "async_fifo.wptr_full_over_flow_reg.SD" 
      "async_fifo.wptr_full_wbin_reg_0_.SD" "async_fifo.wptr_full_wbin_reg_1_.SD" 
      "async_fifo.wptr_full_wbin_reg_2_.SD" "async_fifo.wptr_full_wbin_reg_3_.SD" 
      "async_fifo.wptr_full_wbin_reg_4_.SD" "async_fifo.wptr_full_wptr_reg_0_.SD" 
      "async_fifo.wptr_full_wptr_reg_1_.SD" "async_fifo.wptr_full_wptr_reg_2_.SD" 
      "async_fifo.wptr_full_wptr_reg_3_.SD" "async_fifo.sync_w2r.temp_reg_0_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_0_.D" "async_fifo.sync_w2r.temp_reg_1_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_1_.D" "async_fifo.sync_w2r.temp_reg_2_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_2_.D" "async_fifo.sync_w2r.temp_reg_3_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_3_.D" "async_fifo.sync_w2r.temp_reg_4_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_4_.D" "async_fifo.rptr_empty_empty_reg.SD" 
      "async_fifo.rptr_empty_near_empty_reg.SD" "async_fifo.rptr_empty_rbin_reg_0_.SD" 
      "async_fifo.rptr_empty_rbin_reg_1_.SD" "async_fifo.rptr_empty_rbin_reg_2_.SD" 
      "async_fifo.rptr_empty_rbin_reg_3_.SD" "async_fifo.rptr_empty_rbin_reg_4_.SD" 
      "async_fifo.rptr_empty_rptr_reg_0_.SD" "async_fifo.rptr_empty_rptr_reg_1_.SD" 
      "async_fifo.rptr_empty_rptr_reg_2_.SD" "async_fifo.rptr_empty_rptr_reg_3_.SD" 
      "async_fifo.rptr_empty_under_flow_reg.SD" "async_fifo.sync_rst_r.dff1_reg.SD" 
      "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_wclk" "ate_rclk" ;
   }
}
PatternBurst "TM3_occ_bypass" {
   MacroDefs "TM3_occ_bypass";
   Procedures "TM3_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM3_occ_bypass" {
   PatternBurst "TM3_occ_bypass";
}
Procedures "TM3_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=0; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=1; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM3_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=#; "_so"=#; }
      }
   }
   "iddq_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "_po"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      "forcePI": V { "_pi"=\r39 # ; }
      IddqTestPoint;
      "measurePO measureIDDQ": V { "_po"=\r18 # ; }
   }
}
MacroDefs "TM3_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=0; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=1; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=0011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; }
   Call "iddq_capture" { 
      "_pi"=110111001000111011000001110011000111000; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHXLHHLLHHL; 
      "test_si"=0011110000000111001110110010101111001010110101111000011111110110101111101100000001100111000011011100001100110011000101001101001000001111001101100010101111111001010000101011100000000000011000000; }
   Call "iddq_capture" { 
      "_pi"=111111001110011011011010111111000111110; "_po"=HLLLHLHLLLLHLLHLLL; }
   "pattern 2": Call "load_unload" { 
      "test_so"=LLHHHHLLLLLLLHHHLLHHHLHHLLHLHLHHHHLLHLHLHHLHLHHHHLLLLHHHHHHHLHHLHLHHHHHLHHLLLLLLLHHLLHHHLLLLHHLHHHLLLLHHLLHHLLHHLLLHLHLLHHLHLLHLLLLLHHHHLLHHLHHLLLHLHLHHHHHHHLLHLHLLLLHLHLHHHLLLLLLLLLLLXHHLLLLLL; 
      "test_si"=0100010011111000011001001100111000101101111011001101110000001101110000010000110111011100111010000010110011011110110011010010110111100000110011011101010001001100111111000100111111001100100011001; }
   Call "iddq_capture" { 
      "_pi"=100000101100101000000110001101000111010; "_po"=LLHHLLLHHLHHHLLLLL; }
   "pattern 3": Call "load_unload" { 
      "test_so"=LHLLLHLLHHHHHLLLLHHLLHLLHHLLHHHLLLHLHHLHHHHLHHLLHHLHHHLLLLLLHHLHHHLLLLLHLLLLHHLHHHLHHHLLHHHLHLLLLLHLHHLLHHLHHHHLHHLLHHLHLLHLHHLHHHHLLLLLHHLLHHLHHHLHLHLLLHLLHHLLHHHHHHLLLHLLHHHHHHLLHHLLXLLLHHLLH; 
      "test_si"=1100110101110010101101001001010010101111011101110011110000111100011001111101100111100000110001010011001111101101011111101111100010101100110010000010100111011001110010010001011010000000100000000; }
   Call "iddq_capture" { 
      "_pi"=111111000000101010011001001101000111011; "_po"=LLLHLHLHHLHHHHLLLL; }
   "pattern 4": Call "load_unload" { 
      "test_so"=HHLLHHLHLHHHLLHLHLHHLHLLHLLHLHLLHLHLHHHHLHHHLHHHLLHHHHLLLLHHHHLLLHHLLHHHHHLHHLLHHHHLLLLLHHLLLHLHLLHHLLHHHHHLHHLHLHHHHHHLHHHHHLLLHLHLHHLLHHLLHLLLLLHLHLLHHHLHHLLHHHLLHLLHLLLHLHHLHLLLLLLLXLLLLLLLL; 
      "test_si"=0001010010001000111001101100100011100011001100100001001001010011011100001001001011100101101000101111111100101000110111010010010111001110101100011101101100111110111111110010100001000010110111111; }
   Call "iddq_capture" { 
      "_pi"=100000111000101001010001100101000111001; "_po"=LLHHHHHHHHHHHLLLLL; }
   "pattern 5": Call "load_unload" { 
      "test_so"=LLLHLHLLHLLLHLLLHHHLLHHLHHLLHLLLHHHLLLHHLLHHLLHLLLLHLLHLLHLHLLHHLHHHLLLLHLLHLLHLHHHLLHLHHLHLLLHLHHHHHHHHLLHLHLLLHHLHHHLHLLHLLHLHHHLLHHHLHLHHLLLHHHLHHLHHLLHHHHHLHHHHHHHHLLHLHLLLLHLLLLHLXHLHHHHHH; 
      "test_si"=1000000100111110000110011000111111001000100101110011010110011111100011101101110010000011101010000111110001111101011001010010110010010100110111000001101110101100111000001111101010011100010000010; }
   Call "iddq_capture" { 
      "_pi"=110110111110101011011100000111000111101; "_po"=HLHLHLLHHHLHHHLLLL; }
   "pattern 6": Call "load_unload" { 
      "test_so"=HLLLLLLHLLHHHHHLLLLHHLLHHLLLHHHHHHLLHLLLHLLHLHHHLLHHLHLHHLLHHHHHHLLLHHHLHHLHHHLLHLLLLLHHHLHLHLLLLHHHHHLLLHHHHHLHLHHLLHLHLLHLHHLLHLLHLHLLHHLHHHLLLLLHHLHHHLHLHHLLHHHLLLLLHHHHHLHLHLLHHHLLXHLLLLLHL; 
      "test_si"=1011110011101001100001001000000100110001100010001111111101100011001011100101010111100101010010000101000100111001111111110100000100101101010001101110100101100101000100011111000111010101001000100; }
   Call "iddq_capture" { 
      "_pi"=110011001110001000011011011101000111111; "_po"=LHHHLHHHHHHHHHHLLL; }
   "pattern 7": Call "load_unload" { 
      "test_so"=HLHHHHLLHHHLHLLHHLLLLHLLHLLLLLLHLLHHLLLHHLLLHLLLHHHHHHHHLHHLLLHHLLHLHHHLLHLHLHLHHHHLLHLHLHLLHLLLLHLHLLLHLLHHHLLHHHHHHHHHLHLLLLLHLLHLHHLHLHLLLHHLHHHLHLLHLHHLLHLHLLLHLLLHHHHHLLLHHHLHLHLHXLHLLLHLL; 
      "test_si"=1101010010101001101010010011000000110111111111111000010110000100000101100111101101110010110010000011111001010110100011101011101111110111101110110101100011110110011011011110100011000011101111011; }
   Call "iddq_capture" { 
      "_pi"=111101111010111010000110000001000111100; "_po"=LHHHLLHLLHHHLHLLLL; }
   "pattern 8": Call "load_unload" { 
      "test_so"=HHLHLHLLHLHLHLLHHLHLHLLHLLHHLLLLLLHHLHHHHHHHHHHHHLLLLHLHHLLLLHLLLLLHLHHLLHHHHLHHLHHHLLHLHHLLHLLLLLHHHHHLLHLHLHHLHLLLHHHLHLHHHLHHHHHHLHHHHLHHHLHHLHLHHLLLHHHHLHHLLHHLHHLHHHHLHLLLHHLLLLHHXLHHHHLHH; 
      "test_si"=1110010100010110011101100011100001000100011010110100100001111100100000101100100011000001000000010110000110100111110001110100101101100111110011001110001101000000010011010010010001101100001110100; }
   Call "iddq_capture" { 
      "_pi"=100000101010111011010011011101000111100; "_po"=HLLLHLLLLLLHLHHLLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=HHHLLHLHLLLHLHHLLHHHLHHLLLHHHLLLLHLLLHLLLHHLHLHHLHLLHLLLLHHHHHLLHLLLLLHLHHLLHLLLHHLLLLLHLLLLLLLHLHHLLLLHHLHLLHHHHHLLLHHHLHLLHLHHLHHLLHHHHHLLHHLLHHHLLLHHLHLLLLLLLHLLHHLHLLHLLHLLLHHLHHLLXLHHHLHLL; 
      "test_si"=1110000000111101100010000101100100000101001111001100111010110101101010000101010011001101100001011111001011110001100111000011101111010011101111110011100011111111010110010000100011011001000101000; }
   Call "iddq_capture" { 
      "_pi"=100110010000001011001001001101000111010; "_po"=HLHLLHHHHHHLHHHLLL; }
   "pattern 10": Call "load_unload" { 
      "test_so"=HHHLLLLLLLHHHHLHHLLLHLLLLHLHHLLHLLLLLHLHLLHHHHLLHHLLHHHLHLHHLHLHHLHLHLLLLHLHLHLLHHLLHHLHHLLLLHLHHHHHLLHLHHHHLLLHHLLHHHLLLLHHHLHHHHLHLLHHHLHHHHHHLLHHHLLLHHHHHHHHLHLHHLLHLLLLHLLLHHLHHLLHXLLHLHLLL; 
      "test_si"=1010110011101100001001001000000110001110011011011010010011111010101110001101010010001001111100100000100111000000111011011011010110111101000011100001000101110110101001000111011001000101000101100; }
   Call "iddq_capture" { 
      "_pi"=100101110100101001011010101101000111010; "_po"=HLHLLLLHLLHLHHHLLL; }
   "pattern 11": Call "load_unload" { 
      "test_so"=HLHLHHLLHHHLHHLLLLHLLHLLHLLLLLLHHLLLHHHLLHHLHHLHHLHLLHLLHHHHHLHLHLHHHLLLHHLHLHLLHLLLHLLHHHHHLLHLLLLLHLLHHHLLLLLLHHHLHHLHHLHHLHLHHLHHHHLHLLLLHHHLLLLHLLLHLHHHLHHLHLHLLHLLLHHHLHHLLHLLLHLHXLLHLHHLL; 
      "test_si"=0010000100101000010001010101001001100101100000000000011101000111111000010011000010110110001101110110011110101000001110100111001011010111000110101100000101100010111110110000100011011100001100111; }
   Call "iddq_capture" { 
      "_pi"=110110001100011010000000010101000111011; "_po"=LLHHHHLLLLLHHLHLLL; }
   "pattern 12": Call "load_unload" { 
      "test_so"=LLHLLLLHLLHLHLLLLHLLLHLHLHLHLLHLLHHLLHLHHLLLLLLLLLLLLHHHLHLLLHHHHHHLLLLHLLHHLLLLHLHHLHHLLLHHLHHHLHHLLHHHHLHLHLLLLLHHHLHLLHHHLLHLHHLHLHHHLLLHHLHLHHLLLLLHLHHLLLHLHHHHHLHHLLLLHLLLHHLHHHLLXLHHLLHHH; 
      "test_si"=1100111110011111011111101001001011000011000110100000111111001111010010011101101111001111010000110110010111001101011000101100100001100100110000011010000111000001010110011011100111010101101011011; }
   Call "iddq_capture" { 
      "_pi"=111010100100101001011011001111000111011; "_po"=HLHLHHHLLLLHLHLLLL; }
   "pattern 13": Call "load_unload" { 
      "test_so"=HHLLHHHHHLLHHHHHLHHHHHHLHLLHLLHLHHLLLLHHLLLHHLHLLLLLHHHHHHLLHHHHLHLLHLLHHHLHHLHHHHLLHHHHLHLLLLHHLHHLLHLHHHLLHHLHLHHLLLHLHHLLHLLLLHHLLHLLHHLLLLLHHLHLLLLHHHLLLLLHLHLHHLLHHLHHHLLHHHLHLHLHXLHLHHLHH; 
      "test_si"=1001100001100111100011001101101100100111101001011001000100101100000011011111011110110011010100100001100000011001101001010000100010011111010100000111111011101010101011011000001001111100110001110; }
   Call "iddq_capture" { 
      "_pi"=111100010010111000011001100101000111011; "_po"=HLLHLHLHLLHLHHLLLL; }
   "pattern 14": Call "load_unload" { 
      "test_so"=HLLHHLLLLHHLLHHHHLLLHHLLHHLHHLHHLLHLLHHHHLHLLHLHHLLHLLLHLLHLHHLLLLLLHHLHHHHHLHHHHLHHLLHHLHLHLLHLLLLHHLLLLLLHHLLHHLHLLHLHLLLLHLLLHLLHHHHHLHLHLLLLLHHHHHHLHHHLHLHLHLHLHHLHHLLLLLHLLHHHHHLLXHLLLHHHL; 
      "test_si"=1000000001100000000011001101110001001011111011011100111101100100100001111101000110000110111100110111010100000101011110000011001101101110001000001110100111101101110001111000001000101010010101001; }
   Call "iddq_capture" { 
      "_pi"=110111110100011011000100001111000111101; "_po"=LLLLHLLLHHHHLHLLLL; }
   "pattern 15": Call "load_unload" { 
      "test_so"=HLLLLLLLLHHLLLLLLLLLHHLLHHLHHHLLLHLLHLHHHHHLHHLHHHLLHHHHLHHLLHLLHLLLLHHHHHLHLLLHHLLLLHHLHHHHLLHHLHHHLHLHLLLLLHLHLHHHHLLLLLHHLLHHLHHLHHHLLLHLLLLLHHHLHLLHHHHLHHLHHHLLLHHHHLLLLLHLLLHLHLHLXHLHLHLLH; 
      "test_si"=0011010110001000001110100111010101101111110110100111101010010001110011001101101011010011110001011101101110010000111010101010011111001100011010000100010011010100011100101000110000111101010101110; }
   Call "iddq_capture" { 
      "_pi"=101100101000101011000001000101000111011; "_po"=LLHHHHHLHHLHHLHLLL; }
   "pattern 16": Call "load_unload" { 
      "test_so"=LLHHLHLHHLLLHLLLLLHHHLHLLHHHLHLHLHHLHHHHHHLHHLHLLHHHHLHLHLLHLLLHHHLLHHLLHHLHHLHLHHLHLLHHHHLLLHLHHHLHHLHHHLLHLLLLHHHLHLHLHLHLLHHHHHLLHHLLLHHLHLLLLHLLLHLLHHLHLHLLLHHHLLHLHLLLHHLLLLHHHHLHXHLHLHHHL; 
      "test_si"=1010101011000000010000001100010111000111010001101011111101001000001010000000000101100101000110011010001111010011011101100011111001110100100001110101010110010110000010100101110111011010011001001; }
   Call "iddq_capture" { 
      "_pi"=110111010110011011001111000101000111101; "_po"=LLLLHLLLHLHLLHHLLL; }
   "pattern 17": Call "load_unload" { 
      "test_so"=HLHLHLHLHHLLLLLLLHLLLLLLHHLLLHLHHHLLLHHHLHLLLHHLHLHHHHHHLHLLHLLLLLHLHLLLLLLLLLLHLHHLLHLHLLLHHLLHHLHLLLHHHHLHLLHHLHHHLHHLLLHHHHHLLHHHLHLLHLLLLHHHLHLHLHLHHLLHLHHLLLLLHLHLLHLHHHLHHHLHHLHLXHHLLHLLH; 
      "test_si"=1110110110111011110011111000111010001001001001010001001010000110010101111000010011110000101010110000001001010110101110001010010100100010110111010000100110001100100010010110001110011101001001011; }
   Call "iddq_capture" { 
      "_pi"=110111011010101011000110010111000111111; "_po"=LLHLLLLHLLLLHHHLLL; }
   "pattern 18": Call "load_unload" { 
      "test_so"=HHHLHHLHHLHHHLHHHHLLHHHHHLLLHHHLHLLLHLLHLLHLLHLHLLLHLLHLHLLLLHHLLHLHLHHHHLLLLHLLHHHHLLLLHLHLHLHHLLLLLLHLLHLHLHHLHLHHHLLLHLHLLHLHLLHLLLHLHHLHHHLHLLLLHLLHHLLLHHLLHLLLHLLHLHHLLLHHHLLHHHLHXLHLLHLHH; 
      "test_si"=1110101011100110101000001010111101001011001000010100010011110101001000011100001000000110010001001101100100101111100000110111010110101001001110011010100100011100011011001011101010101110001110110; }
   Call "iddq_capture" { 
      "_pi"=101110011000001000010111100111000111010; "_po"=HLLLHLLHLLLHLHHLLL; }
   "pattern 19": Call "load_unload" { 
      "test_so"=HHHLHLHLHHHLLHHLHLHLLLLLHLHLHHHHLHLLHLHHLLHLLLLHLHLLLHLLHHHHLHLHLLHLLLLHHHLLLLHLLLLLLHHLLHLLLHLLHHLHHLLHLLHLHHHHHLLLLLHHLHHHLHLHHLHLHLLHLLHHHLLHHLHLHLLHLLLHHHLLLHHLHHLLHLHHHLHLHLHLHHHLXLHHHLHHL; 
      "test_si"=1001111101011100111011100100011101110011111110001000001000011010000111000010110110001010111011110110110011000000011100111001000011000011111101110110101000000011101011111011101100010110010001110; }
   Call "iddq_capture" { 
      "_pi"=110001110000001001011010001101000111110; "_po"=HHHHHLLLLHLLHHLLLL; }
   "end 19 unload": Call "load_unload" { 
      "test_so"=HLLHHHHHLHLHHHLLHHHLHHHLLHLLLHHHLHHHLLHHHHHHHLLLHLLLLLHLLLLHHLHLLLLHHHLLLLHLHHLHHLLLHLHLHHHLHHHHLHHLHHLLHHLLLLLLLHHHLLHHHLLHLLLLHHLLLLHHHHHHLHHHLHHLHLHLLLLLLLHHHLHLHHHHHLHHHLHHLLLHLHHLXHLLLHHHL; }
}

// Patterns reference 84 V statements, generating 4116 test cycles
