// Seed: 3001129
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input  tri1 id_2,
    output tri0 id_3,
    input  tri0 id_4
);
endmodule
module module_1 (
    output wire id_0
);
  tri0 id_2;
  assign id_0 = id_2;
  wire id_3;
  assign id_2 = 1;
  wire id_4;
  module_0(
      id_2, id_0, id_2, id_2, id_2
  );
  wire id_5;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri1 id_4
);
  module_0(
      id_4, id_2, id_3, id_4, id_3
  );
endmodule
