{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543126150466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543126150475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 01:09:10 2018 " "Processing started: Sun Nov 25 01:09:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543126150475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126150475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VPAtest -c VPAtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off VPAtest -c VPAtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126150476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543126152375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543126152375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126189279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126189291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126189301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126189313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpatest.v 3 3 " "Found 3 design units, including 3 entities, in source file vpatest.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAtest " "Found entity 1: VGAtest" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189329 ""} { "Info" "ISGN_ENTITY_NAME" "2 outlet " "Found entity 2: outlet" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189329 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_RateDivider " "Found entity 3: vga_RateDivider" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126189329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalestaff.v 1 1 " "Found 1 design units, including 1 entities, in source file scalestaff.v" { { "Info" "ISGN_ENTITY_NAME" "1 scalestaff " "Found entity 1: scalestaff" {  } { { "scalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/scalestaff.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126189340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spacenote.v 1 1 " "Found 1 design units, including 1 entities, in source file spacenote.v" { { "Info" "ISGN_ENTITY_NAME" "1 spacenote " "Found entity 1: spacenote" {  } { { "spacenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/spacenote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126189355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linenote.v 1 1 " "Found 1 design units, including 1 entities, in source file linenote.v" { { "Info" "ISGN_ENTITY_NAME" "1 linenote " "Found entity 1: linenote" {  } { { "linenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/linenote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126189375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newscalestaff.v 1 1 " "Found 1 design units, including 1 entities, in source file newscalestaff.v" { { "Info" "ISGN_ENTITY_NAME" "1 newscalestaff " "Found entity 1: newscalestaff" {  } { { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126189393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126189393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGAtest " "Elaborating entity \"VGAtest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543126189685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VPAtest.v(129) " "Verilog HDL assignment warning at VPAtest.v(129): truncated value with size 32 to match size of target (1)" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543126189690 "|VGAtest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "VPAtest.v" "VGA" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126189721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126189750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126189946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126190000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126190000 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543126190000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126190264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126190264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126190269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126190630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126190630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126190638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126190925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126190925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126190930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126191216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126191216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191404 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543126191404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126191602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126191602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linenote linenote:s0 " "Elaborating entity \"linenote\" for hierarchy \"linenote:s0\"" {  } { { "VPAtest.v" "s0" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram linenote:s0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"linenote:s0\|altsyncram:altsyncram_component\"" {  } { { "linenote.v" "altsyncram_component" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/linenote.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "linenote:s0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"linenote:s0\|altsyncram:altsyncram_component\"" {  } { { "linenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/linenote.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "linenote:s0\|altsyncram:altsyncram_component " "Instantiated megafunction \"linenote:s0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file linenote.mif " "Parameter \"init_file\" = \"linenote.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 60 " "Parameter \"numwords_a\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191711 ""}  } { { "linenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/linenote.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543126191711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1pm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1pm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1pm1 " "Found entity 1: altsyncram_1pm1" {  } { { "db/altsyncram_1pm1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_1pm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126191873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126191873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1pm1 linenote:s0\|altsyncram:altsyncram_component\|altsyncram_1pm1:auto_generated " "Elaborating entity \"altsyncram_1pm1\" for hierarchy \"linenote:s0\|altsyncram:altsyncram_component\|altsyncram_1pm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newscalestaff newscalestaff:n0 " "Elaborating entity \"newscalestaff\" for hierarchy \"newscalestaff:n0\"" {  } { { "VPAtest.v" "n0" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newscalestaff:n0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"newscalestaff:n0\|altsyncram:altsyncram_component\"" {  } { { "newscalestaff.v" "altsyncram_component" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newscalestaff:n0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"newscalestaff:n0\|altsyncram:altsyncram_component\"" {  } { { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126191955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newscalestaff:n0\|altsyncram:altsyncram_component " "Instantiated megafunction \"newscalestaff:n0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../scalestaff.mif " "Parameter \"init_file\" = \"../scalestaff.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543126191956 ""}  } { { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543126191956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fco1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fco1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fco1 " "Found entity 1: altsyncram_fco1" {  } { { "db/altsyncram_fco1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_fco1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543126192126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126192126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fco1 newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated " "Elaborating entity \"altsyncram_fco1\" for hierarchy \"newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126192130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outlet outlet:o2 " "Elaborating entity \"outlet\" for hierarchy \"outlet:o2\"" {  } { { "VPAtest.v" "o2" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126192183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VPAtest.v(186) " "Verilog HDL assignment warning at VPAtest.v(186): truncated value with size 32 to match size of target (6)" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543126192185 "|VGAtest|outlet:o2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_RateDivider vga_RateDivider:vrd0 " "Elaborating entity \"vga_RateDivider\" for hierarchy \"vga_RateDivider:vrd0\"" {  } { { "VPAtest.v" "vrd0" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126192421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VPAtest.v(204) " "Verilog HDL assignment warning at VPAtest.v(204): truncated value with size 32 to match size of target (9)" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543126192422 "|VGAtest|vga_RateDivider:vrd0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[15\] " "Net \"scaleaddress\[15\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[15\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[14\] " "Net \"scaleaddress\[14\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[14\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[13\] " "Net \"scaleaddress\[13\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[13\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[12\] " "Net \"scaleaddress\[12\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[12\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[11\] " "Net \"scaleaddress\[11\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[11\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[10\] " "Net \"scaleaddress\[10\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[10\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[9\] " "Net \"scaleaddress\[9\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[9\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[8\] " "Net \"scaleaddress\[8\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[8\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[7\] " "Net \"scaleaddress\[7\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[7\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192534 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[6\] " "Net \"scaleaddress\[6\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[6\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192534 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543126192534 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[15\] " "Net \"scaleaddress\[15\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[15\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[14\] " "Net \"scaleaddress\[14\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[14\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[13\] " "Net \"scaleaddress\[13\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[13\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[12\] " "Net \"scaleaddress\[12\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[12\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[11\] " "Net \"scaleaddress\[11\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[11\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[10\] " "Net \"scaleaddress\[10\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[10\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[9\] " "Net \"scaleaddress\[9\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[9\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[8\] " "Net \"scaleaddress\[8\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[8\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[7\] " "Net \"scaleaddress\[7\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[7\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[6\] " "Net \"scaleaddress\[6\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[6\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192537 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543126192537 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[15\] " "Net \"scaleaddress\[15\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[15\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[14\] " "Net \"scaleaddress\[14\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[14\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[13\] " "Net \"scaleaddress\[13\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[13\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[12\] " "Net \"scaleaddress\[12\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[12\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[11\] " "Net \"scaleaddress\[11\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[11\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[10\] " "Net \"scaleaddress\[10\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[10\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[9\] " "Net \"scaleaddress\[9\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[9\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[8\] " "Net \"scaleaddress\[8\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[8\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[7\] " "Net \"scaleaddress\[7\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[7\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaleaddress\[6\] " "Net \"scaleaddress\[6\]\" is missing source, defaulting to GND" {  } { { "VPAtest.v" "scaleaddress\[6\]" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543126192550 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543126192550 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a3 " "Synthesized away node \"newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fco1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_fco1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 85 0 0 } } { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126192772 "|VGAtest|newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a4 " "Synthesized away node \"newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fco1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_fco1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 85 0 0 } } { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126192772 "|VGAtest|newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a5 " "Synthesized away node \"newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fco1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_fco1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 85 0 0 } } { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126192772 "|VGAtest|newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a6 " "Synthesized away node \"newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fco1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_fco1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 85 0 0 } } { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126192772 "|VGAtest|newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a7 " "Synthesized away node \"newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fco1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_fco1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 85 0 0 } } { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126192772 "|VGAtest|newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a8 " "Synthesized away node \"newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fco1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_fco1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 85 0 0 } } { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126192772 "|VGAtest|newscalestaff:n0|altsyncram:altsyncram_component|altsyncram_fco1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "linenote:s0\|altsyncram:altsyncram_component\|altsyncram_1pm1:auto_generated\|q_a\[0\] " "Synthesized away node \"linenote:s0\|altsyncram:altsyncram_component\|altsyncram_1pm1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1pm1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_1pm1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "linenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/linenote.v" 85 0 0 } } { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126192772 "|VGAtest|linenote:s0|altsyncram:altsyncram_component|altsyncram_1pm1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "linenote:s0\|altsyncram:altsyncram_component\|altsyncram_1pm1:auto_generated\|q_a\[1\] " "Synthesized away node \"linenote:s0\|altsyncram:altsyncram_component\|altsyncram_1pm1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1pm1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_1pm1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "linenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/linenote.v" 85 0 0 } } { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126192772 "|VGAtest|linenote:s0|altsyncram:altsyncram_component|altsyncram_1pm1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "linenote:s0\|altsyncram:altsyncram_component\|altsyncram_1pm1:auto_generated\|q_a\[2\] " "Synthesized away node \"linenote:s0\|altsyncram:altsyncram_component\|altsyncram_1pm1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1pm1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_1pm1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "linenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/linenote.v" 85 0 0 } } { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126192772 "|VGAtest|linenote:s0|altsyncram:altsyncram_component|altsyncram_1pm1:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543126192772 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543126192772 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543126194341 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543126194713 "|VGAtest|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543126194713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543126195023 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"newscalestaff:n0\|altsyncram:altsyncram_component\|altsyncram_fco1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_fco1.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altsyncram_fco1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 85 0 0 } } { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 90 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126195689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543126196311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543126196311 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543126196446 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543126196446 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126196740 "|VGAtest|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126196740 "|VGAtest|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543126196740 "|VGAtest|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543126196740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543126196745 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543126196745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543126196745 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543126196745 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543126196745 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543126196745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543126196745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543126197204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 01:09:57 2018 " "Processing ended: Sun Nov 25 01:09:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543126197204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543126197204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543126197204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543126197204 ""}
