Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Fri Jan 27 05:45:41 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U43/A (INVX8_RVT)                                     0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U43/Y (INVX8_RVT)                                               0.0646                         0.0099     2.1143 f
  wptr_full/n146 (net)                          3       2.6114                                             0.0000     2.1143 f
  wptr_full/U10/A1 (OR2X1_RVT)                                    0.0000    0.0646    0.0000               0.0000     2.1143 f
  wptr_full/U10/Y (OR2X1_RVT)                                               0.0359                         0.0796     2.1938 f
  wptr_full/n136 (net)                          3       1.6399                                             0.0000     2.1938 f
  wptr_full/U14/A1 (NAND2X0_RVT)                                  0.0000    0.0359    0.0000               0.0000     2.1938 f
  wptr_full/U14/Y (NAND2X0_RVT)                                             0.0694                         0.0628     2.2566 r
  wptr_full/n213 (net)                          4       2.0706                                             0.0000     2.2566 r
  wptr_full/U9/A1 (NAND2X0_RVT)                                   0.0000    0.0694    0.0000               0.0000     2.2566 r
  wptr_full/U9/Y (NAND2X0_RVT)                                              0.0582                         0.0494     2.3060 f
  wptr_full/n196 (net)                          2       1.0823                                             0.0000     2.3060 f
  wptr_full/U8/A4 (AO22X1_RVT)                                    0.0000    0.0582    0.0000               0.0000     2.3060 f
  wptr_full/U8/Y (AO22X1_RVT)                                               0.0369                         0.0773     2.3833 f
  wptr_full/n266 (net)                          2       2.1905                                             0.0000     2.3833 f
  wptr_full/U13/A1 (XNOR2X2_RVT)                                  0.0000    0.0369    0.0000               0.0000     2.3833 f
  wptr_full/U13/Y (XNOR2X2_RVT)                                             0.0318                         0.0892     2.4725 r
  wptr_full/n25 (net)                           1       0.5524                                             0.0000     2.4725 r
  wptr_full/U12/A1 (AND3X1_RVT)                                   0.0000    0.0318    0.0000               0.0000     2.4725 r
  wptr_full/U12/Y (AND3X1_RVT)                                              0.0272                         0.0590     2.5315 r
  wptr_full/n29 (net)                           1       0.5165                                             0.0000     2.5315 r
  wptr_full/U11/A2 (AND3X1_RVT)                                   0.0000    0.0272    0.0000               0.0000     2.5315 r
  wptr_full/U11/Y (AND3X1_RVT)                                              0.0272                         0.0644     2.5959 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     2.5959 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0272    0.0000               0.0000     2.5959 r
  data arrival time                                                                                                   2.5959

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     1.6500 r
  library setup time                                                                                      -0.1275     1.5225
  data required time                                                                                                  1.5225
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5225
  data arrival time                                                                                                  -2.5959
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.0734


  Startpoint: wdata_in[7]
              (input port clocked by wclk)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                    0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      0.4000     1.4000 r
  wdata_in[7] (in)                                           0.2506                         0.2506     1.6506 r
  wdata_in[7] (net)              1     2505.9155                                            0.0000     1.6506 r
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1820                         0.4430     2.0936 r
  io_r_wdata_in_7__net (net)     1       0.5112                                             0.0000     2.0936 r
  wdata_reg_7_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.0936 r
  data arrival time                                                                                    2.0936

  clock wclk2x (rise edge)                                                                  0.3750     0.3750
  clock network delay (ideal)                                                               1.0000     1.3750
  clock uncertainty                                                                        -0.1000     1.2750
  wdata_reg_7_/CLK (SDFFARX1_RVT)                                                           0.0000     1.2750 r
  library setup time                                                                       -0.1722     1.1028
  data required time                                                                                   1.1028
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.1028
  data arrival time                                                                                   -2.0936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9907


  Startpoint: wdata_in[6]
              (input port clocked by wclk)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                    0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      0.4000     1.4000 r
  wdata_in[6] (in)                                           0.2506                         0.2506     1.6506 r
  wdata_in[6] (net)              1     2505.9155                                            0.0000     1.6506 r
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1820                         0.4430     2.0936 r
  io_r_wdata_in_6__net (net)     1       0.5112                                             0.0000     2.0936 r
  wdata_reg_6_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.0936 r
  data arrival time                                                                                    2.0936

  clock wclk2x (rise edge)                                                                  0.3750     0.3750
  clock network delay (ideal)                                                               1.0000     1.3750
  clock uncertainty                                                                        -0.1000     1.2750
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                           0.0000     1.2750 r
  library setup time                                                                       -0.1722     1.1028
  data required time                                                                                   1.1028
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.1028
  data arrival time                                                                                   -2.0936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9907


  Startpoint: wdata_in[5]
              (input port clocked by wclk)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                    0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      0.4000     1.4000 r
  wdata_in[5] (in)                                           0.2506                         0.2506     1.6506 r
  wdata_in[5] (net)              1     2505.9155                                            0.0000     1.6506 r
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1820                         0.4430     2.0936 r
  io_r_wdata_in_5__net (net)     1       0.5112                                             0.0000     2.0936 r
  wdata_reg_5_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.0936 r
  data arrival time                                                                                    2.0936

  clock wclk2x (rise edge)                                                                  0.3750     0.3750
  clock network delay (ideal)                                                               1.0000     1.3750
  clock uncertainty                                                                        -0.1000     1.2750
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                           0.0000     1.2750 r
  library setup time                                                                       -0.1722     1.1028
  data required time                                                                                   1.1028
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.1028
  data arrival time                                                                                   -2.0936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9907


  Startpoint: wdata_in[4]
              (input port clocked by wclk)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                    0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      0.4000     1.4000 r
  wdata_in[4] (in)                                           0.2506                         0.2506     1.6506 r
  wdata_in[4] (net)              1     2505.9155                                            0.0000     1.6506 r
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1820                         0.4430     2.0936 r
  io_r_wdata_in_4__net (net)     1       0.5112                                             0.0000     2.0936 r
  wdata_reg_4_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.0936 r
  data arrival time                                                                                    2.0936

  clock wclk2x (rise edge)                                                                  0.3750     0.3750
  clock network delay (ideal)                                                               1.0000     1.3750
  clock uncertainty                                                                        -0.1000     1.2750
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                           0.0000     1.2750 r
  library setup time                                                                       -0.1722     1.1028
  data required time                                                                                   1.1028
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.1028
  data arrival time                                                                                   -2.0936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9907


  Startpoint: wdata_in[3]
              (input port clocked by wclk)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                    0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      0.4000     1.4000 r
  wdata_in[3] (in)                                           0.2506                         0.2506     1.6506 r
  wdata_in[3] (net)              1     2505.9155                                            0.0000     1.6506 r
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1820                         0.4430     2.0936 r
  io_r_wdata_in_3__net (net)     1       0.5112                                             0.0000     2.0936 r
  wdata_reg_3_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.0936 r
  data arrival time                                                                                    2.0936

  clock wclk2x (rise edge)                                                                  0.3750     0.3750
  clock network delay (ideal)                                                               1.0000     1.3750
  clock uncertainty                                                                        -0.1000     1.2750
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                           0.0000     1.2750 r
  library setup time                                                                       -0.1722     1.1028
  data required time                                                                                   1.1028
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.1028
  data arrival time                                                                                   -2.0936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9907


  Startpoint: wdata_in[2]
              (input port clocked by wclk)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                    0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      0.4000     1.4000 r
  wdata_in[2] (in)                                           0.2506                         0.2506     1.6506 r
  wdata_in[2] (net)              1     2505.9155                                            0.0000     1.6506 r
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1820                         0.4430     2.0936 r
  io_r_wdata_in_2__net (net)     1       0.5112                                             0.0000     2.0936 r
  wdata_reg_2_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.0936 r
  data arrival time                                                                                    2.0936

  clock wclk2x (rise edge)                                                                  0.3750     0.3750
  clock network delay (ideal)                                                               1.0000     1.3750
  clock uncertainty                                                                        -0.1000     1.2750
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                           0.0000     1.2750 r
  library setup time                                                                       -0.1722     1.1028
  data required time                                                                                   1.1028
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.1028
  data arrival time                                                                                   -2.0936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9907


  Startpoint: wdata_in[1]
              (input port clocked by wclk)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                    0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      0.4000     1.4000 r
  wdata_in[1] (in)                                           0.2506                         0.2506     1.6506 r
  wdata_in[1] (net)              1     2505.9155                                            0.0000     1.6506 r
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1820                         0.4430     2.0936 r
  io_r_wdata_in_1__net (net)     1       0.5112                                             0.0000     2.0936 r
  wdata_reg_1_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.0936 r
  data arrival time                                                                                    2.0936

  clock wclk2x (rise edge)                                                                  0.3750     0.3750
  clock network delay (ideal)                                                               1.0000     1.3750
  clock uncertainty                                                                        -0.1000     1.2750
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                           0.0000     1.2750 r
  library setup time                                                                       -0.1722     1.1028
  data required time                                                                                   1.1028
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.1028
  data arrival time                                                                                   -2.0936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9907


  Startpoint: wdata_in[0]
              (input port clocked by wclk)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                    0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      0.4000     1.4000 r
  wdata_in[0] (in)                                           0.2506                         0.2506     1.6506 r
  wdata_in[0] (net)              1     2505.9155                                            0.0000     1.6506 r
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1820                         0.4430     2.0936 r
  io_r_wdata_in_0__net (net)     1       0.5112                                             0.0000     2.0936 r
  wdata_reg_0_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.0936 r
  data arrival time                                                                                    2.0936

  clock wclk2x (rise edge)                                                                  0.3750     0.3750
  clock network delay (ideal)                                                               1.0000     1.3750
  clock uncertainty                                                                        -0.1000     1.2750
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                           0.0000     1.2750 r
  library setup time                                                                       -0.1722     1.1028
  data required time                                                                                   1.1028
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.1028
  data arrival time                                                                                   -2.0936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9907


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U62/A1 (AND2X1_RVT)                                   0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U62/Y (AND2X1_RVT)                                              0.0400                         0.0615     2.1659 r
  wptr_full/n70 (net)                           1       0.6082                                             0.0000     2.1659 r
  wptr_full/U39/A1 (AND2X1_RVT)                                   0.0000    0.0400    0.0000               0.0000     2.1659 r
  wptr_full/U39/Y (AND2X1_RVT)                                              0.0273                         0.0550     2.2209 r
  wptr_full/n135 (net)                          2       1.1266                                             0.0000     2.2209 r
  wptr_full/U38/A1 (NAND2X0_RVT)                                  0.0000    0.0273    0.0000               0.0000     2.2209 r
  wptr_full/U38/Y (NAND2X0_RVT)                                             0.0592                         0.0496     2.2705 f
  wptr_full/n150 (net)                          3       1.7146                                             0.0000     2.2705 f
  wptr_full/U113/A2 (AND2X1_RVT)                                  0.0000    0.0592    0.0000               0.0000     2.2705 f
  wptr_full/U113/Y (AND2X1_RVT)                                             0.0297                         0.0736     2.3440 f
  wptr_full/n218 (net)                          2       1.3966                                             0.0000     2.3440 f
  wptr_full/U6/A (INVX1_RVT)                                      0.0000    0.0297    0.0000               0.0000     2.3440 f
  wptr_full/U6/Y (INVX1_RVT)                                                0.0204                         0.0224     2.3665 r
  wptr_full/n225 (net)                          1       0.6082                                             0.0000     2.3665 r
  wptr_full/U194/A1 (AND2X1_RVT)                                  0.0000    0.0204    0.0000               0.0000     2.3665 r
  wptr_full/U194/Y (AND2X1_RVT)                                             0.0307                         0.0539     2.4203 r
  wptr_full/n229 (net)                          2       1.7042                                             0.0000     2.4203 r
  wptr_full/U203/S0 (MUX21X1_RVT)                                 0.0000    0.0307    0.0000               0.0000     2.4203 r
  wptr_full/U203/Y (MUX21X1_RVT)                                            0.0341                         0.0795     2.4999 r
  wptr_full/n270 (net)                          1       0.5122                                             0.0000     2.4999 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0341    0.0000               0.0000     2.4999 r
  data arrival time                                                                                                   2.4999

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1296     1.5204
  data required time                                                                                                  1.5204
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5204
  data arrival time                                                                                                  -2.4999
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9794


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U103/A3 (AND3X1_RVT)                                  0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U103/Y (AND3X1_RVT)                                             0.0365                         0.0871     2.1915 r
  wptr_full/n95 (net)                           1       0.6222                                             0.0000     2.1915 r
  wptr_full/U102/A1 (NAND3X0_RVT)                                 0.0000    0.0365    0.0000               0.0000     2.1915 r
  wptr_full/U102/Y (NAND3X0_RVT)                                            0.0496                         0.0425     2.2339 f
  wptr_full/n94 (net)                           1       0.5546                                             0.0000     2.2339 f
  wptr_full/U31/A1 (NAND2X0_RVT)                                  0.0000    0.0496    0.0000               0.0000     2.2339 f
  wptr_full/U31/Y (NAND2X0_RVT)                                             0.0717                         0.0696     2.3036 r
  wptr_full/n183 (net)                          3       2.0445                                             0.0000     2.3036 r
  wptr_full/U155/A2 (OR2X1_RVT)                                   0.0000    0.0717    0.0000               0.0000     2.3036 r
  wptr_full/U155/Y (OR2X1_RVT)                                              0.0310                         0.0684     2.3719 r
  wptr_full/n182 (net)                          2       1.3385                                             0.0000     2.3719 r
  wptr_full/U167/A (INVX1_RVT)                                    0.0000    0.0310    0.0000               0.0000     2.3719 r
  wptr_full/U167/Y (INVX1_RVT)                                              0.0280                         0.0270     2.3989 f
  wptr_full/n247 (net)                          2       1.6204                                             0.0000     2.3989 f
  wptr_full/U170/S0 (MUX21X1_RVT)                                 0.0000    0.0280    0.0000               0.0000     2.3989 f
  wptr_full/U170/Y (MUX21X1_RVT)                                            0.0342                         0.0786     2.4775 r
  wptr_full/wgraynext[9] (net)                  1       0.5122                                             0.0000     2.4775 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0342    0.0000               0.0000     2.4775 r
  data arrival time                                                                                                   2.4775

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1296     1.5204
  data required time                                                                                                  1.5204
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5204
  data arrival time                                                                                                  -2.4775
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9571


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U43/A (INVX8_RVT)                                     0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U43/Y (INVX8_RVT)                                               0.0646                         0.0099     2.1143 f
  wptr_full/n146 (net)                          3       2.6114                                             0.0000     2.1143 f
  wptr_full/U28/A (INVX2_RVT)                                     0.0000    0.0646    0.0000               0.0000     2.1143 f
  wptr_full/U28/Y (INVX2_RVT)                                               0.0311                         0.0257     2.1400 r
  wptr_full/n39 (net)                           1       0.5784                                             0.0000     2.1400 r
  wptr_full/U27/A4 (NAND4X0_RVT)                                  0.0000    0.0311    0.0000               0.0000     2.1400 r
  wptr_full/U27/Y (NAND4X0_RVT)                                             0.0721                         0.0634     2.2034 f
  wptr_full/n38 (net)                           1       0.5702                                             0.0000     2.2034 f
  wptr_full/U24/A2 (OA21X1_RVT)                                   0.0000    0.0721    0.0000               0.0000     2.2034 f
  wptr_full/U24/Y (OA21X1_RVT)                                              0.0386                         0.0888     2.2922 f
  wptr_full/n189 (net)                          3       1.9922                                             0.0000     2.2922 f
  wptr_full/U180/A (INVX0_RVT)                                    0.0000    0.0386    0.0000               0.0000     2.2922 f
  wptr_full/U180/Y (INVX0_RVT)                                              0.0293                         0.0330     2.3251 r
  wptr_full/n222 (net)                          2       1.0307                                             0.0000     2.3251 r
  wptr_full/U192/A3 (OA21X1_RVT)                                  0.0000    0.0293    0.0000               0.0000     2.3251 r
  wptr_full/U192/Y (OA21X1_RVT)                                             0.0339                         0.0639     2.3890 r
  wptr_full/n232 (net)                          2       1.1354                                             0.0000     2.3890 r
  wptr_full/U204/A1 (MUX21X1_RVT)                                 0.0000    0.0339    0.0000               0.0000     2.3890 r
  wptr_full/U204/Y (MUX21X1_RVT)                                            0.0341                         0.0817     2.4707 r
  wptr_full/wgraynext[7] (net)                  1       0.5122                                             0.0000     2.4707 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0341    0.0000               0.0000     2.4707 r
  data arrival time                                                                                                   2.4707

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1296     1.5204
  data required time                                                                                                  1.5204
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5204
  data arrival time                                                                                                  -2.4707
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9503


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U103/A3 (AND3X1_RVT)                                  0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U103/Y (AND3X1_RVT)                                             0.0365                         0.0871     2.1915 r
  wptr_full/n95 (net)                           1       0.6222                                             0.0000     2.1915 r
  wptr_full/U102/A1 (NAND3X0_RVT)                                 0.0000    0.0365    0.0000               0.0000     2.1915 r
  wptr_full/U102/Y (NAND3X0_RVT)                                            0.0496                         0.0425     2.2339 f
  wptr_full/n94 (net)                           1       0.5546                                             0.0000     2.2339 f
  wptr_full/U31/A1 (NAND2X0_RVT)                                  0.0000    0.0496    0.0000               0.0000     2.2339 f
  wptr_full/U31/Y (NAND2X0_RVT)                                             0.0717                         0.0696     2.3036 r
  wptr_full/n183 (net)                          3       2.0445                                             0.0000     2.3036 r
  wptr_full/U155/A2 (OR2X1_RVT)                                   0.0000    0.0717    0.0000               0.0000     2.3036 r
  wptr_full/U155/Y (OR2X1_RVT)                                              0.0310                         0.0684     2.3719 r
  wptr_full/n182 (net)                          2       1.3385                                             0.0000     2.3719 r
  wptr_full/U176/A1 (NAND2X0_RVT)                                 0.0000    0.0310    0.0000               0.0000     2.3719 r
  wptr_full/U176/Y (NAND2X0_RVT)                                            0.0344                         0.0324     2.4044 f
  wptr_full/n181 (net)                          1       0.5546                                             0.0000     2.4044 f
  wptr_full/U174/A1 (NAND2X0_RVT)                                 0.0000    0.0344    0.0000               0.0000     2.4044 f
  wptr_full/U174/Y (NAND2X0_RVT)                                            0.0352                         0.0386     2.4430 r
  wptr_full/wgraynext[8] (net)                  1       0.5122                                             0.0000     2.4430 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0352    0.0000               0.0000     2.4430 r
  data arrival time                                                                                                   2.4430

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1299     1.5201
  data required time                                                                                                  1.5201
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5201
  data arrival time                                                                                                  -2.4430
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9229


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 f
  winc (in)                                                                 0.2574                         0.2574     1.6574 f
  winc (net)                                    1     2574.0898                                            0.0000     1.6574 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2574    0.0000               0.0000     1.6574 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1686                         0.3934     2.0509 f
  io_b_winc_net (net)                          20      17.0322                                             0.0000     2.0509 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0509 f
  wptr_full/winc (net)                                 17.0322                                             0.0000     2.0509 f
  wptr_full/U62/A1 (AND2X1_RVT)                                   0.0000    0.1686    0.0000               0.0000     2.0509 f
  wptr_full/U62/Y (AND2X1_RVT)                                              0.0393                         0.0942     2.1451 f
  wptr_full/n70 (net)                           1       0.6071                                             0.0000     2.1451 f
  wptr_full/U39/A1 (AND2X1_RVT)                                   0.0000    0.0393    0.0000               0.0000     2.1451 f
  wptr_full/U39/Y (AND2X1_RVT)                                              0.0254                         0.0586     2.2036 f
  wptr_full/n135 (net)                          2       1.1238                                             0.0000     2.2036 f
  wptr_full/U38/A1 (NAND2X0_RVT)                                  0.0000    0.0254    0.0000               0.0000     2.2036 f
  wptr_full/U38/Y (NAND2X0_RVT)                                             0.0616                         0.0524     2.2560 r
  wptr_full/n150 (net)                          3       1.7364                                             0.0000     2.2560 r
  wptr_full/U113/A2 (AND2X1_RVT)                                  0.0000    0.0616    0.0000               0.0000     2.2560 r
  wptr_full/U113/Y (AND2X1_RVT)                                             0.0300                         0.0655     2.3215 r
  wptr_full/n218 (net)                          2       1.4042                                             0.0000     2.3215 r
  wptr_full/U6/A (INVX1_RVT)                                      0.0000    0.0300    0.0000               0.0000     2.3215 r
  wptr_full/U6/Y (INVX1_RVT)                                                0.0208                         0.0190     2.3406 f
  wptr_full/n225 (net)                          1       0.6071                                             0.0000     2.3406 f
  wptr_full/U194/A1 (AND2X1_RVT)                                  0.0000    0.0208    0.0000               0.0000     2.3406 f
  wptr_full/U194/Y (AND2X1_RVT)                                             0.0299                         0.0537     2.3943 f
  wptr_full/n229 (net)                          2       1.6994                                             0.0000     2.3943 f
  wptr_full/U169/A (INVX0_RVT)                                    0.0000    0.0299    0.0000               0.0000     2.3943 f
  wptr_full/U169/Y (INVX0_RVT)                                              0.0211                         0.0242     2.4185 r
  wptr_full/n244 (net)                          1       0.5119                                             0.0000     2.4185 r
  wptr_full/wbin_reg_6_/D (SDFFASX2_RVT)                          0.0000    0.0211    0.0000               0.0000     2.4185 r
  data arrival time                                                                                                   2.4185

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_6_/CLK (SDFFASX2_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1247     1.5253
  data required time                                                                                                  1.5253
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5253
  data arrival time                                                                                                  -2.4185
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8932


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U43/A (INVX8_RVT)                                     0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U43/Y (INVX8_RVT)                                               0.0646                         0.0099     2.1143 f
  wptr_full/n146 (net)                          3       2.6114                                             0.0000     2.1143 f
  wptr_full/U76/A1 (OR3X1_RVT)                                    0.0000    0.0646    0.0000               0.0000     2.1143 f
  wptr_full/U76/Y (OR3X1_RVT)                                               0.0340                         0.0997     2.2139 f
  wptr_full/n110 (net)                          3       1.5618                                             0.0000     2.2139 f
  wptr_full/U22/A3 (AO22X1_RVT)                                   0.0000    0.0340    0.0000               0.0000     2.2139 f
  wptr_full/U22/Y (AO22X1_RVT)                                              0.0400                         0.0596     2.2736 f
  wptr_full/n193 (net)                          2       1.5119                                             0.0000     2.2736 f
  wptr_full/U65/A (NBUFFX4_RVT)                                   0.0000    0.0400    0.0000               0.0000     2.2736 f
  wptr_full/U65/Y (NBUFFX4_RVT)                                             0.0241                         0.0533     2.3269 f
  wptr_full/n82 (net)                           5       2.8958                                             0.0000     2.3269 f
  wptr_full/U81/A2 (OR2X1_RVT)                                    0.0000    0.0241    0.0000               0.0000     2.3269 f
  wptr_full/U81/Y (OR2X1_RVT)                                               0.0250                         0.0507     2.3775 f
  wptr_full/n139 (net)                          2       1.1774                                             0.0000     2.3775 f
  wptr_full/U150/A1 (NAND2X0_RVT)                                 0.0000    0.0250    0.0000               0.0000     2.3775 f
  wptr_full/U150/Y (NAND2X0_RVT)                                            0.0384                         0.0339     2.4114 r
  wptr_full/n267 (net)                          1       0.5122                                             0.0000     2.4114 r
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0384    0.0000               0.0000     2.4114 r
  data arrival time                                                                                                   2.4114

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1309     1.5191
  data required time                                                                                                  1.5191
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5191
  data arrival time                                                                                                  -2.4114
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8923


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U43/A (INVX8_RVT)                                     0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U43/Y (INVX8_RVT)                                               0.0646                         0.0099     2.1143 f
  wptr_full/n146 (net)                          3       2.6114                                             0.0000     2.1143 f
  wptr_full/U10/A1 (OR2X1_RVT)                                    0.0000    0.0646    0.0000               0.0000     2.1143 f
  wptr_full/U10/Y (OR2X1_RVT)                                               0.0359                         0.0796     2.1938 f
  wptr_full/n136 (net)                          3       1.6399                                             0.0000     2.1938 f
  wptr_full/U14/A1 (NAND2X0_RVT)                                  0.0000    0.0359    0.0000               0.0000     2.1938 f
  wptr_full/U14/Y (NAND2X0_RVT)                                             0.0694                         0.0628     2.2566 r
  wptr_full/n213 (net)                          4       2.0706                                             0.0000     2.2566 r
  wptr_full/U88/A3 (NAND3X0_RVT)                                  0.0000    0.0694    0.0000               0.0000     2.2566 r
  wptr_full/U88/Y (NAND3X0_RVT)                                             0.0704                         0.0701     2.3267 f
  wptr_full/n153 (net)                          2       1.1774                                             0.0000     2.3267 f
  wptr_full/U151/A1 (NAND2X0_RVT)                                 0.0000    0.0704    0.0000               0.0000     2.3267 f
  wptr_full/U151/Y (NAND2X0_RVT)                                            0.0577                         0.0541     2.3808 r
  wptr_full/n269 (net)                          1       0.5122                                             0.0000     2.3808 r
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0577    0.0000               0.0000     2.3808 r
  data arrival time                                                                                                   2.3808

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1370     1.5130
  data required time                                                                                                  1.5130
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5130
  data arrival time                                                                                                  -2.3808
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8678


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U62/A1 (AND2X1_RVT)                                   0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U62/Y (AND2X1_RVT)                                              0.0400                         0.0615     2.1659 r
  wptr_full/n70 (net)                           1       0.6082                                             0.0000     2.1659 r
  wptr_full/U39/A1 (AND2X1_RVT)                                   0.0000    0.0400    0.0000               0.0000     2.1659 r
  wptr_full/U39/Y (AND2X1_RVT)                                              0.0273                         0.0550     2.2209 r
  wptr_full/n135 (net)                          2       1.1266                                             0.0000     2.2209 r
  wptr_full/U38/A1 (NAND2X0_RVT)                                  0.0000    0.0273    0.0000               0.0000     2.2209 r
  wptr_full/U38/Y (NAND2X0_RVT)                                             0.0592                         0.0496     2.2705 f
  wptr_full/n150 (net)                          3       1.7146                                             0.0000     2.2705 f
  wptr_full/U64/A1 (AND2X1_RVT)                                   0.0000    0.0592    0.0000               0.0000     2.2705 f
  wptr_full/U64/Y (AND2X1_RVT)                                              0.0312                         0.0715     2.3420 f
  wptr_full/n211 (net)                          3       1.6449                                             0.0000     2.3420 f
  wptr_full/U172/A2 (NAND2X0_RVT)                                 0.0000    0.0312    0.0000               0.0000     2.3420 f
  wptr_full/U172/Y (NAND2X0_RVT)                                            0.0345                         0.0393     2.3812 r
  wptr_full/n173 (net)                          1       0.5119                                             0.0000     2.3812 r
  wptr_full/wbin_reg_5_/D (SDFFASX2_RVT)                          0.0000    0.0345    0.0000               0.0000     2.3812 r
  data arrival time                                                                                                   2.3812

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_5_/CLK (SDFFASX2_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1298     1.5202
  data required time                                                                                                  1.5202
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5202
  data arrival time                                                                                                  -2.3812
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8610


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 f
  winc (in)                                                                 0.2574                         0.2574     1.6574 f
  winc (net)                                    1     2574.0898                                            0.0000     1.6574 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2574    0.0000               0.0000     1.6574 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1686                         0.3934     2.0509 f
  io_b_winc_net (net)                          20      17.0322                                             0.0000     2.0509 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0509 f
  wptr_full/winc (net)                                 17.0322                                             0.0000     2.0509 f
  wptr_full/U71/A1 (AND2X1_RVT)                                   0.0000    0.1686    0.0000               0.0000     2.0509 f
  wptr_full/U71/Y (AND2X1_RVT)                                              0.0389                         0.0936     2.1445 f
  wptr_full/n201 (net)                          1       0.5546                                             0.0000     2.1445 f
  wptr_full/U184/A1 (NAND2X0_RVT)                                 0.0000    0.0389    0.0000               0.0000     2.1445 f
  wptr_full/U184/Y (NAND2X0_RVT)                                            0.0594                         0.0522     2.1967 r
  wptr_full/n199 (net)                          2       1.2618                                             0.0000     2.1967 r
  wptr_full/U154/A2 (OR2X1_RVT)                                   0.0000    0.0594    0.0000               0.0000     2.1967 r
  wptr_full/U154/Y (OR2X1_RVT)                                              0.0294                         0.0650     2.2617 r
  wptr_full/n220 (net)                          1       1.2898                                             0.0000     2.2617 r
  wptr_full/U189/A1 (XOR2X2_RVT)                                  0.0000    0.0294    0.0000               0.0000     2.2617 r
  wptr_full/U189/Y (XOR2X2_RVT)                                             0.0339                         0.0954     2.3571 f
  wptr_full/n233 (net)                          2       1.1080                                             0.0000     2.3571 f
  wptr_full/U190/A (INVX0_RVT)                                    0.0000    0.0339    0.0000               0.0000     2.3571 f
  wptr_full/U190/Y (INVX0_RVT)                                              0.0227                         0.0256     2.3827 r
  wptr_full/n240 (net)                          1       0.5119                                             0.0000     2.3827 r
  wptr_full/wbin_reg_10_/D (SDFFASX2_RVT)                         0.0000    0.0227    0.0000               0.0000     2.3827 r
  data arrival time                                                                                                   2.3827

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_10_/CLK (SDFFASX2_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1253     1.5247
  data required time                                                                                                  1.5247
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5247
  data arrival time                                                                                                  -2.3827
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8580


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U43/A (INVX8_RVT)                                     0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U43/Y (INVX8_RVT)                                               0.0646                         0.0099     2.1143 f
  wptr_full/n146 (net)                          3       2.6114                                             0.0000     2.1143 f
  wptr_full/U76/A1 (OR3X1_RVT)                                    0.0000    0.0646    0.0000               0.0000     2.1143 f
  wptr_full/U76/Y (OR3X1_RVT)                                               0.0340                         0.0997     2.2139 f
  wptr_full/n110 (net)                          3       1.5618                                             0.0000     2.2139 f
  wptr_full/U22/A3 (AO22X1_RVT)                                   0.0000    0.0340    0.0000               0.0000     2.2139 f
  wptr_full/U22/Y (AO22X1_RVT)                                              0.0400                         0.0596     2.2736 f
  wptr_full/n193 (net)                          2       1.5119                                             0.0000     2.2736 f
  wptr_full/U7/A (INVX1_RVT)                                      0.0000    0.0400    0.0000               0.0000     2.2736 f
  wptr_full/U7/Y (INVX1_RVT)                                                0.0242                         0.0248     2.2984 r
  wptr_full/n1 (net)                            1       0.5592                                             0.0000     2.2984 r
  wptr_full/U8/A3 (AO22X1_RVT)                                    0.0000    0.0242    0.0000               0.0000     2.2984 r
  wptr_full/U8/Y (AO22X1_RVT)                                               0.0448                         0.0723     2.3706 r
  wptr_full/n266 (net)                          2       2.2064                                             0.0000     2.3706 r
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0448    0.0000               0.0000     2.3706 r
  data arrival time                                                                                                   2.3706

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1329     1.5171
  data required time                                                                                                  1.5171
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5171
  data arrival time                                                                                                  -2.3706
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8536


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U43/A (INVX8_RVT)                                     0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U43/Y (INVX8_RVT)                                               0.0646                         0.0099     2.1143 f
  wptr_full/n146 (net)                          3       2.6114                                             0.0000     2.1143 f
  wptr_full/U28/A (INVX2_RVT)                                     0.0000    0.0646    0.0000               0.0000     2.1143 f
  wptr_full/U28/Y (INVX2_RVT)                                               0.0311                         0.0257     2.1400 r
  wptr_full/n39 (net)                           1       0.5784                                             0.0000     2.1400 r
  wptr_full/U27/A4 (NAND4X0_RVT)                                  0.0000    0.0311    0.0000               0.0000     2.1400 r
  wptr_full/U27/Y (NAND4X0_RVT)                                             0.0721                         0.0634     2.2034 f
  wptr_full/n38 (net)                           1       0.5702                                             0.0000     2.2034 f
  wptr_full/U24/A2 (OA21X1_RVT)                                   0.0000    0.0721    0.0000               0.0000     2.2034 f
  wptr_full/U24/Y (OA21X1_RVT)                                              0.0386                         0.0888     2.2922 f
  wptr_full/n189 (net)                          3       1.9922                                             0.0000     2.2922 f
  wptr_full/U180/A (INVX0_RVT)                                    0.0000    0.0386    0.0000               0.0000     2.2922 f
  wptr_full/U180/Y (INVX0_RVT)                                              0.0293                         0.0330     2.3251 r
  wptr_full/n222 (net)                          2       1.0307                                             0.0000     2.3251 r
  wptr_full/U192/A3 (OA21X1_RVT)                                  0.0000    0.0293    0.0000               0.0000     2.3251 r
  wptr_full/U192/Y (OA21X1_RVT)                                             0.0339                         0.0639     2.3890 r
  wptr_full/n232 (net)                          2       1.1354                                             0.0000     2.3890 r
  wptr_full/U50/A (INVX0_RVT)                                     0.0000    0.0339    0.0000               0.0000     2.3890 r
  wptr_full/U50/Y (INVX0_RVT)                                               0.0232                         0.0214     2.4104 f
  wptr_full/n242 (net)                          1       0.5098                                             0.0000     2.4104 f
  wptr_full/wbin_reg_8_/D (SDFFASX2_RVT)                          0.0000    0.0232    0.0000               0.0000     2.4104 f
  data arrival time                                                                                                   2.4104

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_8_/CLK (SDFFASX2_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.0928     1.5572
  data required time                                                                                                  1.5572
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5572
  data arrival time                                                                                                  -2.4104
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8533


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U158/A2 (OR2X1_RVT)                                   0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U158/Y (OR2X1_RVT)                                              0.0428                         0.0841     2.1885 r
  wptr_full/n209 (net)                          2       1.0299                                             0.0000     2.1885 r
  wptr_full/U85/A2 (NAND2X0_RVT)                                  0.0000    0.0428    0.0000               0.0000     2.1885 r
  wptr_full/U85/Y (NAND2X0_RVT)                                             0.0663                         0.0612     2.2497 f
  wptr_full/n221 (net)                          2       1.9748                                             0.0000     2.2497 f
  wptr_full/U171/A2 (XNOR2X1_RVT)                                 0.0000    0.0663    0.0000               0.0000     2.2497 f
  wptr_full/U171/Y (XNOR2X1_RVT)                                            0.0358                         0.1272     2.3769 r
  wptr_full/n172 (net)                          1       0.5119                                             0.0000     2.3769 r
  wptr_full/wptr_reg_5_/D (SDFFASX1_RVT)                          0.0000    0.0358    0.0000               0.0000     2.3769 r
  data arrival time                                                                                                   2.3769

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_5_/CLK (SDFFASX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1236     1.5264
  data required time                                                                                                  1.5264
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5264
  data arrival time                                                                                                  -2.3769
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8505


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 f
  winc (in)                                                                 0.2574                         0.2574     1.6574 f
  winc (net)                                    1     2574.0898                                            0.0000     1.6574 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2574    0.0000               0.0000     1.6574 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1686                         0.3934     2.0509 f
  io_b_winc_net (net)                          20      17.0322                                             0.0000     2.0509 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0509 f
  wptr_full/winc (net)                                 17.0322                                             0.0000     2.0509 f
  wptr_full/U103/A3 (AND3X1_RVT)                                  0.0000    0.1686    0.0000               0.0000     2.0509 f
  wptr_full/U103/Y (AND3X1_RVT)                                             0.0425                         0.1300     2.1808 f
  wptr_full/n95 (net)                           1       0.6214                                             0.0000     2.1808 f
  wptr_full/U102/A1 (NAND3X0_RVT)                                 0.0000    0.0425    0.0000               0.0000     2.1808 f
  wptr_full/U102/Y (NAND3X0_RVT)                                            0.0376                         0.0382     2.2191 r
  wptr_full/n94 (net)                           1       0.5565                                             0.0000     2.2191 r
  wptr_full/U31/A1 (NAND2X0_RVT)                                  0.0000    0.0376    0.0000               0.0000     2.2191 r
  wptr_full/U31/Y (NAND2X0_RVT)                                             0.0682                         0.0575     2.2766 f
  wptr_full/n183 (net)                          3       2.0288                                             0.0000     2.2766 f
  wptr_full/U155/A2 (OR2X1_RVT)                                   0.0000    0.0682    0.0000               0.0000     2.2766 f
  wptr_full/U155/Y (OR2X1_RVT)                                              0.0308                         0.0655     2.3421 f
  wptr_full/n182 (net)                          2       1.3297                                             0.0000     2.3421 f
  wptr_full/U167/A (INVX1_RVT)                                    0.0000    0.0308    0.0000               0.0000     2.3421 f
  wptr_full/U167/Y (INVX1_RVT)                                              0.0269                         0.0299     2.3720 r
  wptr_full/n247 (net)                          2       1.6232                                             0.0000     2.3720 r
  wptr_full/wbin_reg_9_/D (SDFFASX1_RVT)                          0.0000    0.0269    0.0000               0.0000     2.3720 r
  data arrival time                                                                                                   2.3720

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_9_/CLK (SDFFASX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1212     1.5288
  data required time                                                                                                  1.5288
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5288
  data arrival time                                                                                                  -2.3720
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8431


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U75/A2 (OR2X1_RVT)                                    0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U75/Y (OR2X1_RVT)                                               0.0519                         0.0960     2.2004 r
  wptr_full/n109 (net)                          4       2.4477                                             0.0000     2.2004 r
  wptr_full/U120/A3 (NAND3X0_RVT)                                 0.0000    0.0519    0.0000               0.0000     2.2004 r
  wptr_full/U120/Y (NAND3X0_RVT)                                            0.0561                         0.0565     2.2569 f
  wptr_full/n177 (net)                          1       0.6971                                             0.0000     2.2569 f
  wptr_full/U129/A2 (OR2X1_RVT)                                   0.0000    0.0561    0.0000               0.0000     2.2569 f
  wptr_full/U129/Y (OR2X1_RVT)                                              0.0278                         0.0606     2.3174 f
  wptr_full/n192 (net)                          2       1.1105                                             0.0000     2.3174 f
  wptr_full/U179/A1 (NAND2X0_RVT)                                 0.0000    0.0278    0.0000               0.0000     2.3174 f
  wptr_full/U179/Y (NAND2X0_RVT)                                            0.0510                         0.0353     2.3528 r
  wptr_full/n268 (net)                          1       0.5122                                             0.0000     2.3528 r
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0510    0.0000               0.0000     2.3528 r
  data arrival time                                                                                                   2.3528

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1349     1.5151
  data required time                                                                                                  1.5151
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5151
  data arrival time                                                                                                  -2.3528
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8376


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U30/A (INVX8_RVT)                                     0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U30/Y (INVX8_RVT)                                               0.0647                         0.0101     2.1145 f
  wptr_full/n168 (net)                          5       2.6890                                             0.0000     2.1145 f
  wptr_full/U121/A1 (NAND2X0_RVT)                                 0.0000    0.0647    0.0000               0.0000     2.1145 f
  wptr_full/U121/Y (NAND2X0_RVT)                                            0.0520                         0.0628     2.1773 r
  wptr_full/n191 (net)                          2       1.0876                                             0.0000     2.1773 r
  wptr_full/U135/A3 (AND3X1_RVT)                                  0.0000    0.0520    0.0000               0.0000     2.1773 r
  wptr_full/U135/Y (AND3X1_RVT)                                             0.0390                         0.0811     2.2584 r
  wptr_full/n219 (net)                          3       1.6798                                             0.0000     2.2584 r
  wptr_full/U126/A1 (NAND2X0_RVT)                                 0.0000    0.0390    0.0000               0.0000     2.2584 r
  wptr_full/U126/Y (NAND2X0_RVT)                                            0.0480                         0.0429     2.3013 f
  wptr_full/n165 (net)                          2       1.0883                                             0.0000     2.3013 f
  wptr_full/U162/A2 (NAND2X0_RVT)                                 0.0000    0.0480    0.0000               0.0000     2.3013 f
  wptr_full/U162/Y (NAND2X0_RVT)                                            0.0395                         0.0476     2.3488 r
  wptr_full/n239 (net)                          1       0.5122                                             0.0000     2.3488 r
  wptr_full/wptr_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0395    0.0000               0.0000     2.3488 r
  data arrival time                                                                                                   2.3488

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1313     1.5187
  data required time                                                                                                  1.5187
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5187
  data arrival time                                                                                                  -2.3488
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8301


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 f
  winc (in)                                                                 0.2574                         0.2574     1.6574 f
  winc (net)                                    1     2574.0898                                            0.0000     1.6574 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2574    0.0000               0.0000     1.6574 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1686                         0.3934     2.0509 f
  io_b_winc_net (net)                          20      17.0322                                             0.0000     2.0509 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0509 f
  wptr_full/winc (net)                                 17.0322                                             0.0000     2.0509 f
  wptr_full/U43/A (INVX8_RVT)                                     0.0000    0.1686    0.0000               0.0000     2.0509 f
  wptr_full/U43/Y (INVX8_RVT)                                               0.0635                         0.0324     2.0833 r
  wptr_full/n146 (net)                          3       2.6100                                             0.0000     2.0833 r
  wptr_full/U76/A1 (OR3X1_RVT)                                    0.0000    0.0635    0.0000               0.0000     2.0833 r
  wptr_full/U76/Y (OR3X1_RVT)                                               0.0380                         0.0965     2.1798 r
  wptr_full/n110 (net)                          3       1.5810                                             0.0000     2.1798 r
  wptr_full/U22/A3 (AO22X1_RVT)                                   0.0000    0.0380    0.0000               0.0000     2.1798 r
  wptr_full/U22/Y (AO22X1_RVT)                                              0.0454                         0.0712     2.2510 r
  wptr_full/n193 (net)                          2       1.5243                                             0.0000     2.2510 r
  wptr_full/U65/A (NBUFFX4_RVT)                                   0.0000    0.0454    0.0000               0.0000     2.2510 r
  wptr_full/U65/Y (NBUFFX4_RVT)                                             0.0265                         0.0549     2.3059 r
  wptr_full/n82 (net)                           5       2.9287                                             0.0000     2.3059 r
  wptr_full/wbin_reg_4_/D (SDFFASX1_RVT)                          0.0000    0.0265    0.0000               0.0000     2.3059 r
  data arrival time                                                                                                   2.3059

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_4_/CLK (SDFFASX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1211     1.5289
  data required time                                                                                                  1.5289
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5289
  data arrival time                                                                                                  -2.3059
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7770


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U124/A1 (NAND4X0_RVT)                                 0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U124/Y (NAND4X0_RVT)                                            0.1055                         0.0558     2.1602 f
  wptr_full/n128 (net)                          1       0.5117                                             0.0000     2.1602 f
  wptr_full/U135/A2 (AND3X1_RVT)                                  0.0000    0.1055    0.0000               0.0000     2.1602 f
  wptr_full/U135/Y (AND3X1_RVT)                                             0.0409                         0.1111     2.2713 f
  wptr_full/n219 (net)                          3       1.6634                                             0.0000     2.2713 f
  wptr_full/U168/A (INVX0_RVT)                                    0.0000    0.0409    0.0000               0.0000     2.2713 f
  wptr_full/U168/Y (INVX0_RVT)                                              0.0255                         0.0275     2.2988 r
  wptr_full/n236 (net)                          1       0.5119                                             0.0000     2.2988 r
  wptr_full/wbin_reg_1_/D (SDFFASX1_RVT)                          0.0000    0.0255    0.0000               0.0000     2.2988 r
  data arrival time                                                                                                   2.2988

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_1_/CLK (SDFFASX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1209     1.5291
  data required time                                                                                                  1.5291
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5291
  data arrival time                                                                                                  -2.2988
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7697


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 f
  winc (in)                                                                 0.2574                         0.2574     1.6574 f
  winc (net)                                    1     2574.0898                                            0.0000     1.6574 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2574    0.0000               0.0000     1.6574 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1686                         0.3934     2.0509 f
  io_b_winc_net (net)                          20      17.0322                                             0.0000     2.0509 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0509 f
  wptr_full/winc (net)                                 17.0322                                             0.0000     2.0509 f
  wptr_full/U30/A (INVX8_RVT)                                     0.0000    0.1686    0.0000               0.0000     2.0509 f
  wptr_full/U30/Y (INVX8_RVT)                                               0.0637                         0.0327     2.0835 r
  wptr_full/n168 (net)                          5       2.7048                                             0.0000     2.0835 r
  wptr_full/U106/A2 (NAND2X0_RVT)                                 0.0000    0.0637    0.0000               0.0000     2.0835 r
  wptr_full/U106/Y (NAND2X0_RVT)                                            0.0379                         0.0402     2.1237 f
  wptr_full/n98 (net)                           1       0.4550                                             0.0000     2.1237 f
  wptr_full/U15/A3 (AND3X1_RVT)                                   0.0000    0.0379    0.0000               0.0000     2.1237 f
  wptr_full/U15/Y (AND3X1_RVT)                                              0.0525                         0.0981     2.2219 f
  wptr_full/n231 (net)                          5       3.7961                                             0.0000     2.2219 f
  wptr_full/U132/A1 (NAND2X0_RVT)                                 0.0000    0.0525    0.0000               0.0000     2.2219 f
  wptr_full/U132/Y (NAND2X0_RVT)                                            0.0485                         0.0564     2.2783 r
  wptr_full/n169 (net)                          2       1.0755                                             0.0000     2.2783 r
  wptr_full/wbin_reg_7_/D (SDFFASX2_RVT)                          0.0000    0.0485    0.0000               0.0000     2.2783 r
  data arrival time                                                                                                   2.2783

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_7_/CLK (SDFFASX2_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1347     1.5153
  data required time                                                                                                  1.5153
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5153
  data arrival time                                                                                                  -2.2783
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7630


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 f
  winc (in)                                                                 0.2574                         0.2574     1.6574 f
  winc (net)                                    1     2574.0898                                            0.0000     1.6574 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2574    0.0000               0.0000     1.6574 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1686                         0.3934     2.0509 f
  io_b_winc_net (net)                          20      17.0322                                             0.0000     2.0509 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0509 f
  wptr_full/winc (net)                                 17.0322                                             0.0000     2.0509 f
  wptr_full/U43/A (INVX8_RVT)                                     0.0000    0.1686    0.0000               0.0000     2.0509 f
  wptr_full/U43/Y (INVX8_RVT)                                               0.0635                         0.0324     2.0833 r
  wptr_full/n146 (net)                          3       2.6100                                             0.0000     2.0833 r
  wptr_full/U10/A1 (OR2X1_RVT)                                    0.0000    0.0635    0.0000               0.0000     2.0833 r
  wptr_full/U10/Y (OR2X1_RVT)                                               0.0331                         0.0758     2.1591 r
  wptr_full/n136 (net)                          3       1.6654                                             0.0000     2.1591 r
  wptr_full/U14/A1 (NAND2X0_RVT)                                  0.0000    0.0331    0.0000               0.0000     2.1591 r
  wptr_full/U14/Y (NAND2X0_RVT)                                             0.0674                         0.0565     2.2156 f
  wptr_full/n213 (net)                          4       2.0515                                             0.0000     2.2156 f
  wptr_full/U9/A1 (NAND2X0_RVT)                                   0.0000    0.0674    0.0000               0.0000     2.2156 f
  wptr_full/U9/Y (NAND2X0_RVT)                                              0.0532                         0.0639     2.2796 r
  wptr_full/n196 (net)                          2       1.0927                                             0.0000     2.2796 r
  wptr_full/wbin_reg_3_/D (SDFFASX1_RVT)                          0.0000    0.0532    0.0000               0.0000     2.2796 r
  data arrival time                                                                                                   2.2796

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_3_/CLK (SDFFASX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1296     1.5204
  data required time                                                                                                  1.5204
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5204
  data arrival time                                                                                                  -2.2796
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7592


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 r
  winc (in)                                                                 0.2506                         0.2506     1.6506 r
  winc (net)                                    1     2505.9155                                            0.0000     1.6506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     1.6506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1923                         0.4538     2.1044 r
  io_b_winc_net (net)                          20      17.1537                                             0.0000     2.1044 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.1044 r
  wptr_full/winc (net)                                 17.1537                                             0.0000     2.1044 r
  wptr_full/U75/A2 (OR2X1_RVT)                                    0.0000    0.1923    0.0000               0.0000     2.1044 r
  wptr_full/U75/Y (OR2X1_RVT)                                               0.0519                         0.0960     2.2004 r
  wptr_full/n109 (net)                          4       2.4477                                             0.0000     2.2004 r
  wptr_full/U89/A2 (NAND3X0_RVT)                                  0.0000    0.0519    0.0000               0.0000     2.2004 r
  wptr_full/U89/Y (NAND3X0_RVT)                                             0.0803                         0.0745     2.2750 f
  wptr_full/n214 (net)                          3       1.6001                                             0.0000     2.2750 f
  wptr_full/wbin_reg_2_/D (SDFFASX2_RVT)                          0.0000    0.0803    0.0000               0.0000     2.2750 f
  data arrival time                                                                                                   2.2750

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_2_/CLK (SDFFASX2_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1132     1.5368
  data required time                                                                                                  1.5368
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5368
  data arrival time                                                                                                  -2.2750
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7381


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     0.4000     1.4000 f
  winc (in)                                                                 0.2574                         0.2574     1.6574 f
  winc (net)                                    1     2574.0898                                            0.0000     1.6574 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2574    0.0000               0.0000     1.6574 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1686                         0.3934     2.0509 f
  io_b_winc_net (net)                          20      17.0322                                             0.0000     2.0509 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.0509 f
  wptr_full/winc (net)                                 17.0322                                             0.0000     2.0509 f
  wptr_full/U30/A (INVX8_RVT)                                     0.0000    0.1686    0.0000               0.0000     2.0509 f
  wptr_full/U30/Y (INVX8_RVT)                                               0.0637                         0.0327     2.0835 r
  wptr_full/n168 (net)                          5       2.7048                                             0.0000     2.0835 r
  wptr_full/U56/A2 (OA21X1_RVT)                                   0.0000    0.0637    0.0000               0.0000     2.0835 r
  wptr_full/U56/Y (OA21X1_RVT)                                              0.0418                         0.0861     2.1696 r
  wptr_full/n223 (net)                          4       2.2887                                             0.0000     2.1696 r
  wptr_full/U178/A3 (AO21X1_RVT)                                  0.0000    0.0418    0.0000               0.0000     2.1696 r
  wptr_full/U178/Y (AO21X1_RVT)                                             0.0427                         0.0507     2.2203 r
  wptr_full/n205 (net)                          1       0.5119                                             0.0000     2.2203 r
  wptr_full/wbin_reg_0_/D (SDFFASX2_RVT)                          0.0000    0.0427    0.0000               0.0000     2.2203 r
  data arrival time                                                                                                   2.2203

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_0_/CLK (SDFFASX2_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1327     1.5173
  data required time                                                                                                  1.5173
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5173
  data arrival time                                                                                                  -2.2203
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7030


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[7] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n87 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U11/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U11/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n16 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U28/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U28/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n24 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U36/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U36/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[7] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[7] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  output external delay                                                                                   -0.5000     1.1500
  data required time                                                                                                  1.1500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1500
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.6581


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[6] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n79 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U12/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U12/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n14 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U27/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U27/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n23 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U35/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U35/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[6] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[6] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  output external delay                                                                                   -0.5000     1.1500
  data required time                                                                                                  1.1500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1500
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.6581


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[5] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n71 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U13/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U13/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n12 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U26/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U26/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n22 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U34/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U34/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[5] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[5] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  output external delay                                                                                   -0.5000     1.1500
  data required time                                                                                                  1.1500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1500
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.6581


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[4] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n63 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U14/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U14/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n10 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U25/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U25/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n21 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U33/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U33/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[4] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[4] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  output external delay                                                                                   -0.5000     1.1500
  data required time                                                                                                  1.1500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1500
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.6581


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[3] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n55 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U15/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U15/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n8 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U24/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U24/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n20 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U32/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U32/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[3] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[3] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  output external delay                                                                                   -0.5000     1.1500
  data required time                                                                                                  1.1500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1500
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.6581


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[2] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n47 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U16/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U16/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n6 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U23/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U23/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n19 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U31/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U31/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[2] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[2] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  output external delay                                                                                   -0.5000     1.1500
  data required time                                                                                                  1.1500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1500
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.6581


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[1] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n39 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U17/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U17/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n4 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U22/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U22/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n18 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U30/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U30/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[1] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[1] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  output external delay                                                                                   -0.5000     1.1500
  data required time                                                                                                  1.1500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1500
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.6581


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_2__U/O2[0] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n31 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U18/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U18/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n2 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U21/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U21/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n17 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U29/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U29/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[0] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[0] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  output external delay                                                                                   -0.5000     1.1500
  data required time                                                                                                  1.1500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1500
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.6581


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rempty_reg/Q (SDFFASX1_RVT)                                    0.0354                         0.2230     1.2230 f
  rptr_empty/n3 (net)                           1       1.4268                                             0.0000     1.2230 f
  rptr_empty/U4/A (INVX2_RVT)                                     0.0000    0.0354    0.0000               0.0000     1.2230 f
  rptr_empty/U4/Y (INVX2_RVT)                                               0.0356                         0.0371     1.2601 r
  rptr_empty/rempty_BAR (net)                   1       5.3641                                             0.0000     1.2601 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     1.2601 r
  io_t_rempty_net (net)                                 5.3641                                             0.0000     1.2601 r
  U13/A (INVX8_RVT)                                               0.0000    0.0356    0.0000               0.0000     1.2601 r
  U13/Y (INVX8_RVT)                                                         0.0362                         0.0334     1.2935 f
  n11 (net)                                     1      21.8502                                             0.0000     1.2935 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0362    0.0000               0.0000     1.2935 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8921                         1.3823     2.6758 f
  rempty (net)                                  1     1433.5105                                            0.0000     2.6758 f
  rempty (out)                                                    0.0000    0.8921    0.0000               0.0000     2.6758 f
  data arrival time                                                                                                   2.6758

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  output external delay                                                                                   -0.5000     1.1500
  data required time                                                                                                  1.1500
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1500
  data arrival time                                                                                                  -2.6758
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.5258


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_4_/CLK (SDFFARX2_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_4_/QN (SDFFARX2_RVT)                                  0.0487                         0.1698     1.1698 f
  rptr_empty/n87 (net)                          1       1.4268                                             0.0000     1.1698 f
  rptr_empty/U51/A (INVX2_RVT)                                    0.0000    0.0487    0.0000               0.0000     1.1698 f
  rptr_empty/U51/Y (INVX2_RVT)                                              0.0288                         0.0280     1.1978 r
  rptr_empty/raddr[4] (net)                    11       1.5946                                             0.0000     1.1978 r
  rptr_empty/U47/A3 (AND4X1_RVT)                                  0.0000    0.0288    0.0000               0.0000     1.1978 r
  rptr_empty/U47/Y (AND4X1_RVT)                                             0.0495                         0.1023     1.3001 r
  rptr_empty/n29 (net)                          4       2.2266                                             0.0000     1.3001 r
  rptr_empty/U35/A1 (NAND4X0_RVT)                                 0.0000    0.0495    0.0000               0.0000     1.3001 r
  rptr_empty/U35/Y (NAND4X0_RVT)                                            0.0852                         0.0658     1.3660 f
  rptr_empty/n28 (net)                          1       1.2820                                             0.0000     1.3660 f
  rptr_empty/U6/A1 (XOR2X2_RVT)                                   0.0000    0.0852    0.0000               0.0000     1.3660 f
  rptr_empty/U6/Y (XOR2X2_RVT)                                              0.0430                         0.1169     1.4829 r
  rptr_empty/n93 (net)                          4       2.2218                                             0.0000     1.4829 r
  rptr_empty/U5/A1 (NAND2X0_RVT)                                  0.0000    0.0430    0.0000               0.0000     1.4829 r
  rptr_empty/U5/Y (NAND2X0_RVT)                                             0.0392                         0.0330     1.5159 f
  rptr_empty/n7 (net)                           1       0.4727                                             0.0000     1.5159 f
  rptr_empty/U16/A3 (OA21X1_RVT)                                  0.0000    0.0392    0.0000               0.0000     1.5159 f
  rptr_empty/U16/Y (OA21X1_RVT)                                             0.0381                         0.0751     1.5910 f
  rptr_empty/n85 (net)                          2       2.1905                                             0.0000     1.5910 f
  rptr_empty/U15/A1 (XNOR2X2_RVT)                                 0.0000    0.0381    0.0000               0.0000     1.5910 f
  rptr_empty/U15/Y (XNOR2X2_RVT)                                            0.0317                         0.0895     1.6806 r
  rptr_empty/n45 (net)                          1       0.5524                                             0.0000     1.6806 r
  rptr_empty/U80/A1 (AND3X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.6806 r
  rptr_empty/U80/Y (AND3X1_RVT)                                             0.0272                         0.0590     1.7396 r
  rptr_empty/n42 (net)                          1       0.5165                                             0.0000     1.7396 r
  rptr_empty/U7/A2 (AND3X1_RVT)                                   0.0000    0.0272    0.0000               0.0000     1.7396 r
  rptr_empty/U7/Y (AND3X1_RVT)                                              0.0275                         0.0644     1.8040 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     1.8040 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0275    0.0000               0.0000     1.8040 r
  data arrival time                                                                                                   1.8040

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1213     1.5287
  data required time                                                                                                  1.5287
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5287
  data arrival time                                                                                                  -1.8040
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2753


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_5_/QN (SDFFARX1_RVT)                                  0.0400                         0.1734     1.1734 r
  rptr_empty/n86 (net)                          1       0.7806                                             0.0000     1.1734 r
  rptr_empty/U89/A (INVX1_RVT)                                    0.0000    0.0400    0.0000               0.0000     1.1734 r
  rptr_empty/U89/Y (INVX1_RVT)                                              0.0264                         0.0227     1.1961 f
  rptr_empty/n48 (net)                          2       0.8755                                             0.0000     1.1961 f
  rptr_empty/U47/A4 (AND4X1_RVT)                                  0.0000    0.0264    0.0000               0.0000     1.1961 f
  rptr_empty/U47/Y (AND4X1_RVT)                                             0.0514                         0.1083     1.3044 f
  rptr_empty/n29 (net)                          4       2.2121                                             0.0000     1.3044 f
  rptr_empty/U35/A1 (NAND4X0_RVT)                                 0.0000    0.0514    0.0000               0.0000     1.3044 f
  rptr_empty/U35/Y (NAND4X0_RVT)                                            0.0569                         0.0556     1.3600 r
  rptr_empty/n28 (net)                          1       1.2898                                             0.0000     1.3600 r
  rptr_empty/U6/A1 (XOR2X2_RVT)                                   0.0000    0.0569    0.0000               0.0000     1.3600 r
  rptr_empty/U6/Y (XOR2X2_RVT)                                              0.0412                         0.1079     1.4679 f
  rptr_empty/n93 (net)                          4       2.2087                                             0.0000     1.4679 f
  rptr_empty/U5/A1 (NAND2X0_RVT)                                  0.0000    0.0412    0.0000               0.0000     1.4679 f
  rptr_empty/U5/Y (NAND2X0_RVT)                                             0.0436                         0.0411     1.5089 r
  rptr_empty/n7 (net)                           1       0.4729                                             0.0000     1.5089 r
  rptr_empty/U16/A3 (OA21X1_RVT)                                  0.0000    0.0436    0.0000               0.0000     1.5089 r
  rptr_empty/U16/Y (OA21X1_RVT)                                             0.0413                         0.0765     1.5854 r
  rptr_empty/n85 (net)                          2       2.2064                                             0.0000     1.5854 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0413    0.0000               0.0000     1.5854 r
  data arrival time                                                                                                   1.5854

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1318     1.5182
  data required time                                                                                                  1.5182
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5182
  data arrival time                                                                                                  -1.5854
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0673


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_5_/QN (SDFFARX1_RVT)                                  0.0400                         0.1734     1.1734 r
  rptr_empty/n86 (net)                          1       0.7806                                             0.0000     1.1734 r
  rptr_empty/U89/A (INVX1_RVT)                                    0.0000    0.0400    0.0000               0.0000     1.1734 r
  rptr_empty/U89/Y (INVX1_RVT)                                              0.0264                         0.0227     1.1961 f
  rptr_empty/n48 (net)                          2       0.8755                                             0.0000     1.1961 f
  rptr_empty/U50/A4 (AND4X1_RVT)                                  0.0000    0.0264    0.0000               0.0000     1.1961 f
  rptr_empty/U50/Y (AND4X1_RVT)                                             0.0391                         0.0918     1.2879 f
  rptr_empty/n13 (net)                          1       0.6071                                             0.0000     1.2879 f
  rptr_empty/U48/A1 (AND2X1_RVT)                                  0.0000    0.0391    0.0000               0.0000     1.2879 f
  rptr_empty/U48/Y (AND2X1_RVT)                                             0.0287                         0.0610     1.3489 f
  rptr_empty/n60 (net)                          3       1.4889                                             0.0000     1.3489 f
  rptr_empty/U45/A1 (NAND2X0_RVT)                                 0.0000    0.0287    0.0000               0.0000     1.3489 f
  rptr_empty/U45/Y (NAND2X0_RVT)                                            0.0472                         0.0437     1.3926 r
  rptr_empty/n14 (net)                          2       1.0394                                             0.0000     1.3926 r
  rptr_empty/U19/A3 (AOI22X1_RVT)                                 0.0000    0.0472    0.0000               0.0000     1.3926 r
  rptr_empty/U19/Y (AOI22X1_RVT)                                            0.0349                         0.0978     1.4904 f
  rptr_empty/n68 (net)                          3       2.4245                                             0.0000     1.4904 f
  rptr_empty/U44/S0 (MUX21X2_RVT)                                 0.0000    0.0349    0.0000               0.0000     1.4904 f
  rptr_empty/U44/Y (MUX21X2_RVT)                                            0.0428                         0.0936     1.5839 r
  rptr_empty/n92 (net)                          2       2.2064                                             0.0000     1.5839 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     1.5839 r
  data arrival time                                                                                                   1.5839

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1323     1.5177
  data required time                                                                                                  1.5177
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5177
  data arrival time                                                                                                  -1.5839
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0662


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_1_/CLK (SDFFARX2_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_1_/QN (SDFFARX2_RVT)                                  0.0490                         0.1865     1.1865 r
  rptr_empty/n81 (net)                          3       2.5651                                             0.0000     1.1865 r
  rptr_empty/U12/A (INVX0_RVT)                                    0.0000    0.0490    0.0000               0.0000     1.1865 r
  rptr_empty/U12/Y (INVX0_RVT)                                              0.0287                         0.0236     1.2101 f
  rptr_empty/n1 (net)                           1       0.5386                                             0.0000     1.2101 f
  rptr_empty/U14/A2 (AND2X1_RVT)                                  0.0000    0.0287    0.0000               0.0000     1.2101 f
  rptr_empty/U14/Y (AND2X1_RVT)                                             0.0259                         0.0572     1.2673 f
  rptr_empty/n53 (net)                          2       1.1740                                             0.0000     1.2673 f
  rptr_empty/U40/A1 (AND2X1_RVT)                                  0.0000    0.0259    0.0000               0.0000     1.2673 f
  rptr_empty/U40/Y (AND2X1_RVT)                                             0.0407                         0.0644     1.3317 f
  rptr_empty/n58 (net)                          5       3.0023                                             0.0000     1.3317 f
  rptr_empty/U42/A1 (AND3X1_RVT)                                  0.0000    0.0407    0.0000               0.0000     1.3317 f
  rptr_empty/U42/Y (AND3X1_RVT)                                             0.0326                         0.0704     1.4021 f
  rptr_empty/n23 (net)                          2       1.1085                                             0.0000     1.4021 f
  rptr_empty/U11/A2 (OA21X1_RVT)                                  0.0000    0.0326    0.0000               0.0000     1.4021 f
  rptr_empty/U11/Y (OA21X1_RVT)                                             0.0391                         0.0768     1.4788 f
  rptr_empty/n94 (net)                          3       2.3136                                             0.0000     1.4788 f
  rptr_empty/U10/S0 (MUX21X2_RVT)                                 0.0000    0.0391    0.0000               0.0000     1.4788 f
  rptr_empty/U10/Y (MUX21X2_RVT)                                            0.0428                         0.0948     1.5737 r
  rptr_empty/rgraynext[7] (net)                 2       2.2064                                             0.0000     1.5737 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     1.5737 r
  data arrival time                                                                                                   1.5737

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1323     1.5177
  data required time                                                                                                  1.5177
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5177
  data arrival time                                                                                                  -1.5737
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0560


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_1_/CLK (SDFFARX2_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_1_/QN (SDFFARX2_RVT)                                  0.0541                         0.1773     1.1773 f
  rptr_empty/n81 (net)                          3       2.5369                                             0.0000     1.1773 f
  rptr_empty/U12/A (INVX0_RVT)                                    0.0000    0.0541    0.0000               0.0000     1.1773 f
  rptr_empty/U12/Y (INVX0_RVT)                                              0.0314                         0.0317     1.2089 r
  rptr_empty/n1 (net)                           1       0.5464                                             0.0000     1.2089 r
  rptr_empty/U14/A2 (AND2X1_RVT)                                  0.0000    0.0314    0.0000               0.0000     1.2089 r
  rptr_empty/U14/Y (AND2X1_RVT)                                             0.0270                         0.0564     1.2653 r
  rptr_empty/n53 (net)                          2       1.1880                                             0.0000     1.2653 r
  rptr_empty/U40/A1 (AND2X1_RVT)                                  0.0000    0.0270    0.0000               0.0000     1.2653 r
  rptr_empty/U40/Y (AND2X1_RVT)                                             0.0412                         0.0640     1.3293 r
  rptr_empty/n58 (net)                          5       3.0105                                             0.0000     1.3293 r
  rptr_empty/U42/A1 (AND3X1_RVT)                                  0.0000    0.0412    0.0000               0.0000     1.3293 r
  rptr_empty/U42/Y (AND3X1_RVT)                                             0.0330                         0.0666     1.3959 r
  rptr_empty/n23 (net)                          2       1.1252                                             0.0000     1.3959 r
  rptr_empty/U11/A2 (OA21X1_RVT)                                  0.0000    0.0330    0.0000               0.0000     1.3959 r
  rptr_empty/U11/Y (OA21X1_RVT)                                             0.0421                         0.0790     1.4749 r
  rptr_empty/n94 (net)                          3       2.3279                                             0.0000     1.4749 r
  rptr_empty/U62/A2 (MUX21X2_RVT)                                 0.0000    0.0421    0.0000               0.0000     1.4749 r
  rptr_empty/U62/Y (MUX21X2_RVT)                                            0.0429                         0.0957     1.5705 r
  rptr_empty/rgraynext[6] (net)                 2       2.2064                                             0.0000     1.5705 r
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0429    0.0000               0.0000     1.5705 r
  data arrival time                                                                                                   1.5705

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1324     1.5176
  data required time                                                                                                  1.5176
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5176
  data arrival time                                                                                                  -1.5705
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0529


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_1_/CLK (SDFFARX2_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_1_/QN (SDFFARX2_RVT)                                  0.0490                         0.1865     1.1865 r
  rptr_empty/n81 (net)                          3       2.5651                                             0.0000     1.1865 r
  rptr_empty/U12/A (INVX0_RVT)                                    0.0000    0.0490    0.0000               0.0000     1.1865 r
  rptr_empty/U12/Y (INVX0_RVT)                                              0.0287                         0.0236     1.2101 f
  rptr_empty/n1 (net)                           1       0.5386                                             0.0000     1.2101 f
  rptr_empty/U14/A2 (AND2X1_RVT)                                  0.0000    0.0287    0.0000               0.0000     1.2101 f
  rptr_empty/U14/Y (AND2X1_RVT)                                             0.0259                         0.0572     1.2673 f
  rptr_empty/n53 (net)                          2       1.1740                                             0.0000     1.2673 f
  rptr_empty/U40/A1 (AND2X1_RVT)                                  0.0000    0.0259    0.0000               0.0000     1.2673 f
  rptr_empty/U40/Y (AND2X1_RVT)                                             0.0407                         0.0644     1.3317 f
  rptr_empty/n58 (net)                          5       3.0023                                             0.0000     1.3317 f
  rptr_empty/U36/A (INVX1_RVT)                                    0.0000    0.0407    0.0000               0.0000     1.3317 f
  rptr_empty/U36/Y (INVX1_RVT)                                              0.0240                         0.0242     1.3559 r
  rptr_empty/n9 (net)                           1       0.4729                                             0.0000     1.3559 r
  rptr_empty/U39/A3 (OA21X1_RVT)                                  0.0000    0.0240    0.0000               0.0000     1.3559 r
  rptr_empty/U39/Y (OA21X1_RVT)                                             0.0380                         0.0672     1.4231 r
  rptr_empty/n99 (net)                          2       1.8063                                             0.0000     1.4231 r
  rptr_empty/U81/A (NBUFFX2_RVT)                                  0.0000    0.0380    0.0000               0.0000     1.4231 r
  rptr_empty/U81/Y (NBUFFX2_RVT)                                            0.0230                         0.0488     1.4719 r
  rptr_empty/n34 (net)                          2       1.0546                                             0.0000     1.4719 r
  rptr_empty/U95/A1 (MUX21X1_RVT)                                 0.0000    0.0230    0.0000               0.0000     1.4719 r
  rptr_empty/U95/Y (MUX21X1_RVT)                                            0.0443                         0.0902     1.5621 r
  rptr_empty/rgraynext[0] (net)                 2       1.7367                                             0.0000     1.5621 r
  rptr_empty/rptr_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0443    0.0000               0.0000     1.5621 r
  data arrival time                                                                                                   1.5621

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1328     1.5172
  data required time                                                                                                  1.5172
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5172
  data arrival time                                                                                                  -1.5621
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0449


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_1_/CLK (SDFFARX2_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_1_/QN (SDFFARX2_RVT)                                  0.0541                         0.1773     1.1773 f
  rptr_empty/n81 (net)                          3       2.5369                                             0.0000     1.1773 f
  rptr_empty/U12/A (INVX0_RVT)                                    0.0000    0.0541    0.0000               0.0000     1.1773 f
  rptr_empty/U12/Y (INVX0_RVT)                                              0.0314                         0.0317     1.2089 r
  rptr_empty/n1 (net)                           1       0.5464                                             0.0000     1.2089 r
  rptr_empty/U14/A2 (AND2X1_RVT)                                  0.0000    0.0314    0.0000               0.0000     1.2089 r
  rptr_empty/U14/Y (AND2X1_RVT)                                             0.0270                         0.0564     1.2653 r
  rptr_empty/n53 (net)                          2       1.1880                                             0.0000     1.2653 r
  rptr_empty/U40/A1 (AND2X1_RVT)                                  0.0000    0.0270    0.0000               0.0000     1.2653 r
  rptr_empty/U40/Y (AND2X1_RVT)                                             0.0412                         0.0640     1.3293 r
  rptr_empty/n58 (net)                          5       3.0105                                             0.0000     1.3293 r
  rptr_empty/U64/A1 (NAND2X0_RVT)                                 0.0000    0.0412    0.0000               0.0000     1.3293 r
  rptr_empty/U64/Y (NAND2X0_RVT)                                            0.0489                         0.0435     1.3728 f
  rptr_empty/n55 (net)                          2       1.0960                                             0.0000     1.3728 f
  rptr_empty/U63/A1 (AO21X1_RVT)                                  0.0000    0.0489    0.0000               0.0000     1.3728 f
  rptr_empty/U63/Y (AO21X1_RVT)                                             0.0358                         0.0885     1.4613 f
  rptr_empty/n61 (net)                          2       2.0057                                             0.0000     1.4613 f
  rptr_empty/U73/A (INVX1_RVT)                                    0.0000    0.0358    0.0000               0.0000     1.4613 f
  rptr_empty/U73/Y (INVX1_RVT)                                              0.0254                         0.0280     1.4893 r
  rptr_empty/rbinnext[6] (net)                  2       1.0727                                             0.0000     1.4893 r
  rptr_empty/U78/A3 (AO22X1_RVT)                                  0.0000    0.0254    0.0000               0.0000     1.4893 r
  rptr_empty/U78/Y (AO22X1_RVT)                                             0.0448                         0.0726     1.5619 r
  rptr_empty/rgraynext[5] (net)                 2       2.2064                                             0.0000     1.5619 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0448    0.0000               0.0000     1.5619 r
  data arrival time                                                                                                   1.5619

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1329     1.5171
  data required time                                                                                                  1.5171
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5171
  data arrival time                                                                                                  -1.5619
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0448


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_1_/CLK (SDFFARX2_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_1_/QN (SDFFARX2_RVT)                                  0.0541                         0.1773     1.1773 f
  rptr_empty/n81 (net)                          3       2.5369                                             0.0000     1.1773 f
  rptr_empty/U12/A (INVX0_RVT)                                    0.0000    0.0541    0.0000               0.0000     1.1773 f
  rptr_empty/U12/Y (INVX0_RVT)                                              0.0314                         0.0317     1.2089 r
  rptr_empty/n1 (net)                           1       0.5464                                             0.0000     1.2089 r
  rptr_empty/U14/A2 (AND2X1_RVT)                                  0.0000    0.0314    0.0000               0.0000     1.2089 r
  rptr_empty/U14/Y (AND2X1_RVT)                                             0.0270                         0.0564     1.2653 r
  rptr_empty/n53 (net)                          2       1.1880                                             0.0000     1.2653 r
  rptr_empty/U94/A4 (NAND4X0_RVT)                                 0.0000    0.0270    0.0000               0.0000     1.2653 r
  rptr_empty/U94/Y (NAND4X0_RVT)                                            0.0805                         0.0737     1.3391 f
  rptr_empty/n63 (net)                          2       1.0945                                             0.0000     1.3391 f
  rptr_empty/U31/A1 (NAND2X0_RVT)                                 0.0000    0.0805    0.0000               0.0000     1.3391 f
  rptr_empty/U31/Y (NAND2X0_RVT)                                            0.0504                         0.0593     1.3984 r
  rptr_empty/n57 (net)                          1       0.6082                                             0.0000     1.3984 r
  rptr_empty/U27/A1 (AND2X1_RVT)                                  0.0000    0.0504    0.0000               0.0000     1.3984 r
  rptr_empty/U27/Y (AND2X1_RVT)                                             0.0365                         0.0649     1.4633 r
  rptr_empty/n95 (net)                          4       2.2346                                             0.0000     1.4633 r
  rptr_empty/U32/A1 (MUX21X2_RVT)                                 0.0000    0.0365    0.0000               0.0000     1.4633 r
  rptr_empty/U32/Y (MUX21X2_RVT)                                            0.0428                         0.0948     1.5581 r
  rptr_empty/rgraynext[4] (net)                 2       2.2064                                             0.0000     1.5581 r
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     1.5581 r
  data arrival time                                                                                                   1.5581

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1323     1.5177
  data required time                                                                                                  1.5177
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5177
  data arrival time                                                                                                  -1.5581
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0404


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                   0.0576                         0.1993     1.1993 r
  rptr_empty/n77 (net)                          2       1.2178                                             0.0000     1.1993 r
  rptr_empty/U25/A1 (AND2X1_RVT)                                  0.0000    0.0576    0.0000               0.0000     1.1993 r
  rptr_empty/U25/Y (AND2X1_RVT)                                             0.0370                         0.0590     1.2583 r
  rptr_empty/n10 (net)                          2       1.1559                                             0.0000     1.2583 r
  rptr_empty/U24/A1 (AND2X1_RVT)                                  0.0000    0.0370    0.0000               0.0000     1.2583 r
  rptr_empty/U24/Y (AND2X1_RVT)                                             0.0395                         0.0650     1.3233 r
  rptr_empty/n65 (net)                          5       2.7545                                             0.0000     1.3233 r
  rptr_empty/U82/A1 (NAND2X0_RVT)                                 0.0000    0.0395    0.0000               0.0000     1.3233 r
  rptr_empty/U82/Y (NAND2X0_RVT)                                            0.0374                         0.0340     1.3573 f
  rptr_empty/n51 (net)                          1       0.5546                                             0.0000     1.3573 f
  rptr_empty/U29/A1 (NAND2X0_RVT)                                 0.0000    0.0374    0.0000               0.0000     1.3573 f
  rptr_empty/U29/Y (NAND2X0_RVT)                                            0.0357                         0.0415     1.3987 r
  rptr_empty/n6 (net)                           1       0.6082                                             0.0000     1.3987 r
  rptr_empty/U28/A1 (AND2X1_RVT)                                  0.0000    0.0357    0.0000               0.0000     1.3987 r
  rptr_empty/U28/Y (AND2X1_RVT)                                             0.0360                         0.0619     1.4606 r
  rptr_empty/n97 (net)                          3       2.2929                                             0.0000     1.4606 r
  rptr_empty/U70/A1 (MUX21X1_RVT)                                 0.0000    0.0360    0.0000               0.0000     1.4606 r
  rptr_empty/U70/Y (MUX21X1_RVT)                                            0.0442                         0.0941     1.5547 r
  rptr_empty/rgraynext[2] (net)                 2       1.7367                                             0.0000     1.5547 r
  rptr_empty/rptr_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0442    0.0000               0.0000     1.5547 r
  data arrival time                                                                                                   1.5547

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1328     1.5172
  data required time                                                                                                  1.5172
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5172
  data arrival time                                                                                                  -1.5547
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0375


  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                                   0.0376                         0.2341     1.2341 r
  rptr_empty/n101 (net)                         2       1.3902                                             0.0000     1.2341 r
  rptr_empty/U57/A1 (AND2X1_RVT)                                  0.0000    0.0376    0.0000               0.0000     1.2341 r
  rptr_empty/U57/Y (AND2X1_RVT)                                             0.0224                         0.0498     1.2839 r
  rptr_empty/n17 (net)                          1       0.5271                                             0.0000     1.2839 r
  rptr_empty/U56/A3 (NAND3X0_RVT)                                 0.0000    0.0224    0.0000               0.0000     1.2839 r
  rptr_empty/U56/Y (NAND3X0_RVT)                                            0.0657                         0.0575     1.3414 f
  rptr_empty/n16 (net)                          2       1.0945                                             0.0000     1.3414 f
  rptr_empty/U30/A1 (NAND2X0_RVT)                                 0.0000    0.0657    0.0000               0.0000     1.3414 f
  rptr_empty/U30/Y (NAND2X0_RVT)                                            0.0446                         0.0544     1.3958 r
  rptr_empty/n35 (net)                          1       0.6082                                             0.0000     1.3958 r
  rptr_empty/U38/A1 (AND2X1_RVT)                                  0.0000    0.0446    0.0000               0.0000     1.3958 r
  rptr_empty/U38/Y (AND2X1_RVT)                                             0.0370                         0.0643     1.4602 r
  rptr_empty/n96 (net)                          3       2.3584                                             0.0000     1.4602 r
  rptr_empty/U37/A1 (MUX21X2_RVT)                                 0.0000    0.0370    0.0000               0.0000     1.4602 r
  rptr_empty/U37/Y (MUX21X2_RVT)                                            0.0428                         0.0949     1.5551 r
  rptr_empty/rgraynext[3] (net)                 2       2.2064                                             0.0000     1.5551 r
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     1.5551 r
  data arrival time                                                                                                   1.5551

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1323     1.5177
  data required time                                                                                                  1.5177
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5177
  data arrival time                                                                                                  -1.5551
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0374


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_0_/CLK (SDFFASX2_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_0_/QN (SDFFASX2_RVT)                                   0.0671                         0.2128     1.2128 r
  wptr_full/n274 (net)                          5       2.7762                                             0.0000     1.2128 r
  wptr_full/U4/A2 (NAND4X0_RVT)                                   0.0000    0.0671    0.0000               0.0000     1.2128 r
  wptr_full/U4/Y (NAND4X0_RVT)                                              0.0908                         0.0806     1.2934 f
  wptr_full/n174 (net)                          2       1.2874                                             0.0000     1.2934 f
  wptr_full/U10/A2 (OR2X1_RVT)                                    0.0000    0.0908    0.0000               0.0000     1.2934 f
  wptr_full/U10/Y (OR2X1_RVT)                                               0.0359                         0.0723     1.3657 f
  wptr_full/n136 (net)                          3       1.6399                                             0.0000     1.3657 f
  wptr_full/U14/A1 (NAND2X0_RVT)                                  0.0000    0.0359    0.0000               0.0000     1.3657 f
  wptr_full/U14/Y (NAND2X0_RVT)                                             0.0694                         0.0628     1.4284 r
  wptr_full/n213 (net)                          4       2.0706                                             0.0000     1.4284 r
  wptr_full/U9/A1 (NAND2X0_RVT)                                   0.0000    0.0694    0.0000               0.0000     1.4284 r
  wptr_full/U9/Y (NAND2X0_RVT)                                              0.0582                         0.0494     1.4778 f
  wptr_full/n196 (net)                          2       1.0823                                             0.0000     1.4778 f
  wptr_full/U8/A4 (AO22X1_RVT)                                    0.0000    0.0582    0.0000               0.0000     1.4778 f
  wptr_full/U8/Y (AO22X1_RVT)                                               0.0369                         0.0773     1.5551 f
  wptr_full/n266 (net)                          2       2.1905                                             0.0000     1.5551 f
  wptr_full/U13/A1 (XNOR2X2_RVT)                                  0.0000    0.0369    0.0000               0.0000     1.5551 f
  wptr_full/U13/Y (XNOR2X2_RVT)                                             0.0318                         0.0892     1.6443 r
  wptr_full/n25 (net)                           1       0.5524                                             0.0000     1.6443 r
  wptr_full/U12/A1 (AND3X1_RVT)                                   0.0000    0.0318    0.0000               0.0000     1.6443 r
  wptr_full/U12/Y (AND3X1_RVT)                                              0.0272                         0.0590     1.7034 r
  wptr_full/n29 (net)                           1       0.5165                                             0.0000     1.7034 r
  wptr_full/U11/A2 (AND3X1_RVT)                                   0.0000    0.0272    0.0000               0.0000     1.7034 r
  wptr_full/U11/Y (AND3X1_RVT)                                              0.0272                         0.0644     1.7678 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     1.7678 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0272    0.0000               0.0000     1.7678 r
  data arrival time                                                                                                   1.7678

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     1.6500 r
  library setup time                                                                                      -0.1275     1.5225
  data required time                                                                                                  1.5225
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5225
  data arrival time                                                                                                  -1.7678
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2453


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_3_/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_3_/QN (SDFFASX1_RVT)                                   0.0657                         0.2098     1.2098 r
  wptr_full/n271 (net)                          4       2.1317                                             0.0000     1.2098 r
  wptr_full/U133/A (NBUFFX2_RVT)                                  0.0000    0.0657    0.0000               0.0000     1.2098 r
  wptr_full/U133/Y (NBUFFX2_RVT)                                            0.0297                         0.0603     1.2700 r
  wptr_full/waddr[3] (net)                     11       1.9495                                             0.0000     1.2700 r
  wptr_full/U144/A1 (NAND4X0_RVT)                                 0.0000    0.0297    0.0000               0.0000     1.2700 r
  wptr_full/U144/Y (NAND4X0_RVT)                                            0.0845                         0.0593     1.3294 f
  wptr_full/n130 (net)                          2       1.1651                                             0.0000     1.3294 f
  wptr_full/U73/A2 (OR3X1_RVT)                                    0.0000    0.0845    0.0000               0.0000     1.3294 f
  wptr_full/U73/Y (OR3X1_RVT)                                               0.0440                         0.1058     1.4351 f
  wptr_full/n206 (net)                          4       2.4184                                             0.0000     1.4351 f
  wptr_full/U154/A1 (OR2X1_RVT)                                   0.0000    0.0440    0.0000               0.0000     1.4351 f
  wptr_full/U154/Y (OR2X1_RVT)                                              0.0290                         0.0680     1.5031 f
  wptr_full/n220 (net)                          1       1.2820                                             0.0000     1.5031 f
  wptr_full/U189/A1 (XOR2X2_RVT)                                  0.0000    0.0290    0.0000               0.0000     1.5031 f
  wptr_full/U189/Y (XOR2X2_RVT)                                             0.0330                         0.0947     1.5978 r
  wptr_full/n233 (net)                          2       1.1169                                             0.0000     1.5978 r
  wptr_full/U170/A2 (MUX21X1_RVT)                                 0.0000    0.0330    0.0000               0.0000     1.5978 r
  wptr_full/U170/Y (MUX21X1_RVT)                                            0.0342                         0.0807     1.6784 r
  wptr_full/wgraynext[9] (net)                  1       0.5122                                             0.0000     1.6784 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0342    0.0000               0.0000     1.6784 r
  data arrival time                                                                                                   1.6784

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1296     1.5204
  data required time                                                                                                  1.5204
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5204
  data arrival time                                                                                                  -1.6784
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1580


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_0_/CLK (SDFFASX2_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_0_/QN (SDFFASX2_RVT)                                   0.0671                         0.2128     1.2128 r
  wptr_full/n274 (net)                          5       2.7762                                             0.0000     1.2128 r
  wptr_full/U94/A1 (AND2X1_RVT)                                   0.0000    0.0671    0.0000               0.0000     1.2128 r
  wptr_full/U94/Y (AND2X1_RVT)                                              0.0380                         0.0684     1.2812 r
  wptr_full/n147 (net)                          4       2.2437                                             0.0000     1.2812 r
  wptr_full/U79/A (NBUFFX2_RVT)                                   0.0000    0.0380    0.0000               0.0000     1.2812 r
  wptr_full/U79/Y (NBUFFX2_RVT)                                             0.0249                         0.0507     1.3319 r
  wptr_full/n81 (net)                           3       1.5741                                             0.0000     1.3319 r
  wptr_full/U39/A2 (AND2X1_RVT)                                   0.0000    0.0249    0.0000               0.0000     1.3319 r
  wptr_full/U39/Y (AND2X1_RVT)                                              0.0273                         0.0540     1.3860 r
  wptr_full/n135 (net)                          2       1.1266                                             0.0000     1.3860 r
  wptr_full/U38/A1 (NAND2X0_RVT)                                  0.0000    0.0273    0.0000               0.0000     1.3860 r
  wptr_full/U38/Y (NAND2X0_RVT)                                             0.0592                         0.0496     1.4355 f
  wptr_full/n150 (net)                          3       1.7146                                             0.0000     1.4355 f
  wptr_full/U113/A2 (AND2X1_RVT)                                  0.0000    0.0592    0.0000               0.0000     1.4355 f
  wptr_full/U113/Y (AND2X1_RVT)                                             0.0297                         0.0736     1.5091 f
  wptr_full/n218 (net)                          2       1.3966                                             0.0000     1.5091 f
  wptr_full/U6/A (INVX1_RVT)                                      0.0000    0.0297    0.0000               0.0000     1.5091 f
  wptr_full/U6/Y (INVX1_RVT)                                                0.0204                         0.0224     1.5315 r
  wptr_full/n225 (net)                          1       0.6082                                             0.0000     1.5315 r
  wptr_full/U194/A1 (AND2X1_RVT)                                  0.0000    0.0204    0.0000               0.0000     1.5315 r
  wptr_full/U194/Y (AND2X1_RVT)                                             0.0307                         0.0539     1.5854 r
  wptr_full/n229 (net)                          2       1.7042                                             0.0000     1.5854 r
  wptr_full/U203/S0 (MUX21X1_RVT)                                 0.0000    0.0307    0.0000               0.0000     1.5854 r
  wptr_full/U203/Y (MUX21X1_RVT)                                            0.0341                         0.0795     1.6649 r
  wptr_full/n270 (net)                          1       0.5122                                             0.0000     1.6649 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0341    0.0000               0.0000     1.6649 r
  data arrival time                                                                                                   1.6649

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1296     1.5204
  data required time                                                                                                  1.5204
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5204
  data arrival time                                                                                                  -1.6649
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1445


  Startpoint: wptr_full/wbin_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_2_/CLK (SDFFASX2_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_2_/QN (SDFFASX2_RVT)                                   0.0728                         0.2208     1.2208 r
  wptr_full/n272 (net)                          7       4.0237                                             0.0000     1.2208 r
  wptr_full/U74/A (NBUFFX2_RVT)                                   0.0000    0.0728    0.0000               0.0000     1.2208 r
  wptr_full/U74/Y (NBUFFX2_RVT)                                             0.0305                         0.0613     1.2822 r
  wptr_full/waddr[2] (net)                     11       1.9068                                             0.0000     1.2822 r
  wptr_full/U143/A1 (NAND3X0_RVT)                                 0.0000    0.0305    0.0000               0.0000     1.2822 r
  wptr_full/U143/Y (NAND3X0_RVT)                                            0.0534                         0.0423     1.3244 f
  wptr_full/n194 (net)                          1       0.6060                                             0.0000     1.3244 f
  wptr_full/U25/A2 (OR3X1_RVT)                                    0.0000    0.0534    0.0000               0.0000     1.3244 f
  wptr_full/U25/Y (OR3X1_RVT)                                               0.0276                         0.0797     1.4041 f
  wptr_full/n34 (net)                           1       0.5372                                             0.0000     1.4041 f
  wptr_full/U24/A1 (OA21X1_RVT)                                   0.0000    0.0276    0.0000               0.0000     1.4041 f
  wptr_full/U24/Y (OA21X1_RVT)                                              0.0386                         0.0815     1.4856 f
  wptr_full/n189 (net)                          3       1.9922                                             0.0000     1.4856 f
  wptr_full/U180/A (INVX0_RVT)                                    0.0000    0.0386    0.0000               0.0000     1.4856 f
  wptr_full/U180/Y (INVX0_RVT)                                              0.0293                         0.0330     1.5186 r
  wptr_full/n222 (net)                          2       1.0307                                             0.0000     1.5186 r
  wptr_full/U192/A3 (OA21X1_RVT)                                  0.0000    0.0293    0.0000               0.0000     1.5186 r
  wptr_full/U192/Y (OA21X1_RVT)                                             0.0339                         0.0639     1.5824 r
  wptr_full/n232 (net)                          2       1.1354                                             0.0000     1.5824 r
  wptr_full/U204/A1 (MUX21X1_RVT)                                 0.0000    0.0339    0.0000               0.0000     1.5824 r
  wptr_full/U204/Y (MUX21X1_RVT)                                            0.0341                         0.0817     1.6642 r
  wptr_full/wgraynext[7] (net)                  1       0.5122                                             0.0000     1.6642 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0341    0.0000               0.0000     1.6642 r
  data arrival time                                                                                                   1.6642

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1296     1.5204
  data required time                                                                                                  1.5204
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5204
  data arrival time                                                                                                  -1.6642
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1437


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_1_/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_1_/QN (SDFFASX1_RVT)                                   0.0642                         0.2079     1.2079 r
  wptr_full/n273 (net)                          3       1.9485                                             0.0000     1.2079 r
  wptr_full/U44/A (NBUFFX4_RVT)                                   0.0000    0.0642    0.0000               0.0000     1.2079 r
  wptr_full/U44/Y (NBUFFX4_RVT)                                             0.0330                         0.0655     1.2734 r
  wptr_full/waddr[1] (net)                     17       5.3355                                             0.0000     1.2734 r
  wptr_full/U104/A2 (AND2X1_RVT)                                  0.0000    0.0330    0.0000               0.0000     1.2734 r
  wptr_full/U104/Y (AND2X1_RVT)                                             0.0240                         0.0520     1.3254 r
  wptr_full/n96 (net)                           1       0.5524                                             0.0000     1.3254 r
  wptr_full/U103/A1 (AND3X1_RVT)                                  0.0000    0.0240    0.0000               0.0000     1.3254 r
  wptr_full/U103/Y (AND3X1_RVT)                                             0.0365                         0.0582     1.3836 r
  wptr_full/n95 (net)                           1       0.6222                                             0.0000     1.3836 r
  wptr_full/U102/A1 (NAND3X0_RVT)                                 0.0000    0.0365    0.0000               0.0000     1.3836 r
  wptr_full/U102/Y (NAND3X0_RVT)                                            0.0496                         0.0425     1.4261 f
  wptr_full/n94 (net)                           1       0.5546                                             0.0000     1.4261 f
  wptr_full/U31/A1 (NAND2X0_RVT)                                  0.0000    0.0496    0.0000               0.0000     1.4261 f
  wptr_full/U31/Y (NAND2X0_RVT)                                             0.0717                         0.0696     1.4957 r
  wptr_full/n183 (net)                          3       2.0445                                             0.0000     1.4957 r
  wptr_full/U155/A2 (OR2X1_RVT)                                   0.0000    0.0717    0.0000               0.0000     1.4957 r
  wptr_full/U155/Y (OR2X1_RVT)                                              0.0310                         0.0684     1.5641 r
  wptr_full/n182 (net)                          2       1.3385                                             0.0000     1.5641 r
  wptr_full/U176/A1 (NAND2X0_RVT)                                 0.0000    0.0310    0.0000               0.0000     1.5641 r
  wptr_full/U176/Y (NAND2X0_RVT)                                            0.0344                         0.0324     1.5965 f
  wptr_full/n181 (net)                          1       0.5546                                             0.0000     1.5965 f
  wptr_full/U174/A1 (NAND2X0_RVT)                                 0.0000    0.0344    0.0000               0.0000     1.5965 f
  wptr_full/U174/Y (NAND2X0_RVT)                                            0.0352                         0.0386     1.6351 r
  wptr_full/wgraynext[8] (net)                  1       0.5122                                             0.0000     1.6351 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0352    0.0000               0.0000     1.6351 r
  data arrival time                                                                                                   1.6351

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1299     1.5201
  data required time                                                                                                  1.5201
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5201
  data arrival time                                                                                                  -1.6351
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1151


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                     0.0754                         0.1979     1.1979 f
  wptr_full/n259 (net)                          8       4.2787                                             0.0000     1.1979 f
  wptr_full/U94/A2 (AND2X1_RVT)                                   0.0000    0.0754    0.0000               0.0000     1.1979 f
  wptr_full/U94/Y (AND2X1_RVT)                                              0.0377                         0.0862     1.2841 f
  wptr_full/n147 (net)                          4       2.2542                                             0.0000     1.2841 f
  wptr_full/U66/A1 (NAND2X0_RVT)                                  0.0000    0.0377    0.0000               0.0000     1.2841 f
  wptr_full/U66/Y (NAND2X0_RVT)                                             0.0375                         0.0425     1.3266 r
  wptr_full/n83 (net)                           1       0.6671                                             0.0000     1.3266 r
  wptr_full/U76/A3 (OR3X1_RVT)                                    0.0000    0.0375    0.0000               0.0000     1.3266 r
  wptr_full/U76/Y (OR3X1_RVT)                                               0.0380                         0.0709     1.3976 r
  wptr_full/n110 (net)                          3       1.5810                                             0.0000     1.3976 r
  wptr_full/U22/A3 (AO22X1_RVT)                                   0.0000    0.0380    0.0000               0.0000     1.3976 r
  wptr_full/U22/Y (AO22X1_RVT)                                              0.0454                         0.0712     1.4688 r
  wptr_full/n193 (net)                          2       1.5243                                             0.0000     1.4688 r
  wptr_full/U65/A (NBUFFX4_RVT)                                   0.0000    0.0454    0.0000               0.0000     1.4688 r
  wptr_full/U65/Y (NBUFFX4_RVT)                                             0.0265                         0.0549     1.5237 r
  wptr_full/n82 (net)                           5       2.9287                                             0.0000     1.5237 r
  wptr_full/U117/A2 (NAND2X0_RVT)                                 0.0000    0.0265    0.0000               0.0000     1.5237 r
  wptr_full/U117/Y (NAND2X0_RVT)                                            0.0446                         0.0410     1.5647 f
  wptr_full/n141 (net)                          2       1.0227                                             0.0000     1.5647 f
  wptr_full/U150/A2 (NAND2X0_RVT)                                 0.0000    0.0446    0.0000               0.0000     1.5647 f
  wptr_full/U150/Y (NAND2X0_RVT)                                            0.0384                         0.0459     1.6106 r
  wptr_full/n267 (net)                          1       0.5122                                             0.0000     1.6106 r
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0384    0.0000               0.0000     1.6106 r
  data arrival time                                                                                                   1.6106

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1309     1.5191
  data required time                                                                                                  1.5191
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5191
  data arrival time                                                                                                  -1.6106
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0915


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                     0.0754                         0.1979     1.1979 f
  wptr_full/n259 (net)                          8       4.2787                                             0.0000     1.1979 f
  wptr_full/U153/A4 (AND4X1_RVT)                                  0.0000    0.0754    0.0000               0.0000     1.1979 f
  wptr_full/U153/Y (AND4X1_RVT)                                             0.0395                         0.1181     1.3160 f
  wptr_full/n149 (net)                          1       0.6071                                             0.0000     1.3160 f
  wptr_full/U83/A1 (AND2X1_RVT)                                   0.0000    0.0395    0.0000               0.0000     1.3160 f
  wptr_full/U83/Y (AND2X1_RVT)                                              0.0263                         0.0594     1.3754 f
  wptr_full/n210 (net)                          2       1.2254                                             0.0000     1.3754 f
  wptr_full/U90/A2 (OR2X1_RVT)                                    0.0000    0.0263    0.0000               0.0000     1.3754 f
  wptr_full/U90/Y (OR2X1_RVT)                                               0.0257                         0.0509     1.4262 f
  wptr_full/n185 (net)                          2       1.0945                                             0.0000     1.4262 f
  wptr_full/U85/A1 (NAND2X0_RVT)                                  0.0000    0.0257    0.0000               0.0000     1.4262 f
  wptr_full/U85/Y (NAND2X0_RVT)                                             0.0688                         0.0562     1.4824 r
  wptr_full/n221 (net)                          2       1.9799                                             0.0000     1.4824 r
  wptr_full/U171/A2 (XNOR2X1_RVT)                                 0.0000    0.0688    0.0000               0.0000     1.4824 r
  wptr_full/U171/Y (XNOR2X1_RVT)                                            0.0358                         0.1279     1.6103 r
  wptr_full/n172 (net)                          1       0.5119                                             0.0000     1.6103 r
  wptr_full/wptr_reg_5_/D (SDFFASX1_RVT)                          0.0000    0.0358    0.0000               0.0000     1.6103 r
  data arrival time                                                                                                   1.6103

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_5_/CLK (SDFFASX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1236     1.5264
  data required time                                                                                                  1.5264
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5264
  data arrival time                                                                                                  -1.6103
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0838


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                     0.0754                         0.1979     1.1979 f
  wptr_full/n259 (net)                          8       4.2787                                             0.0000     1.1979 f
  wptr_full/U94/A2 (AND2X1_RVT)                                   0.0000    0.0754    0.0000               0.0000     1.1979 f
  wptr_full/U94/Y (AND2X1_RVT)                                              0.0377                         0.0862     1.2841 f
  wptr_full/n147 (net)                          4       2.2542                                             0.0000     1.2841 f
  wptr_full/U79/A (NBUFFX2_RVT)                                   0.0000    0.0377    0.0000               0.0000     1.2841 f
  wptr_full/U79/Y (NBUFFX2_RVT)                                             0.0231                         0.0512     1.3353 f
  wptr_full/n81 (net)                           3       1.5577                                             0.0000     1.3353 f
  wptr_full/U39/A2 (AND2X1_RVT)                                   0.0000    0.0231    0.0000               0.0000     1.3353 f
  wptr_full/U39/Y (AND2X1_RVT)                                              0.0254                         0.0541     1.3894 f
  wptr_full/n135 (net)                          2       1.1238                                             0.0000     1.3894 f
  wptr_full/U38/A1 (NAND2X0_RVT)                                  0.0000    0.0254    0.0000               0.0000     1.3894 f
  wptr_full/U38/Y (NAND2X0_RVT)                                             0.0616                         0.0524     1.4418 r
  wptr_full/n150 (net)                          3       1.7364                                             0.0000     1.4418 r
  wptr_full/U113/A2 (AND2X1_RVT)                                  0.0000    0.0616    0.0000               0.0000     1.4418 r
  wptr_full/U113/Y (AND2X1_RVT)                                             0.0300                         0.0655     1.5073 r
  wptr_full/n218 (net)                          2       1.4042                                             0.0000     1.5073 r
  wptr_full/U6/A (INVX1_RVT)                                      0.0000    0.0300    0.0000               0.0000     1.5073 r
  wptr_full/U6/Y (INVX1_RVT)                                                0.0208                         0.0190     1.5263 f
  wptr_full/n225 (net)                          1       0.6071                                             0.0000     1.5263 f
  wptr_full/U194/A1 (AND2X1_RVT)                                  0.0000    0.0208    0.0000               0.0000     1.5263 f
  wptr_full/U194/Y (AND2X1_RVT)                                             0.0299                         0.0537     1.5800 f
  wptr_full/n229 (net)                          2       1.6994                                             0.0000     1.5800 f
  wptr_full/U169/A (INVX0_RVT)                                    0.0000    0.0299    0.0000               0.0000     1.5800 f
  wptr_full/U169/Y (INVX0_RVT)                                              0.0211                         0.0242     1.6042 r
  wptr_full/n244 (net)                          1       0.5119                                             0.0000     1.6042 r
  wptr_full/wbin_reg_6_/D (SDFFASX2_RVT)                          0.0000    0.0211    0.0000               0.0000     1.6042 r
  data arrival time                                                                                                   1.6042

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_6_/CLK (SDFFASX2_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1247     1.5253
  data required time                                                                                                  1.5253
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5253
  data arrival time                                                                                                  -1.6042
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0789


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_3_/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_3_/QN (SDFFASX1_RVT)                                   0.0657                         0.2098     1.2098 r
  wptr_full/n271 (net)                          4       2.1317                                             0.0000     1.2098 r
  wptr_full/U133/A (NBUFFX2_RVT)                                  0.0000    0.0657    0.0000               0.0000     1.2098 r
  wptr_full/U133/Y (NBUFFX2_RVT)                                            0.0297                         0.0603     1.2700 r
  wptr_full/waddr[3] (net)                     11       1.9495                                             0.0000     1.2700 r
  wptr_full/U144/A1 (NAND4X0_RVT)                                 0.0000    0.0297    0.0000               0.0000     1.2700 r
  wptr_full/U144/Y (NAND4X0_RVT)                                            0.0845                         0.0593     1.3294 f
  wptr_full/n130 (net)                          2       1.1651                                             0.0000     1.3294 f
  wptr_full/U73/A2 (OR3X1_RVT)                                    0.0000    0.0845    0.0000               0.0000     1.3294 f
  wptr_full/U73/Y (OR3X1_RVT)                                               0.0440                         0.1058     1.4351 f
  wptr_full/n206 (net)                          4       2.4184                                             0.0000     1.4351 f
  wptr_full/U154/A1 (OR2X1_RVT)                                   0.0000    0.0440    0.0000               0.0000     1.4351 f
  wptr_full/U154/Y (OR2X1_RVT)                                              0.0290                         0.0680     1.5031 f
  wptr_full/n220 (net)                          1       1.2820                                             0.0000     1.5031 f
  wptr_full/U189/A1 (XOR2X2_RVT)                                  0.0000    0.0290    0.0000               0.0000     1.5031 f
  wptr_full/U189/Y (XOR2X2_RVT)                                             0.0339                         0.0615     1.5646 f
  wptr_full/n233 (net)                          2       1.1080                                             0.0000     1.5646 f
  wptr_full/U190/A (INVX0_RVT)                                    0.0000    0.0339    0.0000               0.0000     1.5646 f
  wptr_full/U190/Y (INVX0_RVT)                                              0.0227                         0.0256     1.5902 r
  wptr_full/n240 (net)                          1       0.5119                                             0.0000     1.5902 r
  wptr_full/wbin_reg_10_/D (SDFFASX2_RVT)                         0.0000    0.0227    0.0000               0.0000     1.5902 r
  data arrival time                                                                                                   1.5902

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_10_/CLK (SDFFASX2_RVT)                                                                0.0000     1.6500 r
  library setup time                                                                                      -0.1253     1.5247
  data required time                                                                                                  1.5247
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5247
  data arrival time                                                                                                  -1.5902
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0655


  Startpoint: wptr_full/wbin_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_2_/CLK (SDFFASX2_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_2_/QN (SDFFASX2_RVT)                                   0.0728                         0.2208     1.2208 r
  wptr_full/n272 (net)                          7       4.0237                                             0.0000     1.2208 r
  wptr_full/U74/A (NBUFFX2_RVT)                                   0.0000    0.0728    0.0000               0.0000     1.2208 r
  wptr_full/U74/Y (NBUFFX2_RVT)                                             0.0305                         0.0613     1.2822 r
  wptr_full/waddr[2] (net)                     11       1.9068                                             0.0000     1.2822 r
  wptr_full/U143/A1 (NAND3X0_RVT)                                 0.0000    0.0305    0.0000               0.0000     1.2822 r
  wptr_full/U143/Y (NAND3X0_RVT)                                            0.0534                         0.0423     1.3244 f
  wptr_full/n194 (net)                          1       0.6060                                             0.0000     1.3244 f
  wptr_full/U25/A2 (OR3X1_RVT)                                    0.0000    0.0534    0.0000               0.0000     1.3244 f
  wptr_full/U25/Y (OR3X1_RVT)                                               0.0276                         0.0797     1.4041 f
  wptr_full/n34 (net)                           1       0.5372                                             0.0000     1.4041 f
  wptr_full/U24/A1 (OA21X1_RVT)                                   0.0000    0.0276    0.0000               0.0000     1.4041 f
  wptr_full/U24/Y (OA21X1_RVT)                                              0.0386                         0.0815     1.4856 f
  wptr_full/n189 (net)                          3       1.9922                                             0.0000     1.4856 f
  wptr_full/U180/A (INVX0_RVT)                                    0.0000    0.0386    0.0000               0.0000     1.4856 f
  wptr_full/U180/Y (INVX0_RVT)                                              0.0293                         0.0330     1.5186 r
  wptr_full/n222 (net)                          2       1.0307                                             0.0000     1.5186 r
  wptr_full/U192/A3 (OA21X1_RVT)                                  0.0000    0.0293    0.0000               0.0000     1.5186 r
  wptr_full/U192/Y (OA21X1_RVT)                                             0.0339                         0.0639     1.5824 r
  wptr_full/n232 (net)                          2       1.1354                                             0.0000     1.5824 r
  wptr_full/U50/A (INVX0_RVT)                                     0.0000    0.0339    0.0000               0.0000     1.5824 r
  wptr_full/U50/Y (INVX0_RVT)                                               0.0232                         0.0214     1.6039 f
  wptr_full/n242 (net)                          1       0.5098                                             0.0000     1.6039 f
  wptr_full/wbin_reg_8_/D (SDFFASX2_RVT)                          0.0000    0.0232    0.0000               0.0000     1.6039 f
  data arrival time                                                                                                   1.6039

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_8_/CLK (SDFFASX2_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.0928     1.5572
  data required time                                                                                                  1.5572
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5572
  data arrival time                                                                                                  -1.6039
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0467


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_0_/CLK (SDFFASX2_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_0_/QN (SDFFASX2_RVT)                                   0.0671                         0.2128     1.2128 r
  wptr_full/n274 (net)                          5       2.7762                                             0.0000     1.2128 r
  wptr_full/U4/A2 (NAND4X0_RVT)                                   0.0000    0.0671    0.0000               0.0000     1.2128 r
  wptr_full/U4/Y (NAND4X0_RVT)                                              0.0908                         0.0806     1.2934 f
  wptr_full/n174 (net)                          2       1.2874                                             0.0000     1.2934 f
  wptr_full/U10/A2 (OR2X1_RVT)                                    0.0000    0.0908    0.0000               0.0000     1.2934 f
  wptr_full/U10/Y (OR2X1_RVT)                                               0.0359                         0.0723     1.3657 f
  wptr_full/n136 (net)                          3       1.6399                                             0.0000     1.3657 f
  wptr_full/U14/A1 (NAND2X0_RVT)                                  0.0000    0.0359    0.0000               0.0000     1.3657 f
  wptr_full/U14/Y (NAND2X0_RVT)                                             0.0694                         0.0628     1.4284 r
  wptr_full/n213 (net)                          4       2.0706                                             0.0000     1.4284 r
  wptr_full/U88/A3 (NAND3X0_RVT)                                  0.0000    0.0694    0.0000               0.0000     1.4284 r
  wptr_full/U88/Y (NAND3X0_RVT)                                             0.0704                         0.0701     1.4985 f
  wptr_full/n153 (net)                          2       1.1774                                             0.0000     1.4985 f
  wptr_full/U151/A1 (NAND2X0_RVT)                                 0.0000    0.0704    0.0000               0.0000     1.4985 f
  wptr_full/U151/Y (NAND2X0_RVT)                                            0.0577                         0.0541     1.5526 r
  wptr_full/n269 (net)                          1       0.5122                                             0.0000     1.5526 r
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0577    0.0000               0.0000     1.5526 r
  data arrival time                                                                                                   1.5526

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1370     1.5130
  data required time                                                                                                  1.5130
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5130
  data arrival time                                                                                                  -1.5526
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0396


  Startpoint: wptr_full/wbin_reg_8_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_8_/CLK (SDFFASX2_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_8_/QN (SDFFASX2_RVT)                                   0.0755                         0.2240     1.2240 r
  wptr_full/waddr[8] (net)                      8       4.6356                                             0.0000     1.2240 r
  wptr_full/U97/A4 (AND4X1_RVT)                                   0.0000    0.0755    0.0000               0.0000     1.2240 r
  wptr_full/U97/Y (AND4X1_RVT)                                              0.0418                         0.1027     1.3266 r
  wptr_full/n157 (net)                          2       1.0555                                             0.0000     1.3266 r
  wptr_full/U105/A3 (NAND3X0_RVT)                                 0.0000    0.0418    0.0000               0.0000     1.3266 r
  wptr_full/U105/Y (NAND3X0_RVT)                                            0.0491                         0.0495     1.3761 f
  wptr_full/n97 (net)                           1       0.4655                                             0.0000     1.3761 f
  wptr_full/U100/A2 (NAND2X0_RVT)                                 0.0000    0.0491    0.0000               0.0000     1.3761 f
  wptr_full/U100/Y (NAND2X0_RVT)                                            0.0596                         0.0586     1.4348 r
  wptr_full/n121 (net)                          2       1.1726                                             0.0000     1.4348 r
  wptr_full/U45/A (INVX0_RVT)                                     0.0000    0.0596    0.0000               0.0000     1.4348 r
  wptr_full/U45/Y (INVX0_RVT)                                               0.0390                         0.0333     1.4681 f
  wptr_full/n160 (net)                          2       1.0903                                             0.0000     1.4681 f
  wptr_full/U155/A1 (OR2X1_RVT)                                   0.0000    0.0390    0.0000               0.0000     1.4681 f
  wptr_full/U155/Y (OR2X1_RVT)                                              0.0308                         0.0661     1.5342 f
  wptr_full/n182 (net)                          2       1.3297                                             0.0000     1.5342 f
  wptr_full/U167/A (INVX1_RVT)                                    0.0000    0.0308    0.0000               0.0000     1.5342 f
  wptr_full/U167/Y (INVX1_RVT)                                              0.0269                         0.0299     1.5640 r
  wptr_full/n247 (net)                          2       1.6232                                             0.0000     1.5640 r
  wptr_full/wbin_reg_9_/D (SDFFASX1_RVT)                          0.0000    0.0269    0.0000               0.0000     1.5640 r
  data arrival time                                                                                                   1.5640

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_9_/CLK (SDFFASX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1212     1.5288
  data required time                                                                                                  1.5288
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5288
  data arrival time                                                                                                  -1.5640
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0352


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                     0.0754                         0.1979     1.1979 f
  wptr_full/n259 (net)                          8       4.2787                                             0.0000     1.1979 f
  wptr_full/U94/A2 (AND2X1_RVT)                                   0.0000    0.0754    0.0000               0.0000     1.1979 f
  wptr_full/U94/Y (AND2X1_RVT)                                              0.0377                         0.0862     1.2841 f
  wptr_full/n147 (net)                          4       2.2542                                             0.0000     1.2841 f
  wptr_full/U87/A1 (OR2X2_RVT)                                    0.0000    0.0377    0.0000               0.0000     1.2841 f
  wptr_full/U87/Y (OR2X2_RVT)                                               0.0274                         0.0702     1.3543 f
  wptr_full/n215 (net)                          4       2.1683                                             0.0000     1.3543 f
  wptr_full/U34/A1 (NAND2X0_RVT)                                  0.0000    0.0274    0.0000               0.0000     1.3543 f
  wptr_full/U34/Y (NAND2X0_RVT)                                             0.0480                         0.0445     1.3988 r
  wptr_full/n178 (net)                          2       1.1421                                             0.0000     1.3988 r
  wptr_full/U120/A2 (NAND3X0_RVT)                                 0.0000    0.0480    0.0000               0.0000     1.3988 r
  wptr_full/U120/Y (NAND3X0_RVT)                                            0.0561                         0.0550     1.4538 f
  wptr_full/n177 (net)                          1       0.6971                                             0.0000     1.4538 f
  wptr_full/U129/A2 (OR2X1_RVT)                                   0.0000    0.0561    0.0000               0.0000     1.4538 f
  wptr_full/U129/Y (OR2X1_RVT)                                              0.0278                         0.0606     1.5144 f
  wptr_full/n192 (net)                          2       1.1105                                             0.0000     1.5144 f
  wptr_full/U179/A1 (NAND2X0_RVT)                                 0.0000    0.0278    0.0000               0.0000     1.5144 f
  wptr_full/U179/Y (NAND2X0_RVT)                                            0.0510                         0.0353     1.5497 r
  wptr_full/n268 (net)                          1       0.5122                                             0.0000     1.5497 r
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0510    0.0000               0.0000     1.5497 r
  data arrival time                                                                                                   1.5497

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1349     1.5151
  data required time                                                                                                  1.5151
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5151
  data arrival time                                                                                                  -1.5497
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0346


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                     0.0754                         0.1979     1.1979 f
  wptr_full/n259 (net)                          8       4.2787                                             0.0000     1.1979 f
  wptr_full/U4/A4 (NAND4X0_RVT)                                   0.0000    0.0754    0.0000               0.0000     1.1979 f
  wptr_full/U4/Y (NAND4X0_RVT)                                              0.0670                         0.0759     1.2739 r
  wptr_full/n174 (net)                          2       1.2982                                             0.0000     1.2739 r
  wptr_full/U10/A2 (OR2X1_RVT)                                    0.0000    0.0670    0.0000               0.0000     1.2739 r
  wptr_full/U10/Y (OR2X1_RVT)                                               0.0331                         0.0697     1.3436 r
  wptr_full/n136 (net)                          3       1.6654                                             0.0000     1.3436 r
  wptr_full/U14/A1 (NAND2X0_RVT)                                  0.0000    0.0331    0.0000               0.0000     1.3436 r
  wptr_full/U14/Y (NAND2X0_RVT)                                             0.0674                         0.0565     1.4001 f
  wptr_full/n213 (net)                          4       2.0515                                             0.0000     1.4001 f
  wptr_full/U9/A1 (NAND2X0_RVT)                                   0.0000    0.0674    0.0000               0.0000     1.4001 f
  wptr_full/U9/Y (NAND2X0_RVT)                                              0.0532                         0.0639     1.4641 r
  wptr_full/n196 (net)                          2       1.0927                                             0.0000     1.4641 r
  wptr_full/U8/A4 (AO22X1_RVT)                                    0.0000    0.0532    0.0000               0.0000     1.4641 r
  wptr_full/U8/Y (AO22X1_RVT)                                               0.0448                         0.0848     1.5488 r
  wptr_full/n266 (net)                          2       2.2064                                             0.0000     1.5488 r
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0448    0.0000               0.0000     1.5488 r
  data arrival time                                                                                                   1.5488

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1329     1.5171
  data required time                                                                                                  1.5171
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5171
  data arrival time                                                                                                  -1.5488
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0318


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_3_/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_3_/QN (SDFFASX1_RVT)                                   0.0657                         0.2098     1.2098 r
  wptr_full/n271 (net)                          4       2.1317                                             0.0000     1.2098 r
  wptr_full/U133/A (NBUFFX2_RVT)                                  0.0000    0.0657    0.0000               0.0000     1.2098 r
  wptr_full/U133/Y (NBUFFX2_RVT)                                            0.0297                         0.0603     1.2700 r
  wptr_full/waddr[3] (net)                     11       1.9495                                             0.0000     1.2700 r
  wptr_full/U144/A1 (NAND4X0_RVT)                                 0.0000    0.0297    0.0000               0.0000     1.2700 r
  wptr_full/U144/Y (NAND4X0_RVT)                                            0.0845                         0.0593     1.3294 f
  wptr_full/n130 (net)                          2       1.1651                                             0.0000     1.3294 f
  wptr_full/U73/A2 (OR3X1_RVT)                                    0.0000    0.0845    0.0000               0.0000     1.3294 f
  wptr_full/U73/Y (OR3X1_RVT)                                               0.0440                         0.1058     1.4351 f
  wptr_full/n206 (net)                          4       2.4184                                             0.0000     1.4351 f
  wptr_full/U146/A2 (OR2X1_RVT)                                   0.0000    0.0440    0.0000               0.0000     1.4351 f
  wptr_full/U146/Y (OR2X1_RVT)                                              0.0304                         0.0608     1.4959 f
  wptr_full/n197 (net)                          3       1.6858                                             0.0000     1.4959 f
  wptr_full/U132/A2 (NAND2X0_RVT)                                 0.0000    0.0304    0.0000               0.0000     1.4959 f
  wptr_full/U132/Y (NAND2X0_RVT)                                            0.0485                         0.0473     1.5432 r
  wptr_full/n169 (net)                          2       1.0755                                             0.0000     1.5432 r
  wptr_full/wbin_reg_7_/D (SDFFASX2_RVT)                          0.0000    0.0485    0.0000               0.0000     1.5432 r
  data arrival time                                                                                                   1.5432

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_7_/CLK (SDFFASX2_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1347     1.5153
  data required time                                                                                                  1.5153
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5153
  data arrival time                                                                                                  -1.5432
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0279


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wbin_reg_0_/CLK (SDFFASX2_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wbin_reg_0_/QN (SDFFASX2_RVT)                                   0.0671                         0.2128     1.2128 r
  wptr_full/n274 (net)                          5       2.7762                                             0.0000     1.2128 r
  wptr_full/U94/A1 (AND2X1_RVT)                                   0.0000    0.0671    0.0000               0.0000     1.2128 r
  wptr_full/U94/Y (AND2X1_RVT)                                              0.0380                         0.0684     1.2812 r
  wptr_full/n147 (net)                          4       2.2437                                             0.0000     1.2812 r
  wptr_full/U79/A (NBUFFX2_RVT)                                   0.0000    0.0380    0.0000               0.0000     1.2812 r
  wptr_full/U79/Y (NBUFFX2_RVT)                                             0.0249                         0.0507     1.3319 r
  wptr_full/n81 (net)                           3       1.5741                                             0.0000     1.3319 r
  wptr_full/U39/A2 (AND2X1_RVT)                                   0.0000    0.0249    0.0000               0.0000     1.3319 r
  wptr_full/U39/Y (AND2X1_RVT)                                              0.0273                         0.0540     1.3860 r
  wptr_full/n135 (net)                          2       1.1266                                             0.0000     1.3860 r
  wptr_full/U38/A1 (NAND2X0_RVT)                                  0.0000    0.0273    0.0000               0.0000     1.3860 r
  wptr_full/U38/Y (NAND2X0_RVT)                                             0.0592                         0.0496     1.4355 f
  wptr_full/n150 (net)                          3       1.7146                                             0.0000     1.4355 f
  wptr_full/U64/A1 (AND2X1_RVT)                                   0.0000    0.0592    0.0000               0.0000     1.4355 f
  wptr_full/U64/Y (AND2X1_RVT)                                              0.0312                         0.0715     1.5070 f
  wptr_full/n211 (net)                          3       1.6449                                             0.0000     1.5070 f
  wptr_full/U172/A2 (NAND2X0_RVT)                                 0.0000    0.0312    0.0000               0.0000     1.5070 f
  wptr_full/U172/Y (NAND2X0_RVT)                                            0.0345                         0.0393     1.5463 r
  wptr_full/n173 (net)                          1       0.5119                                             0.0000     1.5463 r
  wptr_full/wbin_reg_5_/D (SDFFASX2_RVT)                          0.0000    0.0345    0.0000               0.0000     1.5463 r
  data arrival time                                                                                                   1.5463

  clock wclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              1.0000     1.7500
  clock uncertainty                                                                                       -0.1000     1.6500
  wptr_full/wbin_reg_5_/CLK (SDFFASX2_RVT)                                                                 0.0000     1.6500 r
  library setup time                                                                                      -0.1298     1.5202
  data required time                                                                                                  1.5202
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5202
  data arrival time                                                                                                  -1.5463
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0261


1
