INFO-FLOW: Workspace /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1 opened at Wed Jan 11 20:09:19 EST 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 0.95 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.17 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.53 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.16 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.04 sec.
INFO-FLOW: Done: GCC PP time: 4.7 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.98 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.95 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.17 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.71 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.93 sec.
Command         tidy_31 done; 2.67 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.3 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.08 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 2.08 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 891.812 ; gain = 459.035 ; free physical = 3825 ; free virtual = 12572
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 891.812 ; gain = 459.035 ; free physical = 3825 ; free virtual = 12572
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.49 sec.
Execute           llvm-ld /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.45 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_recurrent.h:506) in function 'void nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-9' (firmware/nnet_utils/nnet_recurrent.h:444) in function 'void nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(bool, FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-11' (firmware/nnet_utils/nnet_recurrent.h:466) in function 'void nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(bool, FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-12' (firmware/nnet_utils/nnet_recurrent.h:472) in function 'void nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(bool, FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-13' (firmware/nnet_utils/nnet_recurrent.h:482) in function 'void nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(bool, FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:451).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'myproject' (firmware/myproject.cpp:59).
Command           transform done; 3.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1093.988 ; gain = 661.211 ; free physical = 3563 ; free virtual = 12353
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:461) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
Command           transform done; 0.61 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1093.988 ; gain = 661.211 ; free physical = 3522 ; free virtual = 12316
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:499:84).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:46:53).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' (firmware/nnet_utils/nnet_activation.h:140:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:33:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_recurrent.h:510) in function 'nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_recurrent.h:511) in function 'nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_recurrent.h:520) in function 'nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_recurrent.h:454) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:145) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:61) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:68) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:74) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:81) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:59) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:61) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:68) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:73) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:74) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:81) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 3.
INFO: [XFORM 203-131] Reshaping array 'input_1.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V' (firmware/nnet_utils/nnet_recurrent.h:499) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.V' (firmware/nnet_utils/nnet_recurrent.h:500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres.V' (firmware/nnet_utils/nnet_recurrent.h:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr.V' (firmware/nnet_utils/nnet_recurrent.h:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (firmware/nnet_utils/nnet_recurrent.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr.V' (firmware/nnet_utils/nnet_recurrent.h:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h.V' (firmware/nnet_utils/nnet_recurrent.h:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (firmware/nnet_utils/nnet_recurrent.h:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (firmware/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'br2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:461) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(firmware/nnet_utils/nnet_dense_latency.h:35:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:59) by setting 'weights.V' to 'w3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(firmware/nnet_utils/nnet_dense_latency.h:35:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:59) by setting 'biases.V' to 'b3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) by setting 'weights.V' to 'wr2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) by setting 'biases[0].V' to 'br2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) by setting 'biases[1].V' to 'br2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) by setting 'biases[2].V' to 'br2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) by setting 'biases[2].V' to 'b2.V.2'.
Command           transform done; 1.16 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:420:18) to (firmware/nnet_utils/nnet_activation.h:448:1) in function 'nnet::tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:125:21) to (firmware/nnet_utils/nnet_activation.h:152:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:48:1)...27 expression(s) balanced.
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1220.094 ; gain = 787.316 ; free physical = 3425 ; free virtual = 12230
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' to 'tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>' (firmware/nnet_utils/nnet_activation.h:435:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' to 'sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>' (firmware/nnet_utils/nnet_activation.h:140:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' (firmware/nnet_utils/nnet_recurrent.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' to 'dense_latency<ap_fixed,ap_fixed,config3>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:48:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:48:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:48:1)
Command           transform done; 0.63 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1220.094 ; gain = 787.316 ; free physical = 3352 ; free virtual = 12158
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 8.97 sec.
Command       elaborate done; 26.42 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>' to 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s'.
WARNING: [SYN 201-103] Legalizing function name 'tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>' to 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' to 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config3>.0.0' to 'dense_latency_ap_fixed_ap_fixed_config3_0_0'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         preproc_iomode -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         preproc_iomode -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         preproc_iomode -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> ...
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
INFO-FLOW: Configuring Module : tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> ...
Execute         set_default_model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         apply_spec_resource_limit tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
INFO-FLOW: Configuring Module : gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> ...
Execute         set_default_model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         apply_spec_resource_limit gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config3>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config3>.0.0 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> ...
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
INFO-FLOW: Preprocessing Module: tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> ...
Execute         set_default_model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         cdfg_preprocess -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         rtl_gen_preprocess tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
INFO-FLOW: Preprocessing Module: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> ...
Execute         set_default_model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         cdfg_preprocess -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         rtl_gen_preprocess gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config3>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config3>.0.0 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 28.41 seconds; current allocated memory: 472.988 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 473.823 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 474.040 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 474.141 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.verbose.bind.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         schedule -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 474.416 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>.
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         bind -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
BIND OPTION: model=sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 474.674 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.verbose.bind.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         schedule -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 474.790 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>.
Execute         set_default_model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         bind -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
BIND OPTION: model=tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 474.938 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.verbose.bind.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.bind.adb -f 
INFO-FLOW: Finish binding tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         schedule -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 475.270 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>.
Execute         set_default_model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         bind -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
BIND OPTION: model=gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 475.711 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config3_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config3>.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 475.900 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config3>.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config3>.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 475.981 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.verbose.bind.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config3>.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('empty', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 21 and incompatible II = 16 of 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 21 and incompatible II = 16 of 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 21 and incompatible II = 16 of 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 21 and incompatible II = 16 of 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'call' operation ('empty', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('empty', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('empty', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 81, distance = 1, offset = 1)
   between 'call' operation ('empty_21', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('empty_22', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 102, distance = 1, offset = 1)
   between 'call' operation ('empty_22', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 104, distance = 1, offset = 1)
   between 'call' operation ('empty_22', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 105, Depth = 105.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 476.481 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.29775ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'input_1_V' (0 ns)
	'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' (5.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 477.854 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         rtl_gen_preprocess tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         rtl_gen_preprocess gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10ns_26_2_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_26_2_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11ns_26_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8ns_24_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8s_24_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9ns_25_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9s_25_2_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 479.460 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.verbose.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11ns_26_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8ns_24_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 482.627 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0 -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.verbose.rpt 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.adb 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_table2' to 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 483.372 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s 
Execute         syn_report -csynth -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_csynth.rpt 
Execute         syn_report -rtlxml -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.verbose.rpt 
Execute         db_write -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.adb 
Execute         gen_tb_info sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_table1' to 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 484.534 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s 
Execute         gen_rtl tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s 
Execute         syn_report -csynth -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.verbose.rpt 
Execute         db_write -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.adb 
Execute         gen_tb_info tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'h_state_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_11s_17s_26s_26_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 486.081 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.adb 
Execute         gen_tb_info gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config3_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config3>.0.0 -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config3_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 487.136 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config3>.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config3_0_0 -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config3>.0.0 -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config3_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config3>.0.0 -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config3_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config3_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config3_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.verbose.rpt 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.adb 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config3>.0.0 -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_1_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_1_V_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_2_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_2_V_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_3_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_3_V_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_4_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_4_V_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 489.091 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/myproject -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model myproject -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info myproject -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.13 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_11ns_26_2_0.
INFO-FLOW: Append model myproject_mul_16s_11ns_26_2_0
INFO-FLOW: Found component myproject_mul_16s_10s_26_2_0.
INFO-FLOW: Append model myproject_mul_16s_10s_26_2_0
INFO-FLOW: Found component myproject_mul_16s_10ns_26_2_0.
INFO-FLOW: Append model myproject_mul_16s_10ns_26_2_0
INFO-FLOW: Found component myproject_mul_16s_11s_26_2_0.
INFO-FLOW: Append model myproject_mul_16s_11s_26_2_0
INFO-FLOW: Found component myproject_mul_16s_8s_24_2_0.
INFO-FLOW: Append model myproject_mul_16s_8s_24_2_0
INFO-FLOW: Found component myproject_mul_16s_9s_25_2_0.
INFO-FLOW: Append model myproject_mul_16s_9s_25_2_0
INFO-FLOW: Found component myproject_mul_16s_9ns_25_2_0.
INFO-FLOW: Append model myproject_mul_16s_9ns_25_2_0
INFO-FLOW: Found component myproject_mul_16s_8ns_24_2_0.
INFO-FLOW: Append model myproject_mul_16s_8ns_24_2_0
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
INFO-FLOW: Found component sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb.
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb
INFO-FLOW: Handling components in module [tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
INFO-FLOW: Found component tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud.
INFO-FLOW: Append model tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud
INFO-FLOW: Handling components in module [gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_3_1.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_3_1
INFO-FLOW: Found component myproject_mac_muladd_11s_17s_26s_26_3_1.
INFO-FLOW: Append model myproject_mac_muladd_11s_17s_26s_26_3_1
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config3_0_0] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s
INFO-FLOW: Append model tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s
INFO-FLOW: Append model gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config3_0_0
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_16s_11ns_26_2_0 myproject_mul_16s_10s_26_2_0 myproject_mul_16s_10ns_26_2_0 myproject_mul_16s_11s_26_2_0 myproject_mul_16s_8s_24_2_0 myproject_mul_16s_9s_25_2_0 myproject_mul_16s_9ns_25_2_0 myproject_mul_16s_8ns_24_2_0 sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud myproject_mul_mul_16s_16s_26_3_1 myproject_mac_muladd_11s_17s_26s_26_3_1 dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0 sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s dense_latency_ap_fixed_ap_fixed_config3_0_0 myproject
INFO-FLOW: To file: write model myproject_mul_16s_11ns_26_2_0
INFO-FLOW: To file: write model myproject_mul_16s_10s_26_2_0
INFO-FLOW: To file: write model myproject_mul_16s_10ns_26_2_0
INFO-FLOW: To file: write model myproject_mul_16s_11s_26_2_0
INFO-FLOW: To file: write model myproject_mul_16s_8s_24_2_0
INFO-FLOW: To file: write model myproject_mul_16s_9s_25_2_0
INFO-FLOW: To file: write model myproject_mul_16s_9ns_25_2_0
INFO-FLOW: To file: write model myproject_mul_16s_8ns_24_2_0
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb
INFO-FLOW: To file: write model tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_3_1
INFO-FLOW: To file: write model myproject_mac_muladd_11s_17s_26s_26_3_1
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s
INFO-FLOW: To file: write model tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s
INFO-FLOW: To file: write model gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config3_0_0
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 188.76 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_11ns_26_2_0_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_10s_26_2_0_MulnS_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_10ns_26_2_0_MulnS_2'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_11s_26_2_0_MulnS_3'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_8s_24_2_0_MulnS_4'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_9s_25_2_0_MulnS_5'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_9ns_25_2_0_MulnS_6'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_8ns_24_2_0_MulnS_7'
Command         ap_source done; 0.32 sec.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=19 #gSsdmPorts=6
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1220.094 ; gain = 787.316 ; free physical = 3333 ; free virtual = 12157
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 6.31 sec.
Command     csynth_design done; 32.73 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1 opened at Fri Jan 13 14:29:05 EST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.88 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.11 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.07 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 1.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.49 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.16 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.98 sec.
INFO-FLOW: Done: GCC PP time: 4.6 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.96 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.97 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.15 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.72 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.88 sec.
Command         tidy_31 done; 2.63 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.1 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 2 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 961.750 ; gain = 528.973 ; free physical = 8149 ; free virtual = 14212
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 961.750 ; gain = 528.973 ; free physical = 8149 ; free virtual = 14212
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.44 sec.
Execute           llvm-ld /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.42 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_recurrent.h:506) in function 'void nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-9' (firmware/nnet_utils/nnet_recurrent.h:444) in function 'void nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(bool, FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-11' (firmware/nnet_utils/nnet_recurrent.h:466) in function 'void nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(bool, FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-12' (firmware/nnet_utils/nnet_recurrent.h:472) in function 'void nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(bool, FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-13' (firmware/nnet_utils/nnet_recurrent.h:482) in function 'void nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(bool, FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:450).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:451).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'myproject' (firmware/myproject.cpp:59).
Command           transform done; 2.97 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1041.754 ; gain = 608.977 ; free physical = 7937 ; free virtual = 14011
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:461) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
Command           transform done; 0.6 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1162.031 ; gain = 729.254 ; free physical = 7906 ; free virtual = 13980
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:499:84).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:46:53).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' (firmware/nnet_utils/nnet_activation.h:140:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:33:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_recurrent.h:510) in function 'nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_recurrent.h:511) in function 'nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_recurrent.h:520) in function 'nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_recurrent.h:454) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:145) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:61) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:68) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:74) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:81) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:59) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:61) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:68) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:73) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:74) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:81) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 3.
INFO: [XFORM 203-131] Reshaping array 'input_1.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V' (firmware/nnet_utils/nnet_recurrent.h:499) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.V' (firmware/nnet_utils/nnet_recurrent.h:500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres.V' (firmware/nnet_utils/nnet_recurrent.h:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr.V' (firmware/nnet_utils/nnet_recurrent.h:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (firmware/nnet_utils/nnet_recurrent.h:427) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr.V' (firmware/nnet_utils/nnet_recurrent.h:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h.V' (firmware/nnet_utils/nnet_recurrent.h:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (firmware/nnet_utils/nnet_recurrent.h:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (firmware/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'br2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:461) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_recurrent.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::gru_stack<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(firmware/nnet_utils/nnet_dense_latency.h:35:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:59) by setting 'weights.V' to 'w3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(firmware/nnet_utils/nnet_dense_latency.h:35:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:59) by setting 'biases.V' to 'b3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) by setting 'weights.V' to 'wr2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) by setting 'biases[0].V' to 'br2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) by setting 'biases[1].V' to 'br2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) by setting 'biases[2].V' to 'br2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:48:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) by setting 'biases[2].V' to 'b2.V.2'.
Command           transform done; 1.18 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:420:18) to (firmware/nnet_utils/nnet_activation.h:448:1) in function 'nnet::tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:125:21) to (firmware/nnet_utils/nnet_activation.h:152:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:48:1)...27 expression(s) balanced.
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1162.031 ; gain = 729.254 ; free physical = 7811 ; free virtual = 13886
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, tanh_config2>' to 'tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>' (firmware/nnet_utils/nnet_activation.h:435:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config2_recr>' to 'sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>' (firmware/nnet_utils/nnet_activation.h:140:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' (firmware/nnet_utils/nnet_recurrent.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' to 'dense_latency<ap_fixed,ap_fixed,config3>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:48:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:48:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:48:1)
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1281.750 ; gain = 848.973 ; free physical = 7759 ; free virtual = 13834
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 8.43 sec.
Command       elaborate done; 25.64 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>' to 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s'.
WARNING: [SYN 201-103] Legalizing function name 'tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>' to 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' to 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config3>.0.0' to 'dense_latency_ap_fixed_ap_fixed_config3_0_0'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         preproc_iomode -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         preproc_iomode -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         preproc_iomode -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> ...
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
INFO-FLOW: Configuring Module : tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> ...
Execute         set_default_model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         apply_spec_resource_limit tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
INFO-FLOW: Configuring Module : gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> ...
Execute         set_default_model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         apply_spec_resource_limit gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config3>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config3>.0.0 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> ...
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
INFO-FLOW: Preprocessing Module: tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> ...
Execute         set_default_model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         cdfg_preprocess -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         rtl_gen_preprocess tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
INFO-FLOW: Preprocessing Module: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> ...
Execute         set_default_model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         cdfg_preprocess -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         rtl_gen_preprocess gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config3>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config3>.0.0 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 27.7 seconds; current allocated memory: 473.126 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 473.938 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 474.152 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 474.263 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.verbose.bind.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         schedule -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 474.539 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>.
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         bind -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
BIND OPTION: model=sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 474.801 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.verbose.bind.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         schedule -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 474.930 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>.
Execute         set_default_model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         bind -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
BIND OPTION: model=tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 475.079 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.verbose.bind.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.bind.adb -f 
INFO-FLOW: Finish binding tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         schedule -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' (Function: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0)
   between 'store' operation ('h_state_V_0_write_ln446', firmware/nnet_utils/nnet_recurrent.h:446) of variable 'h_newstate.V', firmware/nnet_utils/nnet_recurrent.h:484 on static variable 'h_state_V_0' and 'load' operation ('h_state_V_0_load', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) on static variable 'h_state_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 475.424 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>.
Execute         set_default_model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         bind -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
BIND OPTION: model=gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 475.866 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config3_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config3>.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 476.039 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.verbose.sched.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config3>.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config3>.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 476.121 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.verbose.bind.rpt 
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config3>.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('empty', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 21 and incompatible II = 16 of 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 21 and incompatible II = 16 of 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 21 and incompatible II = 16 of 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 21 and incompatible II = 16 of 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)
   between 'call' operation ('empty', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)
   between 'call' operation ('empty', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'call' operation ('empty', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 81, distance = 1, offset = 1)
   between 'call' operation ('empty_19', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('empty_20', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 102, distance = 1, offset = 1)
   between 'call' operation ('empty_20', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
WARNING: [SCHED 204-68] The II Violation in module 'myproject' (Function: myproject): Unable to enforce a carried dependence constraint (II = 104, distance = 1, offset = 1)
   between 'call' operation ('empty_20', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' and 'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 105, Depth = 105.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 476.620 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.29775ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'input_1_V' (0 ns)
	'call' operation ('h_state[0].V', firmware/nnet_utils/nnet_recurrent.h:516) to 'gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' (5.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 478.007 MB.
Execute         syn_report -verbosereport -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 
Execute         rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> 
Execute         rtl_gen_preprocess tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> 
Execute         rtl_gen_preprocess gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config3>.0.0 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10ns_26_2_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_26_2_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11ns_26_2_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_7ns_23_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_7s_23_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8ns_24_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8s_24_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9ns_25_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9s_25_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 479.593 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.adb 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11ns_26_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9ns_25_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 482.522 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0 -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.verbose.rpt 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.adb 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_table2' to 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 483.393 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s 
Execute         syn_report -csynth -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_csynth.rpt 
Execute         syn_report -rtlxml -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.verbose.rpt 
Execute         db_write -model sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.adb 
Execute         gen_tb_info sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_table1' to 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 484.544 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s 
Execute         gen_rtl tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s 
Execute         syn_report -csynth -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.verbose.rpt 
Execute         db_write -model tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.adb 
Execute         gen_tb_info tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'h_state_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_11s_17s_26s_26_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 486.081 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.adb 
Execute         gen_tb_info gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config3_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config3>.0.0 -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_12ns_26_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config3_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 487.172 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config3>.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config3_0_0 -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config3>.0.0 -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config3_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config3>.0.0 -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config3_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config3_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config3_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.verbose.rpt 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config3>.0.0 -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.adb 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config3>.0.0 -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_1_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_1_V_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_2_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_2_V_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_3_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_3_V_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_4_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/layer3_out_4_V_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 489.083 MB.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/systemc/myproject -synmodules dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model myproject -f -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         gen_tb_info myproject -p /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.11 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 dense_latency<ap_fixed,ap_fixed,config2_2>.0.0.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr> tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> dense_latency<ap_fixed,ap_fixed,config3>.0.0 myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_8ns_24_2_0.
INFO-FLOW: Append model myproject_mul_16s_8ns_24_2_0
INFO-FLOW: Found component myproject_mul_16s_11ns_26_2_0.
INFO-FLOW: Append model myproject_mul_16s_11ns_26_2_0
INFO-FLOW: Found component myproject_mul_16s_11s_26_2_0.
INFO-FLOW: Append model myproject_mul_16s_11s_26_2_0
INFO-FLOW: Found component myproject_mul_16s_10ns_26_2_0.
INFO-FLOW: Append model myproject_mul_16s_10ns_26_2_0
INFO-FLOW: Found component myproject_mul_16s_10s_26_2_0.
INFO-FLOW: Append model myproject_mul_16s_10s_26_2_0
INFO-FLOW: Found component myproject_mul_16s_9ns_25_2_0.
INFO-FLOW: Append model myproject_mul_16s_9ns_25_2_0
INFO-FLOW: Found component myproject_mul_16s_7s_23_2_0.
INFO-FLOW: Append model myproject_mul_16s_7s_23_2_0
INFO-FLOW: Found component myproject_mul_16s_8s_24_2_0.
INFO-FLOW: Append model myproject_mul_16s_8s_24_2_0
INFO-FLOW: Found component myproject_mul_16s_9s_25_2_0.
INFO-FLOW: Append model myproject_mul_16s_9s_25_2_0
INFO-FLOW: Found component myproject_mul_16s_7ns_23_2_0.
INFO-FLOW: Append model myproject_mul_16s_7ns_23_2_0
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
INFO-FLOW: Found component sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb.
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb
INFO-FLOW: Handling components in module [tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
INFO-FLOW: Found component tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud.
INFO-FLOW: Append model tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud
INFO-FLOW: Handling components in module [gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_3_1.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_3_1
INFO-FLOW: Found component myproject_mac_muladd_11s_17s_26s_26_3_1.
INFO-FLOW: Append model myproject_mac_muladd_11s_17s_26s_26_3_1
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config3_0_0] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_12ns_26_2_0.
INFO-FLOW: Append model myproject_mul_16s_12ns_26_2_0
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s
INFO-FLOW: Append model tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s
INFO-FLOW: Append model gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config3_0_0
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_16s_8ns_24_2_0 myproject_mul_16s_11ns_26_2_0 myproject_mul_16s_11s_26_2_0 myproject_mul_16s_10ns_26_2_0 myproject_mul_16s_10s_26_2_0 myproject_mul_16s_9ns_25_2_0 myproject_mul_16s_7s_23_2_0 myproject_mul_16s_8s_24_2_0 myproject_mul_16s_9s_25_2_0 myproject_mul_16s_7ns_23_2_0 sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud myproject_mul_mul_16s_16s_26_3_1 myproject_mac_muladd_11s_17s_26s_26_3_1 myproject_mul_16s_12ns_26_2_0 dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0 sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s dense_latency_ap_fixed_ap_fixed_config3_0_0 myproject
INFO-FLOW: To file: write model myproject_mul_16s_8ns_24_2_0
INFO-FLOW: To file: write model myproject_mul_16s_11ns_26_2_0
INFO-FLOW: To file: write model myproject_mul_16s_11s_26_2_0
INFO-FLOW: To file: write model myproject_mul_16s_10ns_26_2_0
INFO-FLOW: To file: write model myproject_mul_16s_10s_26_2_0
INFO-FLOW: To file: write model myproject_mul_16s_9ns_25_2_0
INFO-FLOW: To file: write model myproject_mul_16s_7s_23_2_0
INFO-FLOW: To file: write model myproject_mul_16s_8s_24_2_0
INFO-FLOW: To file: write model myproject_mul_16s_9s_25_2_0
INFO-FLOW: To file: write model myproject_mul_16s_7ns_23_2_0
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb
INFO-FLOW: To file: write model tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_3_1
INFO-FLOW: To file: write model myproject_mac_muladd_11s_17s_26s_26_3_1
INFO-FLOW: To file: write model myproject_mul_16s_12ns_26_2_0
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s
INFO-FLOW: To file: write model tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s
INFO-FLOW: To file: write model gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config3_0_0
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 188.76 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_8ns_24_2_0_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_11ns_26_2_0_MulnS_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_11s_26_2_0_MulnS_2'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_10ns_26_2_0_MulnS_3'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_10s_26_2_0_MulnS_4'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_9ns_25_2_0_MulnS_5'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_7s_23_2_0_MulnS_6'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_8s_24_2_0_MulnS_7'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_9s_25_2_0_MulnS_8'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_7ns_23_2_0_MulnS_9'
Command         ap_source done; 0.3 sec.
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_12ns_26_2_0_MulnS_10'
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.compgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=22 #gSsdmPorts=6
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config3_0_0.tbgen.tcl 
Execute         source /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/xiaohan/ACME_hls4ml/hls4ml/test_GRU/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1281.750 ; gain = 848.973 ; free physical = 7843 ; free virtual = 13919
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 4.94 sec.
Command     csynth_design done; 30.59 sec.
Execute     cleanup_all 
