{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640084852216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640084852216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 12:07:32 2021 " "Processing started: Tue Dec 21 12:07:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640084852216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084852216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LPRS1_CPU -c LPRS1_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off LPRS1_CPU -c LPRS1_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084852216 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1640084852950 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1640084852950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_tb-behavior " "Found design unit 1: top_tb-behavior" {  } { { "src/hdl/top_tb.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top_tb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877598 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "src/hdl/top_tb.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top_tb.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084877598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "src/hdl/top.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877609 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/hdl/top.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084877609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavioral " "Found design unit 1: reg-Behavioral" {  } { { "src/hdl/register.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877613 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/hdl/register.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084877613 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux src/hdl/mux.vhd " "Entity \"mux\" obtained from \"src/hdl/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "src/hdl/mux.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/mux.vhd" 15 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1640084877616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "src/hdl/mux.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/mux.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877617 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "src/hdl/mux.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/mux.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084877617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/instr_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/instr_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_rom-Behavioral " "Found design unit 1: instr_rom-Behavioral" {  } { { "src/hdl/instr_rom.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/instr_rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877619 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "src/hdl/instr_rom.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/instr_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084877619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_ram-Behavioral " "Found design unit 1: data_ram-Behavioral" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/data_ram.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877625 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/data_ram.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084877625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/cpu_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/cpu_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_top-arch " "Found design unit 1: cpu_top-arch" {  } { { "src/hdl/cpu_top.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cpu_top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877629 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "src/hdl/cpu_top.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cpu_top.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084877629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arch " "Found design unit 1: control_unit-arch" {  } { { "src/hdl/control_unit.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/control_unit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877634 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/hdl/control_unit.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/control_unit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084877634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-arch " "Found design unit 1: cnt-arch" {  } { { "src/hdl/cnt.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cnt.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877638 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "src/hdl/cnt.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cnt.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084877638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "src/hdl/alu.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/alu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877643 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/hdl/alu.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/alu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640084877643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084877643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640084877747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top cpu_top:cpu_top_i " "Elaborating entity \"cpu_top\" for hierarchy \"cpu_top:cpu_top_i\"" {  } { { "src/hdl/top.vhd" "cpu_top_i" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640084877770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_top:cpu_top_i\|alu:alu_i " "Elaborating entity \"alu\" for hierarchy \"cpu_top:cpu_top_i\|alu:alu_i\"" {  } { { "src/hdl/cpu_top.vhd" "alu_i" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cpu_top.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640084877774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cpu_top:cpu_top_i\|cnt:pc_i " "Elaborating entity \"cnt\" for hierarchy \"cpu_top:cpu_top_i\|cnt:pc_i\"" {  } { { "src/hdl/cpu_top.vhd" "pc_i" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cpu_top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640084877778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu_top:cpu_top_i\|control_unit:cu_i " "Elaborating entity \"control_unit\" for hierarchy \"cpu_top:cpu_top_i\|control_unit:cu_i\"" {  } { { "src/hdl/cpu_top.vhd" "cu_i" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cpu_top.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640084877785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu_top:cpu_top_i\|mux:muxa_i " "Elaborating entity \"mux\" for hierarchy \"cpu_top:cpu_top_i\|mux:muxa_i\"" {  } { { "src/hdl/cpu_top.vhd" "muxa_i" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cpu_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640084877788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg cpu_top:cpu_top_i\|reg:r0_i " "Elaborating entity \"reg\" for hierarchy \"cpu_top:cpu_top_i\|reg:r0_i\"" {  } { { "src/hdl/cpu_top.vhd" "r0_i" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cpu_top.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640084877794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom instr_rom:instr_rom_i " "Elaborating entity \"instr_rom\" for hierarchy \"instr_rom:instr_rom_i\"" {  } { { "src/hdl/top.vhd" "instr_rom_i" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640084877803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:data_ram_i " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:data_ram_i\"" {  } { { "src/hdl/top.vhd" "data_ram_i" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640084877824 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sMEM data_ram.vhd(36) " "VHDL Process Statement warning at data_ram.vhd(36): signal \"sMEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/data_ram.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640084877832 "|top|data_ram:data_ram_i"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/data_ram.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640084882412 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640084882412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640084883846 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640084886996 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640084887508 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640084887508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1347 " "Implemented 1347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640084887860 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640084887860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1329 " "Implemented 1329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640084887860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640084887860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640084887888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 12:08:07 2021 " "Processing ended: Tue Dec 21 12:08:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640084887888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640084887888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640084887888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640084887888 ""}
