// Seed: 1129907627
module module_0 #(
    parameter id_13 = 32'd65
) (
    input supply0 id_0,
    input supply0 id_1,
    output wand id_2,
    input wor id_3,
    input tri id_4,
    output supply0 id_5,
    output supply1 id_6
    , id_10,
    output uwire id_7,
    output wand id_8
);
  wire id_11, id_12, _id_13, id_14;
  wire id_15;
  logic [-1 : id_13] id_16;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd4,
    parameter id_6  = 32'd5
) (
    input wand id_0,
    output wire id_1,
    input uwire id_2,
    input supply0 id_3,
    output wand id_4,
    input wand id_5,
    input tri0 _id_6,
    input wor id_7,
    output tri0 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    input supply1 _id_12,
    output tri id_13
    , id_15
);
  assign id_4 = -1'b0;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_2,
      id_11,
      id_13,
      id_8,
      id_13,
      id_1
  );
  assign modCall_1.id_1 = 0;
  logic [id_6  -  id_12 : 1] id_16;
endmodule
