// Seed: 4018270930
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output supply1 id_16;
  assign module_1.id_11 = 0;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_16 = id_1 ^ 1;
  always begin : LABEL_0
    `define pp_18 0
  end
  logic id_19 = 1;
endmodule
module module_1 (
    output wire id_0
    , id_15,
    input tri0 id_1,
    output tri1 id_2
    , id_16,
    output tri1 id_3,
    output wand id_4,
    output wand id_5,
    input supply0 id_6,
    input wire id_7,
    output wire id_8,
    output wor id_9,
    output wire id_10,
    input wor id_11,
    input supply1 id_12,
    output tri0 id_13
);
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16
  );
  assign id_15 = -1 - id_7;
endmodule
