[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32133       tick       5825932       1865327       1824045       5825932 
      2  32133       tick       8599039       2799451       2781182       8599039 
      3  32133       tick       8598160       2799646       2779806       8598160 
      4  32133       tick       8616890       2804385       2787748       8616890 
      5  32133       tick       8596659       2798514       2781803       8596659 
      6  32133       tick       8557357       2787241       2748721       8557357 
      7  32133       tick       8589716       2796774       2779039       8589716 
      8  32133       tick       8566477       2790148       2763396       8566477 
      9  32133       tick       8561144       2789583       2757779       8561144 
     10  32133       tick       8570679       2790686       2766684       8570679 
     11  32133       tick       8562324       2788762       2759224       8562324 
     12  32133       tick       8541695       2783339       2736300       8541695 
     13  32133       tick       8557087       2787585       2758924       8557087 
     14  32133       tick       8580445       2795543       2773133       8580445 
     15  32133       tick       8585579       2795506       2775768       8585579 
     16  32133       tick       8577588       2793352       2772475       8577588 
     17  32133       tick       8593697       2798129       2778340       8593697 
     18  32133       tick       8567065       2791070       2753479       8567065 
     19  32133       tick       8550913       2785030       2744093       8550913 
     20  32133       tick       8547478       2785698       2749609       8547478 
     21  32133       tick       8567621       2790677       2762318       8567621 
     22  32133       exit         95633         30970         29265         95633 
