clocks:
  clk:
    - freq: 1024
      outputs:
        - rtc_cen
    - freq: 4056311
      outputs:
        - v0_cen          # pxl_cen, but I cannot use that name here
        - v1_cen
    - freq: 6144000
      outputs:
        - cen6
        - cen3
    - freq: 25000000
      outputs:
        - cpu_cen
        - phi1_cen        # 12.5MHz, MCU timer base
sdram:
  banks:
    -
    - buses:
        - name: cart0
          addr_width: 21
          data_width: 16
          rw: true
        # - name: cart1
        #   addr_width: 20
        #   data_width: 8
# Firmware in BRAM to avoid losing refresh cycles while loading a cartridge
bram:
  - name: rom
    addr_width: 16
    data_width: 16
    sim_file: true
    rom:
      offset: 0