ram_test.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/ram_test/sim/ram_test.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
