Release 5.1i - Map F.23
Xilinx Mapping Report File for Design 'cpu_8'

Design Information
------------------
Command Line   : C:/Xilinx/bin/nt/map.exe -quiet -p xc2s150-pq208-6 -cm area -pr
b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf 
Target Device  : x2s150
Target Package : pq208
Target Speed   : -6
Mapper Version : spartan2 -- $Revision: 1.4 $
Mapped Date    : Fri Jul 09 12:53:42 2010

Design Summary
--------------
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                211 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    211    0%
   Total Number Slice Registers:    176 out of  3,456    5%
      Number used as Flip Flops:                  159
      Number used as Latches:                      17
   Total Number 4 input LUTs:       368 out of  3,456   10%
      Number used as LUTs:                        367
      Number used as a route-thru:                  1
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              39
      IOB Latches:                                 16
Total equivalent gate count for design:  4,527
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  57 MB

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net ab_10__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net pcadd__n0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:95 - All of the external outputs in this design are using slew rate
   limited output drivers. The delay on speed critical outputs can be
   dramatically reduced by designating them as fast outputs in the schematic.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		xst_gnd
VCC 		xst_vcc

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| ab<0>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<1>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<2>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<3>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<4>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<5>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<6>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<7>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<8>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<9>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<10>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<11>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<12>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<13>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<14>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ab<15>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTLATCH |          |       |
| ci<0>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<1>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<2>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<3>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<4>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<5>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<6>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<7>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<8>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<9>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<10>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<11>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<12>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<13>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<14>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<15>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<16>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<17>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<18>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<19>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<20>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<21>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<22>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<23>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<24>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<25>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<26>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<27>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<28>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<29>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<30>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ci<31>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| clk                                | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| co<0>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<1>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<2>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<3>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<4>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<5>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<6>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<7>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<8>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<9>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<10>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<11>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<12>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<13>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<14>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<15>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<16>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<17>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<18>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<19>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<20>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<21>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<22>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<23>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<24>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<25>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<26>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<27>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<28>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| co<29>                             | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| db<0>                              | IOB     | BIDIR     | LVTTL       | 12       | SLOW | ENFF     |          |       |
| db<1>                              | IOB     | BIDIR     | LVTTL       | 12       | SLOW | ENFF     |          |       |
| db<2>                              | IOB     | BIDIR     | LVTTL       | 12       | SLOW | ENFF     |          |       |
| db<3>                              | IOB     | BIDIR     | LVTTL       | 12       | SLOW | ENFF     |          |       |
| db<4>                              | IOB     | BIDIR     | LVTTL       | 12       | SLOW | ENFF     |          |       |
| db<5>                              | IOB     | BIDIR     | LVTTL       | 12       | SLOW | ENFF     |          |       |
| db<6>                              | IOB     | BIDIR     | LVTTL       | 12       | SLOW | ENFF     |          |       |
| db<7>                              | IOB     | BIDIR     | LVTTL       | 12       | SLOW | ENFF     |          |       |
| ior                                | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| iow                                | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| krix                               | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| mclk                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| mrd                                | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| mux<0>                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| mux<1>                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| mux<2>                             | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| mwr                                | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| prix                               | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| reset                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| run                                | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.
