
---------- Begin Simulation Statistics ----------
host_inst_rate                                 386038                       # Simulator instruction rate (inst/s)
host_mem_usage                                 393224                       # Number of bytes of host memory used
host_seconds                                    51.81                       # Real time elapsed on the host
host_tick_rate                              452018055                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000007                       # Number of instructions simulated
sim_seconds                                  0.023419                       # Number of seconds simulated
sim_ticks                                 23419111500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2949518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 65348.500606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 66402.514699                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2781250                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    10996061500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.057049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               168268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            116055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3467074500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52213                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 70964.900824                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65584.639859                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1055401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13963834500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.157144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              196771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           118510                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5132719500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78261                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57700.452970                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  51.011418                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           54529                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3146348000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4201690                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 68375.970787                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 65911.936478                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3836651                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     24959896000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.086879                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                365039                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             234565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   8599794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.991835                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1015.638812                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4201690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 68375.970787                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 65911.936478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3836651                       # number of overall hits
system.cpu.dcache.overall_miss_latency    24959896000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.086879                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               365039                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            234565                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   8599794000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77275                       # number of replacements
system.cpu.dcache.sampled_refs                  78299                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1015.638812                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3994143                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500394615000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77244                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13604129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        63200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        62100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13604079                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2794500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               295740.847826                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13604129                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        63200                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        62100                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13604079                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3160000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2794500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.079446                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.676249                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13604129                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        63200                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        62100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13604079                       # number of overall hits
system.cpu.icache.overall_miss_latency        3160000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2794500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.676249                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13604079                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 35234.832403                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2790246378                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 79190                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     56158.813264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40019.778941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          302                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1448055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.988423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      25785                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1031910000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.988423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 25785                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       66017.569348                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  50322.850280                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                            634                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3408091000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.987868                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        51624                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency        2597816500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.987849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   51623                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    68958.561736                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 53457.037988                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3597844000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52174                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2789067500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52174                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77244                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.988128                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78345                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        62733.609787                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   46890.844616                       # average overall mshr miss latency
system.l2.demand_hits                             936                       # number of demand (read+write) hits
system.l2.demand_miss_latency              4856146000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.988053                       # miss rate for demand accesses
system.l2.demand_misses                         77409                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         3629726500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.988040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    77408                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.465220                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7622.167401                       # Average occupied blocks per context
system.l2.overall_accesses                      78345                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       62733.609787                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40996.518972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                            936                       # number of overall hits
system.l2.overall_miss_latency             4856146000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.988053                       # miss rate for overall accesses
system.l2.overall_misses                        77409                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        6419972878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.998826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  156598                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.983053                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         77848                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         8611                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        87801                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            79190                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          70142                       # number of replacements
system.l2.sampled_refs                          78336                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7622.167401                       # Cycle average of tags in use
system.l2.total_refs                            77406                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            70065                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 32006090                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1415758                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2973338                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       165393                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2661328                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3591066                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         420310                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       545382                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     13341608                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.764013                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.883522                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10342153     77.52%     77.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       941809      7.06%     84.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       715593      5.36%     89.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       272415      2.04%     91.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       249960      1.87%     93.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        79784      0.60%     94.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       120484      0.90%     95.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        74028      0.55%     95.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       545382      4.09%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     13341608                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193156                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212346                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       165382                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193156                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6367660                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.483231                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.483231                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1419138                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       499261                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25362651                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7425342                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4476225                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1299348                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        20902                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3572874                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3571230                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1644                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2887364                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2886142                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1222                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        685510                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            685088                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             422                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3591066                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3603801                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8248958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        65521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26190636                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        784751                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.242111                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3603801                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1836068                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.765781                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     14640956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.788861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.926763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9995807     68.27%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         158620      1.08%     69.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         334372      2.28%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         621035      4.24%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         633249      4.33%     80.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         255990      1.75%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         642462      4.39%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         162919      1.11%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1836502     12.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     14640956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                191364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1877205                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              310331                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.905871                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3648148                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           685510                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9444249                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12305228                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.676746                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6391356                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.829623                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12317475                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       187470                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        614781                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      3131478                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2883927                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       809951                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16566825                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2962638                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       371711                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13436162                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       142331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1299348                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       150054                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1096053                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       330678                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1551211                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       177845                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        43301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       144169                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.674204                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.674204                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      5477459     39.67%     39.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35143      0.25%     39.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2336920     16.92%     56.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       262643      1.90%     58.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106535      0.77%     59.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1456432     10.55%     70.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       353498      2.56%     72.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35118      0.25%     72.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3055714     22.13%     95.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       688413      4.99%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     13807875                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       441886                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.032002                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        15628      3.54%      3.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         9599      2.17%      5.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            5      0.00%      5.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      5.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       247590     56.03%     61.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       110656     25.04%     86.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     86.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        57601     13.04%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          807      0.18%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     14640956                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.943099                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.513269                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9047961     61.80%     61.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1810048     12.36%     74.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1603176     10.95%     85.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       913990      6.24%     91.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       663815      4.53%     95.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       306487      2.09%     97.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       218768      1.49%     99.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        64486      0.44%     99.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        12225      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     14640956                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.930932                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16256494                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        13807875                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6256297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        60360                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5595646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3603809                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3603801                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       590586                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       217947                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      3131478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       809951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14832320                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1070710                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       163574                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7617026                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       231090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         3710                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37224980                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24597891                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20214057                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4326793                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1299348                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       327078                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12201087                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       910681                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 13786                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
