ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB220:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE220:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_ADC_MspInit:
  92              	.LVL0:
  93              	.LFB221:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 87 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 87 1 is_stmt 0 view .LVU15
  99 0000 00B5     		push	{lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 4
 102              		.cfi_offset 14, -4
 103 0002 89B0     		sub	sp, sp, #36
 104              	.LCFI3:
 105              		.cfi_def_cfa_offset 40
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 106              		.loc 1 88 3 is_stmt 1 view .LVU16
 107              		.loc 1 88 20 is_stmt 0 view .LVU17
 108 0004 0023     		movs	r3, #0
 109 0006 0393     		str	r3, [sp, #12]
 110 0008 0493     		str	r3, [sp, #16]
 111 000a 0593     		str	r3, [sp, #20]
 112 000c 0693     		str	r3, [sp, #24]
 113 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 114              		.loc 1 89 3 is_stmt 1 view .LVU18
 115              		.loc 1 89 10 is_stmt 0 view .LVU19
 116 0010 0268     		ldr	r2, [r0]
 117              		.loc 1 89 5 view .LVU20
 118 0012 03F18043 		add	r3, r3, #1073741824
 119 0016 03F59033 		add	r3, r3, #73728
 120 001a 9A42     		cmp	r2, r3
 121 001c 02D0     		beq	.L8
 122              	.LVL1:
 123              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 100:Core/Src/stm32f4xx_hal_msp.c ****     */
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = PotUmidade_Pin;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(PotUmidade_GPIO_Port, &GPIO_InitStruct);
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 5


 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****   }
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c **** }
 124              		.loc 1 112 1 view .LVU21
 125 001e 09B0     		add	sp, sp, #36
 126              	.LCFI4:
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 4
 129              		@ sp needed
 130 0020 5DF804FB 		ldr	pc, [sp], #4
 131              	.LVL2:
 132              	.L8:
 133              	.LCFI5:
 134              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 135              		.loc 1 95 5 is_stmt 1 view .LVU22
 136              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 137              		.loc 1 95 5 view .LVU23
 138 0024 0021     		movs	r1, #0
 139 0026 0191     		str	r1, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 95 5 view .LVU24
 141 0028 03F58C33 		add	r3, r3, #71680
 142 002c 5A6C     		ldr	r2, [r3, #68]
 143 002e 42F48072 		orr	r2, r2, #256
 144 0032 5A64     		str	r2, [r3, #68]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 95 5 view .LVU25
 146 0034 5A6C     		ldr	r2, [r3, #68]
 147 0036 02F48072 		and	r2, r2, #256
 148 003a 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 95 5 view .LVU26
 150 003c 019A     		ldr	r2, [sp, #4]
 151              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 95 5 view .LVU27
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 97 5 view .LVU28
 154              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 97 5 view .LVU29
 156 003e 0291     		str	r1, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 97 5 view .LVU30
 158 0040 1A6B     		ldr	r2, [r3, #48]
 159 0042 42F00202 		orr	r2, r2, #2
 160 0046 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 97 5 view .LVU31
 162 0048 1B6B     		ldr	r3, [r3, #48]
 163 004a 03F00203 		and	r3, r3, #2
 164 004e 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 97 5 view .LVU32
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 6


 166 0050 029B     		ldr	r3, [sp, #8]
 167              	.LBE5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 97 5 view .LVU33
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 169              		.loc 1 101 5 view .LVU34
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 170              		.loc 1 101 25 is_stmt 0 view .LVU35
 171 0052 0123     		movs	r3, #1
 172 0054 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 102 5 is_stmt 1 view .LVU36
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 102 26 is_stmt 0 view .LVU37
 175 0056 0323     		movs	r3, #3
 176 0058 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(PotUmidade_GPIO_Port, &GPIO_InitStruct);
 177              		.loc 1 103 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 178              		.loc 1 104 5 view .LVU39
 179 005a 03A9     		add	r1, sp, #12
 180 005c 0148     		ldr	r0, .L9
 181              	.LVL3:
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 182              		.loc 1 104 5 is_stmt 0 view .LVU40
 183 005e FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL4:
 185              		.loc 1 112 1 view .LVU41
 186 0062 DCE7     		b	.L5
 187              	.L10:
 188              		.align	2
 189              	.L9:
 190 0064 00040240 		.word	1073873920
 191              		.cfi_endproc
 192              	.LFE221:
 194              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 195              		.align	1
 196              		.global	HAL_ADC_MspDeInit
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	HAL_ADC_MspDeInit:
 202              	.LVL5:
 203              	.LFB222:
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c **** /**
 115:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 116:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 117:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 118:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 119:Core/Src/stm32f4xx_hal_msp.c **** */
 120:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 121:Core/Src/stm32f4xx_hal_msp.c **** {
 204              		.loc 1 121 1 is_stmt 1 view -0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 7


 208              		.loc 1 121 1 is_stmt 0 view .LVU43
 209 0000 08B5     		push	{r3, lr}
 210              	.LCFI6:
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 3, -8
 213              		.cfi_offset 14, -4
 122:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 214              		.loc 1 122 3 is_stmt 1 view .LVU44
 215              		.loc 1 122 10 is_stmt 0 view .LVU45
 216 0002 0268     		ldr	r2, [r0]
 217              		.loc 1 122 5 view .LVU46
 218 0004 064B     		ldr	r3, .L15
 219 0006 9A42     		cmp	r2, r3
 220 0008 00D0     		beq	.L14
 221              	.LVL6:
 222              	.L11:
 123:Core/Src/stm32f4xx_hal_msp.c ****   {
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 128:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 131:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 132:Core/Src/stm32f4xx_hal_msp.c ****     */
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(PotUmidade_GPIO_Port, PotUmidade_Pin);
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c ****   }
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c **** }
 223              		.loc 1 140 1 view .LVU47
 224 000a 08BD     		pop	{r3, pc}
 225              	.LVL7:
 226              	.L14:
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 227              		.loc 1 128 5 is_stmt 1 view .LVU48
 228 000c 054A     		ldr	r2, .L15+4
 229 000e 536C     		ldr	r3, [r2, #68]
 230 0010 23F48073 		bic	r3, r3, #256
 231 0014 5364     		str	r3, [r2, #68]
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 232              		.loc 1 133 5 view .LVU49
 233 0016 0121     		movs	r1, #1
 234 0018 0348     		ldr	r0, .L15+8
 235              	.LVL8:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 133 5 is_stmt 0 view .LVU50
 237 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 238              	.LVL9:
 239              		.loc 1 140 1 view .LVU51
 240 001e F4E7     		b	.L11
 241              	.L16:
 242              		.align	2
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 8


 243              	.L15:
 244 0020 00200140 		.word	1073815552
 245 0024 00380240 		.word	1073887232
 246 0028 00040240 		.word	1073873920
 247              		.cfi_endproc
 248              	.LFE222:
 250              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 251              		.align	1
 252              		.global	HAL_TIM_Base_MspInit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	HAL_TIM_Base_MspInit:
 258              	.LVL10:
 259              	.LFB223:
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c **** /**
 143:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 144:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 145:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 146:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 147:Core/Src/stm32f4xx_hal_msp.c **** */
 148:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 149:Core/Src/stm32f4xx_hal_msp.c **** {
 260              		.loc 1 149 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 8
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 150:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 264              		.loc 1 150 3 view .LVU53
 265              		.loc 1 150 15 is_stmt 0 view .LVU54
 266 0000 0368     		ldr	r3, [r0]
 267              		.loc 1 150 5 view .LVU55
 268 0002 B3F1804F 		cmp	r3, #1073741824
 269 0006 00D0     		beq	.L23
 270 0008 7047     		bx	lr
 271              	.L23:
 149:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 272              		.loc 1 149 1 view .LVU56
 273 000a 00B5     		push	{lr}
 274              	.LCFI7:
 275              		.cfi_def_cfa_offset 4
 276              		.cfi_offset 14, -4
 277 000c 83B0     		sub	sp, sp, #12
 278              	.LCFI8:
 279              		.cfi_def_cfa_offset 16
 151:Core/Src/stm32f4xx_hal_msp.c ****   {
 152:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 155:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 156:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 280              		.loc 1 156 5 is_stmt 1 view .LVU57
 281              	.LBB6:
 282              		.loc 1 156 5 view .LVU58
 283 000e 0021     		movs	r1, #0
 284 0010 0191     		str	r1, [sp, #4]
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 9


 285              		.loc 1 156 5 view .LVU59
 286 0012 03F50E33 		add	r3, r3, #145408
 287 0016 1A6C     		ldr	r2, [r3, #64]
 288 0018 42F00102 		orr	r2, r2, #1
 289 001c 1A64     		str	r2, [r3, #64]
 290              		.loc 1 156 5 view .LVU60
 291 001e 1B6C     		ldr	r3, [r3, #64]
 292 0020 03F00103 		and	r3, r3, #1
 293 0024 0193     		str	r3, [sp, #4]
 294              		.loc 1 156 5 view .LVU61
 295 0026 019B     		ldr	r3, [sp, #4]
 296              	.LBE6:
 297              		.loc 1 156 5 view .LVU62
 157:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 158:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 298              		.loc 1 158 5 view .LVU63
 299 0028 0A46     		mov	r2, r1
 300 002a 1C20     		movs	r0, #28
 301              	.LVL11:
 302              		.loc 1 158 5 is_stmt 0 view .LVU64
 303 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 304              	.LVL12:
 159:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 305              		.loc 1 159 5 is_stmt 1 view .LVU65
 306 0030 1C20     		movs	r0, #28
 307 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 308              	.LVL13:
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   }
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** }
 309              		.loc 1 166 1 is_stmt 0 view .LVU66
 310 0036 03B0     		add	sp, sp, #12
 311              	.LCFI9:
 312              		.cfi_def_cfa_offset 4
 313              		@ sp needed
 314 0038 5DF804FB 		ldr	pc, [sp], #4
 315              		.cfi_endproc
 316              	.LFE223:
 318              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 319              		.align	1
 320              		.global	HAL_TIM_Base_MspDeInit
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 325              	HAL_TIM_Base_MspDeInit:
 326              	.LVL14:
 327              	.LFB224:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c **** /**
 169:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 170:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 171:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 172:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 10


 173:Core/Src/stm32f4xx_hal_msp.c **** */
 174:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 175:Core/Src/stm32f4xx_hal_msp.c **** {
 328              		.loc 1 175 1 is_stmt 1 view -0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332              		.loc 1 175 1 is_stmt 0 view .LVU68
 333 0000 08B5     		push	{r3, lr}
 334              	.LCFI10:
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 176:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 338              		.loc 1 176 3 is_stmt 1 view .LVU69
 339              		.loc 1 176 15 is_stmt 0 view .LVU70
 340 0002 0368     		ldr	r3, [r0]
 341              		.loc 1 176 5 view .LVU71
 342 0004 B3F1804F 		cmp	r3, #1073741824
 343 0008 00D0     		beq	.L27
 344              	.LVL15:
 345              	.L24:
 177:Core/Src/stm32f4xx_hal_msp.c ****   {
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 182:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 189:Core/Src/stm32f4xx_hal_msp.c ****   }
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c **** }
 346              		.loc 1 191 1 view .LVU72
 347 000a 08BD     		pop	{r3, pc}
 348              	.LVL16:
 349              	.L27:
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 350              		.loc 1 182 5 is_stmt 1 view .LVU73
 351 000c 044A     		ldr	r2, .L28
 352 000e 136C     		ldr	r3, [r2, #64]
 353 0010 23F00103 		bic	r3, r3, #1
 354 0014 1364     		str	r3, [r2, #64]
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 355              		.loc 1 185 5 view .LVU74
 356 0016 1C20     		movs	r0, #28
 357              	.LVL17:
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 358              		.loc 1 185 5 is_stmt 0 view .LVU75
 359 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 360              	.LVL18:
 361              		.loc 1 191 1 view .LVU76
 362 001c F5E7     		b	.L24
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 11


 363              	.L29:
 364 001e 00BF     		.align	2
 365              	.L28:
 366 0020 00380240 		.word	1073887232
 367              		.cfi_endproc
 368              	.LFE224:
 370              		.text
 371              	.Letext0:
 372              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 373              		.file 3 "c:\\arm-gcc\\tools\\tools\\arm-gnu-toolchain-11.3.rel1-mingw-w64-i686-arm-none-eabi\\arm-
 374              		.file 4 "c:\\arm-gcc\\tools\\tools\\arm-gnu-toolchain-11.3.rel1-mingw-w64-i686-arm-none-eabi\\arm-
 375              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 376              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 377              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 378              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 379              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 380              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 381              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:80     .text.HAL_MspInit:00000034 $d
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:85     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:91     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:190    .text.HAL_ADC_MspInit:00000064 $d
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:195    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:201    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:244    .text.HAL_ADC_MspDeInit:00000020 $d
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:251    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:257    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:319    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:325    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\danpe\AppData\Local\Temp\ccy9iubo.s:366    .text.HAL_TIM_Base_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
