<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="WDT" id="WDT">
  
  
  <register acronym="WDT_WIDR" description="Watchdog Identification Register" id="WDT_WIDR" offset="0x0" width="32">
    
  <bitfield begin="31" description=" IP Revision" end="0" id="REVISION" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="WDT_WDSC" description="The Watchdog System Control Register controls the various parameters of the L4 interface." id="WDT_WDSC" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="6" id="RESERVED_1" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description=" Sensitivity to emulation (debug) suspend event from Debug Subsystem." end="5" id="EMUFREE" rwaccess="RW" width="1">
    <bitenum description="Timer counter free-running. Debug suspend event is ignored." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Timer counter frozen during debug suspend event." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Configuration of the local target state management mode.By definition, target can handle read/write transaction as long as it is out of IDLE state." end="3" id="IDLEMODE" rwaccess="RW" width="2">
    <bitenum description="Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module may generate (IRQ- or DMA-request-related) wakeup events when in idle state." id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wakeup events." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="No-idle mode: local target never enters idle state.Backup mode, for debug only." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, i.e. regardless of the IP module's internal requirements. Backup mode, for debug only." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" " end="2" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" Software reset. [[br]](Optional)  " end="1" id="SOFTRESET" rwaccess="RW" width="1">
    <bitenum description="Reset (software or other) ongoing" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Initiate software reset" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="Reset done, no pending action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="WDT_WDST" description="The Watchdog Status Register provides status information about the module." id="WDT_WDST" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Internal module reset monitoring" end="0" id="RESETDONE" rwaccess="R" width="1">
    <bitenum description="Reset completed" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Internal module reset is ongoing." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="WDT_WISR" description="The Watchdog Interrupt Status Register shows which interrupt events are pending inside the module." id="WDT_WISR" offset="0x18" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Pending delay interrupt status." end="1" id="DLY_IT_FLAG" rwaccess="RW" width="1">
    <bitenum description="Status bit cleared" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Delay interrupt pending" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No delay interrupt pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="Status unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Pending overflow interrupt status." end="0" id="OVF_IT_FLAG" rwaccess="RW" width="1">
    <bitenum description="Status bit cleared" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Overflow interrupt pending" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No overflow interrupt pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="Status unchanged" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="WDT_WIER" description="The Watchdog Interrupt Enable Register controls (enable/disable) the interrupt events." id="WDT_WIER" offset="0x1C" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Delay interrupt enable/disable" end="1" id="DLY_IT_ENA" rwaccess="RW" width="1">
    <bitenum description="Enable delay interrupt." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable delay interrupt." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Overflow interrupt enable/disable" end="0" id="OVF_IT_ENA" rwaccess="RW" width="1">
    <bitenum description="Enable overflow interrupt." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable overflow interrupt." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="WDT_WCLR" description="The Watchdog Control Register controls the prescaler stage of the counter." id="WDT_WCLR" offset="0x24" width="32">
    
  <bitfield begin="31" description=" " end="6" id="RESERVED_1" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description=" Prescaler enable/disable configuration" end="5" id="PRE" rwaccess="RW" width="1">
    <bitenum description="Prescaler enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Prescaler disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Prescaler value. [[br]]The timer counter is prescaled with the value: 2**PTV. [[br]]Example: PTV = 3 then counter increases value if started after 8 functional clock periods. [[br]]On reset, it is loaded from PI_PTV_RESET_VALUE input port." end="2" id="PTV" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description=" " end="0" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="WDT_WCRR" description="The Watchdog Counter Register holds the value of the internal counter." id="WDT_WCRR" offset="0x28" width="32">
    
  <bitfield begin="31" description=" Value of the timer counter register" end="0" id="TIMER_CTR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="WDT_WLDR" description="The Watchdog Load Register holds the timer load value." id="WDT_WLDR" offset="0x2C" width="32">
    
  <bitfield begin="31" description=" Value of the timer load register" end="0" id="TIMER_LOAD" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="WDT_WTGR" description="Writing a different value than the one already written in the Watchdog Trigger Register does a watchdog counter reload." id="WDT_WTGR" offset="0x30" width="32">
    
  <bitfield begin="31" description=" Value of the trigger register" end="0" id="TTGR_VALUE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="WDT_WWPS" description="The Watchdog Write Posting Bits Register contains the write posting bits for all writeable functional registers." id="WDT_WWPS" offset="0x34" width="32">
    
  <bitfield begin="31" description=" " end="6" id="RESERVED_1" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description=" Write pending for register WDLY" end="5" id="W_PEND_WDLY" rwaccess="R" width="1">
    <bitenum description="Register write pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No register write pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Write pending for register WSPR" end="4" id="W_PEND_WSPR" rwaccess="R" width="1">
    <bitenum description="Register write pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No register write pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Write pending for register WTGR" end="3" id="W_PEND_WTGR" rwaccess="R" width="1">
    <bitenum description="Register write pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No register write pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Write pending for register WLDR" end="2" id="W_PEND_WLDR" rwaccess="R" width="1">
    <bitenum description="Register write pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No register write pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Write pending for register WCRR" end="1" id="W_PEND_WCRR" rwaccess="R" width="1">
    <bitenum description="Register write pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No register write pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Write pending for register WCLR" end="0" id="W_PEND_WCLR" rwaccess="R" width="1">
    <bitenum description="Register write pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No register write pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="WDT_WDLY" description="The Watchdog Delay Configuration Register holds the delay value that controls the internal pre-overflow event detection." id="WDT_WDLY" offset="0x44" width="32">
    
  <bitfield begin="31" description=" Value of the delay register" end="0" id="WDLY_VALUE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="WDT_WSPR" description="The Watchdog Start/Stop Register holds the start-stop value that controls the internal start-stop FSM." id="WDT_WSPR" offset="0x48" width="32">
    
  <bitfield begin="31" description=" Value of the start-stop register" end="0" id="WSPR_VALUE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="WDT_WIRQSTATRAW" description="In the Watchdog Raw Interrupt Status Register, IRQ unmasked status, status set per-event raw interrupt status vector, line 0. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug." id="WDT_WIRQSTATRAW" offset="0x54" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Settable raw status for delay event" end="1" id="EVT_DLY" rwaccess="RW" width="1">
    <bitenum description="Set event (debug)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Event pending" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Settable raw status for overflow event" end="0" id="EVT_OVF" rwaccess="RW" width="1">
    <bitenum description="Set event (debug)" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Event pending" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No event pending" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="WDT_WIRQSTAT" description="In the Watchdog Interrupt Status Register, IRQ masked status, status clear per-event enabled interrupt status vector, line 0. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled)." id="WDT_WIRQSTAT" offset="0x58" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Clearable, enabled status for delay event" end="1" id="EVT_DLY" rwaccess="RW" width="1">
    <bitenum description="Clear (raw) event" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Event pending" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Clearable, enabled status for overflow event" end="0" id="EVT_OVF" rwaccess="RW" width="1">
    <bitenum description="Clear (raw) event" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Event pending" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="No action" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No (enabled) event pending" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="WDT_WIRQENSET" description="In the Watchdog Interrupt Enable Set Register, IRQ enable set per-event interrupt enable bit vector, line 0. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register." id="WDT_WIRQENSET" offset="0x5C" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Enable for delay event" end="1" id="EN_DLY" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Enable for overflow event" end="0" id="EN_OVF" rwaccess="RW" width="1">
    <bitenum description="Interrupt enabled" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Enable interrupt" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="WDT_WIRQENCLR" description="In the Watchdog Interrupt Enable Clear Register, IRQ enable clear per-event interrupt enable bit vector, line 0. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register." id="WDT_WIRQENCLR" offset="0x60" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" Enable for delay event" end="1" id="EN_DLY" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Enable for overflow event" end="0" id="EN_OVF" rwaccess="RW" width="1">
    <bitenum description="Disable interrupt" id="en_4_0x1" token="en_4_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt enabled" id="en_3_0x1" token="en_3_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt disabled (masked)" id="en_2_0x0" token="en_2_0x0" value="0x0"></bitenum>
    <bitenum description="No action" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
