
-- VHDL Instantiation Created from source file rising_edge_detector.vhd -- 15:50:03 06/19/2014
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT rising_edge_detector
	PORT(
		CLK : IN std_logic;
		SIGNAL_IN : IN std_logic;          
		OUTPUT : OUT std_logic
		);
	END COMPONENT;

	Inst_rising_edge_detector: rising_edge_detector PORT MAP(
		CLK => ,
		SIGNAL_IN => ,
		OUTPUT => 
	);


