#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 15 16:03:32 2023
# Process ID: 8936
# Current directory: C:/Users/Administrator/Desktop/de1-project/UART/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1400 C:\Users\Administrator\Desktop\de1-project\UART\UART\UART.xpr
# Log file: C:/Users/Administrator/Desktop/de1-project/UART/UART/vivado.log
# Journal file: C:/Users/Administrator/Desktop/de1-project/UART/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 10 [C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd:109]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_serialiser in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1075.730 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1107.582 ; gain = 6.562
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1107.582 ; gain = 15.434
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1107.582 ; gain = 15.434
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.047 ; gain = 5.566
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1116.047 ; gain = 5.566
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1116.047 ; gain = 5.566
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
ERROR: Index 9 out of bound 8 downto 0
Time: 95 ns  Iteration: 1  Process: /tb_serialiser/uut_serialiser/p_serialise
  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd

HDL Line: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd:160
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.879 ; gain = 8.832
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.879 ; gain = 5.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.895 ; gain = 13.887
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.027 ; gain = 4.133
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.223 ; gain = 0.801
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.828 ; gain = 0.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1195.125 ; gain = 0.551
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1195.125 ; gain = 0.551
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1195.125 ; gain = 0.551
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1195.730 ; gain = 0.605
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1195.730 ; gain = 0.605
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_bp {C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd} 129
remove_bps -file {C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd} -line 129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/tb_serialiser_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/tb_serialiser_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 15 17:39:30 2023. For additional details about this file, please refer to the WebTalk help file at H:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 15 17:39:30 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1195.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1197.824 ; gain = 2.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.004 ; gain = 0.180
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 8 [C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_serialiser in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 8 [C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_serialiser in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.254 ; gain = 1.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.430 ; gain = 0.176
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.906 ; gain = 2.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1202.551 ; gain = 0.645
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1202.836 ; gain = 0.285
launch_runs synth_1 -jobs 2
[Sat Apr 15 17:50:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
ERROR: Index 10 out of bound 8 downto 0
Time: 125 ns  Iteration: 1  Process: /tb_serialiser/uut_serialiser/p_serialise
  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd

HDL Line: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd:92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.922 ; gain = 5.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.270 ; gain = 6.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1214.270 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.738 ; gain = 3.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1227.574 ; gain = 5.621
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.090 ; gain = 5.516
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.680 ; gain = 3.590
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.754 ; gain = 9.074
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1256.602 ; gain = 10.848
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.199 ; gain = 0.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1262.867 ; gain = 5.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1266.250 ; gain = 3.383
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1271.637 ; gain = 5.387
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.188 ; gain = 4.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.574 ; gain = 1.062
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.734 ; gain = 7.168
close [ open C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd w ]
add_files C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
ERROR: [VRFC 10-1491] unexpected EOF [C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd:150]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_serialiser'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serialiser
Built simulation snapshot tb_serialiser_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1309.410 ; gain = 1.137
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd w ]
add_files -fileset sim_1 C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
update_compile_order -fileset sim_1
set_property top tb_receiver [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Proces nem pstup k souboru, nebo jej prv vyuv jin proces: "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Proces nem pstup k souboru, nebo jej prv vyuv jin proces: "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Proces nem pstup k souboru, nebo jej prv vyuv jin proces: "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/tb_receiver_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/tb_receiver_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 15 23:08:05 2023. For additional details about this file, please refer to the WebTalk help file at H:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 15 23:08:05 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1322.883 ; gain = 9.699
launch_runs synth_1 -jobs 2
[Sat Apr 15 23:10:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1322.910 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1328.031 ; gain = 5.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1332.961 ; gain = 4.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1350.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1350.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1373.082 ; gain = 22.848
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1373.785 ; gain = 0.703
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.203 ; gain = 4.582
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.180 ; gain = 18.977
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.957 ; gain = 14.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.973 ; gain = 16.645
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.824 ; gain = 1.852
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1453.414 ; gain = 7.590
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.809 ; gain = 3.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1467.867 ; gain = 11.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.180 ; gain = 3.312
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.184 ; gain = 3.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1485.059 ; gain = 10.875
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1494.848 ; gain = 7.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1500.438 ; gain = 5.590
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1502.609 ; gain = 2.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.762 ; gain = 9.152
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1530.371 ; gain = 18.609
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1530.371 ; gain = 0.000
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
ERROR: [VRFC 10-1281] process cannot have both a wait statement and a sensitivity list [C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd:155]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd:35]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1530.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.891 ; gain = 8.520
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.922 ; gain = 4.031
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1550.207 ; gain = 7.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1555.238 ; gain = 4.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.559 ; gain = 6.320
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_receiver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_receiver_behav xil_defaultlib.tb_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_receiver
Built simulation snapshot tb_receiver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_receiver_behav -key {Behavioral:sim_1:Functional:tb_receiver} -tclbatch {tb_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_receiver/p_stimulus  File: C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.305 ; gain = 15.746
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 16 01:30:37 2023...
