{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770066159405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770066159406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  2 14:02:39 2026 " "Processing started: Mon Feb  2 14:02:39 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770066159406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066159406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3710-Group-5-Project -c 3710-Group-5-Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3710-Group-5-Project -c 3710-Group-5-Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066159406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770066159971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770066159971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/mul_shift_flag_fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file lab2-tbs/mul_shift_flag_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_shift_flag_FSM " "Found entity 1: mul_shift_flag_FSM" {  } { { "LAB2-tbs/mul_shift_flag_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/mul_shift_flag_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164889 ""} { "Info" "ISGN_ENTITY_NAME" "2 mul_shift_flag_FSM_TOP " "Found entity 2: mul_shift_flag_FSM_TOP" {  } { { "LAB2-tbs/mul_shift_flag_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/mul_shift_flag_FSM.v" 509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164889 ""} { "Info" "ISGN_ENTITY_NAME" "3 tb_mul_shift_flag_FSM " "Found entity 3: tb_mul_shift_flag_FSM" {  } { { "LAB2-tbs/mul_shift_flag_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/mul_shift_flag_FSM.v" 556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/fibonacci_fsm_top.v 2 2 " "Found 2 design units, including 2 entities, in source file lab2-tbs/fibonacci_fsm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_fsm_top " "Found entity 1: fibonacci_fsm_top" {  } { { "LAB2-tbs/fibonacci_fsm_top.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164892 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "LAB2-tbs/fibonacci_fsm_top.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm_top.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET fibonacci_fsm.v(3) " "Verilog HDL Declaration information at fibonacci_fsm.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "LAB2-tbs/fibonacci_fsm.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1770066164895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/fibonacci_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2-tbs/fibonacci_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_fsm " "Found entity 1: fibonacci_fsm" {  } { { "LAB2-tbs/fibonacci_fsm.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/fibonacci_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164896 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(116) " "Verilog HDL warning at arithmetic_comp_FSM.v(116): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066164898 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(117) " "Verilog HDL warning at arithmetic_comp_FSM.v(117): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066164898 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(119) " "Verilog HDL warning at arithmetic_comp_FSM.v(119): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066164898 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(120) " "Verilog HDL warning at arithmetic_comp_FSM.v(120): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066164898 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arithmetic_comp_FSM.v(121) " "Verilog HDL warning at arithmetic_comp_FSM.v(121): extended using \"x\" or \"z\"" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770066164898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2-tbs/arithmetic_comp_fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file lab2-tbs/arithmetic_comp_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_comp_FSM " "Found entity 1: arithmetic_comp_FSM" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164899 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_comp_FSM_TOP " "Found entity 2: arithmetic_comp_FSM_TOP" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164899 ""} { "Info" "ISGN_ENTITY_NAME" "3 tb_arithmetic_comp " "Found entity 3: tb_arithmetic_comp" {  } { { "LAB2-tbs/arithmetic_comp_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB2-tbs/arithmetic_comp_FSM.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "regfile.v" "" { Text "C:/Users/mmess/3710-Group-5/regfile.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164902 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegBank " "Found entity 2: RegBank" {  } { { "regfile.v" "" { Text "C:/Users/mmess/3710-Group-5/regfile.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxs.v 2 2 " "Found 2 design units, including 2 entities, in source file muxs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16to1 " "Found entity 1: mux_16to1" {  } { { "MUXs.v" "" { Text "C:/Users/mmess/3710-Group-5/MUXs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164905 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1 " "Found entity 2: mux_2to1" {  } { { "MUXs.v" "" { Text "C:/Users/mmess/3710-Group-5/MUXs.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/mmess/3710-Group-5/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mmess/3710-Group-5/alu.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 2 2 " "Found 2 design units, including 2 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.v" "" { Text "C:/Users/mmess/3710-Group-5/bram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164914 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram " "Found entity 2: ram" {  } { { "bram.v" "" { Text "C:/Users/mmess/3710-Group-5/bram.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3-tbs/bram_fsm_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3-tbs/bram_fsm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_FSM_TOP " "Found entity 1: bram_FSM_TOP" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3-tbs/bram_fsm_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file lab3-tbs/bram_fsm_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3-tbs/bram_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3-tbs/bram_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_FSM " "Found entity 1: bram_FSM" {  } { { "LAB3-tbs/bram_FSM.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770066164923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066164923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bram_FSM_TOP " "Elaborating entity \"bram_FSM_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770066164956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_FSM bram_FSM:FSM " "Elaborating entity \"bram_FSM\" for hierarchy \"bram_FSM:FSM\"" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "FSM" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770066164976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:MEM " "Elaborating entity \"ram\" for hierarchy \"ram:MEM\"" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "MEM" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770066164985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram ram:MEM\|bram:bram0 " "Elaborating entity \"bram\" for hierarchy \"ram:MEM\|bram:bram0\"" {  } { { "bram.v" "bram0" { Text "C:/Users/mmess/3710-Group-5/bram.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770066164992 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 511 bram.v(22) " "Verilog HDL warning at bram.v(22): number of words (18) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "bram.v" "" { Text "C:/Users/mmess/3710-Group-5/bram.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1770066165034 "|bram_FSM_TOP|ram:MEM|bram:bram0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram ram:MEM\|bram:bram1 " "Elaborating entity \"bram\" for hierarchy \"ram:MEM\|bram:bram1\"" {  } { { "bram.v" "bram1" { Text "C:/Users/mmess/3710-Group-5/bram.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770066165047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 ram:MEM\|mux_2to1:mux_out_a " "Elaborating entity \"mux_2to1\" for hierarchy \"ram:MEM\|mux_2to1:mux_out_a\"" {  } { { "bram.v" "mux_out_a" { Text "C:/Users/mmess/3710-Group-5/bram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770066165099 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:MEM\|bram:bram1\|ram " "RAM logic \"ram:MEM\|bram:bram1\|ram\" is uninferred due to asynchronous read logic" {  } { { "bram.v" "ram" { Text "C:/Users/mmess/3710-Group-5/bram.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1770066165393 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:MEM\|bram:bram0\|ram " "RAM logic \"ram:MEM\|bram:bram0\|ram\" is uninferred due to asynchronous read logic" {  } { { "bram.v" "ram" { Text "C:/Users/mmess/3710-Group-5/bram.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1770066165393 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1770066165393 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770066169743 "|bram_FSM_TOP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770066169743 "|bram_FSM_TOP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770066169743 "|bram_FSM_TOP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770066169743 "|bram_FSM_TOP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770066169743 "|bram_FSM_TOP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770066169743 "|bram_FSM_TOP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770066169743 "|bram_FSM_TOP|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1770066169743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770066169950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770066170715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mmess/3710-Group-5/output_files/3710-Group-5-Project.map.smsg " "Generated suppressed messages file C:/Users/mmess/3710-Group-5/output_files/3710-Group-5-Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066170978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770066171243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770066171243 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770066171729 "|bram_FSM_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770066171729 "|bram_FSM_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "LAB3-tbs/bram_FSM_TOP.v" "" { Text "C:/Users/mmess/3710-Group-5/LAB3-tbs/bram_FSM_TOP.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770066171729 "|bram_FSM_TOP|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1770066171729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8296 " "Implemented 8296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770066171750 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770066171750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8243 " "Implemented 8243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770066171750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770066171750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770066171787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  2 14:02:51 2026 " "Processing ended: Mon Feb  2 14:02:51 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770066171787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770066171787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770066171787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770066171787 ""}
