{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1536928038545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1536928038558 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LimeSDR-Mini_lms7_trx 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"LimeSDR-Mini_lms7_trx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1536928038658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536928038686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536928038686 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 503 -1 0 } } { "" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1536928038730 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 503 -1 0 } } { "" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1536928038730 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 503 -1 0 } } { "" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1536928038730 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 503 -1 0 } } { "" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1536928038730 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 503 -1 0 } } { "" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1536928038730 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1536928038931 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1536928038941 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1536928039486 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536928039501 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536928039501 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1536928039501 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1536928039501 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1536928039526 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1536928039526 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1536928039526 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1536928039526 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1536928039531 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1536928039896 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0rn1 " "Entity dcfifo_0rn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_36o1 " "Entity dcfifo_36o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3dn1 " "Entity dcfifo_3dn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3hn1 " "Entity dcfifo_3hn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bvn1 " "Entity dcfifo_bvn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sfn1 " "Entity dcfifo_sfn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_utn1 " "Entity dcfifo_utn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll_altpll " "Entity pll_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536928041762 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1536928041762 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536928041889 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536928041911 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536928041919 ""}
{ "Info" "ISTA_SDC_FOUND" "LMS7002_timing.sdc " "Reading SDC File: 'LMS7002_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536928041957 ""}
{ "Info" "ISTA_SDC_FOUND" "FT601_timing.sdc " "Reading SDC File: 'FT601_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536928042011 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536928042012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1536928042013 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1536928042031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 154 SPARE_IO_PULL_UP* port " "Ignored filter at timing.sdc(154): SPARE_IO_PULL_UP* could not be matched with a port" {  } { { "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536928042048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 154 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(154): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports SPARE_IO_PULL_UP*\] " "set_false_path -from \[get_ports SPARE_IO_PULL_UP*\]" {  } { { "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536928042049 ""}  } { { "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/timing.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536928042049 ""}
{ "Info" "ISTA_SDC_FOUND" "Clock_groups.sdc " "Reading SDC File: 'Clock_groups.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536928042049 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536928042130 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1536928042130 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[0\] rising FT_CLK fall min " "Port \"FT_BE\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042147 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[0\] rising FT_CLK rise min " "Port \"FT_BE\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042147 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[1\] rising FT_CLK fall min " "Port \"FT_BE\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042147 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[1\] rising FT_CLK rise min " "Port \"FT_BE\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042147 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[2\] rising FT_CLK fall min " "Port \"FT_BE\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042147 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[2\] rising FT_CLK rise min " "Port \"FT_BE\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042147 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[3\] rising FT_CLK fall min " "Port \"FT_BE\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042147 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[3\] rising FT_CLK rise min " "Port \"FT_BE\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042147 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[0\] rising FT_CLK fall min " "Port \"FT_D\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042147 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[0\] rising FT_CLK rise min " "Port \"FT_D\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[10\] rising FT_CLK fall min " "Port \"FT_D\[10\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[10\] rising FT_CLK rise min " "Port \"FT_D\[10\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[11\] rising FT_CLK fall min " "Port \"FT_D\[11\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[11\] rising FT_CLK rise min " "Port \"FT_D\[11\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[12\] rising FT_CLK fall min " "Port \"FT_D\[12\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[12\] rising FT_CLK rise min " "Port \"FT_D\[12\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[13\] rising FT_CLK fall min " "Port \"FT_D\[13\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[13\] rising FT_CLK rise min " "Port \"FT_D\[13\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[14\] rising FT_CLK fall min " "Port \"FT_D\[14\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[14\] rising FT_CLK rise min " "Port \"FT_D\[14\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[15\] rising FT_CLK fall min " "Port \"FT_D\[15\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[15\] rising FT_CLK rise min " "Port \"FT_D\[15\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[16\] rising FT_CLK fall min " "Port \"FT_D\[16\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[16\] rising FT_CLK rise min " "Port \"FT_D\[16\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[17\] rising FT_CLK fall min " "Port \"FT_D\[17\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[17\] rising FT_CLK rise min " "Port \"FT_D\[17\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[18\] rising FT_CLK fall min " "Port \"FT_D\[18\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[18\] rising FT_CLK rise min " "Port \"FT_D\[18\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[19\] rising FT_CLK fall min " "Port \"FT_D\[19\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[19\] rising FT_CLK rise min " "Port \"FT_D\[19\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[1\] rising FT_CLK fall min " "Port \"FT_D\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[1\] rising FT_CLK rise min " "Port \"FT_D\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[20\] rising FT_CLK fall min " "Port \"FT_D\[20\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[20\] rising FT_CLK rise min " "Port \"FT_D\[20\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[21\] rising FT_CLK fall min " "Port \"FT_D\[21\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[21\] rising FT_CLK rise min " "Port \"FT_D\[21\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[22\] rising FT_CLK fall min " "Port \"FT_D\[22\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[22\] rising FT_CLK rise min " "Port \"FT_D\[22\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[23\] rising FT_CLK fall min " "Port \"FT_D\[23\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[23\] rising FT_CLK rise min " "Port \"FT_D\[23\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[24\] rising FT_CLK fall min " "Port \"FT_D\[24\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[24\] rising FT_CLK rise min " "Port \"FT_D\[24\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[25\] rising FT_CLK fall min " "Port \"FT_D\[25\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[25\] rising FT_CLK rise min " "Port \"FT_D\[25\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[26\] rising FT_CLK fall min " "Port \"FT_D\[26\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042148 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[26\] rising FT_CLK rise min " "Port \"FT_D\[26\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[27\] rising FT_CLK fall min " "Port \"FT_D\[27\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[27\] rising FT_CLK rise min " "Port \"FT_D\[27\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[28\] rising FT_CLK fall min " "Port \"FT_D\[28\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[28\] rising FT_CLK rise min " "Port \"FT_D\[28\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[29\] rising FT_CLK fall min " "Port \"FT_D\[29\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[29\] rising FT_CLK rise min " "Port \"FT_D\[29\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[2\] rising FT_CLK fall min " "Port \"FT_D\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[2\] rising FT_CLK rise min " "Port \"FT_D\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[30\] rising FT_CLK fall min " "Port \"FT_D\[30\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[30\] rising FT_CLK rise min " "Port \"FT_D\[30\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[31\] rising FT_CLK fall min " "Port \"FT_D\[31\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[31\] rising FT_CLK rise min " "Port \"FT_D\[31\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[3\] rising FT_CLK fall min " "Port \"FT_D\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[3\] rising FT_CLK rise min " "Port \"FT_D\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[4\] rising FT_CLK fall min " "Port \"FT_D\[4\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[4\] rising FT_CLK rise min " "Port \"FT_D\[4\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[5\] rising FT_CLK fall min " "Port \"FT_D\[5\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[5\] rising FT_CLK rise min " "Port \"FT_D\[5\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[6\] rising FT_CLK fall min " "Port \"FT_D\[6\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[6\] rising FT_CLK rise min " "Port \"FT_D\[6\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[7\] rising FT_CLK fall min " "Port \"FT_D\[7\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[7\] rising FT_CLK rise min " "Port \"FT_D\[7\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[8\] rising FT_CLK fall min " "Port \"FT_D\[8\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[8\] rising FT_CLK rise min " "Port \"FT_D\[8\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[9\] rising FT_CLK fall min " "Port \"FT_D\[9\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[9\] rising FT_CLK rise min " "Port \"FT_D\[9\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_WRn rising FT_CLK fall min " "Port \"FT_WRn\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_WRn rising FT_CLK rise min " "Port \"FT_WRn\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1536928042149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1536928042260 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928042276 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928042276 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250 " "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928042276 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928042276 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1536928042276 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1536928042276 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1536928042276 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1536928042277 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 DUAL_BOOT_CLK " "  25.000 DUAL_BOOT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 FPGA_SPI_SCLK " " 100.000 FPGA_SPI_SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 FPGA_SPI_SCLK_out " " 100.000 FPGA_SPI_SCLK_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       FT_CLK " "  10.000       FT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  FT_CLK_VIRT " "  10.000  FT_CLK_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000      LMK_CLK " "  25.000      LMK_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_FCLK1 " "   8.000    LMS_FCLK1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_FCLK2 " "   8.000    LMS_FCLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_MCLK1 " "   8.000    LMS_MCLK1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_MCLK2 " "   8.000    LMS_MCLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 LMS_MCLK2_VIRT " "   8.000 LMS_MCLK2_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 ONCHIP_FLASH_CLK " " 100.000 ONCHIP_FLASH_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        RX_C2 " "   8.000        RX_C2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        RX_C3 " "   8.000        RX_C3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        TX_C0 " "   8.000        TX_C0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        TX_C1 " "   8.000        TX_C1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536928042277 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1536928042277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "LMS_MCLK2~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed)) " "Promoted node LMS_MCLK2~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "pll_top:inst7\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G4 " "Automatically promoted pll_top:inst7\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G4" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043490 ""}  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -704 -200 -24 -688 "LMS_MCLK2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043490 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 619 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043491 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 619 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043491 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 619 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_top:inst7\|altpll:altpll_inst3\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043491 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/pll_altpll.v" 619 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_top:inst7\|c0_mux  " "Promoted node pll_top:inst7\|c0_mux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "pll_top:inst7\|clkctrl:clkctrl_inst8\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted pll_top:inst7\|clkctrl:clkctrl_inst8\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 15773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043491 ""}  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 13505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_top:inst7\|c1_mux  " "Promoted node pll_top:inst7\|c1_mux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "pll_top:inst7\|clkctrl:clkctrl_inst9\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted pll_top:inst7\|clkctrl:clkctrl_inst9\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 15771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043491 ""}  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 13506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_top:inst7\|c2_mux  " "Promoted node pll_top:inst7\|c2_mux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "pll_top:inst7\|clkctrl:clkctrl_inst10\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted pll_top:inst7\|clkctrl:clkctrl_inst10\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 15769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043491 ""}  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 178 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 13507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_top:inst7\|c3_mux  " "Promoted node pll_top:inst7\|c3_mux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "pll_top:inst7\|clkctrl:clkctrl_inst11\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted pll_top:inst7\|clkctrl:clkctrl_inst11\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 15767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043491 ""}  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/pll_top/synth/pll_top.vhd" 178 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 13508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043491 ""}  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_cpu:inst10\|lms_ctr:u0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 11856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LMK_CLK~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node LMK_CLK~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_dac_spi:dac_spi\|transmitting " "Destination node nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_dac_spi:dac_spi\|transmitting" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_dac_spi:dac_spi\|stateZero " "Destination node nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_dac_spi:dac_spi\|stateZero" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_dac_spi:dac_spi\|spi_slave_select_reg\[0\] " "Destination node nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_dac_spi:dac_spi\|spi_slave_select_reg\[0\]" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 243 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 11886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_dac_spi:dac_spi\|SSO_reg " "Destination node nios_cpu:inst10\|lms_ctr:u0\|lms_ctr_dac_spi:dac_spi\|SSO_reg" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg " "Destination node nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 9671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg " "Destination node nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 9677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg " "Destination node nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 9672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0 " "Destination node nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 16687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg " "Destination node nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 9753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg " "Destination node nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 211 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 9688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1536928043491 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1536928043491 ""}  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -792 -2864 -2696 -776 "LMK_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FT_CLK~input (placed in PIN G9 (CLK2p, DIFFIO_RX_R18p, DIFFOUT_R18p, High_Speed)) " "Automatically promoted node FT_CLK~input (placed in PIN G9 (CLK2p, DIFFIO_RX_R18p, DIFFOUT_R18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043492 ""}  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1680 -2960 -2792 1696 "FT_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:inst10\|fpga_spi_SCLK  " "Automatically promoted node nios_cpu:inst10\|fpga_spi_SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpgacfg:inst25\|mem\[5\]\[0\] " "Destination node fpgacfg:inst25\|mem\[5\]\[0\]" {  } { { "src/spi/fpgacfg.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/spi/fpgacfg.vhd" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 2838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_SPI_SCLK~output " "Destination node FPGA_SPI_SCLK~output" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 3176 -1704 -1501 3192 "FPGA_SPI_SCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1536928043492 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1536928043492 ""}  } { { "src/nios_cpu/nios_cpu.vhd" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/src/nios_cpu/nios_cpu.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 12059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043492 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 36811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node nios_cpu:inst10\|lms_ctr:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1536928043492 ""}  } { { "lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 9432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536928043492 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[12\] LAB_X1_Y7_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[12\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[12\] LAB_X1_Y7_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[12\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[12\] LAB_X1_Y7_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[12\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_ENABLE_IQSEL2~input IOIBUF_X0_Y7_N22 " "Node \"LMS_ENABLE_IQSEL2~input\" is constrained to location IOIBUF_X0_Y7_N22 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1096 -360 -120 1112 "LMS_ENABLE_IQSEL2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_ENABLE_IQSEL2 PIN N3 " "Node \"LMS_ENABLE_IQSEL2\" is constrained to location PIN N3 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_ENABLE_IQSEL2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_ENABLE_IQSEL2" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1096 -360 -120 1112 "LMS_ENABLE_IQSEL2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[10\] LAB_X3_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[10\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[10\] LAB_X3_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[10\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[10\] LAB_X3_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[10\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[10\]~input IOIBUF_X3_Y0_N1 " "Node \"LMS_DIQ2_D\[10\]~input\" is constrained to location IOIBUF_X3_Y0_N1 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[10\] PIN L5 " "Node \"LMS_DIQ2_D\[10\]\" is constrained to location PIN L5 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[10\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[8\] LAB_X6_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[8\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[8\] LAB_X6_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[8\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[8\] LAB_X6_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[8\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[8\]~input IOIBUF_X6_Y0_N22 " "Node \"LMS_DIQ2_D\[8\]~input\" is constrained to location IOIBUF_X6_Y0_N22 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[8\] PIN N4 " "Node \"LMS_DIQ2_D\[8\]\" is constrained to location PIN N4 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[8\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[11\] LAB_X6_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[11\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[11\] LAB_X6_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[11\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[11\] LAB_X6_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[11\]\" is constrained to location LAB_X6_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[11\]~input IOIBUF_X6_Y0_N29 " "Node \"LMS_DIQ2_D\[11\]~input\" is constrained to location IOIBUF_X6_Y0_N29 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[11\] PIN L4 " "Node \"LMS_DIQ2_D\[11\]\" is constrained to location PIN L4 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[11\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[9\] LAB_X1_Y3_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[9\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[9\] LAB_X1_Y3_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[9\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[9\] LAB_X1_Y3_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[9\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[9\]~input IOIBUF_X0_Y3_N8 " "Node \"LMS_DIQ2_D\[9\]~input\" is constrained to location IOIBUF_X0_Y3_N8 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[9\] PIN K2 " "Node \"LMS_DIQ2_D\[9\]\" is constrained to location PIN K2 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[9\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[6\] LAB_X1_Y7_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[6\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[6\] LAB_X1_Y7_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[6\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[6\] LAB_X1_Y7_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[6\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[6\]~input IOIBUF_X0_Y7_N8 " "Node \"LMS_DIQ2_D\[6\]~input\" is constrained to location IOIBUF_X0_Y7_N8 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[6\] PIN L2 " "Node \"LMS_DIQ2_D\[6\]\" is constrained to location PIN L2 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[6\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[4\] LAB_X1_Y7_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[4\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[4\] LAB_X1_Y7_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[4\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[4\] LAB_X1_Y7_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[4\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[4\]~input IOIBUF_X0_Y7_N15 " "Node \"LMS_DIQ2_D\[4\]~input\" is constrained to location IOIBUF_X0_Y7_N15 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[4\] PIN N2 " "Node \"LMS_DIQ2_D\[4\]\" is constrained to location PIN N2 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[4\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[7\] LAB_X1_Y9_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[7\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[7\] LAB_X1_Y9_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[7\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[7\] LAB_X1_Y9_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[7\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[7\]~input IOIBUF_X0_Y9_N8 " "Node \"LMS_DIQ2_D\[7\]~input\" is constrained to location IOIBUF_X0_Y9_N8 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[7\] PIN J2 " "Node \"LMS_DIQ2_D\[7\]\" is constrained to location PIN J2 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[7\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[5\] LAB_X1_Y3_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[5\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[5\] LAB_X1_Y3_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[5\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[5\] LAB_X1_Y3_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[5\]\" is constrained to location LAB_X1_Y3_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[5\]~input IOIBUF_X0_Y3_N1 " "Node \"LMS_DIQ2_D\[5\]~input\" is constrained to location IOIBUF_X0_Y3_N1 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[5\] PIN K1 " "Node \"LMS_DIQ2_D\[5\]\" is constrained to location PIN K1 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[5\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[2\] LAB_X1_Y8_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[2\] LAB_X1_Y8_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[2\] LAB_X1_Y8_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[2\]~input IOIBUF_X0_Y8_N1 " "Node \"LMS_DIQ2_D\[2\]~input\" is constrained to location IOIBUF_X0_Y8_N1 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[2\] PIN M1 " "Node \"LMS_DIQ2_D\[2\]\" is constrained to location PIN M1 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[2\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[0\] LAB_X1_Y8_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[0\] LAB_X1_Y8_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[0\] LAB_X1_Y8_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[0\]~input IOIBUF_X0_Y8_N8 " "Node \"LMS_DIQ2_D\[0\]~input\" is constrained to location IOIBUF_X0_Y8_N8 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[0\] PIN M2 " "Node \"LMS_DIQ2_D\[0\]\" is constrained to location PIN M2 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[0\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[3\] LAB_X1_Y9_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[3\] LAB_X1_Y9_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[3\] LAB_X1_Y9_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X1_Y9_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[3\]~input IOIBUF_X0_Y9_N1 " "Node \"LMS_DIQ2_D\[3\]~input\" is constrained to location IOIBUF_X0_Y9_N1 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[3\] PIN J1 " "Node \"LMS_DIQ2_D\[3\]\" is constrained to location PIN J1 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[3\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[1\] LAB_X3_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[1\] LAB_X3_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[1\] LAB_X3_Y1_N0 " "Node \"limelight_top:inst12\|rx_path_top:rx_path_top_inst0\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_e4i.tdf" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/db/ddio_in_e4i.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 7775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[1\]~input IOIBUF_X3_Y0_N15 " "Node \"LMS_DIQ2_D\[1\]~input\" is constrained to location IOIBUF_X3_Y0_N15 to improve DDIO timing" {  } { { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 37256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "LMS_DIQ2_D\[1\] PIN M4 " "Node \"LMS_DIQ2_D\[1\]\" is constrained to location PIN M4 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LMS_DIQ2_D[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LMS_DIQ2_D\[1\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1080 -360 -120 1096 "LMS_DIQ2_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1536928043653 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1536928043653 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1536928045206 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536928045225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536928045227 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536928045251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536928045297 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1536928045333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1536928045333 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1536928045351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1536928047355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O Output Buffer " "Packed 68 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1536928047376 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1536928047376 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1536928048033 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1536928051329 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536928051500 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1536928051538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1536928053313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536928055864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1536928055978 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1536928079577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536928079577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1536928081942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.2% " "5e+02 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1536928090552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X12_Y0 X24_Y9 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X12_Y0 to location X24_Y9" {  } { { "loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X12_Y0 to location X24_Y9"} { { 12 { 0 ""} 12 0 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1536928091790 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1536928091790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536928102986 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.37 " "Total time spent on timing analysis during the Fitter is 15.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1536928103425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536928103521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536928106135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536928106142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536928109325 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536928112886 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 MAX 10 " "51 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_EGPIO\[1\] 3.3-V LVCMOS D6 " "Pin FPGA_EGPIO\[1\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_EGPIO[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_EGPIO\[1\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -264 -1584 -1393 -248 "FPGA_EGPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_EGPIO\[0\] 3.3-V LVCMOS B7 " "Pin FPGA_EGPIO\[0\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_EGPIO[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_EGPIO\[0\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -264 -1584 -1393 -248 "FPGA_EGPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_BE\[3\] 3.3-V LVCMOS B13 " "Pin FT_BE\[3\] uses I/O standard 3.3-V LVCMOS at B13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_BE[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_BE\[3\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1904 -2208 -2022 1920 "FT_BE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_BE\[2\] 3.3-V LVCMOS A12 " "Pin FT_BE\[2\] uses I/O standard 3.3-V LVCMOS at A12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_BE[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_BE\[2\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1904 -2208 -2022 1920 "FT_BE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_BE\[1\] 3.3-V LVCMOS C12 " "Pin FT_BE\[1\] uses I/O standard 3.3-V LVCMOS at C12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_BE[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_BE\[1\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1904 -2208 -2022 1920 "FT_BE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_BE\[0\] 3.3-V LVCMOS B11 " "Pin FT_BE\[0\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_BE[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_BE\[0\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1904 -2208 -2022 1920 "FT_BE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[31\] 3.3-V LVCMOS H13 " "Pin FT_D\[31\] uses I/O standard 3.3-V LVCMOS at H13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[31\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[30\] 3.3-V LVCMOS J13 " "Pin FT_D\[30\] uses I/O standard 3.3-V LVCMOS at J13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[30\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[29\] 3.3-V LVCMOS G13 " "Pin FT_D\[29\] uses I/O standard 3.3-V LVCMOS at G13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[29\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[28\] 3.3-V LVCMOS L13 " "Pin FT_D\[28\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[28\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[27\] 3.3-V LVCMOS G12 " "Pin FT_D\[27\] uses I/O standard 3.3-V LVCMOS at G12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[27\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[26\] 3.3-V LVCMOS J12 " "Pin FT_D\[26\] uses I/O standard 3.3-V LVCMOS at J12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[26\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[25\] 3.3-V LVCMOS K12 " "Pin FT_D\[25\] uses I/O standard 3.3-V LVCMOS at K12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[25\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[24\] 3.3-V LVCMOS K11 " "Pin FT_D\[24\] uses I/O standard 3.3-V LVCMOS at K11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[24\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[23\] 3.3-V LVCMOS A8 " "Pin FT_D\[23\] uses I/O standard 3.3-V LVCMOS at A8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[23\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[22\] 3.3-V LVCMOS E8 " "Pin FT_D\[22\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[22\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[21\] 3.3-V LVCMOS F9 " "Pin FT_D\[21\] uses I/O standard 3.3-V LVCMOS at F9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[21\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[20\] 3.3-V LVCMOS A5 " "Pin FT_D\[20\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[20\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[19\] 3.3-V LVCMOS E10 " "Pin FT_D\[19\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[19\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[18\] 3.3-V LVCMOS A6 " "Pin FT_D\[18\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[18\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[17\] 3.3-V LVCMOS F8 " "Pin FT_D\[17\] uses I/O standard 3.3-V LVCMOS at F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[17\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[16\] 3.3-V LVCMOS A7 " "Pin FT_D\[16\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[16\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[15\] 3.3-V LVCMOS H9 " "Pin FT_D\[15\] uses I/O standard 3.3-V LVCMOS at H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[15\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[14\] 3.3-V LVCMOS A9 " "Pin FT_D\[14\] uses I/O standard 3.3-V LVCMOS at A9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[14\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[13\] 3.3-V LVCMOS J9 " "Pin FT_D\[13\] uses I/O standard 3.3-V LVCMOS at J9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[13\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[12\] 3.3-V LVCMOS D9 " "Pin FT_D\[12\] uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[12\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[11\] 3.3-V LVCMOS B2 " "Pin FT_D\[11\] uses I/O standard 3.3-V LVCMOS at B2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[11\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[10\] 3.3-V LVCMOS E9 " "Pin FT_D\[10\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[10\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[9\] 3.3-V LVCMOS H8 " "Pin FT_D\[9\] uses I/O standard 3.3-V LVCMOS at H8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[9\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[8\] 3.3-V LVCMOS B12 " "Pin FT_D\[8\] uses I/O standard 3.3-V LVCMOS at B12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[8\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[7\] 3.3-V LVCMOS A4 " "Pin FT_D\[7\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[7\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[6\] 3.3-V LVCMOS E6 " "Pin FT_D\[6\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[6\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[5\] 3.3-V LVCMOS B4 " "Pin FT_D\[5\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[5\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[4\] 3.3-V LVCMOS A3 " "Pin FT_D\[4\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[4\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[3\] 3.3-V LVCMOS B5 " "Pin FT_D\[3\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[3\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[2\] 3.3-V LVCMOS B3 " "Pin FT_D\[2\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[2\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[1\] 3.3-V LVCMOS B6 " "Pin FT_D\[1\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[1\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_D\[0\] 3.3-V LVCMOS A2 " "Pin FT_D\[0\] uses I/O standard 3.3-V LVCMOS at A2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_D[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_D\[0\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1888 -2208 -2022 1904 "FT_D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[7\] 3.3-V LVCMOS G10 " "Pin FPGA_GPIO\[7\] uses I/O standard 3.3-V LVCMOS at G10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[7\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -512 -1592 -1373 -496 "FPGA_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[6\] 3.3-V LVCMOS F10 " "Pin FPGA_GPIO\[6\] uses I/O standard 3.3-V LVCMOS at F10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[6\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -512 -1592 -1373 -496 "FPGA_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[5\] 3.3-V LVCMOS F13 " "Pin FPGA_GPIO\[5\] uses I/O standard 3.3-V LVCMOS at F13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[5\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -512 -1592 -1373 -496 "FPGA_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[4\] 3.3-V LVCMOS E13 " "Pin FPGA_GPIO\[4\] uses I/O standard 3.3-V LVCMOS at E13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[4\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -512 -1592 -1373 -496 "FPGA_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[3\] 3.3-V LVCMOS D11 " "Pin FPGA_GPIO\[3\] uses I/O standard 3.3-V LVCMOS at D11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[3\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -512 -1592 -1373 -496 "FPGA_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[2\] 3.3-V LVCMOS C10 " "Pin FPGA_GPIO\[2\] uses I/O standard 3.3-V LVCMOS at C10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[2\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -512 -1592 -1373 -496 "FPGA_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[1\] 3.3-V LVCMOS B10 " "Pin FPGA_GPIO\[1\] uses I/O standard 3.3-V LVCMOS at B10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[1\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -512 -1592 -1373 -496 "FPGA_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GPIO\[0\] 3.3-V LVCMOS A11 " "Pin FPGA_GPIO\[0\] uses I/O standard 3.3-V LVCMOS at A11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_GPIO[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GPIO\[0\]" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { -512 -1592 -1373 -496 "FPGA_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C_SCL 3.3-V LVCMOS D13 " "Pin FPGA_I2C_SCL uses I/O standard 3.3-V LVCMOS at D13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SCL } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCL" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 3240 -1704 -1509 3256 "FPGA_I2C_SCL" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_I2C_SDA 3.3-V LVCMOS K13 " "Pin FPGA_I2C_SDA uses I/O standard 3.3-V LVCMOS at K13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDA } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDA" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 3256 -1704 -1509 3272 "FPGA_I2C_SDA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_RXFn 3.3-V LVCMOS C11 " "Pin FT_RXFn uses I/O standard 3.3-V LVCMOS at C11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_RXFn } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_RXFn" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1904 -2952 -2784 1920 "FT_RXFn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_CLK 3.3-V LVCMOS G9 " "Pin FT_CLK uses I/O standard 3.3-V LVCMOS at G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_CLK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_CLK" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1680 -2960 -2792 1696 "FT_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FT_TXEn 3.3-V LVCMOS C13 " "Pin FT_TXEn uses I/O standard 3.3-V LVCMOS at C13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FT_TXEn } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FT_TXEn" } } } } { "lms7_trx_top.bdf" "" { Schematic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/lms7_trx_top.bdf" { { 1920 -2952 -2784 1936 "FT_TXEn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1536928113753 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1536928113753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/output_files/LimeSDR-Mini_lms7_trx.fit.smsg " "Generated suppressed messages file C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini_GW-master/LimeSDR-Mini_lms7_trx/output_files/LimeSDR-Mini_lms7_trx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1536928114501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 88 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6115 " "Peak virtual memory: 6115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536928117550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 14 13:28:37 2018 " "Processing ended: Fri Sep 14 13:28:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536928117550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536928117550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:49 " "Total CPU time (on all processors): 00:02:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536928117550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1536928117550 ""}
