INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TMDS_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/memory/device_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/memory/device_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDriver
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:52]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:53]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:55]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:58]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:65]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:67]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/displayDriver.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/memory/display_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/ps2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/scanToAscii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key2ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CSD_Proj/PranARM/PranARM.srcs/sources_1/imports/ProcessorDesignARM/processor/incrementalBuild.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
