
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/mcf_46B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 3434384 heartbeat IPC: 2.91173 cumulative IPC: 2.91173 (Simulation time: 0 hr 0 min 39 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3434384 (Simulation time: 0 hr 0 min 39 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 106910692 heartbeat IPC: 0.0966405 cumulative IPC: 0.0966405 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 208897874 heartbeat IPC: 0.0980516 cumulative IPC: 0.0973409 (Simulation time: 0 hr 6 min 9 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 312150686 heartbeat IPC: 0.0968497 cumulative IPC: 0.0971766 (Simulation time: 0 hr 8 min 51 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 412702096 heartbeat IPC: 0.0994516 cumulative IPC: 0.0977355 (Simulation time: 0 hr 11 min 25 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 519014309 heartbeat IPC: 0.0940625 cumulative IPC: 0.0969782 (Simulation time: 0 hr 14 min 9 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 625868038 heartbeat IPC: 0.0935859 cumulative IPC: 0.0963958 (Simulation time: 0 hr 16 min 56 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 729624840 heartbeat IPC: 0.0963792 cumulative IPC: 0.0963934 (Simulation time: 0 hr 19 min 43 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 833039299 heartbeat IPC: 0.0966983 cumulative IPC: 0.0964314 (Simulation time: 0 hr 22 min 25 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 937422210 heartbeat IPC: 0.0958011 cumulative IPC: 0.096361 (Simulation time: 0 hr 25 min 10 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 1034982166 heartbeat IPC: 0.102501 cumulative IPC: 0.0969417 (Simulation time: 0 hr 27 min 54 sec) 
Finished CPU 0 instructions: 100000000 cycles: 1031547782 cumulative IPC: 0.0969417 (Simulation time: 0 hr 27 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0969417 instructions: 100000000 cycles: 1031547782
cpu0_DTLB TOTAL     ACCESS:   23832028  HIT:   14563480  MISS:    9268548
cpu0_DTLB LOAD      ACCESS:   20101124  HIT:   11360340  MISS:    8740784
cpu0_DTLB RFO       ACCESS:    3730904  HIT:    3203140  MISS:     527764
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.62 cycles
cpu0_ITLB TOTAL     ACCESS:   12719252  HIT:   12719252  MISS:          0
cpu0_ITLB LOAD      ACCESS:   12719252  HIT:   12719252  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    9268548  HIT:    7945003  MISS:    1323545
cpu0_STLB LOAD      ACCESS:    8740784  HIT:    7428343  MISS:    1312441
cpu0_STLB RFO       ACCESS:     527764  HIT:     516660  MISS:      11104
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 18.2771 cycles
cpu0_L1D TOTAL     ACCESS:   28034328  HIT:   16257007  MISS:   11777321
cpu0_L1D LOAD      ACCESS:   21735901  HIT:   10432745  MISS:   11303156
cpu0_L1D RFO       ACCESS:    4979257  HIT:    4680408  MISS:     298849
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    1319170  HIT:    1143854  MISS:     175316
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 238.643 cycles
cpu0_L2C TOTAL     ACCESS:   14262270  HIT:    5814803  MISS:    8447467
cpu0_L2C LOAD      ACCESS:   11302704  HIT:    3070164  MISS:    8232540
cpu0_L2C RFO       ACCESS:     298838  HIT:     121297  MISS:     177541
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2485412  HIT:    2484820  MISS:        592
cpu0_L2C TRANSLATION ACCESS:     175316  HIT:     138522  MISS:      36794
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 317.27 cycles
LLC TOTAL     ACCESS:   10355505  HIT:    4319612  MISS:    6035893
LLC LOAD      ACCESS:    8232539  HIT:    2964814  MISS:    5267725
LLC RFO       ACCESS:     177541  HIT:     122165  MISS:      55376
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1908631  HIT:    1206625  MISS:     702006
LLC TRANSLATION ACCESS:      36794  HIT:      26008  MISS:      10786
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 414.644 cycles
Insertion Distribution: 
	LOAD 206669 0 113554 5468343 
	RFO 22036 0 21239 19219 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 772310 
	 1 0 189 10839 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      10265  ROW_BUFFER_MISS:    5322894
 DBUS AVG_CONGESTED_CYCLE:    3.93267
 WQ ROW_BUFFER_HIT:      34680  ROW_BUFFER_MISS:     892352  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.442% MPKI: 39.3219 Average ROB Occupancy at Mispredict: 19.0362
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 39.3219
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

