#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Aug 22 10:09:25 2018
# Process ID: 30946
# Current directory: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1
# Command line: vivado -log pwm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pwm_wrapper.tcl -notrace
# Log file: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper.vdi
# Journal file: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source pwm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brennan/Documents/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/brennan/Vivado/Vivado/2017.4/data/ip'.
Command: link_design -top pwm_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_mixer_0_0/pwm_mixer_0_0.dcp' for cell 'pwm_i/mixer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_normalizer_0_0/pwm_normalizer_0_0.dcp' for cell 'pwm_i/normalizer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_processing_system7_0_0/pwm_processing_system7_0_0.dcp' for cell 'pwm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_pwm_0_0/pwm_pwm_0_0.dcp' for cell 'pwm_i/pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rc_receiver_0_0/pwm_rc_receiver_0_0.dcp' for cell 'pwm_i/rc_receiver_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rst_ps7_0_100M_0/pwm_rst_ps7_0_100M_0.dcp' for cell 'pwm_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_synchronizer_0_0/pwm_synchronizer_0_0.dcp' for cell 'pwm_i/synchronizer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_wire_distributor_0_0/pwm_wire_distributor_0_0.dcp' for cell 'pwm_i/wire_distributor_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_xlconcat_0_0/pwm_xlconcat_0_0.dcp' for cell 'pwm_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_xlconcat_1_0/pwm_xlconcat_1_0.dcp' for cell 'pwm_i/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_xlconstant_0_0/pwm_xlconstant_0_0.dcp' for cell 'pwm_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_xlslice_0_0/pwm_xlslice_0_0.dcp' for cell 'pwm_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_xlslice_1_0/pwm_xlslice_1_0.dcp' for cell 'pwm_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_s02_mmu_0/pwm_s02_mmu_0.dcp' for cell 'pwm_i/ps7_0_axi_periph/s02_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_xbar_0/pwm_xbar_0.dcp' for cell 'pwm_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_auto_pc_0/pwm_auto_pc_0.dcp' for cell 'pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_auto_pc_1/pwm_auto_pc_1.dcp' for cell 'pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_auto_pc_2/pwm_auto_pc_2.dcp' for cell 'pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_auto_pc_3/pwm_auto_pc_3.dcp' for cell 'pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 3083 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_processing_system7_0_0/pwm_processing_system7_0_0.xdc] for cell 'pwm_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_processing_system7_0_0/pwm_processing_system7_0_0.xdc] for cell 'pwm_i/processing_system7_0/inst'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rst_ps7_0_100M_0/pwm_rst_ps7_0_100M_0_board.xdc] for cell 'pwm_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rst_ps7_0_100M_0/pwm_rst_ps7_0_100M_0_board.xdc] for cell 'pwm_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rst_ps7_0_100M_0/pwm_rst_ps7_0_100M_0.xdc] for cell 'pwm_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_rst_ps7_0_100M_0/pwm_rst_ps7_0_100M_0.xdc] for cell 'pwm_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc]
WARNING: [Vivado 12-584] No ports matched 'arduinotri_io[*]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[1]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[0]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[5]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[4]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[1]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[0]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[5]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[4]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[2]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[3]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[6]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[7]'. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

29 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1578.375 ; gain = 405.387 ; free physical = 1783 ; free virtual = 12118
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1615.379 ; gain = 37.004 ; free physical = 1775 ; free virtual = 12112
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2086903a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2107.871 ; gain = 0.000 ; free physical = 1377 ; free virtual = 11729
INFO: [Opt 31-389] Phase Retarget created 171 cells and removed 686 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 17ec88e74

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.871 ; gain = 0.000 ; free physical = 1377 ; free virtual = 11729
INFO: [Opt 31-389] Phase Constant propagation created 463 cells and removed 1500 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 203392947

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.871 ; gain = 0.000 ; free physical = 1376 ; free virtual = 11727
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1396 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 203392947

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.871 ; gain = 0.000 ; free physical = 1377 ; free virtual = 11727
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 203392947

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.871 ; gain = 0.000 ; free physical = 1377 ; free virtual = 11727
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2107.871 ; gain = 0.000 ; free physical = 1377 ; free virtual = 11727
Ending Logic Optimization Task | Checksum: 20a51e686

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2107.871 ; gain = 0.000 ; free physical = 1376 ; free virtual = 11727

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.026 | TNS=-2334.137 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 1e1023abd

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1308 ; free virtual = 11664
Ending Power Optimization Task | Checksum: 1e1023abd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2470.070 ; gain = 362.199 ; free physical = 1344 ; free virtual = 11699
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2470.070 ; gain = 891.695 ; free physical = 1344 ; free virtual = 11699
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1331 ; free virtual = 11692
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1339 ; free virtual = 11698
INFO: [runtcl-4] Executing : report_drc -file pwm_wrapper_drc_opted.rpt -pb pwm_wrapper_drc_opted.pb -rpx pwm_wrapper_drc_opted.rpx
Command: report_drc -file pwm_wrapper_drc_opted.rpt -pb pwm_wrapper_drc_opted.pb -rpx pwm_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1332 ; free virtual = 11694
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1335 ; free virtual = 11695
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 113ecfb76

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1335 ; free virtual = 11695
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1335 ; free virtual = 11697

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dc870012

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1286 ; free virtual = 11652

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21224586b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1225 ; free virtual = 11590

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21224586b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1225 ; free virtual = 11590
Phase 1 Placer Initialization | Checksum: 21224586b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1225 ; free virtual = 11590

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1210535fb

Time (s): cpu = 00:01:07 ; elapsed = 00:00:40 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1187 ; free virtual = 11555

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1210535fb

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1189 ; free virtual = 11556

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 186cc9929

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1179 ; free virtual = 11547

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 158c1fcd2

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1179 ; free virtual = 11547

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14788e07c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1179 ; free virtual = 11547

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14788e07c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:47 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1180 ; free virtual = 11548

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18c7bc01b

Time (s): cpu = 00:01:18 ; elapsed = 00:00:47 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1180 ; free virtual = 11548

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1414e6e45

Time (s): cpu = 00:01:28 ; elapsed = 00:00:56 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1154 ; free virtual = 11522

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 168cd6e78

Time (s): cpu = 00:01:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1158 ; free virtual = 11526

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 168cd6e78

Time (s): cpu = 00:01:29 ; elapsed = 00:00:58 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1158 ; free virtual = 11526

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: dbd6bbc8

Time (s): cpu = 00:01:34 ; elapsed = 00:01:01 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1163 ; free virtual = 11531
Phase 3 Detail Placement | Checksum: dbd6bbc8

Time (s): cpu = 00:01:34 ; elapsed = 00:01:01 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1163 ; free virtual = 11532

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 166cb01a4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/grp_fu_371_ce, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 166cb01a4

Time (s): cpu = 00:01:48 ; elapsed = 00:01:07 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1171 ; free virtual = 11539
INFO: [Place 30-746] Post Placement Timing Summary WNS=-16.027. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 223223b47

Time (s): cpu = 00:02:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1169 ; free virtual = 11537
Phase 4.1 Post Commit Optimization | Checksum: 223223b47

Time (s): cpu = 00:02:07 ; elapsed = 00:01:17 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1169 ; free virtual = 11537

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 223223b47

Time (s): cpu = 00:02:07 ; elapsed = 00:01:18 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1168 ; free virtual = 11537

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 223223b47

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1168 ; free virtual = 11537

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 199846cd3

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1168 ; free virtual = 11537
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 199846cd3

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1168 ; free virtual = 11537
Ending Placer Task | Checksum: c02f97a6

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1202 ; free virtual = 11570
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:22 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1202 ; free virtual = 11570
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1139 ; free virtual = 11556
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1187 ; free virtual = 11563
INFO: [runtcl-4] Executing : report_io -file pwm_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1177 ; free virtual = 11553
INFO: [runtcl-4] Executing : report_utilization -file pwm_wrapper_utilization_placed.rpt -pb pwm_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1185 ; free virtual = 11561
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pwm_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1185 ; free virtual = 11561
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8036c2f3 ConstDB: 0 ShapeSum: 3ff8d4b3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c0111c8b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1051 ; free virtual = 11428
Post Restoration Checksum: NetGraph: 85ce02fc NumContArr: 3a43198f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c0111c8b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1045 ; free virtual = 11424

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c0111c8b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1028 ; free virtual = 11407

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c0111c8b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1028 ; free virtual = 11407
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 28665670d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1005 ; free virtual = 11384
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.605| TNS=-2141.897| WHS=-0.241 | THS=-398.958|

Phase 2 Router Initialization | Checksum: 26450e626

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1007 ; free virtual = 11386

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 271d0d133

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1004 ; free virtual = 11383

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1227
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.341| TNS=-16395.842| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21ed960a9

Time (s): cpu = 00:01:26 ; elapsed = 00:00:44 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 991 ; free virtual = 11370

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.887| TNS=-16339.553| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e4f3649e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:51 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 995 ; free virtual = 11373

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 344
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.631| TNS=-16312.597| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1bf31cc0f

Time (s): cpu = 00:01:57 ; elapsed = 00:01:02 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 993 ; free virtual = 11373

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.308| TNS=-16275.746| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: fb7e5c79

Time (s): cpu = 00:02:14 ; elapsed = 00:01:10 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 994 ; free virtual = 11373

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.795| TNS=-16205.109| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 254355972

Time (s): cpu = 00:02:29 ; elapsed = 00:01:18 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 993 ; free virtual = 11372

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 221
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.791| TNS=-16369.986| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 1ba8241f2

Time (s): cpu = 00:02:39 ; elapsed = 00:01:24 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 994 ; free virtual = 11373
Phase 4 Rip-up And Reroute | Checksum: 1ba8241f2

Time (s): cpu = 00:02:39 ; elapsed = 00:01:24 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 994 ; free virtual = 11373

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16004f1fd

Time (s): cpu = 00:02:41 ; elapsed = 00:01:25 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 994 ; free virtual = 11374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.648| TNS=-15944.177| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2081a79dd

Time (s): cpu = 00:02:43 ; elapsed = 00:01:26 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 980 ; free virtual = 11358

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2081a79dd

Time (s): cpu = 00:02:43 ; elapsed = 00:01:26 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 980 ; free virtual = 11358
Phase 5 Delay and Skew Optimization | Checksum: 2081a79dd

Time (s): cpu = 00:02:43 ; elapsed = 00:01:26 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 980 ; free virtual = 11358

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b76fabf9

Time (s): cpu = 00:02:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 982 ; free virtual = 11360
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.650| TNS=-14521.824| WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c7d9470f

Time (s): cpu = 00:02:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 982 ; free virtual = 11360
Phase 6 Post Hold Fix | Checksum: 1c7d9470f

Time (s): cpu = 00:02:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 982 ; free virtual = 11360

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.86114 %
  Global Horizontal Routing Utilization  = 6.69887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 130cf0114

Time (s): cpu = 00:02:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 982 ; free virtual = 11360

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 130cf0114

Time (s): cpu = 00:02:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 981 ; free virtual = 11359

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9307bde0

Time (s): cpu = 00:02:48 ; elapsed = 00:01:29 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 977 ; free virtual = 11356

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-17.650| TNS=-14521.824| WHS=0.017  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 9307bde0

Time (s): cpu = 00:02:48 ; elapsed = 00:01:29 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 977 ; free virtual = 11356
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:48 ; elapsed = 00:01:29 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11401

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 26 Warnings, 25 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:55 ; elapsed = 00:01:34 . Memory (MB): peak = 2470.070 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11401
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2472.047 ; gain = 0.000 ; free physical = 945 ; free virtual = 11384
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2472.047 ; gain = 1.977 ; free physical = 1000 ; free virtual = 11390
INFO: [runtcl-4] Executing : report_drc -file pwm_wrapper_drc_routed.rpt -pb pwm_wrapper_drc_routed.pb -rpx pwm_wrapper_drc_routed.rpx
Command: report_drc -file pwm_wrapper_drc_routed.rpt -pb pwm_wrapper_drc_routed.pb -rpx pwm_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pwm_wrapper_methodology_drc_routed.rpt -pb pwm_wrapper_methodology_drc_routed.pb -rpx pwm_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pwm_wrapper_methodology_drc_routed.rpt -pb pwm_wrapper_methodology_drc_routed.pb -rpx pwm_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/pwm_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2576.051 ; gain = 39.973 ; free physical = 820 ; free virtual = 11213
INFO: [runtcl-4] Executing : report_power -file pwm_wrapper_power_routed.rpt -pb pwm_wrapper_power_summary_routed.pb -rpx pwm_wrapper_power_routed.rpx
Command: report_power -file pwm_wrapper_power_routed.rpt -pb pwm_wrapper_power_summary_routed.pb -rpx pwm_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 26 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2678.508 ; gain = 102.457 ; free physical = 763 ; free virtual = 11167
INFO: [runtcl-4] Executing : report_route_status -file pwm_wrapper_route_status.rpt -pb pwm_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pwm_wrapper_timing_summary_routed.rpt -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pwm_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file pwm_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force pwm_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_10/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_11/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_12/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_13/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_2/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_4/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_5/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_6/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_7/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_8/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_9/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_mul_16ndEe_U13/mixer_mul_mul_16ndEe_DSP48_0_U/p_reg_reg output pwm_i/mixer_0/inst/mixer_mul_mul_16ndEe_U13/mixer_mul_mul_16ndEe_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/mixer_0/inst/mixer_mul_mul_16seOg_U14/mixer_mul_mul_16seOg_DSP48_1_U/p_reg_reg output pwm_i/mixer_0/inst/mixer_mul_mul_16seOg_U14/mixer_mul_mul_16seOg_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg output pwm_i/pwm_0/inst/pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pwm_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Aug 22 10:17:29 2018. For additional details about this file, please refer to the WebTalk help file at /home/brennan/Vivado/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 60 Warnings, 26 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:02:37 . Memory (MB): peak = 3036.879 ; gain = 358.371 ; free physical = 710 ; free virtual = 11127
INFO: [Common 17-206] Exiting Vivado at Wed Aug 22 10:17:30 2018...
