
*** Running vivado
    with args -log priority_encoder_7_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source priority_encoder_7_3.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source priority_encoder_7_3.tcl -notrace
Command: synth_design -top priority_encoder_7_3 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1440943
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2091.930 ; gain = 0.000 ; free physical = 5041 ; free virtual = 18317
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'priority_encoder_7_3' [/home/dekr0/Code/XilinxProject/lab1_part2_2/lab1_part2_2.srcs/sources_1/new/priority_encoder_7_3.vhd:48]
INFO: [Synth 8-3491] module 'priority_encoder_3_2' declared at '/home/dekr0/Code/XilinxProject/lab1_part2_2/lab1_part2_2.srcs/sources_1/new/priority_encoder_3_2.vhd:34' bound to instance 'encoder1' of component 'priority_encoder_3_2' [/home/dekr0/Code/XilinxProject/lab1_part2_2/lab1_part2_2.srcs/sources_1/new/priority_encoder_7_3.vhd:76]
INFO: [Synth 8-638] synthesizing module 'priority_encoder_3_2' [/home/dekr0/Code/XilinxProject/lab1_part2_2/lab1_part2_2.srcs/sources_1/new/priority_encoder_3_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'priority_encoder_3_2' (1#1) [/home/dekr0/Code/XilinxProject/lab1_part2_2/lab1_part2_2.srcs/sources_1/new/priority_encoder_3_2.vhd:41]
INFO: [Synth 8-3491] module 'priority_encoder_3_2' declared at '/home/dekr0/Code/XilinxProject/lab1_part2_2/lab1_part2_2.srcs/sources_1/new/priority_encoder_3_2.vhd:34' bound to instance 'encoder2' of component 'priority_encoder_3_2' [/home/dekr0/Code/XilinxProject/lab1_part2_2/lab1_part2_2.srcs/sources_1/new/priority_encoder_7_3.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'priority_encoder_7_3' (2#1) [/home/dekr0/Code/XilinxProject/lab1_part2_2/lab1_part2_2.srcs/sources_1/new/priority_encoder_7_3.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.930 ; gain = 0.000 ; free physical = 5134 ; free virtual = 18411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.930 ; gain = 0.000 ; free physical = 5129 ; free virtual = 18406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.930 ; gain = 0.000 ; free physical = 5129 ; free virtual = 18406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.930 ; gain = 0.000 ; free physical = 5123 ; free virtual = 18400
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dekr0/Code/XilinxProject/constraintFiles/Lab1/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/dekr0/Code/XilinxProject/constraintFiles/Lab1/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dekr0/Code/XilinxProject/constraintFiles/Lab1/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/priority_encoder_7_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/priority_encoder_7_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.961 ; gain = 0.000 ; free physical = 5020 ; free virtual = 18304
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.961 ; gain = 0.000 ; free physical = 5020 ; free virtual = 18304
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 5085 ; free virtual = 18362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 5085 ; free virtual = 18362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 5085 ; free virtual = 18362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 5082 ; free virtual = 18359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 5062 ; free virtual = 18343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 4963 ; free virtual = 18243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 4963 ; free virtual = 18243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 4957 ; free virtual = 18238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 4954 ; free virtual = 18235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 4954 ; free virtual = 18235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 4954 ; free virtual = 18235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 4954 ; free virtual = 18235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 4954 ; free virtual = 18235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 4954 ; free virtual = 18235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     1|
|3     |LUT5 |     1|
|4     |LUT6 |     1|
|5     |IBUF |     7|
|6     |OBUF |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 4954 ; free virtual = 18235
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2155.961 ; gain = 0.000 ; free physical = 5013 ; free virtual = 18294
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2155.961 ; gain = 64.031 ; free physical = 5013 ; free virtual = 18294
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.961 ; gain = 0.000 ; free physical = 5087 ; free virtual = 18368
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2155.961 ; gain = 0.000 ; free physical = 5033 ; free virtual = 18314
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2155.961 ; gain = 74.930 ; free physical = 5168 ; free virtual = 18448
INFO: [Common 17-1381] The checkpoint '/home/dekr0/Code/XilinxProject/lab1_part2_2/lab1_part2_2.runs/synth_1/priority_encoder_7_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file priority_encoder_7_3_utilization_synth.rpt -pb priority_encoder_7_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 28 22:16:15 2022...
