Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,73
design__inferred_latch__count,0
design__instance__count,31399
design__instance__area,174684
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,40
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1246
design__max_cap_violation__count__corner:nom_tt_025C_1v80,6
power__internal__total,0.0007214549113996327
power__switching__total,0.00031324621522799134
power__leakage__total,1.726752998365555e-07
power__total,0.0010348737705498934
clock__skew__worst_hold__corner:nom_tt_025C_1v80,2.260138
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.260138
timing__hold__ws__corner:nom_tt_025C_1v80,0.307104
timing__setup__ws__corner:nom_tt_025C_1v80,57.228508
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.307104
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,90.385857
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,628
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1246
design__max_cap_violation__count__corner:nom_ss_100C_1v60,6
clock__skew__worst_hold__corner:nom_ss_100C_1v60,4.164388
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.164388
timing__hold__ws__corner:nom_ss_100C_1v60,0.83618
timing__setup__ws__corner:nom_ss_100C_1v60,54.164951
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.83618
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,81.216446
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1246
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,6
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.490721
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.490721
timing__hold__ws__corner:nom_ff_n40C_1v95,0.104515
timing__setup__ws__corner:nom_ff_n40C_1v95,58.236065
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.104515
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.886917
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,695
design__max_fanout_violation__count,1246
design__max_cap_violation__count,13
clock__skew__worst_hold,4.357441
clock__skew__worst_setup,1.420521
timing__hold__ws,0.10088
timing__setup__ws,54.13364
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.10088
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,80.676193
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,610
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,31399
design__instance__area__stdcell,174684
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.585662
design__instance__utilization__stdcell,0.585662
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,608
design__io__hpwl,37707774
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,567525
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,691
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,14686
route__net__special,2
route__drc_errors__iter:1,15441
route__wirelength__iter:1,730569
route__drc_errors__iter:2,7011
route__wirelength__iter:2,725137
route__drc_errors__iter:3,6626
route__wirelength__iter:3,722744
route__drc_errors__iter:4,627
route__wirelength__iter:4,721276
route__drc_errors__iter:5,37
route__wirelength__iter:5,721228
route__drc_errors__iter:6,8
route__wirelength__iter:6,721213
route__drc_errors__iter:7,8
route__wirelength__iter:7,721213
route__drc_errors__iter:8,3
route__wirelength__iter:8,721221
route__drc_errors__iter:9,0
route__wirelength__iter:9,721216
route__drc_errors,0
route__wirelength,721216
route__vias,138390
route__vias__singlecut,138390
route__vias__multicut,0
design__disconnected_pin__count,324
design__critical_disconnected_pin__count,0
route__wirelength__max,957.19
timing__unannotated_net__count__corner:nom_tt_025C_1v80,496
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,496
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,496
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1246
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,2.154362
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.154362
timing__hold__ws__corner:min_tt_025C_1v80,0.303954
timing__setup__ws__corner:min_tt_025C_1v80,57.264702
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.303954
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,90.677727
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,496
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,488
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1246
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,3.969014
clock__skew__worst_setup__corner:min_ss_100C_1v60,3.969014
timing__hold__ws__corner:min_ss_100C_1v60,0.831109
timing__setup__ws__corner:min_ss_100C_1v60,54.23098
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.831109
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,81.761688
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,496
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1246
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.420521
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.420521
timing__hold__ws__corner:min_ff_n40C_1v95,0.101904
timing__setup__ws__corner:min_ff_n40C_1v95,58.25948
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.101904
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,94.077682
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,496
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,49
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1246
design__max_cap_violation__count__corner:max_tt_025C_1v80,13
clock__skew__worst_hold__corner:max_tt_025C_1v80,2.364094
clock__skew__worst_setup__corner:max_tt_025C_1v80,2.364094
timing__hold__ws__corner:max_tt_025C_1v80,0.311007
timing__setup__ws__corner:max_tt_025C_1v80,57.209435
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.311007
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,90.11232
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,496
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,695
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1246
design__max_cap_violation__count__corner:max_ss_100C_1v60,13
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.357441
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.357441
timing__hold__ws__corner:max_ss_100C_1v60,0.845773
timing__setup__ws__corner:max_ss_100C_1v60,54.13364
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.845773
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,80.676193
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,496
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1246
design__max_cap_violation__count__corner:max_ff_n40C_1v95,13
clock__skew__worst_hold__corner:max_ff_n40C_1v95,1.562295
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.562295
timing__hold__ws__corner:max_ff_n40C_1v95,0.10088
timing__setup__ws__corner:max_ff_n40C_1v95,58.2229
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.10088
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.709763
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,496
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,496
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000536872
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000544657
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000686973
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000544657
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000068000000000000001158036340431767285963360336609184741973876953125
ir__drop__worst,0.0000536999999999999974640944866433045490339281968772411346435546875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
