
test-F303.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec34  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f60  0800edc8  0800edc8  0000fdc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010d28  08010d28  00012248  2**0
                  CONTENTS
  4 .ARM          00000008  08010d28  08010d28  00011d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010d30  08010d30  00012248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010d30  08010d30  00011d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010d34  08010d34  00011d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000248  20000000  08010d38  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00012248  2**0
                  CONTENTS
 10 .bss          00009714  20000248  20000248  00012248  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000995c  2000995c  00012248  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012248  2**0
                  CONTENTS, READONLY
 13 .debug_info   00031200  00000000  00000000  00012278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000067db  00000000  00000000  00043478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000fb0f  00000000  00000000  00049c53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001bf0  00000000  00000000  00059768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001dfb  00000000  00000000  0005b358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025037  00000000  00000000  0005d153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002f8c1  00000000  00000000  0008218a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d72f3  00000000  00000000  000b1a4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00188d3e  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000067bc  00000000  00000000  00188d84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000051  00000000  00000000  0018f540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000248 	.word	0x20000248
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800edac 	.word	0x0800edac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	0800edac 	.word	0x0800edac

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff23 	bl	8000afc <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fc99 	bl	8000618 <__aeabi_dmul>
 8000ce6:	f7ff ff6f 	bl	8000bc8 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc1a 	bl	8000524 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fc90 	bl	8000618 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fad2 	bl	80002a8 <__aeabi_dsub>
 8000d04:	f7ff ff60 	bl	8000bc8 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <sendRMCDataToFlash>:
	if(rmc.isValid == 1)
		rmc.date.epoch = convertToEpoch(rmc.date.Yr, rmc.date.Mon, rmc.date.Day, rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
}


void sendRMCDataToFlash(RMCSTRUCT *rmcData) {
 8000d14:	b570      	push	{r4, r5, r6, lr}
	HAL_UART_Transmit(&huart1, (uint8_t*) "SENDING RMC TO FLASH\n",  strlen("SENDING RMC\n") , HAL_MAX_DELAY);
    RMCSTRUCT *mail = (RMCSTRUCT *)osMailAlloc(RMC_MailQFLASHId, osWaitForever); // Allocate memory for mail
 8000d16:	4e0d      	ldr	r6, [pc, #52]	@ (8000d4c <sendRMCDataToFlash+0x38>)
	HAL_UART_Transmit(&huart1, (uint8_t*) "SENDING RMC TO FLASH\n",  strlen("SENDING RMC\n") , HAL_MAX_DELAY);
 8000d18:	490d      	ldr	r1, [pc, #52]	@ (8000d50 <sendRMCDataToFlash+0x3c>)
 8000d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1e:	220c      	movs	r2, #12
void sendRMCDataToFlash(RMCSTRUCT *rmcData) {
 8000d20:	4605      	mov	r5, r0
	HAL_UART_Transmit(&huart1, (uint8_t*) "SENDING RMC TO FLASH\n",  strlen("SENDING RMC\n") , HAL_MAX_DELAY);
 8000d22:	480c      	ldr	r0, [pc, #48]	@ (8000d54 <sendRMCDataToFlash+0x40>)
 8000d24:	f006 fd0a 	bl	800773c <HAL_UART_Transmit>
    RMCSTRUCT *mail = (RMCSTRUCT *)osMailAlloc(RMC_MailQFLASHId, osWaitForever); // Allocate memory for mail
 8000d28:	6830      	ldr	r0, [r6, #0]
 8000d2a:	f04f 31ff 	mov.w	r1, #4294967295
 8000d2e:	f006 ff1f 	bl	8007b70 <osMailAlloc>
 8000d32:	4604      	mov	r4, r0
    if (mail != NULL) {
 8000d34:	b148      	cbz	r0, 8000d4a <sendRMCDataToFlash+0x36>
        *mail = *rmcData; // Copy data into allocated memory
 8000d36:	4629      	mov	r1, r5
 8000d38:	2258      	movs	r2, #88	@ 0x58
 8000d3a:	f00a ff93 	bl	800bc64 <memcpy>
        osMailPut(RMC_MailQFLASHId, mail); // Put message in queue
 8000d3e:	6830      	ldr	r0, [r6, #0]
 8000d40:	4621      	mov	r1, r4
    }
}
 8000d42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        osMailPut(RMC_MailQFLASHId, mail); // Put message in queue
 8000d46:	f006 bf18 	b.w	8007b7a <osMailPut>
}
 8000d4a:	bd70      	pop	{r4, r5, r6, pc}
 8000d4c:	200002c8 	.word	0x200002c8
 8000d50:	0800eef8 	.word	0x0800eef8
 8000d54:	200012d0 	.word	0x200012d0

08000d58 <getRMC>:


void getRMC(){
 8000d58:	b570      	push	{r4, r5, r6, lr}
	int idx = 0;
	getRMC_time++;
 8000d5a:	4c3c      	ldr	r4, [pc, #240]	@ (8000e4c <getRMC+0xf4>)
 8000d5c:	6823      	ldr	r3, [r4, #0]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	6023      	str	r3, [r4, #0]
	int length = 0;
	for(size_t i = 0; i < GPS_STACK_SIZE; i++){
 8000d62:	4b3b      	ldr	r3, [pc, #236]	@ (8000e50 <getRMC+0xf8>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	461e      	mov	r6, r3
		if (gpsSentence[i] == '$' && gpsSentence[i+1] == 'G' && gpsSentence[i+2] == 'N' && gpsSentence[i+3] == 'R' && gpsSentence[i+4] == 'M' && gpsSentence[i+5] == 'C'
 8000d68:	f813 1b01 	ldrb.w	r1, [r3], #1
 8000d6c:	2924      	cmp	r1, #36	@ 0x24
 8000d6e:	4615      	mov	r5, r2
 8000d70:	f102 0201 	add.w	r2, r2, #1
 8000d74:	d164      	bne.n	8000e40 <getRMC+0xe8>
 8000d76:	7819      	ldrb	r1, [r3, #0]
 8000d78:	2947      	cmp	r1, #71	@ 0x47
 8000d7a:	d161      	bne.n	8000e40 <getRMC+0xe8>
 8000d7c:	7859      	ldrb	r1, [r3, #1]
 8000d7e:	294e      	cmp	r1, #78	@ 0x4e
 8000d80:	d15e      	bne.n	8000e40 <getRMC+0xe8>
 8000d82:	7899      	ldrb	r1, [r3, #2]
 8000d84:	2952      	cmp	r1, #82	@ 0x52
 8000d86:	d15b      	bne.n	8000e40 <getRMC+0xe8>
 8000d88:	78d9      	ldrb	r1, [r3, #3]
 8000d8a:	294d      	cmp	r1, #77	@ 0x4d
 8000d8c:	d158      	bne.n	8000e40 <getRMC+0xe8>
 8000d8e:	7919      	ldrb	r1, [r3, #4]
 8000d90:	2943      	cmp	r1, #67	@ 0x43
 8000d92:	d155      	bne.n	8000e40 <getRMC+0xe8>
			&& (GPS_STACK_SIZE -i) > 200 ){
 8000d94:	f5c2 6100 	rsb	r1, r2, #2048	@ 0x800
 8000d98:	3101      	adds	r1, #1
 8000d9a:	29c8      	cmp	r1, #200	@ 0xc8
 8000d9c:	d950      	bls.n	8000e40 <getRMC+0xe8>
			isRMCExist = 1;
 8000d9e:	4b2d      	ldr	r3, [pc, #180]	@ (8000e54 <getRMC+0xfc>)
			HAL_UART_Transmit(&huart1, (uint8_t *)"Getting RMC\n", strlen("Getting RMC\n"), 1000);
 8000da0:	492d      	ldr	r1, [pc, #180]	@ (8000e58 <getRMC+0x100>)
 8000da2:	482e      	ldr	r0, [pc, #184]	@ (8000e5c <getRMC+0x104>)
			isRMCExist = 1;
 8000da4:	2201      	movs	r2, #1
 8000da6:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t *)"Getting RMC\n", strlen("Getting RMC\n"), 1000);
 8000da8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dac:	220c      	movs	r2, #12
 8000dae:	f006 fcc5 	bl	800773c <HAL_UART_Transmit>
			while(gpsSentence[i+1] != 0x0A ){
 8000db2:	4a2b      	ldr	r2, [pc, #172]	@ (8000e60 <getRMC+0x108>)
 8000db4:	1973      	adds	r3, r6, r5
	int idx = 0;
 8000db6:	2000      	movs	r0, #0
			while(gpsSentence[i+1] != 0x0A ){
 8000db8:	7859      	ldrb	r1, [r3, #1]
 8000dba:	290a      	cmp	r1, #10
 8000dbc:	461d      	mov	r5, r3
 8000dbe:	d139      	bne.n	8000e34 <getRMC+0xdc>
			idx = 0;
			break;
		}
	 }
	for(size_t i = length; i < 128; i++){
		rmc_str[i] = 0;
 8000dc0:	4b27      	ldr	r3, [pc, #156]	@ (8000e60 <getRMC+0x108>)
	}
	if(isRMCExist == 1){
 8000dc2:	4e24      	ldr	r6, [pc, #144]	@ (8000e54 <getRMC+0xfc>)
		rmc_str[i] = 0;
 8000dc4:	f1c0 0280 	rsb	r2, r0, #128	@ 0x80
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4418      	add	r0, r3
 8000dcc:	f00a f8f6 	bl	800afbc <memset>
	if(isRMCExist == 1){
 8000dd0:	6833      	ldr	r3, [r6, #0]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d10d      	bne.n	8000df2 <getRMC+0x9a>
//		parse_rmc(rmc_str);
//		display_rmc_data(&huart1);
//		set_time(rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
//		set_date(rmc.date.Yr, rmc.date.Mon, rmc.date.Day);
		get_RTC_time_date(&rmc);
 8000dd6:	4d23      	ldr	r5, [pc, #140]	@ (8000e64 <getRMC+0x10c>)
 8000dd8:	4628      	mov	r0, r5
 8000dda:	f002 f8b7 	bl	8002f4c <get_RTC_time_date>

		if(rmc.isValid == 1){
 8000dde:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d104      	bne.n	8000dee <getRMC+0x96>
			sendRMCDataToFlash(&rmc);
 8000de4:	4628      	mov	r0, r5
 8000de6:	f7ff ff95 	bl	8000d14 <sendRMCDataToFlash>
			getRMC_time = 0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	6023      	str	r3, [r4, #0]
		}
		isRMCExist = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	6033      	str	r3, [r6, #0]
	}
	if(getRMC_time >= 500){
 8000df2:	6823      	ldr	r3, [r4, #0]
 8000df4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000df8:	db0f      	blt.n	8000e1a <getRMC+0xc2>
		GPS_DISABLE();
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	2104      	movs	r1, #4
 8000dfe:	481a      	ldr	r0, [pc, #104]	@ (8000e68 <getRMC+0x110>)
 8000e00:	f004 fd44 	bl	800588c <HAL_GPIO_WritePin>
		osDelay(500);
 8000e04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e08:	f006 fe08 	bl	8007a1c <osDelay>
		GPS_ENABLE();
 8000e0c:	4816      	ldr	r0, [pc, #88]	@ (8000e68 <getRMC+0x110>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2104      	movs	r1, #4
 8000e12:	f004 fd3b 	bl	800588c <HAL_GPIO_WritePin>
		getRMC_time = 0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	6023      	str	r3, [r4, #0]
	}
	Debug_printf("Elapsed Time blabla: %d\n", getRMC_time);
 8000e1a:	6821      	ldr	r1, [r4, #0]
 8000e1c:	4813      	ldr	r0, [pc, #76]	@ (8000e6c <getRMC+0x114>)
 8000e1e:	f003 fd35 	bl	800488c <Debug_printf>
	HAL_UART_Transmit(&huart1, rmc_str, 128,1000);
}
 8000e22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Transmit(&huart1, rmc_str, 128,1000);
 8000e26:	490e      	ldr	r1, [pc, #56]	@ (8000e60 <getRMC+0x108>)
 8000e28:	480c      	ldr	r0, [pc, #48]	@ (8000e5c <getRMC+0x104>)
 8000e2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e2e:	2280      	movs	r2, #128	@ 0x80
 8000e30:	f006 bc84 	b.w	800773c <HAL_UART_Transmit>
				rmc_str[idx] = gpsSentence[i];
 8000e34:	7829      	ldrb	r1, [r5, #0]
 8000e36:	f802 1b01 	strb.w	r1, [r2], #1
				idx++;
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	3001      	adds	r0, #1
				i++;
 8000e3e:	e7bb      	b.n	8000db8 <getRMC+0x60>
	for(size_t i = 0; i < GPS_STACK_SIZE; i++){
 8000e40:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8000e44:	d190      	bne.n	8000d68 <getRMC+0x10>
	int length = 0;
 8000e46:	2000      	movs	r0, #0
 8000e48:	e7ba      	b.n	8000dc0 <getRMC+0x68>
 8000e4a:	bf00      	nop
 8000e4c:	20000264 	.word	0x20000264
 8000e50:	200002cc 	.word	0x200002cc
 8000e54:	20000268 	.word	0x20000268
 8000e58:	0800ef0e 	.word	0x0800ef0e
 8000e5c:	200012d0 	.word	0x200012d0
 8000e60:	20000adc 	.word	0x20000adc
 8000e64:	20000270 	.word	0x20000270
 8000e68:	48000800 	.word	0x48000800
 8000e6c:	0800ef1b 	.word	0x0800ef1b

08000e70 <StartGPS>:


void StartGPS(void const * argument)
{
 8000e70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_UART_Transmit(&huart1,(uint8_t*) "STARTING GPS", strlen("STARTING GPS"), 1000);
 8000e72:	4931      	ldr	r1, [pc, #196]	@ (8000f38 <StartGPS+0xc8>)
 8000e74:	4831      	ldr	r0, [pc, #196]	@ (8000f3c <StartGPS+0xcc>)
	RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);

	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
	while(1)
	{
		Debug_printf("\n\n----------------------- Inside GPS ------------------------\n\n");
 8000e76:	4d32      	ldr	r5, [pc, #200]	@ (8000f40 <StartGPS+0xd0>)
	HAL_UART_Transmit(&huart1,(uint8_t*) "STARTING GPS", strlen("STARTING GPS"), 1000);
 8000e78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e7c:	220c      	movs	r2, #12
 8000e7e:	f006 fc5d 	bl	800773c <HAL_UART_Transmit>
	RingBufferDmaU8_initUSARTRx(&GPSRxDMARing, &huart2, gpsSentence, GPS_STACK_SIZE);
 8000e82:	4a30      	ldr	r2, [pc, #192]	@ (8000f44 <StartGPS+0xd4>)
 8000e84:	4930      	ldr	r1, [pc, #192]	@ (8000f48 <StartGPS+0xd8>)
 8000e86:	4831      	ldr	r0, [pc, #196]	@ (8000f4c <StartGPS+0xdc>)
 8000e88:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e8c:	f002 f81a 	bl	8002ec4 <RingBufferDmaU8_initUSARTRx>
	rmc.tim.hour = 0;
 8000e90:	4b2f      	ldr	r3, [pc, #188]	@ (8000f50 <StartGPS+0xe0>)
	rmc.speed = 22.4;
 8000e92:	4a30      	ldr	r2, [pc, #192]	@ (8000f54 <StartGPS+0xe4>)
 8000e94:	629a      	str	r2, [r3, #40]	@ 0x28
	rmc.lcation.latitude = 20.998022;
 8000e96:	a124      	add	r1, pc, #144	@ (adr r1, 8000f28 <StartGPS+0xb8>)
 8000e98:	e9d1 0100 	ldrd	r0, r1, [r1]
	rmc.course = 30.5;
 8000e9c:	4a2e      	ldr	r2, [pc, #184]	@ (8000f58 <StartGPS+0xe8>)
 8000e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
	rmc.lcation.latitude = 20.998022;
 8000ea0:	e9c3 010e 	strd	r0, r1, [r3, #56]	@ 0x38
	rmc.lcation.NS = 'N';
 8000ea4:	224e      	movs	r2, #78	@ 0x4e
	rmc.lcation.longitude = 105.794756;
 8000ea6:	a122      	add	r1, pc, #136	@ (adr r1, 8000f30 <StartGPS+0xc0>)
 8000ea8:	e9d1 0100 	ldrd	r0, r1, [r1]
	rmc.lcation.NS = 'N';
 8000eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	rmc.lcation.EW = 'E';
 8000eb0:	2245      	movs	r2, #69	@ 0x45
	rmc.tim.hour = 0;
 8000eb2:	2400      	movs	r4, #0
	rmc.lcation.EW = 'E';
 8000eb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	rmc.isValid = 1;
 8000eb8:	2201      	movs	r2, #1
	rmc.lcation.longitude = 105.794756;
 8000eba:	e9c3 0112 	strd	r0, r1, [r3, #72]	@ 0x48
	rmc.tim.min = 0;
 8000ebe:	e9c3 4400 	strd	r4, r4, [r3]
	rmc.date.Mon = 0;
 8000ec2:	e9c3 4404 	strd	r4, r4, [r3, #16]
	rmc.tim.sec = 0;
 8000ec6:	609c      	str	r4, [r3, #8]
	rmc.isValid = 1;
 8000ec8:	631a      	str	r2, [r3, #48]	@ 0x30
	rmc.date.Yr = 0;
 8000eca:	619c      	str	r4, [r3, #24]
	osMailQDef(FLASH_MailQ, 12, RMCSTRUCT);
 8000ecc:	220c      	movs	r2, #12
 8000ece:	2358      	movs	r3, #88	@ 0x58
	RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);
 8000ed0:	4621      	mov	r1, r4
 8000ed2:	a801      	add	r0, sp, #4
	osMailQDef(FLASH_MailQ, 12, RMCSTRUCT);
 8000ed4:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8000ed8:	f8cd d00c 	str.w	sp, [sp, #12]
	RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);
 8000edc:	f006 fe1d 	bl	8007b1a <osMailCreate>
 8000ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8000f5c <StartGPS+0xec>)
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
 8000ee2:	4621      	mov	r1, r4
	RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);
 8000ee4:	6018      	str	r0, [r3, #0]
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
 8000ee6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000eea:	4816      	ldr	r0, [pc, #88]	@ (8000f44 <StartGPS+0xd4>)
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000eec:	4c1c      	ldr	r4, [pc, #112]	@ (8000f60 <StartGPS+0xf0>)
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
 8000eee:	f00a f865 	bl	800afbc <memset>
		Debug_printf("\n\n----------------------- Inside GPS ------------------------\n\n");
 8000ef2:	4628      	mov	r0, r5
 8000ef4:	f003 fcca 	bl	800488c <Debug_printf>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000efe:	4620      	mov	r0, r4
 8000f00:	f004 fcc4 	bl	800588c <HAL_GPIO_WritePin>
		osDelay(500);
 8000f04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f08:	f006 fd88 	bl	8007a1c <osDelay>
		getRMC();
 8000f0c:	f7ff ff24 	bl	8000d58 <getRMC>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000f10:	4620      	mov	r0, r4
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f18:	f004 fcb8 	bl	800588c <HAL_GPIO_WritePin>
		osDelay(500);
 8000f1c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f20:	f006 fd7c 	bl	8007a1c <osDelay>
	while(1)
 8000f24:	e7e5      	b.n	8000ef2 <StartGPS+0x82>
 8000f26:	bf00      	nop
 8000f28:	5eaab042 	.word	0x5eaab042
 8000f2c:	4034ff7e 	.word	0x4034ff7e
 8000f30:	48451330 	.word	0x48451330
 8000f34:	405a72dd 	.word	0x405a72dd
 8000f38:	0800ef34 	.word	0x0800ef34
 8000f3c:	200012d0 	.word	0x200012d0
 8000f40:	0800ef41 	.word	0x0800ef41
 8000f44:	200002cc 	.word	0x200002cc
 8000f48:	20001248 	.word	0x20001248
 8000f4c:	20000acc 	.word	0x20000acc
 8000f50:	20000270 	.word	0x20000270
 8000f54:	41b33333 	.word	0x41b33333
 8000f58:	41f40000 	.word	0x41f40000
 8000f5c:	200002c8 	.word	0x200002c8
 8000f60:	48000800 	.word	0x48000800

08000f64 <create_terminal_registration>:
//int is_40s = 0;
RMCSTRUCT rmc_jt;
uint8_t terminal_phone_number[6] = {0};


JT808_TerminalRegistration create_terminal_registration(){
 8000f64:	b5f0      	push	{r4, r5, r6, r7, lr}
	JT808_TerminalRegistration reg_msg = {
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <create_terminal_registration+0x48>)
JT808_TerminalRegistration create_terminal_registration(){
 8000f68:	b091      	sub	sp, #68	@ 0x44
	JT808_TerminalRegistration reg_msg = {
 8000f6a:	ac01      	add	r4, sp, #4
JT808_TerminalRegistration create_terminal_registration(){
 8000f6c:	4605      	mov	r5, r0
	JT808_TerminalRegistration reg_msg = {
 8000f6e:	f103 0738 	add.w	r7, r3, #56	@ 0x38
 8000f72:	4622      	mov	r2, r4
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	6859      	ldr	r1, [r3, #4]
 8000f78:	4626      	mov	r6, r4
 8000f7a:	c603      	stmia	r6!, {r0, r1}
 8000f7c:	3308      	adds	r3, #8
 8000f7e:	42bb      	cmp	r3, r7
 8000f80:	4634      	mov	r4, r6
 8000f82:	d1f7      	bne.n	8000f74 <create_terminal_registration+0x10>
 8000f84:	6818      	ldr	r0, [r3, #0]
 8000f86:	6030      	str	r0, [r6, #0]
        .plate_no = {0x00, 0x00, 0x00, 0x00, 0x35, 0x36, 0x37, 0x38, 0x39, 0x31, 0x20, 0x32, 0x39, 0x4C, 0x31, 0x33, 0x34, 0x31, 0x35, 0x34},
        .check_sum = 0x00,  // Placeholder, will be set by the function
        .end_mask = 0x7E
    };

	return reg_msg;
 8000f88:	4613      	mov	r3, r2
 8000f8a:	ae0f      	add	r6, sp, #60	@ 0x3c
 8000f8c:	462a      	mov	r2, r5
 8000f8e:	461c      	mov	r4, r3
 8000f90:	cc03      	ldmia	r4!, {r0, r1}
 8000f92:	42b4      	cmp	r4, r6
 8000f94:	6010      	str	r0, [r2, #0]
 8000f96:	6051      	str	r1, [r2, #4]
 8000f98:	4623      	mov	r3, r4
 8000f9a:	f102 0208 	add.w	r2, r2, #8
 8000f9e:	d1f6      	bne.n	8000f8e <create_terminal_registration+0x2a>
 8000fa0:	6820      	ldr	r0, [r4, #0]
 8000fa2:	6010      	str	r0, [r2, #0]
}
 8000fa4:	4628      	mov	r0, r5
 8000fa6:	b011      	add	sp, #68	@ 0x44
 8000fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000faa:	bf00      	nop
 8000fac:	0800edc8 	.word	0x0800edc8

08000fb0 <create_location_info_report>:


JT808_LocationInfoReport create_location_info_report() {
 8000fb0:	b530      	push	{r4, r5, lr}
	JT808_LocationInfoReport location_info = {
 8000fb2:	2541      	movs	r5, #65	@ 0x41
JT808_LocationInfoReport create_location_info_report() {
 8000fb4:	b093      	sub	sp, #76	@ 0x4c
 8000fb6:	4604      	mov	r4, r0
	JT808_LocationInfoReport location_info = {
 8000fb8:	462a      	mov	r2, r5
 8000fba:	4906      	ldr	r1, [pc, #24]	@ (8000fd4 <create_location_info_report+0x24>)
 8000fbc:	a801      	add	r0, sp, #4
 8000fbe:	f00a fe51 	bl	800bc64 <memcpy>
        .signal = {0x31},                      // 31
        .additional = {0x01, 0x00, 0xFD, 0x04, 0x03, 0xF1, 0x00, 0x00, 0x0A}, // 01 00 FD 04 03 F1 00 00 0A
        .end_mask = 0x7E                       // 7E
    };
    
    return location_info;
 8000fc2:	462a      	mov	r2, r5
 8000fc4:	a901      	add	r1, sp, #4
 8000fc6:	4620      	mov	r0, r4
 8000fc8:	f00a fe4c 	bl	800bc64 <memcpy>
}
 8000fcc:	4620      	mov	r0, r4
 8000fce:	b013      	add	sp, #76	@ 0x4c
 8000fd0:	bd30      	pop	{r4, r5, pc}
 8000fd2:	bf00      	nop
 8000fd4:	0800ee04 	.word	0x0800ee04

08000fd8 <set_status_bit>:
void clearBit(uint8_t *status, int bitPosition) {
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
}

void set_status_bit(uint8_t *status_bit){
	if(rmc_jt.lcation.NS == 'N') clearBit(status_bit+3, 2);
 8000fd8:	4a0a      	ldr	r2, [pc, #40]	@ (8001004 <set_status_bit+0x2c>)
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 8000fda:	78c3      	ldrb	r3, [r0, #3]
	if(rmc_jt.lcation.NS == 'N') clearBit(status_bit+3, 2);
 8000fdc:	f892 1040 	ldrb.w	r1, [r2, #64]	@ 0x40
 8000fe0:	294e      	cmp	r1, #78	@ 0x4e
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 8000fe2:	bf0c      	ite	eq
 8000fe4:	f003 03fb 	andeq.w	r3, r3, #251	@ 0xfb
    *status |= (1 << bitPosition);  // Set the specific bit to 1
 8000fe8:	f043 0304 	orrne.w	r3, r3, #4
 8000fec:	70c3      	strb	r3, [r0, #3]
	else setBit(status_bit+3, 2);

	if(rmc_jt.lcation.EW == 'E') clearBit(status_bit+3, 3);
 8000fee:	f892 2050 	ldrb.w	r2, [r2, #80]	@ 0x50
 8000ff2:	2a45      	cmp	r2, #69	@ 0x45
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 8000ff4:	bf0c      	ite	eq
 8000ff6:	f003 03f7 	andeq.w	r3, r3, #247	@ 0xf7
    *status |= (1 << bitPosition);  // Set the specific bit to 1
 8000ffa:	f043 0308 	orrne.w	r3, r3, #8
 8000ffe:	70c3      	strb	r3, [r0, #3]
	else setBit(status_bit+3, 3);
}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20000b68 	.word	0x20000b68

08001008 <send_AT_command>:
    memcpy(message_array, location_info, *array_length);  // Copy struct data into message array

    return message_array;
}

void send_AT_command(const char *command) {
 8001008:	b510      	push	{r4, lr}
 800100a:	4604      	mov	r4, r0
    HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen(command), HAL_MAX_DELAY);
 800100c:	f7ff f940 	bl	8000290 <strlen>
 8001010:	4621      	mov	r1, r4
 8001012:	b282      	uxth	r2, r0
}
 8001014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen(command), HAL_MAX_DELAY);
 8001018:	4802      	ldr	r0, [pc, #8]	@ (8001024 <send_AT_command+0x1c>)
 800101a:	f04f 33ff 	mov.w	r3, #4294967295
 800101e:	f006 bb8d 	b.w	800773c <HAL_UART_Transmit>
 8001022:	bf00      	nop
 8001024:	200011c0 	.word	0x200011c0

08001028 <SIM_UART_ReInitializeRxDMA>:

void SIM_UART_ReInitializeRxDMA(void){
 8001028:	b510      	push	{r4, lr}
	HAL_StatusTypeDef ret = HAL_UART_Abort(&huart3);
 800102a:	4809      	ldr	r0, [pc, #36]	@ (8001050 <SIM_UART_ReInitializeRxDMA+0x28>)
 800102c:	f006 f919 	bl	8007262 <HAL_UART_Abort>
	if(ret != HAL_OK)
 8001030:	b108      	cbz	r0, 8001036 <SIM_UART_ReInitializeRxDMA+0xe>
	{
		Error_Handler();			
 8001032:	f002 faa6 	bl	8003582 <Error_Handler>
	}		
	osDelay(50);	//	50 is OK
 8001036:	2032      	movs	r0, #50	@ 0x32
 8001038:	f006 fcf0 	bl	8007a1c <osDelay>
	//memset(gnssDmaRingBufferMemory, 0x20, sizeof(gnssDmaRingBufferMemory));	// insert buffer with space character	
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
}
 800103c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
 8001040:	4a04      	ldr	r2, [pc, #16]	@ (8001054 <SIM_UART_ReInitializeRxDMA+0x2c>)
 8001042:	4903      	ldr	r1, [pc, #12]	@ (8001050 <SIM_UART_ReInitializeRxDMA+0x28>)
 8001044:	4804      	ldr	r0, [pc, #16]	@ (8001058 <SIM_UART_ReInitializeRxDMA+0x30>)
 8001046:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800104a:	f001 bf3b 	b.w	8002ec4 <RingBufferDmaU8_initUSARTRx>
 800104e:	bf00      	nop
 8001050:	200011c0 	.word	0x200011c0
 8001054:	20000be4 	.word	0x20000be4
 8001058:	20000bd4 	.word	0x20000bd4

0800105c <find_length>:

int find_length(uint8_t *str){
	int i = 0;
	while(str[i] != 0x00){
 800105c:	f7ff b918 	b.w	8000290 <strlen>

08001060 <receive_response>:
	}
	return i;
		
}

void receive_response(char *cmd_str) {
 8001060:	b530      	push	{r4, r5, lr}
	uint8_t output_buffer[128];
	snprintf((char *)output_buffer, 128, "Response at command: %s\n", cmd_str);
	uart_transmit_string(&huart1, output_buffer);
 8001062:	4c0e      	ldr	r4, [pc, #56]	@ (800109c <receive_response+0x3c>)
	snprintf((char *)output_buffer, 128, "Response at command: %s\n", cmd_str);
 8001064:	4a0e      	ldr	r2, [pc, #56]	@ (80010a0 <receive_response+0x40>)
	//while(response[1] == '\0'){}

	HAL_UART_Transmit(&huart1, response, find_length(response), 1000);
 8001066:	4d0f      	ldr	r5, [pc, #60]	@ (80010a4 <receive_response+0x44>)
void receive_response(char *cmd_str) {
 8001068:	b0a1      	sub	sp, #132	@ 0x84
 800106a:	4603      	mov	r3, r0
	snprintf((char *)output_buffer, 128, "Response at command: %s\n", cmd_str);
 800106c:	2180      	movs	r1, #128	@ 0x80
 800106e:	4668      	mov	r0, sp
 8001070:	f009 fea8 	bl	800adc4 <sniprintf>
	uart_transmit_string(&huart1, output_buffer);
 8001074:	4669      	mov	r1, sp
 8001076:	4620      	mov	r0, r4
 8001078:	f003 fbf8 	bl	800486c <uart_transmit_string>
	HAL_UART_Transmit(&huart1, response, find_length(response), 1000);
 800107c:	4628      	mov	r0, r5
 800107e:	f7ff ffed 	bl	800105c <find_length>
 8001082:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001086:	b282      	uxth	r2, r0
 8001088:	4629      	mov	r1, r5
 800108a:	4620      	mov	r0, r4
 800108c:	f006 fb56 	bl	800773c <HAL_UART_Transmit>
	uart_transmit_string(&huart1, (uint8_t*)"\n");
 8001090:	4905      	ldr	r1, [pc, #20]	@ (80010a8 <receive_response+0x48>)
 8001092:	4620      	mov	r0, r4
 8001094:	f003 fbea 	bl	800486c <uart_transmit_string>
//	osDelay(1000);
}
 8001098:	b021      	add	sp, #132	@ 0x84
 800109a:	bd30      	pop	{r4, r5, pc}
 800109c:	200012d0 	.word	0x200012d0
 80010a0:	0800ef81 	.word	0x0800ef81
 80010a4:	20000be4 	.word	0x20000be4
 80010a8:	0800fd43 	.word	0x0800fd43

080010ac <init_SIM_module>:

void init_SIM_module() {
 80010ac:	b510      	push	{r4, lr}
    
    // Check if module responds
	SIM_ENABLE();
 80010ae:	4c0b      	ldr	r4, [pc, #44]	@ (80010dc <init_SIM_module+0x30>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	4611      	mov	r1, r2
 80010b4:	4620      	mov	r0, r4
 80010b6:	f004 fbe9 	bl	800588c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2102      	movs	r1, #2
 80010be:	4620      	mov	r0, r4
 80010c0:	f004 fbe4 	bl	800588c <HAL_GPIO_WritePin>
	osDelay(2000);
 80010c4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80010c8:	f006 fca8 	bl	8007a1c <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80010cc:	4620      	mov	r0, r4
 80010ce:	2201      	movs	r2, #1
}
 80010d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80010d4:	2102      	movs	r1, #2
 80010d6:	f004 bbd9 	b.w	800588c <HAL_GPIO_WritePin>
 80010da:	bf00      	nop
 80010dc:	48000800 	.word	0x48000800

080010e0 <reboot_SIM_module>:

void reboot_SIM_module(){
 80010e0:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80010e2:	4c11      	ldr	r4, [pc, #68]	@ (8001128 <reboot_SIM_module+0x48>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	2102      	movs	r1, #2
 80010e8:	4620      	mov	r0, r4
 80010ea:	f004 fbcf 	bl	800588c <HAL_GPIO_WritePin>
	osDelay(1500);
 80010ee:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80010f2:	f006 fc93 	bl	8007a1c <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80010f6:	2201      	movs	r2, #1
 80010f8:	2102      	movs	r1, #2
 80010fa:	4620      	mov	r0, r4
 80010fc:	f004 fbc6 	bl	800588c <HAL_GPIO_WritePin>
	osDelay(10000);
 8001100:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001104:	f006 fc8a 	bl	8007a1c <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	2102      	movs	r1, #2
 800110c:	4620      	mov	r0, r4
 800110e:	f004 fbbd 	bl	800588c <HAL_GPIO_WritePin>
	osDelay(1500);
 8001112:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001116:	f006 fc81 	bl	8007a1c <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800111a:	4620      	mov	r0, r4
 800111c:	2201      	movs	r2, #1
}
 800111e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001122:	2102      	movs	r1, #2
 8001124:	f004 bbb2 	b.w	800588c <HAL_GPIO_WritePin>
 8001128:	48000800 	.word	0x48000800

0800112c <convert_dec_to_hex_value>:

int convert_dec_to_hex_value(int int_value){
    return (int_value /10*16) + (int_value%10);
 800112c:	220a      	movs	r2, #10
 800112e:	fb90 f3f2 	sdiv	r3, r0, r2
 8001132:	fb02 0013 	mls	r0, r2, r3, r0
}
 8001136:	eb00 1003 	add.w	r0, r0, r3, lsl #4
 800113a:	4770      	bx	lr
 800113c:	0000      	movs	r0, r0
	...

08001140 <save_rmc_to_location_info>:


void save_rmc_to_location_info(JT808_LocationInfoReport* location_info){
 8001140:	b570      	push	{r4, r5, r6, lr}
	location_info->timestamp[0] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Yr);  // Assign year (0x23)
 8001142:	4d43      	ldr	r5, [pc, #268]	@ (8001250 <save_rmc_to_location_info+0x110>)
void save_rmc_to_location_info(JT808_LocationInfoReport* location_info){
 8001144:	4604      	mov	r4, r0
	location_info->timestamp[0] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Yr);  // Assign year (0x23)
 8001146:	69a8      	ldr	r0, [r5, #24]
 8001148:	f7ff fff0 	bl	800112c <convert_dec_to_hex_value>
 800114c:	f884 0023 	strb.w	r0, [r4, #35]	@ 0x23
	location_info->timestamp[1] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Mon);          // Assign month (0x11)
 8001150:	6968      	ldr	r0, [r5, #20]
 8001152:	f7ff ffeb 	bl	800112c <convert_dec_to_hex_value>
 8001156:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
	location_info->timestamp[2] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Day);            // Assign day (0x08)
 800115a:	6928      	ldr	r0, [r5, #16]
 800115c:	f7ff ffe6 	bl	800112c <convert_dec_to_hex_value>
 8001160:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
	location_info->timestamp[3] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.hour);           // Assign hour (0x14)
 8001164:	6828      	ldr	r0, [r5, #0]
 8001166:	f7ff ffe1 	bl	800112c <convert_dec_to_hex_value>
 800116a:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
	location_info->timestamp[4] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.min);         // Assign minute (0x55)
 800116e:	6868      	ldr	r0, [r5, #4]
 8001170:	f7ff ffdc 	bl	800112c <convert_dec_to_hex_value>
 8001174:	f884 0027 	strb.w	r0, [r4, #39]	@ 0x27
	location_info->timestamp[5] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.sec);  
 8001178:	68a8      	ldr	r0, [r5, #8]
 800117a:	f7ff ffd7 	bl	800112c <convert_dec_to_hex_value>
 800117e:	f884 0028 	strb.w	r0, [r4, #40]	@ 0x28
	double latitude = rmc_jt.lcation.latitude * 1000000;
 8001182:	e9d5 010e 	ldrd	r0, r1, [r5, #56]	@ 0x38
 8001186:	a32e      	add	r3, pc, #184	@ (adr r3, 8001240 <save_rmc_to_location_info+0x100>)
 8001188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118c:	f7ff fa44 	bl	8000618 <__aeabi_dmul>
	double longitude = rmc_jt.lcation.longitude * 1000000;
	int32_t latitude_int = (int32_t)round(latitude);  // Convert to integer, rounding if needed
 8001190:	ec41 0b10 	vmov	d0, r0, r1
 8001194:	f00d fdc4 	bl	800ed20 <round>
 8001198:	ec51 0b10 	vmov	r0, r1, d0
 800119c:	f7ff fcec 	bl	8000b78 <__aeabi_d2iz>
	double longitude = rmc_jt.lcation.longitude * 1000000;
 80011a0:	a327      	add	r3, pc, #156	@ (adr r3, 8001240 <save_rmc_to_location_info+0x100>)
 80011a2:	e9d3 2300 	ldrd	r2, r3, [r3]
	int32_t latitude_int = (int32_t)round(latitude);  // Convert to integer, rounding if needed
 80011a6:	4606      	mov	r6, r0
	double longitude = rmc_jt.lcation.longitude * 1000000;
 80011a8:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 80011ac:	f7ff fa34 	bl	8000618 <__aeabi_dmul>
	int32_t longitude_int = (int32_t)round(longitude);
 80011b0:	ec41 0b10 	vmov	d0, r0, r1
 80011b4:	f00d fdb4 	bl	800ed20 <round>
 80011b8:	ec51 0b10 	vmov	r0, r1, d0
 80011bc:	f7ff fcdc 	bl	8000b78 <__aeabi_d2iz>
	
	location_info->latitude[0] = (latitude_int >> 24) & 0xFF;  // Most significant byte
 80011c0:	0e33      	lsrs	r3, r6, #24
 80011c2:	7563      	strb	r3, [r4, #21]
	location_info->latitude[1] = (latitude_int >> 16) & 0xFF;
 80011c4:	1433      	asrs	r3, r6, #16
 80011c6:	75a3      	strb	r3, [r4, #22]
	location_info->latitude[2] = (latitude_int >> 8) & 0xFF;
 80011c8:	1233      	asrs	r3, r6, #8
 80011ca:	75e3      	strb	r3, [r4, #23]
	location_info->latitude[3] = latitude_int & 0xFF;
	
	location_info->longitude[0] = (longitude_int >> 24) & 0xFF;  // Most significant byte
 80011cc:	0e03      	lsrs	r3, r0, #24
 80011ce:	7663      	strb	r3, [r4, #25]
	location_info->longitude[1] = (longitude_int >> 16) & 0xFF;
 80011d0:	1403      	asrs	r3, r0, #16
 80011d2:	76a3      	strb	r3, [r4, #26]
	location_info->longitude[2] = (longitude_int >> 8) & 0xFF;
 80011d4:	1203      	asrs	r3, r0, #8
 80011d6:	76e3      	strb	r3, [r4, #27]
	location_info->longitude[3] = longitude_int & 0xFF;
 80011d8:	7720      	strb	r0, [r4, #28]
	location_info->latitude[3] = latitude_int & 0xFF;
 80011da:	7626      	strb	r6, [r4, #24]
	
	int speed = round(rmc_jt.speed * 10 * 1.852);
 80011dc:	ed95 7a0a 	vldr	s14, [r5, #40]	@ 0x28
 80011e0:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80011e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e8:	ee17 0a90 	vmov	r0, s15
 80011ec:	f7ff f9bc 	bl	8000568 <__aeabi_f2d>
 80011f0:	a315      	add	r3, pc, #84	@ (adr r3, 8001248 <save_rmc_to_location_info+0x108>)
 80011f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f6:	f7ff fa0f 	bl	8000618 <__aeabi_dmul>
 80011fa:	ec41 0b10 	vmov	d0, r0, r1
 80011fe:	f00d fd8f 	bl	800ed20 <round>
 8001202:	ec51 0b10 	vmov	r0, r1, d0
 8001206:	f7ff fcb7 	bl	8000b78 <__aeabi_d2iz>
	location_info->speed[0] = (speed >> 8) & 0xFF;
 800120a:	1203      	asrs	r3, r0, #8
 800120c:	77e3      	strb	r3, [r4, #31]
	location_info->speed[1] =  speed & 0xFF;
 800120e:	f884 0020 	strb.w	r0, [r4, #32]
	
	int direction = round(rmc_jt.course);
 8001212:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001214:	f7ff f9a8 	bl	8000568 <__aeabi_f2d>
 8001218:	ec41 0b10 	vmov	d0, r0, r1
 800121c:	f00d fd80 	bl	800ed20 <round>
 8001220:	ec51 0b10 	vmov	r0, r1, d0
 8001224:	f7ff fca8 	bl	8000b78 <__aeabi_d2iz>
	location_info->direction[0] = (direction >> 8) & 0xFF;
 8001228:	1203      	asrs	r3, r0, #8
	location_info->direction[1] =  direction & 0xFF;
 800122a:	f884 0022 	strb.w	r0, [r4, #34]	@ 0x22
	location_info->direction[0] = (direction >> 8) & 0xFF;
 800122e:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
	
	set_status_bit(location_info->status);
 8001232:	f104 0011 	add.w	r0, r4, #17
}
 8001236:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	set_status_bit(location_info->status);
 800123a:	f7ff becd 	b.w	8000fd8 <set_status_bit>
 800123e:	bf00      	nop
 8001240:	00000000 	.word	0x00000000
 8001244:	412e8480 	.word	0x412e8480
 8001248:	c083126f 	.word	0xc083126f
 800124c:	3ffda1ca 	.word	0x3ffda1ca
 8001250:	20000b68 	.word	0x20000b68

08001254 <first_check_SIM>:

//AT
int first_check_SIM()
{
 8001254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001256:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800125a:	2100      	movs	r1, #0
 800125c:	4835      	ldr	r0, [pc, #212]	@ (8001334 <first_check_SIM+0xe0>)
	SIM_UART_ReInitializeRxDMA();
	const char *substring = "PB DONE";
	int count_check = 0;
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();
	while(strstr((char *) response, substring) == NULL)
 800125e:	4d36      	ldr	r5, [pc, #216]	@ (8001338 <first_check_SIM+0xe4>)
 8001260:	4c34      	ldr	r4, [pc, #208]	@ (8001334 <first_check_SIM+0xe0>)
	{
		receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 8001262:	4e36      	ldr	r6, [pc, #216]	@ (800133c <first_check_SIM+0xe8>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001264:	f009 feaa 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001268:	f7ff fede 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800126c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001270:	2100      	movs	r1, #0
 8001272:	4830      	ldr	r0, [pc, #192]	@ (8001334 <first_check_SIM+0xe0>)
 8001274:	f009 fea2 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001278:	f7ff fed6 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	while(strstr((char *) response, substring) == NULL)
 800127c:	4629      	mov	r1, r5
 800127e:	4620      	mov	r0, r4
 8001280:	f009 feec 	bl	800b05c <strstr>
 8001284:	2800      	cmp	r0, #0
 8001286:	d03e      	beq.n	8001306 <first_check_SIM+0xb2>
		osDelay(1000);
		if(count_check >= 40) return 0;
		osDelay(200);
	}
	receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 8001288:	482c      	ldr	r0, [pc, #176]	@ (800133c <first_check_SIM+0xe8>)

	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();

	send_AT_command(FIRST_CHECK);
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 800128a:	4e2d      	ldr	r6, [pc, #180]	@ (8001340 <first_check_SIM+0xec>)
 800128c:	4d29      	ldr	r5, [pc, #164]	@ (8001334 <first_check_SIM+0xe0>)
		receive_response("First check SIM MODULE\n");
 800128e:	4f2d      	ldr	r7, [pc, #180]	@ (8001344 <first_check_SIM+0xf0>)
	receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 8001290:	f7ff fee6 	bl	8001060 <receive_response>
	osDelay(1000);
 8001294:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001298:	f006 fbc0 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800129c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80012a0:	2100      	movs	r1, #0
 80012a2:	4824      	ldr	r0, [pc, #144]	@ (8001334 <first_check_SIM+0xe0>)
 80012a4:	f009 fe8a 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80012a8:	f7ff febe 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(FIRST_CHECK);
 80012ac:	4826      	ldr	r0, [pc, #152]	@ (8001348 <first_check_SIM+0xf4>)
 80012ae:	f7ff feab 	bl	8001008 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 80012b2:	4631      	mov	r1, r6
 80012b4:	4628      	mov	r0, r5
 80012b6:	f009 fed1 	bl	800b05c <strstr>
 80012ba:	4604      	mov	r4, r0
 80012bc:	bb70      	cbnz	r0, 800131c <first_check_SIM+0xc8>
	}
	receive_response("First check SIM MODULE\n");
 80012be:	4821      	ldr	r0, [pc, #132]	@ (8001344 <first_check_SIM+0xf0>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();

	send_AT_command("AT+CPAS\r\n");
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 80012c0:	4e1f      	ldr	r6, [pc, #124]	@ (8001340 <first_check_SIM+0xec>)
 80012c2:	4d1c      	ldr	r5, [pc, #112]	@ (8001334 <first_check_SIM+0xe0>)
		receive_response("Check status of SIM MODULE\n");
 80012c4:	4f21      	ldr	r7, [pc, #132]	@ (800134c <first_check_SIM+0xf8>)
	receive_response("First check SIM MODULE\n");
 80012c6:	f7ff fecb 	bl	8001060 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80012ca:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80012ce:	4621      	mov	r1, r4
 80012d0:	4818      	ldr	r0, [pc, #96]	@ (8001334 <first_check_SIM+0xe0>)
 80012d2:	f009 fe73 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80012d6:	f7ff fea7 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	send_AT_command("AT+CPAS\r\n");
 80012da:	481d      	ldr	r0, [pc, #116]	@ (8001350 <first_check_SIM+0xfc>)
 80012dc:	f7ff fe94 	bl	8001008 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 80012e0:	4631      	mov	r1, r6
 80012e2:	4628      	mov	r0, r5
 80012e4:	f009 feba 	bl	800b05c <strstr>
 80012e8:	4604      	mov	r4, r0
 80012ea:	b9d8      	cbnz	r0, 8001324 <first_check_SIM+0xd0>
		osDelay(1000);
	}
	receive_response("Check status of SIM MODULE\n");
 80012ec:	4817      	ldr	r0, [pc, #92]	@ (800134c <first_check_SIM+0xf8>)
 80012ee:	f7ff feb7 	bl	8001060 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80012f2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80012f6:	4621      	mov	r1, r4
 80012f8:	480e      	ldr	r0, [pc, #56]	@ (8001334 <first_check_SIM+0xe0>)
 80012fa:	f009 fe5f 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80012fe:	f7ff fe93 	bl	8001028 <SIM_UART_ReInitializeRxDMA>

	return 1;
}
 8001302:	2001      	movs	r0, #1
 8001304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 8001306:	4630      	mov	r0, r6
 8001308:	f7ff feaa 	bl	8001060 <receive_response>
		osDelay(1000);
 800130c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001310:	f006 fb84 	bl	8007a1c <osDelay>
		osDelay(200);
 8001314:	20c8      	movs	r0, #200	@ 0xc8
 8001316:	f006 fb81 	bl	8007a1c <osDelay>
 800131a:	e7af      	b.n	800127c <first_check_SIM+0x28>
		receive_response("First check SIM MODULE\n");
 800131c:	4638      	mov	r0, r7
 800131e:	f7ff fe9f 	bl	8001060 <receive_response>
 8001322:	e7c6      	b.n	80012b2 <first_check_SIM+0x5e>
		receive_response("Check status of SIM MODULE\n");
 8001324:	4638      	mov	r0, r7
 8001326:	f7ff fe9b 	bl	8001060 <receive_response>
		osDelay(1000);
 800132a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800132e:	f006 fb75 	bl	8007a1c <osDelay>
 8001332:	e7d5      	b.n	80012e0 <first_check_SIM+0x8c>
 8001334:	20000be4 	.word	0x20000be4
 8001338:	0800efbe 	.word	0x0800efbe
 800133c:	0800ef9a 	.word	0x0800ef9a
 8001340:	0800efe3 	.word	0x0800efe3
 8001344:	0800efcb 	.word	0x0800efcb
 8001348:	0800efc6 	.word	0x0800efc6
 800134c:	0800eff0 	.word	0x0800eff0
 8001350:	0800efe6 	.word	0x0800efe6

08001354 <extract_last_12_digits_bcd>:


void extract_last_12_digits_bcd(const uint8_t *response, uint8_t *output) {
 8001354:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001356:	460d      	mov	r5, r1
	uint8_t output_buffer[10];
	const uint8_t *start = response;
	while (*start && !(start[0] == 'A' && start[1] == 'T' && start[2] == '+' &&
 8001358:	4604      	mov	r4, r0
 800135a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800135e:	b1cb      	cbz	r3, 8001394 <extract_last_12_digits_bcd+0x40>
 8001360:	2b41      	cmp	r3, #65	@ 0x41
 8001362:	d1f9      	bne.n	8001358 <extract_last_12_digits_bcd+0x4>
 8001364:	7803      	ldrb	r3, [r0, #0]
 8001366:	2b54      	cmp	r3, #84	@ 0x54
 8001368:	d1f6      	bne.n	8001358 <extract_last_12_digits_bcd+0x4>
 800136a:	7843      	ldrb	r3, [r0, #1]
 800136c:	2b2b      	cmp	r3, #43	@ 0x2b
 800136e:	d1f3      	bne.n	8001358 <extract_last_12_digits_bcd+0x4>
 8001370:	7883      	ldrb	r3, [r0, #2]
 8001372:	2b43      	cmp	r3, #67	@ 0x43
 8001374:	d1f0      	bne.n	8001358 <extract_last_12_digits_bcd+0x4>
					   start[3] == 'C' && start[4] == 'G' && start[5] == 'S' &&
 8001376:	78c3      	ldrb	r3, [r0, #3]
 8001378:	2b47      	cmp	r3, #71	@ 0x47
 800137a:	d1ed      	bne.n	8001358 <extract_last_12_digits_bcd+0x4>
 800137c:	7903      	ldrb	r3, [r0, #4]
 800137e:	2b53      	cmp	r3, #83	@ 0x53
 8001380:	d1ea      	bne.n	8001358 <extract_last_12_digits_bcd+0x4>
 8001382:	7943      	ldrb	r3, [r0, #5]
 8001384:	2b4e      	cmp	r3, #78	@ 0x4e
 8001386:	d1e7      	bne.n	8001358 <extract_last_12_digits_bcd+0x4>
					   start[6] == 'N' && start[7] == '=' && start[8] == '1')) {
 8001388:	7983      	ldrb	r3, [r0, #6]
 800138a:	2b3d      	cmp	r3, #61	@ 0x3d
 800138c:	d1e4      	bne.n	8001358 <extract_last_12_digits_bcd+0x4>
	while (*start && !(start[0] == 'A' && start[1] == 'T' && start[2] == '+' &&
 800138e:	79c3      	ldrb	r3, [r0, #7]
 8001390:	2b31      	cmp	r3, #49	@ 0x31
 8001392:	d1e1      	bne.n	8001358 <extract_last_12_digits_bcd+0x4>
		start++;
	}
	uart_transmit_string(&huart1, (uint8_t *)"Inside Checking terminal Number: ");
 8001394:	4922      	ldr	r1, [pc, #136]	@ (8001420 <extract_last_12_digits_bcd+0xcc>)
 8001396:	4823      	ldr	r0, [pc, #140]	@ (8001424 <extract_last_12_digits_bcd+0xd0>)
 8001398:	f003 fa68 	bl	800486c <uart_transmit_string>
	uart_transmit_string( &huart1,(uint8_t *) start);
 800139c:	4821      	ldr	r0, [pc, #132]	@ (8001424 <extract_last_12_digits_bcd+0xd0>)
 800139e:	4621      	mov	r1, r4
 80013a0:	f003 fa64 	bl	800486c <uart_transmit_string>
	// If "AT+CGSN=1" is found, move to the start of the number (skip "AT+CGSN=1 ")
	if (*start) {
 80013a4:	7823      	ldrb	r3, [r4, #0]
 80013a6:	b96b      	cbnz	r3, 80013c4 <extract_last_12_digits_bcd+0x70>
			for (int i = 0; i < 6; i++) {
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
			}
		}
	}
	uart_transmit_string(&huart1, (uint8_t *)" Check terminal Number-0: ");
 80013a8:	491f      	ldr	r1, [pc, #124]	@ (8001428 <extract_last_12_digits_bcd+0xd4>)
 80013aa:	481e      	ldr	r0, [pc, #120]	@ (8001424 <extract_last_12_digits_bcd+0xd0>)
 80013ac:	f003 fa5e 	bl	800486c <uart_transmit_string>
	uart_transmit_string(&huart1, output);
 80013b0:	4629      	mov	r1, r5
 80013b2:	481c      	ldr	r0, [pc, #112]	@ (8001424 <extract_last_12_digits_bcd+0xd0>)
 80013b4:	f003 fa5a 	bl	800486c <uart_transmit_string>
	uart_transmit_string(&huart1, (uint8_t *)" \n");
 80013b8:	491c      	ldr	r1, [pc, #112]	@ (800142c <extract_last_12_digits_bcd+0xd8>)
 80013ba:	481a      	ldr	r0, [pc, #104]	@ (8001424 <extract_last_12_digits_bcd+0xd0>)
 80013bc:	f003 fa56 	bl	800486c <uart_transmit_string>
}
 80013c0:	b004      	add	sp, #16
 80013c2:	bd70      	pop	{r4, r5, r6, pc}
		start += 10;  // Move pointer past "AT+CGSN=1 "
 80013c4:	340a      	adds	r4, #10
		while (*start && (*start < '0' || *start > '9')) {
 80013c6:	7821      	ldrb	r1, [r4, #0]
 80013c8:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80013cc:	4623      	mov	r3, r4
 80013ce:	b2d2      	uxtb	r2, r2
 80013d0:	3401      	adds	r4, #1
 80013d2:	b109      	cbz	r1, 80013d8 <extract_last_12_digits_bcd+0x84>
 80013d4:	2a09      	cmp	r2, #9
 80013d6:	d8f6      	bhi.n	80013c6 <extract_last_12_digits_bcd+0x72>
 80013d8:	461a      	mov	r2, r3
		while (*end && (*end >= '0' && *end <= '9')) {
 80013da:	4616      	mov	r6, r2
 80013dc:	f812 1b01 	ldrb.w	r1, [r2], #1
 80013e0:	3930      	subs	r1, #48	@ 0x30
 80013e2:	2909      	cmp	r1, #9
 80013e4:	d9f9      	bls.n	80013da <extract_last_12_digits_bcd+0x86>
 80013e6:	1af4      	subs	r4, r6, r3
		uart_transmit_string(&huart1, (uint8_t *)"Inside Checking terminal Number-2: LEN ");
 80013e8:	4911      	ldr	r1, [pc, #68]	@ (8001430 <extract_last_12_digits_bcd+0xdc>)
 80013ea:	480e      	ldr	r0, [pc, #56]	@ (8001424 <extract_last_12_digits_bcd+0xd0>)
 80013ec:	f003 fa3e 	bl	800486c <uart_transmit_string>
		snprintf((char*)output_buffer, 10, "%d", digit_count);
 80013f0:	4a10      	ldr	r2, [pc, #64]	@ (8001434 <extract_last_12_digits_bcd+0xe0>)
 80013f2:	4623      	mov	r3, r4
 80013f4:	210a      	movs	r1, #10
 80013f6:	a801      	add	r0, sp, #4
 80013f8:	f009 fce4 	bl	800adc4 <sniprintf>
		if (digit_count >= 12) {
 80013fc:	2c0b      	cmp	r4, #11
 80013fe:	d9d3      	bls.n	80013a8 <extract_last_12_digits_bcd+0x54>
			const uint8_t *last_12 = end - 12;
 8001400:	f1a6 030c 	sub.w	r3, r6, #12
 8001404:	1e68      	subs	r0, r5, #1
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 8001406:	7819      	ldrb	r1, [r3, #0]
 8001408:	785a      	ldrb	r2, [r3, #1]
 800140a:	3930      	subs	r1, #48	@ 0x30
 800140c:	3a30      	subs	r2, #48	@ 0x30
			for (int i = 0; i < 6; i++) {
 800140e:	3302      	adds	r3, #2
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 8001410:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
			for (int i = 0; i < 6; i++) {
 8001414:	429e      	cmp	r6, r3
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 8001416:	f800 2f01 	strb.w	r2, [r0, #1]!
			for (int i = 0; i < 6; i++) {
 800141a:	d1f4      	bne.n	8001406 <extract_last_12_digits_bcd+0xb2>
 800141c:	e7c4      	b.n	80013a8 <extract_last_12_digits_bcd+0x54>
 800141e:	bf00      	nop
 8001420:	0800f00c 	.word	0x0800f00c
 8001424:	200012d0 	.word	0x200012d0
 8001428:	0800f02e 	.word	0x0800f02e
 800142c:	0800f705 	.word	0x0800f705
 8001430:	0800f049 	.word	0x0800f049
 8001434:	0800f5d4 	.word	0x0800f5d4

08001438 <check_SIM_ready>:
        }
    }
    return -1; // Failure
}

int check_SIM_ready(){
 8001438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const int TIME_LIMIT = 5;
	int count_check_sim = 0;
	//GET IMEI
	send_AT_command(GET_IMEI);
 800143a:	489c      	ldr	r0, [pc, #624]	@ (80016ac <check_SIM_ready+0x274>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800143c:	4d9c      	ldr	r5, [pc, #624]	@ (80016b0 <check_SIM_ready+0x278>)
 800143e:	4c9d      	ldr	r4, [pc, #628]	@ (80016b4 <check_SIM_ready+0x27c>)
		receive_response("Check IMEI-0:\n");
 8001440:	4e9d      	ldr	r6, [pc, #628]	@ (80016b8 <check_SIM_ready+0x280>)
	send_AT_command(GET_IMEI);
 8001442:	f7ff fde1 	bl	8001008 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001446:	4629      	mov	r1, r5
 8001448:	4620      	mov	r0, r4
 800144a:	f009 fe07 	bl	800b05c <strstr>
 800144e:	2800      	cmp	r0, #0
 8001450:	f000 80f8 	beq.w	8001644 <check_SIM_ready+0x20c>
		osDelay(1000);
	}
	receive_response("Check IMEI-0:\n");
 8001454:	4898      	ldr	r0, [pc, #608]	@ (80016b8 <check_SIM_ready+0x280>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();

	//GET MODEL IDENTIFICATION
	send_AT_command(GET_MODEL_IDENTI);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001456:	4d96      	ldr	r5, [pc, #600]	@ (80016b0 <check_SIM_ready+0x278>)
 8001458:	4c96      	ldr	r4, [pc, #600]	@ (80016b4 <check_SIM_ready+0x27c>)
		receive_response("Check MODEL IDENTIFICATION\n");
 800145a:	4e98      	ldr	r6, [pc, #608]	@ (80016bc <check_SIM_ready+0x284>)
	receive_response("Check IMEI-0:\n");
 800145c:	f7ff fe00 	bl	8001060 <receive_response>
	extract_last_12_digits_bcd(response, terminal_phone_number);
 8001460:	4997      	ldr	r1, [pc, #604]	@ (80016c0 <check_SIM_ready+0x288>)
 8001462:	4894      	ldr	r0, [pc, #592]	@ (80016b4 <check_SIM_ready+0x27c>)
 8001464:	f7ff ff76 	bl	8001354 <extract_last_12_digits_bcd>
	uart_transmit_string(&huart1, (uint8_t *)" Check terminal Number: ");
 8001468:	4996      	ldr	r1, [pc, #600]	@ (80016c4 <check_SIM_ready+0x28c>)
 800146a:	4897      	ldr	r0, [pc, #604]	@ (80016c8 <check_SIM_ready+0x290>)
 800146c:	f003 f9fe 	bl	800486c <uart_transmit_string>
	uart_transmit_string(&huart1, terminal_phone_number);
 8001470:	4993      	ldr	r1, [pc, #588]	@ (80016c0 <check_SIM_ready+0x288>)
 8001472:	4895      	ldr	r0, [pc, #596]	@ (80016c8 <check_SIM_ready+0x290>)
 8001474:	f003 f9fa 	bl	800486c <uart_transmit_string>
	uart_transmit_string(&huart1, (uint8_t *)" \n");
 8001478:	4994      	ldr	r1, [pc, #592]	@ (80016cc <check_SIM_ready+0x294>)
 800147a:	4893      	ldr	r0, [pc, #588]	@ (80016c8 <check_SIM_ready+0x290>)
 800147c:	f003 f9f6 	bl	800486c <uart_transmit_string>
	osDelay(100);
 8001480:	2064      	movs	r0, #100	@ 0x64
 8001482:	f006 facb 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001486:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800148a:	2100      	movs	r1, #0
 800148c:	4889      	ldr	r0, [pc, #548]	@ (80016b4 <check_SIM_ready+0x27c>)
 800148e:	f009 fd95 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001492:	f7ff fdc9 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(GET_MODEL_IDENTI);
 8001496:	488e      	ldr	r0, [pc, #568]	@ (80016d0 <check_SIM_ready+0x298>)
 8001498:	f7ff fdb6 	bl	8001008 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800149c:	4629      	mov	r1, r5
 800149e:	4620      	mov	r0, r4
 80014a0:	f009 fddc 	bl	800b05c <strstr>
 80014a4:	2800      	cmp	r0, #0
 80014a6:	f000 80d5 	beq.w	8001654 <check_SIM_ready+0x21c>
		osDelay(1000);
	}
	receive_response("Check MODEL IDENTIFICATION\n");
 80014aa:	4884      	ldr	r0, [pc, #528]	@ (80016bc <check_SIM_ready+0x284>)


	// Check if SIM is ready
	send_AT_command(CHECK_SIM_READY);
	osDelay(100);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80014ac:	4e80      	ldr	r6, [pc, #512]	@ (80016b0 <check_SIM_ready+0x278>)
 80014ae:	4d81      	ldr	r5, [pc, #516]	@ (80016b4 <check_SIM_ready+0x27c>)
		receive_response("Check SIM\n");
 80014b0:	4f88      	ldr	r7, [pc, #544]	@ (80016d4 <check_SIM_ready+0x29c>)
	receive_response("Check MODEL IDENTIFICATION\n");
 80014b2:	f7ff fdd5 	bl	8001060 <receive_response>
	osDelay(100);
 80014b6:	2064      	movs	r0, #100	@ 0x64
 80014b8:	f006 fab0 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80014bc:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80014c0:	2100      	movs	r1, #0
 80014c2:	487c      	ldr	r0, [pc, #496]	@ (80016b4 <check_SIM_ready+0x27c>)
 80014c4:	f009 fd7a 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80014c8:	f7ff fdae 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CHECK_SIM_READY);
 80014cc:	4882      	ldr	r0, [pc, #520]	@ (80016d8 <check_SIM_ready+0x2a0>)
 80014ce:	f7ff fd9b 	bl	8001008 <send_AT_command>
	osDelay(100);
 80014d2:	2064      	movs	r0, #100	@ 0x64
 80014d4:	f006 faa2 	bl	8007a1c <osDelay>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80014d8:	2405      	movs	r4, #5
 80014da:	4631      	mov	r1, r6
 80014dc:	4628      	mov	r0, r5
 80014de:	f009 fdbd 	bl	800b05c <strstr>
 80014e2:	2800      	cmp	r0, #0
 80014e4:	f000 80be 	beq.w	8001664 <check_SIM_ready+0x22c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	receive_response("Check SIM\n");
 80014e8:	487a      	ldr	r0, [pc, #488]	@ (80016d4 <check_SIM_ready+0x29c>)
	count_check_sim = 0;


	//GET SIM CCID
	send_AT_command(GET_SIM_CCID);
	while(strstr((char *) response, "+QCCID:") == NULL){
 80014ea:	4e7c      	ldr	r6, [pc, #496]	@ (80016dc <check_SIM_ready+0x2a4>)
 80014ec:	4d71      	ldr	r5, [pc, #452]	@ (80016b4 <check_SIM_ready+0x27c>)
		receive_response("Check SIM CCID\n");
 80014ee:	4f7c      	ldr	r7, [pc, #496]	@ (80016e0 <check_SIM_ready+0x2a8>)
	receive_response("Check SIM\n");
 80014f0:	f7ff fdb6 	bl	8001060 <receive_response>
	osDelay(100);
 80014f4:	2064      	movs	r0, #100	@ 0x64
 80014f6:	f006 fa91 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80014fa:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80014fe:	2100      	movs	r1, #0
 8001500:	486c      	ldr	r0, [pc, #432]	@ (80016b4 <check_SIM_ready+0x27c>)
 8001502:	f009 fd5b 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001506:	f7ff fd8f 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	osDelay(100);
 800150a:	2064      	movs	r0, #100	@ 0x64
 800150c:	f006 fa86 	bl	8007a1c <osDelay>
	send_AT_command(GET_SIM_CCID);
 8001510:	4874      	ldr	r0, [pc, #464]	@ (80016e4 <check_SIM_ready+0x2ac>)
 8001512:	f7ff fd79 	bl	8001008 <send_AT_command>
	while(strstr((char *) response, "+QCCID:") == NULL){
 8001516:	2405      	movs	r4, #5
 8001518:	4631      	mov	r1, r6
 800151a:	4628      	mov	r0, r5
 800151c:	f009 fd9e 	bl	800b05c <strstr>
 8001520:	2800      	cmp	r0, #0
 8001522:	f000 80b3 	beq.w	800168c <check_SIM_ready+0x254>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	receive_response("Check SIM CCID\n");
 8001526:	486e      	ldr	r0, [pc, #440]	@ (80016e0 <check_SIM_ready+0x2a8>)
	send_AT_command(CONFIGURE_CS_SERVICE);
	char *first_pointer = NULL;
	char *second_pointer = NULL;
	receive_response("Configuring Network Registration Status (CS Service)");
	while (first_pointer == NULL || second_pointer == NULL){
		send_AT_command("AT+CREG?\r\n");
 8001528:	4d6f      	ldr	r5, [pc, #444]	@ (80016e8 <check_SIM_ready+0x2b0>)
		osDelay(150);
		receive_response("Check Network Registration Status (CS Service)\n");
 800152a:	4e70      	ldr	r6, [pc, #448]	@ (80016ec <check_SIM_ready+0x2b4>)
		osDelay(1000);
		osDelay(300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 800152c:	4c60      	ldr	r4, [pc, #384]	@ (80016b0 <check_SIM_ready+0x278>)
	receive_response("Check SIM CCID\n");
 800152e:	f7ff fd97 	bl	8001060 <receive_response>
	osDelay(100);
 8001532:	2064      	movs	r0, #100	@ 0x64
 8001534:	f006 fa72 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001538:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800153c:	2100      	movs	r1, #0
 800153e:	485d      	ldr	r0, [pc, #372]	@ (80016b4 <check_SIM_ready+0x27c>)
 8001540:	f009 fd3c 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001544:	f7ff fd70 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CONFIGURE_CS_SERVICE);
 8001548:	4869      	ldr	r0, [pc, #420]	@ (80016f0 <check_SIM_ready+0x2b8>)
 800154a:	f7ff fd5d 	bl	8001008 <send_AT_command>
	receive_response("Configuring Network Registration Status (CS Service)");
 800154e:	4869      	ldr	r0, [pc, #420]	@ (80016f4 <check_SIM_ready+0x2bc>)
 8001550:	f7ff fd86 	bl	8001060 <receive_response>
		send_AT_command("AT+CREG?\r\n");
 8001554:	4628      	mov	r0, r5
 8001556:	f7ff fd57 	bl	8001008 <send_AT_command>
		osDelay(150);
 800155a:	2096      	movs	r0, #150	@ 0x96
 800155c:	f006 fa5e 	bl	8007a1c <osDelay>
		receive_response("Check Network Registration Status (CS Service)\n");
 8001560:	4630      	mov	r0, r6
 8001562:	f7ff fd7d 	bl	8001060 <receive_response>
		osDelay(1000);
 8001566:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800156a:	f006 fa57 	bl	8007a1c <osDelay>
		osDelay(300);
 800156e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001572:	f006 fa53 	bl	8007a1c <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001576:	484f      	ldr	r0, [pc, #316]	@ (80016b4 <check_SIM_ready+0x27c>)
 8001578:	4621      	mov	r1, r4
 800157a:	f009 fd6f 	bl	800b05c <strstr>
		if(first_pointer != NULL){
 800157e:	2800      	cmp	r0, #0
 8001580:	d0e8      	beq.n	8001554 <check_SIM_ready+0x11c>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 8001582:	4621      	mov	r1, r4
 8001584:	3001      	adds	r0, #1
 8001586:	f009 fd69 	bl	800b05c <strstr>
	while (first_pointer == NULL || second_pointer == NULL){
 800158a:	2800      	cmp	r0, #0
 800158c:	d0e2      	beq.n	8001554 <check_SIM_ready+0x11c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	osDelay(100);
 800158e:	2064      	movs	r0, #100	@ 0x64
 8001590:	f006 fa44 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001594:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001598:	2100      	movs	r1, #0
 800159a:	4846      	ldr	r0, [pc, #280]	@ (80016b4 <check_SIM_ready+0x27c>)
	send_AT_command(CONFIGURE_PS_SERVICE);
	first_pointer = NULL;
	second_pointer = NULL;
	receive_response("Configuring Network Registration Status (PS Service)");
	while (first_pointer == NULL || second_pointer == NULL){
		send_AT_command("AT+CGREG?\r\n");
 800159c:	4d56      	ldr	r5, [pc, #344]	@ (80016f8 <check_SIM_ready+0x2c0>)
		osDelay(150);
		receive_response("Check Network Registration Status (PS Service)\n");
 800159e:	4e57      	ldr	r6, [pc, #348]	@ (80016fc <check_SIM_ready+0x2c4>)
		osDelay(1000);
		osDelay(300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 80015a0:	4c43      	ldr	r4, [pc, #268]	@ (80016b0 <check_SIM_ready+0x278>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80015a2:	f009 fd0b 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80015a6:	f7ff fd3f 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CONFIGURE_PS_SERVICE);
 80015aa:	4855      	ldr	r0, [pc, #340]	@ (8001700 <check_SIM_ready+0x2c8>)
 80015ac:	f7ff fd2c 	bl	8001008 <send_AT_command>
	receive_response("Configuring Network Registration Status (PS Service)");
 80015b0:	4854      	ldr	r0, [pc, #336]	@ (8001704 <check_SIM_ready+0x2cc>)
 80015b2:	f7ff fd55 	bl	8001060 <receive_response>
		send_AT_command("AT+CGREG?\r\n");
 80015b6:	4628      	mov	r0, r5
 80015b8:	f7ff fd26 	bl	8001008 <send_AT_command>
		osDelay(150);
 80015bc:	2096      	movs	r0, #150	@ 0x96
 80015be:	f006 fa2d 	bl	8007a1c <osDelay>
		receive_response("Check Network Registration Status (PS Service)\n");
 80015c2:	4630      	mov	r0, r6
 80015c4:	f7ff fd4c 	bl	8001060 <receive_response>
		osDelay(1000);
 80015c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015cc:	f006 fa26 	bl	8007a1c <osDelay>
		osDelay(300);
 80015d0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80015d4:	f006 fa22 	bl	8007a1c <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 80015d8:	4836      	ldr	r0, [pc, #216]	@ (80016b4 <check_SIM_ready+0x27c>)
 80015da:	4621      	mov	r1, r4
 80015dc:	f009 fd3e 	bl	800b05c <strstr>
		if(first_pointer != NULL){
 80015e0:	2800      	cmp	r0, #0
 80015e2:	d0e8      	beq.n	80015b6 <check_SIM_ready+0x17e>
			second_pointer = strstr(first_pointer + 1, CHECK_RESPONSE);
 80015e4:	4621      	mov	r1, r4
 80015e6:	3001      	adds	r0, #1
 80015e8:	f009 fd38 	bl	800b05c <strstr>
	while (first_pointer == NULL || second_pointer == NULL){
 80015ec:	2800      	cmp	r0, #0
 80015ee:	d0e2      	beq.n	80015b6 <check_SIM_ready+0x17e>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	osDelay(100);
 80015f0:	2064      	movs	r0, #100	@ 0x64
 80015f2:	f006 fa13 	bl	8007a1c <osDelay>
	receive_response("Check Network Registration Status (PS Service)\n");
 80015f6:	4841      	ldr	r0, [pc, #260]	@ (80016fc <check_SIM_ready+0x2c4>)
	count_check_sim = 0;


	//CHECK SIGNAL QUALITY
	send_AT_command(CHECK_SIGNAL_QUALITY);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80015f8:	4d2d      	ldr	r5, [pc, #180]	@ (80016b0 <check_SIM_ready+0x278>)
 80015fa:	4c2e      	ldr	r4, [pc, #184]	@ (80016b4 <check_SIM_ready+0x27c>)
		receive_response("Check Signal Quality Report\n");
 80015fc:	4e42      	ldr	r6, [pc, #264]	@ (8001708 <check_SIM_ready+0x2d0>)
	receive_response("Check Network Registration Status (PS Service)\n");
 80015fe:	f7ff fd2f 	bl	8001060 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001602:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001606:	2100      	movs	r1, #0
 8001608:	482a      	ldr	r0, [pc, #168]	@ (80016b4 <check_SIM_ready+0x27c>)
 800160a:	f009 fcd7 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 800160e:	f7ff fd0b 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CHECK_SIGNAL_QUALITY);
 8001612:	483e      	ldr	r0, [pc, #248]	@ (800170c <check_SIM_ready+0x2d4>)
 8001614:	f7ff fcf8 	bl	8001008 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001618:	4629      	mov	r1, r5
 800161a:	4620      	mov	r0, r4
 800161c:	f009 fd1e 	bl	800b05c <strstr>
 8001620:	2800      	cmp	r0, #0
 8001622:	d03e      	beq.n	80016a2 <check_SIM_ready+0x26a>
	}
	receive_response("Check Signal Quality Report\n");
 8001624:	4838      	ldr	r0, [pc, #224]	@ (8001708 <check_SIM_ready+0x2d0>)
 8001626:	f7ff fd1b 	bl	8001060 <receive_response>
	osDelay(100);
 800162a:	2064      	movs	r0, #100	@ 0x64
 800162c:	f006 f9f6 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001630:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001634:	2100      	movs	r1, #0
 8001636:	481f      	ldr	r0, [pc, #124]	@ (80016b4 <check_SIM_ready+0x27c>)
 8001638:	f009 fcc0 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 800163c:	f7ff fcf4 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	

	return 1;
 8001640:	2001      	movs	r0, #1
 8001642:	e022      	b.n	800168a <check_SIM_ready+0x252>
		receive_response("Check IMEI-0:\n");
 8001644:	4630      	mov	r0, r6
 8001646:	f7ff fd0b 	bl	8001060 <receive_response>
		osDelay(1000);
 800164a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800164e:	f006 f9e5 	bl	8007a1c <osDelay>
 8001652:	e6f8      	b.n	8001446 <check_SIM_ready+0xe>
		receive_response("Check MODEL IDENTIFICATION\n");
 8001654:	4630      	mov	r0, r6
 8001656:	f7ff fd03 	bl	8001060 <receive_response>
		osDelay(1000);
 800165a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800165e:	f006 f9dd 	bl	8007a1c <osDelay>
 8001662:	e71b      	b.n	800149c <check_SIM_ready+0x64>
		receive_response("Check SIM\n");
 8001664:	4638      	mov	r0, r7
 8001666:	f7ff fcfb 	bl	8001060 <receive_response>
		osDelay(1000);
 800166a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800166e:	f006 f9d5 	bl	8007a1c <osDelay>
		if (count_check_sim >= 5){
 8001672:	3c01      	subs	r4, #1
 8001674:	f47f af31 	bne.w	80014da <check_SIM_ready+0xa2>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001678:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800167c:	2100      	movs	r1, #0
 800167e:	480d      	ldr	r0, [pc, #52]	@ (80016b4 <check_SIM_ready+0x27c>)
 8001680:	f009 fc9c 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001684:	f7ff fcd0 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001688:	2000      	movs	r0, #0
}
 800168a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		receive_response("Check SIM CCID\n");
 800168c:	4638      	mov	r0, r7
 800168e:	f7ff fce7 	bl	8001060 <receive_response>
		osDelay(1000);
 8001692:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001696:	f006 f9c1 	bl	8007a1c <osDelay>
		if (count_check_sim >= TIME_LIMIT){
 800169a:	3c01      	subs	r4, #1
 800169c:	f47f af3c 	bne.w	8001518 <check_SIM_ready+0xe0>
 80016a0:	e7ea      	b.n	8001678 <check_SIM_ready+0x240>
		receive_response("Check Signal Quality Report\n");
 80016a2:	4630      	mov	r0, r6
 80016a4:	f7ff fcdc 	bl	8001060 <receive_response>
 80016a8:	e7b6      	b.n	8001618 <check_SIM_ready+0x1e0>
 80016aa:	bf00      	nop
 80016ac:	0800f071 	.word	0x0800f071
 80016b0:	0800efe3 	.word	0x0800efe3
 80016b4:	20000be4 	.word	0x20000be4
 80016b8:	0800f07d 	.word	0x0800f07d
 80016bc:	0800f0af 	.word	0x0800f0af
 80016c0:	20000b5c 	.word	0x20000b5c
 80016c4:	0800f08c 	.word	0x0800f08c
 80016c8:	200012d0 	.word	0x200012d0
 80016cc:	0800f705 	.word	0x0800f705
 80016d0:	0800f0a5 	.word	0x0800f0a5
 80016d4:	0800f0d6 	.word	0x0800f0d6
 80016d8:	0800f0cb 	.word	0x0800f0cb
 80016dc:	0800f0fc 	.word	0x0800f0fc
 80016e0:	0800f0ec 	.word	0x0800f0ec
 80016e4:	0800f0e1 	.word	0x0800f0e1
 80016e8:	0800f145 	.word	0x0800f145
 80016ec:	0800f150 	.word	0x0800f150
 80016f0:	0800f104 	.word	0x0800f104
 80016f4:	0800f110 	.word	0x0800f110
 80016f8:	0800f1c2 	.word	0x0800f1c2
 80016fc:	0800f1ce 	.word	0x0800f1ce
 8001700:	0800f180 	.word	0x0800f180
 8001704:	0800f18d 	.word	0x0800f18d
 8001708:	0800f207 	.word	0x0800f207
 800170c:	0800f1fe 	.word	0x0800f1fe

08001710 <check_configure_APN>:

void check_configure_APN(){
 8001710:	b508      	push	{r3, lr}
	send_AT_command(CHECK_CONFIGURE_APN);
 8001712:	4805      	ldr	r0, [pc, #20]	@ (8001728 <check_configure_APN+0x18>)
 8001714:	f7ff fc78 	bl	8001008 <send_AT_command>
	osDelay(150);
 8001718:	2096      	movs	r0, #150	@ 0x96
 800171a:	f006 f97f 	bl	8007a1c <osDelay>
	receive_response("Check Configuring APN\n");
}
 800171e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	receive_response("Check Configuring APN\n");
 8001722:	4802      	ldr	r0, [pc, #8]	@ (800172c <check_configure_APN+0x1c>)
 8001724:	f7ff bc9c 	b.w	8001060 <receive_response>
 8001728:	0800f224 	.word	0x0800f224
 800172c:	0800f232 	.word	0x0800f232

08001730 <configure_APN>:

int configure_APN(int context_id){
 8001730:	b530      	push	{r4, r5, lr}
 8001732:	b0c7      	sub	sp, #284	@ 0x11c
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 8001734:	2200      	movs	r2, #0
 8001736:	9204      	str	r2, [sp, #16]
 8001738:	4a16      	ldr	r2, [pc, #88]	@ (8001794 <configure_APN+0x64>)
	char *first_pointer = NULL;
	char *second_pointer = NULL; 	
	while (first_pointer == NULL || second_pointer == NULL){
		check_configure_APN();
		osDelay(1300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 800173a:	4c17      	ldr	r4, [pc, #92]	@ (8001798 <configure_APN+0x68>)
 800173c:	4d17      	ldr	r5, [pc, #92]	@ (800179c <configure_APN+0x6c>)
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 800173e:	e9cd 2202 	strd	r2, r2, [sp, #8]
 8001742:	4a17      	ldr	r2, [pc, #92]	@ (80017a0 <configure_APN+0x70>)
 8001744:	9201      	str	r2, [sp, #4]
 8001746:	2201      	movs	r2, #1
int configure_APN(int context_id){
 8001748:	4603      	mov	r3, r0
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 800174a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800174e:	9200      	str	r2, [sp, #0]
 8001750:	a806      	add	r0, sp, #24
 8001752:	4a14      	ldr	r2, [pc, #80]	@ (80017a4 <configure_APN+0x74>)
 8001754:	f009 fb36 	bl	800adc4 <sniprintf>
	send_AT_command((char*)command);
 8001758:	a806      	add	r0, sp, #24
 800175a:	f7ff fc55 	bl	8001008 <send_AT_command>
	osDelay(150);
 800175e:	2096      	movs	r0, #150	@ 0x96
 8001760:	f006 f95c 	bl	8007a1c <osDelay>
	receive_response("CONFIGURE APN\n");
 8001764:	4810      	ldr	r0, [pc, #64]	@ (80017a8 <configure_APN+0x78>)
 8001766:	f7ff fc7b 	bl	8001060 <receive_response>
		check_configure_APN();
 800176a:	f7ff ffd1 	bl	8001710 <check_configure_APN>
		osDelay(1300);
 800176e:	f240 5014 	movw	r0, #1300	@ 0x514
 8001772:	f006 f953 	bl	8007a1c <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001776:	4908      	ldr	r1, [pc, #32]	@ (8001798 <configure_APN+0x68>)
 8001778:	4628      	mov	r0, r5
 800177a:	f009 fc6f 	bl	800b05c <strstr>
		if(first_pointer != NULL){
 800177e:	2800      	cmp	r0, #0
 8001780:	d0f3      	beq.n	800176a <configure_APN+0x3a>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 8001782:	4621      	mov	r1, r4
 8001784:	3001      	adds	r0, #1
 8001786:	f009 fc69 	bl	800b05c <strstr>
	while (first_pointer == NULL || second_pointer == NULL){
 800178a:	2800      	cmp	r0, #0
 800178c:	d0ed      	beq.n	800176a <configure_APN+0x3a>
		}
	}
	return 1;
}
 800178e:	2001      	movs	r0, #1
 8001790:	b047      	add	sp, #284	@ 0x11c
 8001792:	bd30      	pop	{r4, r5, pc}
 8001794:	0800fd44 	.word	0x0800fd44
 8001798:	0800efe3 	.word	0x0800efe3
 800179c:	20000be4 	.word	0x20000be4
 80017a0:	0800f26f 	.word	0x0800f26f
 80017a4:	0800f249 	.word	0x0800f249
 80017a8:	0800f279 	.word	0x0800f279

080017ac <check_activate_context>:

void check_activate_context(){
 80017ac:	b500      	push	{lr}
 80017ae:	b0a1      	sub	sp, #132	@ 0x84
	uint8_t command[128];
	snprintf((char *)command, sizeof(command), CHECK_ACTIVATE_CONTEXT);
 80017b0:	4906      	ldr	r1, [pc, #24]	@ (80017cc <check_activate_context+0x20>)
 80017b2:	4668      	mov	r0, sp
 80017b4:	f00a fa4e 	bl	800bc54 <strcpy>
	send_AT_command((char*)command);
 80017b8:	4668      	mov	r0, sp
 80017ba:	f7ff fc25 	bl	8001008 <send_AT_command>
	receive_response("CHECK Activate CONTEXT\n");
 80017be:	4804      	ldr	r0, [pc, #16]	@ (80017d0 <check_activate_context+0x24>)
 80017c0:	f7ff fc4e 	bl	8001060 <receive_response>
}
 80017c4:	b021      	add	sp, #132	@ 0x84
 80017c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80017ca:	bf00      	nop
 80017cc:	0800f288 	.word	0x0800f288
 80017d0:	0800f294 	.word	0x0800f294

080017d4 <activate_context>:
//		// Wait until the counter reaches 1000
//		while (__HAL_TIM_GET_COUNTER(&htim3) < 1000);
//	}
//	is_40s = 1;
//}
int activate_context(int context_id){
 80017d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80017d8:	b0a0      	sub	sp, #128	@ 0x80
 80017da:	4603      	mov	r3, r0
	uint8_t command[128];
	snprintf((char *)command, sizeof(command), "AT+QIACT=%d\r\n", context_id);
 80017dc:	4a2d      	ldr	r2, [pc, #180]	@ (8001894 <activate_context+0xc0>)
		osDelay(1300);
		if(count_check >= 50){
			count_check = 0;
			return 0;
		}
		if (strstr((char*)response, "ERROR") != NULL){
 80017de:	4f2e      	ldr	r7, [pc, #184]	@ (8001898 <activate_context+0xc4>)
 80017e0:	4e2e      	ldr	r6, [pc, #184]	@ (800189c <activate_context+0xc8>)
			SIM_UART_ReInitializeRxDMA();
			count_error = 0;
			return 0;
		}

		receive_response("Check Activate Context\r\n");
 80017e2:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ 80018a8 <activate_context+0xd4>
	snprintf((char *)command, sizeof(command), "AT+QIACT=%d\r\n", context_id);
 80017e6:	2180      	movs	r1, #128	@ 0x80
 80017e8:	4668      	mov	r0, sp
 80017ea:	f009 faeb 	bl	800adc4 <sniprintf>
	send_AT_command((char*)command);
 80017ee:	4668      	mov	r0, sp
 80017f0:	f7ff fc0a 	bl	8001008 <send_AT_command>
	osDelay(150);
 80017f4:	2096      	movs	r0, #150	@ 0x96
 80017f6:	f006 f911 	bl	8007a1c <osDelay>
	receive_response("Activate Context\r\n");
 80017fa:	4829      	ldr	r0, [pc, #164]	@ (80018a0 <activate_context+0xcc>)
 80017fc:	f7ff fc30 	bl	8001060 <receive_response>
 8001800:	2533      	movs	r5, #51	@ 0x33
	int count_error = 0;
 8001802:	2400      	movs	r4, #0
		check_activate_context();
 8001804:	f7ff ffd2 	bl	80017ac <check_activate_context>
		osDelay(1300);
 8001808:	f240 5014 	movw	r0, #1300	@ 0x514
 800180c:	f006 f906 	bl	8007a1c <osDelay>
		if(count_check >= 50){
 8001810:	3d01      	subs	r5, #1
 8001812:	d021      	beq.n	8001858 <activate_context+0x84>
		if (strstr((char*)response, "ERROR") != NULL){
 8001814:	4639      	mov	r1, r7
 8001816:	4630      	mov	r0, r6
 8001818:	f009 fc20 	bl	800b05c <strstr>
 800181c:	b300      	cbz	r0, 8001860 <activate_context+0x8c>
			osDelay(500);
 800181e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001822:	f006 f8fb 	bl	8007a1c <osDelay>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001826:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800182a:	2100      	movs	r1, #0
 800182c:	4630      	mov	r0, r6
 800182e:	f009 fbc5 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001832:	f7ff fbf9 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			send_AT_command((char *) command);
 8001836:	4668      	mov	r0, sp
 8001838:	f7ff fbe6 	bl	8001008 <send_AT_command>
			count_error++;
 800183c:	3401      	adds	r4, #1
			osDelay(200);
 800183e:	20c8      	movs	r0, #200	@ 0xc8
 8001840:	f006 f8ec 	bl	8007a1c <osDelay>
		if(count_error >=3){
 8001844:	2c03      	cmp	r4, #3
 8001846:	d10b      	bne.n	8001860 <activate_context+0x8c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001848:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800184c:	2100      	movs	r1, #0
 800184e:	4813      	ldr	r0, [pc, #76]	@ (800189c <activate_context+0xc8>)
 8001850:	f009 fbb4 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001854:	f7ff fbe8 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001858:	2000      	movs	r0, #0
	}
//	HAL_TIM_Base_Start(&htim3);
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();
	return 1;
}
 800185a:	b020      	add	sp, #128	@ 0x80
 800185c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		receive_response("Check Activate Context\r\n");
 8001860:	4640      	mov	r0, r8
 8001862:	f7ff fbfd 	bl	8001060 <receive_response>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001866:	490f      	ldr	r1, [pc, #60]	@ (80018a4 <activate_context+0xd0>)
 8001868:	4630      	mov	r0, r6
 800186a:	f009 fbf7 	bl	800b05c <strstr>
		if(first_pointer != NULL){
 800186e:	2800      	cmp	r0, #0
 8001870:	d0c8      	beq.n	8001804 <activate_context+0x30>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 8001872:	490c      	ldr	r1, [pc, #48]	@ (80018a4 <activate_context+0xd0>)
 8001874:	3001      	adds	r0, #1
 8001876:	f009 fbf1 	bl	800b05c <strstr>
	while ((first_pointer == NULL || second_pointer == NULL)){
 800187a:	2800      	cmp	r0, #0
 800187c:	d0c2      	beq.n	8001804 <activate_context+0x30>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800187e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001882:	2100      	movs	r1, #0
 8001884:	4805      	ldr	r0, [pc, #20]	@ (800189c <activate_context+0xc8>)
 8001886:	f009 fb99 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 800188a:	f7ff fbcd 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	return 1;
 800188e:	2001      	movs	r0, #1
 8001890:	e7e3      	b.n	800185a <activate_context+0x86>
 8001892:	bf00      	nop
 8001894:	0800f2ac 	.word	0x0800f2ac
 8001898:	0800f2ba 	.word	0x0800f2ba
 800189c:	20000be4 	.word	0x20000be4
 80018a0:	0800f2c6 	.word	0x0800f2c6
 80018a4:	0800efe3 	.word	0x0800efe3
 80018a8:	0800f2c0 	.word	0x0800f2c0

080018ac <deactivate_context>:

int deactivate_context(int context_id){
 80018ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ae:	4604      	mov	r4, r0
 80018b0:	b0a1      	sub	sp, #132	@ 0x84
	uint8_t command[128];
	int count_check = 0;
	osDelay(100);
 80018b2:	2064      	movs	r0, #100	@ 0x64
 80018b4:	f006 f8b2 	bl	8007a1c <osDelay>
	snprintf((char *)command, sizeof(command), "AT+QIDEACT=%d\r\n", context_id);
 80018b8:	4623      	mov	r3, r4
 80018ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001930 <deactivate_context+0x84>)
	send_AT_command((char*)command);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80018bc:	4e1d      	ldr	r6, [pc, #116]	@ (8001934 <deactivate_context+0x88>)
 80018be:	4d1e      	ldr	r5, [pc, #120]	@ (8001938 <deactivate_context+0x8c>)
		receive_response("DEACTIVATE CONTEXT\n");
 80018c0:	4f1e      	ldr	r7, [pc, #120]	@ (800193c <deactivate_context+0x90>)
	snprintf((char *)command, sizeof(command), "AT+QIDEACT=%d\r\n", context_id);
 80018c2:	2180      	movs	r1, #128	@ 0x80
 80018c4:	4668      	mov	r0, sp
 80018c6:	f009 fa7d 	bl	800adc4 <sniprintf>
	send_AT_command((char*)command);
 80018ca:	4668      	mov	r0, sp
 80018cc:	f7ff fb9c 	bl	8001008 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80018d0:	2415      	movs	r4, #21
 80018d2:	4631      	mov	r1, r6
 80018d4:	4628      	mov	r0, r5
 80018d6:	f009 fbc1 	bl	800b05c <strstr>
 80018da:	b178      	cbz	r0, 80018fc <deactivate_context+0x50>
			return 0;
		}
		count_check++;
		osDelay(1200);
	}
	receive_response("DEACTIVATE CONTEXT\n");
 80018dc:	4817      	ldr	r0, [pc, #92]	@ (800193c <deactivate_context+0x90>)
 80018de:	f7ff fbbf 	bl	8001060 <receive_response>
	osDelay(100);
 80018e2:	2064      	movs	r0, #100	@ 0x64
 80018e4:	f006 f89a 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80018e8:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80018ec:	2100      	movs	r1, #0
 80018ee:	4812      	ldr	r0, [pc, #72]	@ (8001938 <deactivate_context+0x8c>)
 80018f0:	f009 fb64 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80018f4:	f7ff fb98 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	return 1;
 80018f8:	2001      	movs	r0, #1
 80018fa:	e010      	b.n	800191e <deactivate_context+0x72>
		receive_response("DEACTIVATE CONTEXT\n");
 80018fc:	4638      	mov	r0, r7
 80018fe:	f7ff fbaf 	bl	8001060 <receive_response>
		if (strstr((char *) response, "ERROR") != NULL){
 8001902:	490f      	ldr	r1, [pc, #60]	@ (8001940 <deactivate_context+0x94>)
 8001904:	4628      	mov	r0, r5
 8001906:	f009 fba9 	bl	800b05c <strstr>
 800190a:	b150      	cbz	r0, 8001922 <deactivate_context+0x76>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800190c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001910:	2100      	movs	r1, #0
 8001912:	4809      	ldr	r0, [pc, #36]	@ (8001938 <deactivate_context+0x8c>)
 8001914:	f009 fb52 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001918:	f7ff fb86 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 0;
 800191c:	2000      	movs	r0, #0
}
 800191e:	b021      	add	sp, #132	@ 0x84
 8001920:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(count_check >= 20){
 8001922:	3c01      	subs	r4, #1
 8001924:	d0f2      	beq.n	800190c <deactivate_context+0x60>
		osDelay(1200);
 8001926:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 800192a:	f006 f877 	bl	8007a1c <osDelay>
 800192e:	e7d0      	b.n	80018d2 <deactivate_context+0x26>
 8001930:	0800f2d9 	.word	0x0800f2d9
 8001934:	0800efe3 	.word	0x0800efe3
 8001938:	20000be4 	.word	0x20000be4
 800193c:	0800f2e9 	.word	0x0800f2e9
 8001940:	0800f2ba 	.word	0x0800f2ba

08001944 <open_socket_service>:


int open_socket_service(int context_id, int connect_id, int local_port, int access_mode){
 8001944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001948:	b0e6      	sub	sp, #408	@ 0x198
	const int timeout_seconds = 50; // Receive response each second
	//TODO: CHANGE timeout to 150 after testing
	int elapsed_time_ms = 0;
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 800194a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800194e:	f241 3397 	movw	r3, #5015	@ 0x1397
 8001952:	9303      	str	r3, [sp, #12]
 8001954:	4b4c      	ldr	r3, [pc, #304]	@ (8001a88 <open_socket_service+0x144>)
 8001956:	9302      	str	r3, [sp, #8]
 8001958:	4b4c      	ldr	r3, [pc, #304]	@ (8001a8c <open_socket_service+0x148>)
 800195a:	4a4d      	ldr	r2, [pc, #308]	@ (8001a90 <open_socket_service+0x14c>)
	//time_t start = time(NULL);
	int count_error = 0;
	uart_transmit_string(&huart1, (uint8_t *) "Init start TIME\n");
	while(first_pointer == NULL && elapsed_time_ms < timeout_seconds){
		char output_elapsed[128];
		receive_response("Check OPEN socket service: \r\n");
 800195c:	f8df 9148 	ldr.w	r9, [pc, #328]	@ 8001aa8 <open_socket_service+0x164>
		if (strstr((char *) response, "ERROR") != NULL){
 8001960:	f8df a154 	ldr.w	sl, [pc, #340]	@ 8001ab8 <open_socket_service+0x174>
 8001964:	f8df 8134 	ldr.w	r8, [pc, #308]	@ 8001a9c <open_socket_service+0x158>
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 8001968:	e9cd 1300 	strd	r1, r3, [sp]
int open_socket_service(int context_id, int connect_id, int local_port, int access_mode){
 800196c:	460c      	mov	r4, r1
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 800196e:	4603      	mov	r3, r0
 8001970:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001974:	a826      	add	r0, sp, #152	@ 0x98
 8001976:	f009 fa25 	bl	800adc4 <sniprintf>
	send_AT_command((char *) command);
 800197a:	a826      	add	r0, sp, #152	@ 0x98
 800197c:	f7ff fb44 	bl	8001008 <send_AT_command>
	osDelay(100);
 8001980:	2064      	movs	r0, #100	@ 0x64
 8001982:	f006 f84b 	bl	8007a1c <osDelay>
	uart_transmit_string(&huart1, (uint8_t *) "Init start TIME\n");
 8001986:	4943      	ldr	r1, [pc, #268]	@ (8001a94 <open_socket_service+0x150>)
 8001988:	4843      	ldr	r0, [pc, #268]	@ (8001a98 <open_socket_service+0x154>)
 800198a:	f002 ff6f 	bl	800486c <uart_transmit_string>
	int count_error = 0;
 800198e:	2700      	movs	r7, #0
	int elapsed_time_ms = 0;
 8001990:	463e      	mov	r6, r7
		receive_response("Check OPEN socket service: \r\n");
 8001992:	4648      	mov	r0, r9
 8001994:	f7ff fb64 	bl	8001060 <receive_response>
		if (strstr((char *) response, "ERROR") != NULL){
 8001998:	4651      	mov	r1, sl
 800199a:	4640      	mov	r0, r8
 800199c:	f009 fb5e 	bl	800b05c <strstr>
 80019a0:	b1e8      	cbz	r0, 80019de <open_socket_service+0x9a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80019a2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80019a6:	2100      	movs	r1, #0
 80019a8:	4640      	mov	r0, r8
 80019aa:	f009 fb07 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 80019ae:	f7ff fb3b 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			count_error++;
			osDelay(500);
 80019b2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019b6:	f006 f831 	bl	8007a1c <osDelay>
			count_error++;
 80019ba:	3701      	adds	r7, #1
			send_AT_command((char *) command);
 80019bc:	a826      	add	r0, sp, #152	@ 0x98
 80019be:	f7ff fb23 	bl	8001008 <send_AT_command>
		}
		if(count_error >= 6){
 80019c2:	2f06      	cmp	r7, #6
 80019c4:	d10b      	bne.n	80019de <open_socket_service+0x9a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80019c6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80019ca:	2100      	movs	r1, #0
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
		send_AT_command((char*) command);
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
			receive_response("Check SOCKET CONNECTION\n");
			if (strstr((char *) response, "ERROR") != NULL){
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80019cc:	4833      	ldr	r0, [pc, #204]	@ (8001a9c <open_socket_service+0x158>)
 80019ce:	f009 faf5 	bl	800afbc <memset>
				SIM_UART_ReInitializeRxDMA();
 80019d2:	f7ff fb29 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 0;
 80019d6:	2000      	movs	r0, #0
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
		SIM_UART_ReInitializeRxDMA();
		return 1;
	}
	else return 0;
}
 80019d8:	b066      	add	sp, #408	@ 0x198
 80019da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		first_pointer = strstr((char*)response, "+QIOPEN:");
 80019de:	4930      	ldr	r1, [pc, #192]	@ (8001aa0 <open_socket_service+0x15c>)
 80019e0:	4640      	mov	r0, r8
 80019e2:	f009 fb3b 	bl	800b05c <strstr>
		elapsed_time_ms++;
 80019e6:	3601      	adds	r6, #1
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", elapsed_time_ms);
 80019e8:	4a2e      	ldr	r2, [pc, #184]	@ (8001aa4 <open_socket_service+0x160>)
		first_pointer = strstr((char*)response, "+QIOPEN:");
 80019ea:	4605      	mov	r5, r0
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", elapsed_time_ms);
 80019ec:	4633      	mov	r3, r6
 80019ee:	2180      	movs	r1, #128	@ 0x80
 80019f0:	a806      	add	r0, sp, #24
 80019f2:	f009 f9e7 	bl	800adc4 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 80019f6:	4828      	ldr	r0, [pc, #160]	@ (8001a98 <open_socket_service+0x154>)
 80019f8:	a906      	add	r1, sp, #24
 80019fa:	f002 ff37 	bl	800486c <uart_transmit_string>
		osDelay(1000);
 80019fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a02:	f006 f80b 	bl	8007a1c <osDelay>
	while(first_pointer == NULL && elapsed_time_ms < timeout_seconds){
 8001a06:	b90d      	cbnz	r5, 8001a0c <open_socket_service+0xc8>
 8001a08:	2e32      	cmp	r6, #50	@ 0x32
 8001a0a:	d1c2      	bne.n	8001992 <open_socket_service+0x4e>
	receive_response("Check OPEN socket service: \r\n");
 8001a0c:	4826      	ldr	r0, [pc, #152]	@ (8001aa8 <open_socket_service+0x164>)
 8001a0e:	f7ff fb27 	bl	8001060 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a12:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001a16:	2100      	movs	r1, #0
 8001a18:	4820      	ldr	r0, [pc, #128]	@ (8001a9c <open_socket_service+0x158>)
 8001a1a:	f009 facf 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001a1e:	f7ff fb03 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	if(first_pointer != NULL)
 8001a22:	2d00      	cmp	r5, #0
 8001a24:	d0d7      	beq.n	80019d6 <open_socket_service+0x92>
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
 8001a26:	4a21      	ldr	r2, [pc, #132]	@ (8001aac <open_socket_service+0x168>)
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001a28:	4e21      	ldr	r6, [pc, #132]	@ (8001ab0 <open_socket_service+0x16c>)
 8001a2a:	4d1c      	ldr	r5, [pc, #112]	@ (8001a9c <open_socket_service+0x158>)
			receive_response("Check SOCKET CONNECTION\n");
 8001a2c:	4f21      	ldr	r7, [pc, #132]	@ (8001ab4 <open_socket_service+0x170>)
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
 8001a2e:	4623      	mov	r3, r4
 8001a30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a34:	a826      	add	r0, sp, #152	@ 0x98
 8001a36:	f009 f9c5 	bl	800adc4 <sniprintf>
		send_AT_command((char*) command);
 8001a3a:	a826      	add	r0, sp, #152	@ 0x98
 8001a3c:	f7ff fae4 	bl	8001008 <send_AT_command>
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001a40:	4631      	mov	r1, r6
 8001a42:	4628      	mov	r0, r5
 8001a44:	f009 fb0a 	bl	800b05c <strstr>
 8001a48:	4604      	mov	r4, r0
 8001a4a:	b160      	cbz	r0, 8001a66 <open_socket_service+0x122>
		osDelay(100);
 8001a4c:	2064      	movs	r0, #100	@ 0x64
 8001a4e:	f005 ffe5 	bl	8007a1c <osDelay>
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a52:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001a56:	2100      	movs	r1, #0
 8001a58:	4810      	ldr	r0, [pc, #64]	@ (8001a9c <open_socket_service+0x158>)
 8001a5a:	f009 faaf 	bl	800afbc <memset>
		SIM_UART_ReInitializeRxDMA();
 8001a5e:	f7ff fae3 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
		return 1;
 8001a62:	2001      	movs	r0, #1
 8001a64:	e7b8      	b.n	80019d8 <open_socket_service+0x94>
			receive_response("Check SOCKET CONNECTION\n");
 8001a66:	4638      	mov	r0, r7
 8001a68:	f7ff fafa 	bl	8001060 <receive_response>
			if (strstr((char *) response, "ERROR") != NULL){
 8001a6c:	4912      	ldr	r1, [pc, #72]	@ (8001ab8 <open_socket_service+0x174>)
 8001a6e:	4628      	mov	r0, r5
 8001a70:	f009 faf4 	bl	800b05c <strstr>
 8001a74:	b118      	cbz	r0, 8001a7e <open_socket_service+0x13a>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a76:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001a7a:	4621      	mov	r1, r4
 8001a7c:	e7a6      	b.n	80019cc <open_socket_service+0x88>
			osDelay(1000);
 8001a7e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a82:	f005 ffcb 	bl	8007a1c <osDelay>
 8001a86:	e7db      	b.n	8001a40 <open_socket_service+0xfc>
 8001a88:	0800f322 	.word	0x0800f322
 8001a8c:	0800f330 	.word	0x0800f330
 8001a90:	0800f2fd 	.word	0x0800f2fd
 8001a94:	0800f334 	.word	0x0800f334
 8001a98:	200012d0 	.word	0x200012d0
 8001a9c:	20000be4 	.word	0x20000be4
 8001aa0:	0800f363 	.word	0x0800f363
 8001aa4:	0800f36c 	.word	0x0800f36c
 8001aa8:	0800f345 	.word	0x0800f345
 8001aac:	0800f37e 	.word	0x0800f37e
 8001ab0:	0800efe3 	.word	0x0800efe3
 8001ab4:	0800f390 	.word	0x0800f390
 8001ab8:	0800f2ba 	.word	0x0800f2ba

08001abc <formatToHexString>:
	SIM_UART_ReInitializeRxDMA();
	return 1;
}

// Function to format data into a hex string
int formatToHexString( const uint8_t* data, int length, char* output, int max_len, int writeIndex) {
 8001abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    for (int i = 0; i < length; i++) {
 8001ac0:	9c08      	ldr	r4, [sp, #32]
        if (writeIndex + 2 >= max_len) {
            // Prevent buffer overflow
            return -1;
        }
        sprintf(output + writeIndex, "%02X", data[i]);
 8001ac2:	f8df a034 	ldr.w	sl, [pc, #52]	@ 8001af8 <formatToHexString+0x3c>
int formatToHexString( const uint8_t* data, int length, char* output, int max_len, int writeIndex) {
 8001ac6:	4607      	mov	r7, r0
 8001ac8:	460e      	mov	r6, r1
 8001aca:	4698      	mov	r8, r3
    for (int i = 0; i < length; i++) {
 8001acc:	2500      	movs	r5, #0
        sprintf(output + writeIndex, "%02X", data[i]);
 8001ace:	f1a2 0902 	sub.w	r9, r2, #2
    for (int i = 0; i < length; i++) {
 8001ad2:	42b5      	cmp	r5, r6
 8001ad4:	db02      	blt.n	8001adc <formatToHexString+0x20>
        writeIndex += 2;
    }
    return writeIndex;
}
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (writeIndex + 2 >= max_len) {
 8001adc:	3402      	adds	r4, #2
 8001ade:	4544      	cmp	r4, r8
 8001ae0:	da07      	bge.n	8001af2 <formatToHexString+0x36>
        sprintf(output + writeIndex, "%02X", data[i]);
 8001ae2:	5d7a      	ldrb	r2, [r7, r5]
 8001ae4:	4651      	mov	r1, sl
 8001ae6:	eb09 0004 	add.w	r0, r9, r4
 8001aea:	f009 f99f 	bl	800ae2c <siprintf>
    for (int i = 0; i < length; i++) {
 8001aee:	3501      	adds	r5, #1
 8001af0:	e7ef      	b.n	8001ad2 <formatToHexString+0x16>
            return -1;
 8001af2:	f04f 34ff 	mov.w	r4, #4294967295
 8001af6:	e7ee      	b.n	8001ad6 <formatToHexString+0x1a>
 8001af8:	0800f3a9 	.word	0x0800f3a9

08001afc <generateRegistrationMessage>:

int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001afc:	b573      	push	{r0, r1, r4, r5, r6, lr}
    int writeIndex = 0;
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001afe:	2300      	movs	r3, #0
int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001b00:	460c      	mov	r4, r1
 8001b02:	4615      	mov	r5, r2
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	4613      	mov	r3, r2
 8001b08:	460a      	mov	r2, r1
 8001b0a:	2101      	movs	r1, #1
int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001b0c:	4606      	mov	r6, r0
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001b0e:	f7ff ffd5 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(data->message_type, sizeof(data->message_type), hexString, max_len, writeIndex);
 8001b12:	462b      	mov	r3, r5
 8001b14:	9000      	str	r0, [sp, #0]
 8001b16:	4622      	mov	r2, r4
 8001b18:	2102      	movs	r1, #2
 8001b1a:	1c70      	adds	r0, r6, #1
 8001b1c:	f7ff ffce 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(data->message_length, sizeof(data->message_length), hexString, max_len, writeIndex);
 8001b20:	462b      	mov	r3, r5
 8001b22:	9000      	str	r0, [sp, #0]
 8001b24:	4622      	mov	r2, r4
 8001b26:	2102      	movs	r1, #2
 8001b28:	1cf0      	adds	r0, r6, #3
 8001b2a:	f7ff ffc7 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(data->terminal_phone_number, sizeof(data->terminal_phone_number), hexString, max_len, writeIndex);
 8001b2e:	462b      	mov	r3, r5
 8001b30:	9000      	str	r0, [sp, #0]
 8001b32:	4622      	mov	r2, r4
 8001b34:	2106      	movs	r1, #6
 8001b36:	1d70      	adds	r0, r6, #5
 8001b38:	f7ff ffc0 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(data->message_serial_number, sizeof(data->message_serial_number), hexString, max_len, writeIndex);
 8001b3c:	462b      	mov	r3, r5
 8001b3e:	9000      	str	r0, [sp, #0]
 8001b40:	4622      	mov	r2, r4
 8001b42:	2102      	movs	r1, #2
 8001b44:	f106 000b 	add.w	r0, r6, #11
 8001b48:	f7ff ffb8 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(data->province_ID, sizeof(data->province_ID), hexString, max_len, writeIndex);
 8001b4c:	462b      	mov	r3, r5
 8001b4e:	9000      	str	r0, [sp, #0]
 8001b50:	4622      	mov	r2, r4
 8001b52:	2102      	movs	r1, #2
 8001b54:	f106 000d 	add.w	r0, r6, #13
 8001b58:	f7ff ffb0 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(data->city_ID, sizeof(data->city_ID), hexString, max_len, writeIndex);
 8001b5c:	462b      	mov	r3, r5
 8001b5e:	9000      	str	r0, [sp, #0]
 8001b60:	4622      	mov	r2, r4
 8001b62:	2102      	movs	r1, #2
 8001b64:	f106 000f 	add.w	r0, r6, #15
 8001b68:	f7ff ffa8 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(data->manufacturer_ID, sizeof(data->manufacturer_ID), hexString, max_len, writeIndex);
 8001b6c:	462b      	mov	r3, r5
 8001b6e:	9000      	str	r0, [sp, #0]
 8001b70:	4622      	mov	r2, r4
 8001b72:	2105      	movs	r1, #5
 8001b74:	f106 0011 	add.w	r0, r6, #17
 8001b78:	f7ff ffa0 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(data->terminal_type, sizeof(data->terminal_type), hexString, max_len, writeIndex);
 8001b7c:	462b      	mov	r3, r5
 8001b7e:	9000      	str	r0, [sp, #0]
 8001b80:	4622      	mov	r2, r4
 8001b82:	2108      	movs	r1, #8
 8001b84:	f106 0016 	add.w	r0, r6, #22
 8001b88:	f7ff ff98 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(data->terminal_ID, sizeof(data->terminal_ID), hexString, max_len, writeIndex);
 8001b8c:	462b      	mov	r3, r5
 8001b8e:	9000      	str	r0, [sp, #0]
 8001b90:	4622      	mov	r2, r4
 8001b92:	2107      	movs	r1, #7
 8001b94:	f106 001e 	add.w	r0, r6, #30
 8001b98:	f7ff ff90 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(&(data->plate_color), sizeof(data->plate_color), hexString, max_len, writeIndex);
 8001b9c:	462b      	mov	r3, r5
 8001b9e:	9000      	str	r0, [sp, #0]
 8001ba0:	4622      	mov	r2, r4
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	f106 0025 	add.w	r0, r6, #37	@ 0x25
 8001ba8:	f7ff ff88 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(data->plate_no, sizeof(data->plate_no), hexString, max_len, writeIndex);
 8001bac:	462b      	mov	r3, r5
 8001bae:	9000      	str	r0, [sp, #0]
 8001bb0:	4622      	mov	r2, r4
 8001bb2:	2114      	movs	r1, #20
 8001bb4:	f106 0026 	add.w	r0, r6, #38	@ 0x26
 8001bb8:	f7ff ff80 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(&(data->check_sum), sizeof(data->check_sum), hexString, max_len, writeIndex);
 8001bbc:	462b      	mov	r3, r5
 8001bbe:	9000      	str	r0, [sp, #0]
 8001bc0:	4622      	mov	r2, r4
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	f106 003a 	add.w	r0, r6, #58	@ 0x3a
 8001bc8:	f7ff ff78 	bl	8001abc <formatToHexString>
    writeIndex = formatToHexString(&(data->end_mask), sizeof(data->end_mask), hexString, max_len, writeIndex);
 8001bcc:	462b      	mov	r3, r5
 8001bce:	9000      	str	r0, [sp, #0]
 8001bd0:	4622      	mov	r2, r4
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	f106 003b 	add.w	r0, r6, #59	@ 0x3b
 8001bd8:	f7ff ff70 	bl	8001abc <formatToHexString>
    if (writeIndex < 0) {
        // Handle error in formatting
        return -1;
    }
    return writeIndex;
}
 8001bdc:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8001be0:	b002      	add	sp, #8
 8001be2:	bd70      	pop	{r4, r5, r6, pc}

08001be4 <generateLocationInfoMessage>:

int generateLocationInfoMessage(const JT808_LocationInfoReport* report, char* hexString, int max_len) {
 8001be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001be8:	b0aa      	sub	sp, #168	@ 0xa8
   const uint8_t* fields[] = {
        &(report->start_mask), report->message_type, report->message_length,
 8001bea:	1c43      	adds	r3, r0, #1
   const uint8_t* fields[] = {
 8001bec:	9303      	str	r3, [sp, #12]
        &(report->start_mask), report->message_type, report->message_length,
 8001bee:	1cc3      	adds	r3, r0, #3
   const uint8_t* fields[] = {
 8001bf0:	9304      	str	r3, [sp, #16]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001bf2:	1d43      	adds	r3, r0, #5
   const uint8_t* fields[] = {
 8001bf4:	9305      	str	r3, [sp, #20]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001bf6:	f100 030b 	add.w	r3, r0, #11
   const uint8_t* fields[] = {
 8001bfa:	9306      	str	r3, [sp, #24]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001bfc:	f100 030d 	add.w	r3, r0, #13
   const uint8_t* fields[] = {
 8001c00:	9307      	str	r3, [sp, #28]
        report->status, report->latitude, report->longitude, report->altitude,
 8001c02:	f100 0311 	add.w	r3, r0, #17
   const uint8_t* fields[] = {
 8001c06:	9308      	str	r3, [sp, #32]
        report->status, report->latitude, report->longitude, report->altitude,
 8001c08:	f100 0315 	add.w	r3, r0, #21
   const uint8_t* fields[] = {
 8001c0c:	9309      	str	r3, [sp, #36]	@ 0x24
        report->status, report->latitude, report->longitude, report->altitude,
 8001c0e:	f100 0319 	add.w	r3, r0, #25
   const uint8_t* fields[] = {
 8001c12:	930a      	str	r3, [sp, #40]	@ 0x28
        report->status, report->latitude, report->longitude, report->altitude,
 8001c14:	f100 031d 	add.w	r3, r0, #29
   const uint8_t* fields[] = {
 8001c18:	930b      	str	r3, [sp, #44]	@ 0x2c
        report->speed, report->direction, report->timestamp, report->mileage,
 8001c1a:	f100 031f 	add.w	r3, r0, #31
   const uint8_t* fields[] = {
 8001c1e:	930c      	str	r3, [sp, #48]	@ 0x30
        report->speed, report->direction, report->timestamp, report->mileage,
 8001c20:	f100 0321 	add.w	r3, r0, #33	@ 0x21
   const uint8_t* fields[] = {
 8001c24:	930d      	str	r3, [sp, #52]	@ 0x34
        report->speed, report->direction, report->timestamp, report->mileage,
 8001c26:	f100 0323 	add.w	r3, r0, #35	@ 0x23
   const uint8_t* fields[] = {
 8001c2a:	930e      	str	r3, [sp, #56]	@ 0x38
        report->speed, report->direction, report->timestamp, report->mileage,
 8001c2c:	f100 0329 	add.w	r3, r0, #41	@ 0x29
   const uint8_t* fields[] = {
 8001c30:	930f      	str	r3, [sp, #60]	@ 0x3c
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001c32:	f100 032f 	add.w	r3, r0, #47	@ 0x2f
   const uint8_t* fields[] = {
 8001c36:	9310      	str	r3, [sp, #64]	@ 0x40
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001c38:	f100 0331 	add.w	r3, r0, #49	@ 0x31
   const uint8_t* fields[] = {
 8001c3c:	9311      	str	r3, [sp, #68]	@ 0x44
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001c3e:	f100 0333 	add.w	r3, r0, #51	@ 0x33
   const uint8_t* fields[] = {
 8001c42:	9312      	str	r3, [sp, #72]	@ 0x48
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001c44:	f100 0336 	add.w	r3, r0, #54	@ 0x36
   const uint8_t* fields[] = {
 8001c48:	9002      	str	r0, [sp, #8]
 8001c4a:	9313      	str	r3, [sp, #76]	@ 0x4c
        report->additional, &(report->end_mask)
    };
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001c4c:	af16      	add	r7, sp, #88	@ 0x58
        report->additional, &(report->end_mask)
 8001c4e:	f100 0337 	add.w	r3, r0, #55	@ 0x37
 8001c52:	3040      	adds	r0, #64	@ 0x40
   const uint8_t* fields[] = {
 8001c54:	9015      	str	r0, [sp, #84]	@ 0x54
int generateLocationInfoMessage(const JT808_LocationInfoReport* report, char* hexString, int max_len) {
 8001c56:	460d      	mov	r5, r1
 8001c58:	4616      	mov	r6, r2
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001c5a:	490f      	ldr	r1, [pc, #60]	@ (8001c98 <generateLocationInfoMessage+0xb4>)
   const uint8_t* fields[] = {
 8001c5c:	9314      	str	r3, [sp, #80]	@ 0x50
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001c5e:	2250      	movs	r2, #80	@ 0x50
 8001c60:	4638      	mov	r0, r7

    int writeIndex = 0;
    for (int i = 0; i < sizeof(fields) / sizeof(fields[0]); i++) {
 8001c62:	2400      	movs	r4, #0
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001c64:	f009 fffe 	bl	800bc64 <memcpy>
        writeIndex = formatToHexString(fields[i], lengths[i], hexString, max_len, writeIndex);
 8001c68:	f10d 0808 	add.w	r8, sp, #8
    int writeIndex = 0;
 8001c6c:	4620      	mov	r0, r4
        writeIndex = formatToHexString(fields[i], lengths[i], hexString, max_len, writeIndex);
 8001c6e:	9000      	str	r0, [sp, #0]
 8001c70:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8001c74:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
 8001c78:	4633      	mov	r3, r6
 8001c7a:	462a      	mov	r2, r5
 8001c7c:	f7ff ff1e 	bl	8001abc <formatToHexString>
        if (writeIndex < 0) return -1;
 8001c80:	2800      	cmp	r0, #0
 8001c82:	db05      	blt.n	8001c90 <generateLocationInfoMessage+0xac>
    for (int i = 0; i < sizeof(fields) / sizeof(fields[0]); i++) {
 8001c84:	3401      	adds	r4, #1
 8001c86:	2c14      	cmp	r4, #20
 8001c88:	d1f1      	bne.n	8001c6e <generateLocationInfoMessage+0x8a>
    }
    return writeIndex;
}
 8001c8a:	b02a      	add	sp, #168	@ 0xa8
 8001c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (writeIndex < 0) return -1;
 8001c90:	f04f 30ff 	mov.w	r0, #4294967295
 8001c94:	e7f9      	b.n	8001c8a <generateLocationInfoMessage+0xa6>
 8001c96:	bf00      	nop
 8001c98:	0800ee48 	.word	0x0800ee48

08001c9c <login_to_server>:



int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c9e:	f5ad 7d03 	sub.w	sp, sp, #524	@ 0x20c
	uint8_t command[256];  // Increased buffer size
	char hexString[128] = {0};
 8001ca2:	2400      	movs	r4, #0
int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001ca4:	460f      	mov	r7, r1
	char hexString[128] = {0};
 8001ca6:	ae02      	add	r6, sp, #8
 8001ca8:	227c      	movs	r2, #124	@ 0x7c
 8001caa:	4621      	mov	r1, r4
int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001cac:	4605      	mov	r5, r0
	char hexString[128] = {0};
 8001cae:	a803      	add	r0, sp, #12
 8001cb0:	6034      	str	r4, [r6, #0]
 8001cb2:	f009 f983 	bl	800afbc <memset>
	int count_check = 0;
	int result = generateRegistrationMessage(reg_msg, hexString, 128);
 8001cb6:	2280      	movs	r2, #128	@ 0x80
 8001cb8:	4631      	mov	r1, r6
 8001cba:	4638      	mov	r0, r7
 8001cbc:	f7ff ff1e 	bl	8001afc <generateRegistrationMessage>
	if (result < 0) {
 8001cc0:	42a0      	cmp	r0, r4
 8001cc2:	da05      	bge.n	8001cd0 <login_to_server+0x34>
		uart_transmit_string(&huart1,(uint8_t*) "ERROR: FAILED to generate message string\n");
 8001cc4:	4925      	ldr	r1, [pc, #148]	@ (8001d5c <login_to_server+0xc0>)
 8001cc6:	4826      	ldr	r0, [pc, #152]	@ (8001d60 <login_to_server+0xc4>)
 8001cc8:	f002 fdd0 	bl	800486c <uart_transmit_string>
		return 1;
 8001ccc:	2001      	movs	r0, #1
 8001cce:	e02c      	b.n	8001d2a <login_to_server+0x8e>
	}

	// Format the AT command with the hex message
	snprintf((char*)command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, hexString);
 8001cd0:	462b      	mov	r3, r5
 8001cd2:	4a24      	ldr	r2, [pc, #144]	@ (8001d64 <login_to_server+0xc8>)
 8001cd4:	9600      	str	r6, [sp, #0]
 8001cd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cda:	a842      	add	r0, sp, #264	@ 0x108
 8001cdc:	f009 f872 	bl	800adc4 <sniprintf>
	//snprintf((char *)command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, message);
	send_AT_command((char*)command);
 8001ce0:	a842      	add	r0, sp, #264	@ 0x108
 8001ce2:	f7ff f991 	bl	8001008 <send_AT_command>

	while(strstr((char *) response, "+QIURC") == NULL){
 8001ce6:	4e20      	ldr	r6, [pc, #128]	@ (8001d68 <login_to_server+0xcc>)
 8001ce8:	4d20      	ldr	r5, [pc, #128]	@ (8001d6c <login_to_server+0xd0>)
			count_check = 0;
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		if (strstr((char*) response, "ERROR") != NULL){
 8001cea:	4f21      	ldr	r7, [pc, #132]	@ (8001d70 <login_to_server+0xd4>)
	while(strstr((char *) response, "+QIURC") == NULL){
 8001cec:	4631      	mov	r1, r6
 8001cee:	4628      	mov	r0, r5
 8001cf0:	f009 f9b4 	bl	800b05c <strstr>
 8001cf4:	b170      	cbz	r0, 8001d14 <login_to_server+0x78>
		count_check++;
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
		osDelay(50);
	}
	receive_response("Check sending to server\n");
 8001cf6:	481f      	ldr	r0, [pc, #124]	@ (8001d74 <login_to_server+0xd8>)
 8001cf8:	f7ff f9b2 	bl	8001060 <receive_response>
	osDelay(100);
 8001cfc:	2064      	movs	r0, #100	@ 0x64
 8001cfe:	f005 fe8d 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001d02:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001d06:	2100      	movs	r1, #0
 8001d08:	4818      	ldr	r0, [pc, #96]	@ (8001d6c <login_to_server+0xd0>)
 8001d0a:	f009 f957 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001d0e:	f7ff f98b 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001d12:	e7db      	b.n	8001ccc <login_to_server+0x30>
		if(count_check >= 20){
 8001d14:	2c14      	cmp	r4, #20
 8001d16:	d10b      	bne.n	8001d30 <login_to_server+0x94>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001d18:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	4813      	ldr	r0, [pc, #76]	@ (8001d6c <login_to_server+0xd0>)
 8001d20:	f009 f94c 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001d24:	f7ff f980 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001d28:	2000      	movs	r0, #0
}
 8001d2a:	f50d 7d03 	add.w	sp, sp, #524	@ 0x20c
 8001d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (strstr((char*) response, "ERROR") != NULL){
 8001d30:	4639      	mov	r1, r7
 8001d32:	4628      	mov	r0, r5
 8001d34:	f009 f992 	bl	800b05c <strstr>
 8001d38:	2800      	cmp	r0, #0
 8001d3a:	d1ed      	bne.n	8001d18 <login_to_server+0x7c>
		count_check++;
 8001d3c:	3401      	adds	r4, #1
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
 8001d3e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d78 <login_to_server+0xdc>)
 8001d40:	4623      	mov	r3, r4
 8001d42:	2180      	movs	r1, #128	@ 0x80
 8001d44:	a822      	add	r0, sp, #136	@ 0x88
 8001d46:	f009 f83d 	bl	800adc4 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 8001d4a:	4805      	ldr	r0, [pc, #20]	@ (8001d60 <login_to_server+0xc4>)
 8001d4c:	a922      	add	r1, sp, #136	@ 0x88
 8001d4e:	f002 fd8d 	bl	800486c <uart_transmit_string>
		osDelay(50);
 8001d52:	2032      	movs	r0, #50	@ 0x32
 8001d54:	f005 fe62 	bl	8007a1c <osDelay>
 8001d58:	e7c8      	b.n	8001cec <login_to_server+0x50>
 8001d5a:	bf00      	nop
 8001d5c:	0800f3ae 	.word	0x0800f3ae
 8001d60:	200012d0 	.word	0x200012d0
 8001d64:	0800f3d8 	.word	0x0800f3d8
 8001d68:	0800f3ee 	.word	0x0800f3ee
 8001d6c:	20000be4 	.word	0x20000be4
 8001d70:	0800f2ba 	.word	0x0800f2ba
 8001d74:	0800f3f5 	.word	0x0800f3f5
 8001d78:	0800f36c 	.word	0x0800f36c

08001d7c <send_location_to_server>:

int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d80:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
	uint8_t command[256];  // Increased buffer size
	char hexString[131] = {0};
 8001d84:	2400      	movs	r4, #0
int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001d86:	460f      	mov	r7, r1
	char hexString[131] = {0};
 8001d88:	ae23      	add	r6, sp, #140	@ 0x8c
 8001d8a:	227f      	movs	r2, #127	@ 0x7f
 8001d8c:	4621      	mov	r1, r4
int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001d8e:	4605      	mov	r5, r0
	char hexString[131] = {0};
 8001d90:	a824      	add	r0, sp, #144	@ 0x90
 8001d92:	6034      	str	r4, [r6, #0]
 8001d94:	f009 f912 	bl	800afbc <memset>
	int count_check = 0;
	int result = generateLocationInfoMessage(location_info, hexString, 131);
 8001d98:	2283      	movs	r2, #131	@ 0x83
 8001d9a:	4631      	mov	r1, r6
 8001d9c:	4638      	mov	r0, r7
 8001d9e:	f7ff ff21 	bl	8001be4 <generateLocationInfoMessage>
	if (result < 0) {
 8001da2:	42a0      	cmp	r0, r4
 8001da4:	da05      	bge.n	8001db2 <send_location_to_server+0x36>
		uart_transmit_string(&huart1,(uint8_t*) "ERROR: FAILED to generate message string\n");
 8001da6:	492e      	ldr	r1, [pc, #184]	@ (8001e60 <send_location_to_server+0xe4>)
 8001da8:	482e      	ldr	r0, [pc, #184]	@ (8001e64 <send_location_to_server+0xe8>)
 8001daa:	f002 fd5f 	bl	800486c <uart_transmit_string>
		return 1;
 8001dae:	2001      	movs	r0, #1
 8001db0:	e02d      	b.n	8001e0e <send_location_to_server+0x92>
	}

	// Format the AT command with the hex message
	snprintf((char *) command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, hexString);
 8001db2:	4a2d      	ldr	r2, [pc, #180]	@ (8001e68 <send_location_to_server+0xec>)
 8001db4:	9600      	str	r6, [sp, #0]
 8001db6:	462b      	mov	r3, r5
 8001db8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dbc:	a844      	add	r0, sp, #272	@ 0x110
 8001dbe:	f009 f801 	bl	800adc4 <sniprintf>
	//snprintf((char *)command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, message);
	send_AT_command((char*)command);
 8001dc2:	a844      	add	r0, sp, #272	@ 0x110
 8001dc4:	f7ff f920 	bl	8001008 <send_AT_command>

	while(strstr((char *) response, "+QIURC") == NULL){
 8001dc8:	4f28      	ldr	r7, [pc, #160]	@ (8001e6c <send_location_to_server+0xf0>)
 8001dca:	4e29      	ldr	r6, [pc, #164]	@ (8001e70 <send_location_to_server+0xf4>)
			count_check = 0;
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		if (strstr((char*) response, "ERROR") != NULL){
 8001dcc:	f8df 80b0 	ldr.w	r8, [pc, #176]	@ 8001e80 <send_location_to_server+0x104>
	while(strstr((char *) response, "+QIURC") == NULL){
 8001dd0:	4639      	mov	r1, r7
 8001dd2:	4630      	mov	r0, r6
 8001dd4:	f009 f942 	bl	800b05c <strstr>
 8001dd8:	b170      	cbz	r0, 8001df8 <send_location_to_server+0x7c>
		count_check++;
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
		osDelay(100);
	}
	receive_response("Check sending to server\n");
 8001dda:	4826      	ldr	r0, [pc, #152]	@ (8001e74 <send_location_to_server+0xf8>)
 8001ddc:	f7ff f940 	bl	8001060 <receive_response>
	osDelay(100);
 8001de0:	2064      	movs	r0, #100	@ 0x64
 8001de2:	f005 fe1b 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001de6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001dea:	2100      	movs	r1, #0
 8001dec:	4820      	ldr	r0, [pc, #128]	@ (8001e70 <send_location_to_server+0xf4>)
 8001dee:	f009 f8e5 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001df2:	f7ff f919 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001df6:	e7da      	b.n	8001dae <send_location_to_server+0x32>
		if(count_check >= 100){
 8001df8:	2c64      	cmp	r4, #100	@ 0x64
 8001dfa:	d10c      	bne.n	8001e16 <send_location_to_server+0x9a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001dfc:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001e00:	2100      	movs	r1, #0
 8001e02:	481b      	ldr	r0, [pc, #108]	@ (8001e70 <send_location_to_server+0xf4>)
 8001e04:	f009 f8da 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001e08:	f7ff f90e 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001e0c:	2000      	movs	r0, #0
}
 8001e0e:	f50d 7d04 	add.w	sp, sp, #528	@ 0x210
 8001e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (strstr((char*) response, "ERROR") != NULL){
 8001e16:	4641      	mov	r1, r8
 8001e18:	4630      	mov	r0, r6
 8001e1a:	f009 f91f 	bl	800b05c <strstr>
 8001e1e:	4605      	mov	r5, r0
 8001e20:	2800      	cmp	r0, #0
 8001e22:	d1eb      	bne.n	8001dfc <send_location_to_server+0x80>
		 if (strstr((char*)response, "closed") != NULL) {
 8001e24:	4914      	ldr	r1, [pc, #80]	@ (8001e78 <send_location_to_server+0xfc>)
 8001e26:	4630      	mov	r0, r6
 8001e28:	f009 f918 	bl	800b05c <strstr>
 8001e2c:	b148      	cbz	r0, 8001e42 <send_location_to_server+0xc6>
			 memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001e2e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001e32:	4629      	mov	r1, r5
 8001e34:	480e      	ldr	r0, [pc, #56]	@ (8001e70 <send_location_to_server+0xf4>)
 8001e36:	f009 f8c1 	bl	800afbc <memset>
			 SIM_UART_ReInitializeRxDMA();
 8001e3a:	f7ff f8f5 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			 return 2;
 8001e3e:	2002      	movs	r0, #2
 8001e40:	e7e5      	b.n	8001e0e <send_location_to_server+0x92>
		count_check++;
 8001e42:	3401      	adds	r4, #1
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
 8001e44:	4a0d      	ldr	r2, [pc, #52]	@ (8001e7c <send_location_to_server+0x100>)
 8001e46:	4623      	mov	r3, r4
 8001e48:	2180      	movs	r1, #128	@ 0x80
 8001e4a:	a803      	add	r0, sp, #12
 8001e4c:	f008 ffba 	bl	800adc4 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 8001e50:	4804      	ldr	r0, [pc, #16]	@ (8001e64 <send_location_to_server+0xe8>)
 8001e52:	a903      	add	r1, sp, #12
 8001e54:	f002 fd0a 	bl	800486c <uart_transmit_string>
		osDelay(100);
 8001e58:	2064      	movs	r0, #100	@ 0x64
 8001e5a:	f005 fddf 	bl	8007a1c <osDelay>
 8001e5e:	e7b7      	b.n	8001dd0 <send_location_to_server+0x54>
 8001e60:	0800f3ae 	.word	0x0800f3ae
 8001e64:	200012d0 	.word	0x200012d0
 8001e68:	0800f3d8 	.word	0x0800f3d8
 8001e6c:	0800f3ee 	.word	0x0800f3ee
 8001e70:	20000be4 	.word	0x20000be4
 8001e74:	0800f3f5 	.word	0x0800f3f5
 8001e78:	0800f40e 	.word	0x0800f40e
 8001e7c:	0800f36c 	.word	0x0800f36c
 8001e80:	0800f2ba 	.word	0x0800f2ba

08001e84 <check_data_sent_to_server>:


int check_data_sent_to_server(int connect_id){
 8001e84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001e88:	4606      	mov	r6, r0
 8001e8a:	f5ad 7d05 	sub.w	sp, sp, #532	@ 0x214
	uint8_t command[256];
	int count_check = 0;
	uint8_t output[128];

	Debug_printf("\n\n---------------- IN QIRD: 0X1500h ------------------\n\n");
 8001e8e:	485e      	ldr	r0, [pc, #376]	@ (8002008 <check_data_sent_to_server+0x184>)
	snprintf((char *)command, sizeof(command), "AT+QIRD=%d,100\r\n", connect_id);
	send_AT_command((char*)command);
	while(strstr((char *) response, "+QIRD") == NULL){
 8001e90:	f8df 81b8 	ldr.w	r8, [pc, #440]	@ 800204c <check_data_sent_to_server+0x1c8>
 8001e94:	4f5d      	ldr	r7, [pc, #372]	@ (800200c <check_data_sent_to_server+0x188>)
		char output_elapsed[128];
		if (strstr((char*)response, "ERROR") != NULL){
 8001e96:	f8df 91b8 	ldr.w	r9, [pc, #440]	@ 8002050 <check_data_sent_to_server+0x1cc>
	Debug_printf("\n\n---------------- IN QIRD: 0X1500h ------------------\n\n");
 8001e9a:	f002 fcf7 	bl	800488c <Debug_printf>
	snprintf((char *)command, sizeof(command), "AT+QIRD=%d,100\r\n", connect_id);
 8001e9e:	4a5c      	ldr	r2, [pc, #368]	@ (8002010 <check_data_sent_to_server+0x18c>)
 8001ea0:	4633      	mov	r3, r6
 8001ea2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ea6:	a844      	add	r0, sp, #272	@ 0x110
 8001ea8:	f008 ff8c 	bl	800adc4 <sniprintf>
	send_AT_command((char*)command);
 8001eac:	a844      	add	r0, sp, #272	@ 0x110
 8001eae:	f7ff f8ab 	bl	8001008 <send_AT_command>
	int count_check = 0;
 8001eb2:	2500      	movs	r5, #0
	while(strstr((char *) response, "+QIRD") == NULL){
 8001eb4:	4641      	mov	r1, r8
 8001eb6:	4638      	mov	r0, r7
 8001eb8:	f009 f8d0 	bl	800b05c <strstr>
 8001ebc:	4604      	mov	r4, r0
 8001ebe:	b1d8      	cbz	r0, 8001ef8 <check_data_sent_to_server+0x74>
		snprintf(output_elapsed, 128, "Elapsed Time +QISEND: 0,0: %d\n", count_check);
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
		count_check++;
		//receive_response("Check received data from server\n");
	}
	receive_response("Check received data from server\n");
 8001ec0:	4854      	ldr	r0, [pc, #336]	@ (8002014 <check_data_sent_to_server+0x190>)
 8001ec2:	f7ff f8cd 	bl	8001060 <receive_response>
	char *token = strstr((char*)response, "+QIRD: ");
 8001ec6:	4954      	ldr	r1, [pc, #336]	@ (8002018 <check_data_sent_to_server+0x194>)
 8001ec8:	4850      	ldr	r0, [pc, #320]	@ (800200c <check_data_sent_to_server+0x188>)
 8001eca:	f009 f8c7 	bl	800b05c <strstr>
	int value = 0;

	if (token != NULL) {
 8001ece:	b110      	cbz	r0, 8001ed6 <check_data_sent_to_server+0x52>
		value = atoi(token + 7);  // Move past "+QIRD: " and convert to integer
 8001ed0:	3007      	adds	r0, #7
 8001ed2:	f007 f8f7 	bl	80090c4 <atoi>
	int value = 0;
 8001ed6:	4604      	mov	r4, r0
	}
	snprintf((char*)output, 128, "\nNumber of character received: %d\n", value);
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2180      	movs	r1, #128	@ 0x80
 8001edc:	4a4f      	ldr	r2, [pc, #316]	@ (800201c <check_data_sent_to_server+0x198>)
 8001ede:	a804      	add	r0, sp, #16
 8001ee0:	f008 ff70 	bl	800adc4 <sniprintf>
	uart_transmit_string(&huart1, output);
 8001ee4:	484e      	ldr	r0, [pc, #312]	@ (8002020 <check_data_sent_to_server+0x19c>)
 8001ee6:	a904      	add	r1, sp, #16
 8001ee8:	f002 fcc0 	bl	800486c <uart_transmit_string>
	if(value == 0) return 0;
 8001eec:	bb3c      	cbnz	r4, 8001f3e <check_data_sent_to_server+0xba>
	int value = 0;
 8001eee:	2000      	movs	r0, #0
	}
	receive_response("Check sending to server\n");
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();
	return 1;
}
 8001ef0:	f50d 7d05 	add.w	sp, sp, #532	@ 0x214
 8001ef4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (strstr((char*)response, "ERROR") != NULL){
 8001ef8:	4649      	mov	r1, r9
 8001efa:	4638      	mov	r0, r7
 8001efc:	f009 f8ae 	bl	800b05c <strstr>
 8001f00:	4601      	mov	r1, r0
 8001f02:	b118      	cbz	r0, 8001f0c <check_data_sent_to_server+0x88>
			Debug_printf("\n\n---------------- IN QIRD: 0X1500h: ERROR ------------------\n\n");
 8001f04:	4847      	ldr	r0, [pc, #284]	@ (8002024 <check_data_sent_to_server+0x1a0>)
			Debug_printf("\n\n---------------- IN QISEND: 0X0: ERROR ------------------\n\n");
 8001f06:	f002 fcc1 	bl	800488c <Debug_printf>
 8001f0a:	e062      	b.n	8001fd2 <check_data_sent_to_server+0x14e>
		if(count_check >= 100){
 8001f0c:	2d64      	cmp	r5, #100	@ 0x64
 8001f0e:	d107      	bne.n	8001f20 <check_data_sent_to_server+0x9c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001f10:	f44f 72c0 	mov.w	r2, #384	@ 0x180
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001f14:	483d      	ldr	r0, [pc, #244]	@ (800200c <check_data_sent_to_server+0x188>)
 8001f16:	f009 f851 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001f1a:	f7ff f885 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001f1e:	e7e6      	b.n	8001eee <check_data_sent_to_server+0x6a>
		osDelay(100);
 8001f20:	2064      	movs	r0, #100	@ 0x64
 8001f22:	f005 fd7b 	bl	8007a1c <osDelay>
		snprintf(output_elapsed, 128, "Elapsed Time +QISEND: 0,0: %d\n", count_check);
 8001f26:	462b      	mov	r3, r5
 8001f28:	4a3f      	ldr	r2, [pc, #252]	@ (8002028 <check_data_sent_to_server+0x1a4>)
 8001f2a:	2180      	movs	r1, #128	@ 0x80
 8001f2c:	a824      	add	r0, sp, #144	@ 0x90
 8001f2e:	f008 ff49 	bl	800adc4 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 8001f32:	483b      	ldr	r0, [pc, #236]	@ (8002020 <check_data_sent_to_server+0x19c>)
 8001f34:	a924      	add	r1, sp, #144	@ 0x90
 8001f36:	f002 fc99 	bl	800486c <uart_transmit_string>
		count_check++;
 8001f3a:	3501      	adds	r5, #1
 8001f3c:	e7ba      	b.n	8001eb4 <check_data_sent_to_server+0x30>
	uart_transmit_string(&huart1, (uint8_t*) "OUT OF receive data from server\n");
 8001f3e:	493b      	ldr	r1, [pc, #236]	@ (800202c <check_data_sent_to_server+0x1a8>)
 8001f40:	4837      	ldr	r0, [pc, #220]	@ (8002020 <check_data_sent_to_server+0x19c>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001f42:	4f3b      	ldr	r7, [pc, #236]	@ (8002030 <check_data_sent_to_server+0x1ac>)
		if (strstr((char*) response, "ERROR") != NULL){
 8001f44:	f8df 8108 	ldr.w	r8, [pc, #264]	@ 8002050 <check_data_sent_to_server+0x1cc>
	uart_transmit_string(&huart1, (uint8_t*) "OUT OF receive data from server\n");
 8001f48:	f002 fc90 	bl	800486c <uart_transmit_string>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001f4c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001f50:	2100      	movs	r1, #0
 8001f52:	482e      	ldr	r0, [pc, #184]	@ (800200c <check_data_sent_to_server+0x188>)
 8001f54:	f009 f832 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001f58:	f7ff f866 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	Debug_printf("\n\n---------------- IN QISEND: 0X0 ------------------\n\n");
 8001f5c:	4835      	ldr	r0, [pc, #212]	@ (8002034 <check_data_sent_to_server+0x1b0>)
 8001f5e:	f002 fc95 	bl	800488c <Debug_printf>
	snprintf((char *)command, sizeof(command), "AT+QISEND=%d,0\r\n", connect_id);
 8001f62:	4633      	mov	r3, r6
 8001f64:	4a34      	ldr	r2, [pc, #208]	@ (8002038 <check_data_sent_to_server+0x1b4>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001f66:	4e29      	ldr	r6, [pc, #164]	@ (800200c <check_data_sent_to_server+0x188>)
	snprintf((char *)command, sizeof(command), "AT+QISEND=%d,0\r\n", connect_id);
 8001f68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f6c:	a844      	add	r0, sp, #272	@ 0x110
 8001f6e:	f008 ff29 	bl	800adc4 <sniprintf>
	send_AT_command((char*)command);
 8001f72:	a844      	add	r0, sp, #272	@ 0x110
 8001f74:	f7ff f848 	bl	8001008 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001f78:	4639      	mov	r1, r7
 8001f7a:	4630      	mov	r0, r6
 8001f7c:	f009 f86e 	bl	800b05c <strstr>
 8001f80:	4604      	mov	r4, r0
 8001f82:	b320      	cbz	r0, 8001fce <check_data_sent_to_server+0x14a>
	int result = sscanf((char*)response, "AT+QISEND=0,0 +QISEND: %d,%d,%d", &sentBytes, &ackedBytes, &unackedBytes);
 8001f84:	ac24      	add	r4, sp, #144	@ 0x90
 8001f86:	492d      	ldr	r1, [pc, #180]	@ (800203c <check_data_sent_to_server+0x1b8>)
 8001f88:	4820      	ldr	r0, [pc, #128]	@ (800200c <check_data_sent_to_server+0x188>)
 8001f8a:	9400      	str	r4, [sp, #0]
 8001f8c:	ab03      	add	r3, sp, #12
 8001f8e:	aa02      	add	r2, sp, #8
 8001f90:	f008 ff6c 	bl	800ae6c <siscanf>
	snprintf((char *)output, 128, "Lost Transmit BYTES: %d\n", unackedBytes);
 8001f94:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8001f96:	4a2a      	ldr	r2, [pc, #168]	@ (8002040 <check_data_sent_to_server+0x1bc>)
	int result = sscanf((char*)response, "AT+QISEND=0,0 +QISEND: %d,%d,%d", &sentBytes, &ackedBytes, &unackedBytes);
 8001f98:	4605      	mov	r5, r0
	snprintf((char *)output, 128, "Lost Transmit BYTES: %d\n", unackedBytes);
 8001f9a:	2180      	movs	r1, #128	@ 0x80
 8001f9c:	a804      	add	r0, sp, #16
 8001f9e:	f008 ff11 	bl	800adc4 <sniprintf>
	uart_transmit_string(&huart1, output);
 8001fa2:	481f      	ldr	r0, [pc, #124]	@ (8002020 <check_data_sent_to_server+0x19c>)
 8001fa4:	a904      	add	r1, sp, #16
 8001fa6:	f002 fc61 	bl	800486c <uart_transmit_string>
	if (result == 3) {
 8001faa:	2d03      	cmp	r5, #3
 8001fac:	d102      	bne.n	8001fb4 <check_data_sent_to_server+0x130>
		if (unackedBytes > 0) {
 8001fae:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	dc9c      	bgt.n	8001eee <check_data_sent_to_server+0x6a>
	receive_response("Check sending to server\n");
 8001fb4:	4823      	ldr	r0, [pc, #140]	@ (8002044 <check_data_sent_to_server+0x1c0>)
 8001fb6:	f7ff f853 	bl	8001060 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001fba:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4812      	ldr	r0, [pc, #72]	@ (800200c <check_data_sent_to_server+0x188>)
 8001fc2:	f008 fffb 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001fc6:	f7ff f82f 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001fca:	2001      	movs	r0, #1
 8001fcc:	e790      	b.n	8001ef0 <check_data_sent_to_server+0x6c>
		if(count_check >= 100){
 8001fce:	2d64      	cmp	r5, #100	@ 0x64
 8001fd0:	d103      	bne.n	8001fda <check_data_sent_to_server+0x156>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001fd2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001fd6:	4621      	mov	r1, r4
 8001fd8:	e79c      	b.n	8001f14 <check_data_sent_to_server+0x90>
		if (strstr((char*) response, "ERROR") != NULL){
 8001fda:	4641      	mov	r1, r8
 8001fdc:	4630      	mov	r0, r6
 8001fde:	f009 f83d 	bl	800b05c <strstr>
 8001fe2:	b108      	cbz	r0, 8001fe8 <check_data_sent_to_server+0x164>
			Debug_printf("\n\n---------------- IN QISEND: 0X0: ERROR ------------------\n\n");
 8001fe4:	4818      	ldr	r0, [pc, #96]	@ (8002048 <check_data_sent_to_server+0x1c4>)
 8001fe6:	e78e      	b.n	8001f06 <check_data_sent_to_server+0x82>
		count_check++;
 8001fe8:	3501      	adds	r5, #1
		osDelay(100);
 8001fea:	2064      	movs	r0, #100	@ 0x64
 8001fec:	f005 fd16 	bl	8007a1c <osDelay>
		snprintf(output_elapsed, 128, "Elapsed Time +QISEND: 0,0: %d\n", count_check);
 8001ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8002028 <check_data_sent_to_server+0x1a4>)
 8001ff2:	462b      	mov	r3, r5
 8001ff4:	2180      	movs	r1, #128	@ 0x80
 8001ff6:	a824      	add	r0, sp, #144	@ 0x90
 8001ff8:	f008 fee4 	bl	800adc4 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 8001ffc:	4808      	ldr	r0, [pc, #32]	@ (8002020 <check_data_sent_to_server+0x19c>)
 8001ffe:	a924      	add	r1, sp, #144	@ 0x90
 8002000:	f002 fc34 	bl	800486c <uart_transmit_string>
 8002004:	e7b8      	b.n	8001f78 <check_data_sent_to_server+0xf4>
 8002006:	bf00      	nop
 8002008:	0800f415 	.word	0x0800f415
 800200c:	20000be4 	.word	0x20000be4
 8002010:	0800f44e 	.word	0x0800f44e
 8002014:	0800f4c4 	.word	0x0800f4c4
 8002018:	0800f4e5 	.word	0x0800f4e5
 800201c:	0800f4ed 	.word	0x0800f4ed
 8002020:	200012d0 	.word	0x200012d0
 8002024:	0800f45f 	.word	0x0800f45f
 8002028:	0800f49f 	.word	0x0800f49f
 800202c:	0800f510 	.word	0x0800f510
 8002030:	0800efe3 	.word	0x0800efe3
 8002034:	0800f531 	.word	0x0800f531
 8002038:	0800f568 	.word	0x0800f568
 800203c:	0800f5b7 	.word	0x0800f5b7
 8002040:	0800f5d7 	.word	0x0800f5d7
 8002044:	0800f3f5 	.word	0x0800f3f5
 8002048:	0800f579 	.word	0x0800f579
 800204c:	0800f4be 	.word	0x0800f4be
 8002050:	0800f2ba 	.word	0x0800f2ba

08002054 <close_connection>:


int close_connection(int connect_id){
 8002054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002056:	b0c1      	sub	sp, #260	@ 0x104
 8002058:	4603      	mov	r3, r0
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QICLOSE=%d\r\n", connect_id);
 800205a:	4a1e      	ldr	r2, [pc, #120]	@ (80020d4 <close_connection+0x80>)
	send_AT_command((char*)command);
	int count_check = 0;
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800205c:	4e1e      	ldr	r6, [pc, #120]	@ (80020d8 <close_connection+0x84>)
 800205e:	4d1f      	ldr	r5, [pc, #124]	@ (80020dc <close_connection+0x88>)
		receive_response("Check CLOSING to server\n");
 8002060:	4f1f      	ldr	r7, [pc, #124]	@ (80020e0 <close_connection+0x8c>)
	snprintf((char *)command, sizeof(command), "AT+QICLOSE=%d\r\n", connect_id);
 8002062:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002066:	4668      	mov	r0, sp
 8002068:	f008 feac 	bl	800adc4 <sniprintf>
	send_AT_command((char*)command);
 800206c:	4668      	mov	r0, sp
 800206e:	f7fe ffcb 	bl	8001008 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8002072:	2406      	movs	r4, #6
 8002074:	4631      	mov	r1, r6
 8002076:	4628      	mov	r0, r5
 8002078:	f008 fff0 	bl	800b05c <strstr>
 800207c:	b178      	cbz	r0, 800209e <close_connection+0x4a>
			return 0;
		}
		osDelay(1000);
		count_check++;
	}
	receive_response("Check CLOSING to server\n");
 800207e:	4818      	ldr	r0, [pc, #96]	@ (80020e0 <close_connection+0x8c>)
 8002080:	f7fe ffee 	bl	8001060 <receive_response>
	osDelay(100);
 8002084:	2064      	movs	r0, #100	@ 0x64
 8002086:	f005 fcc9 	bl	8007a1c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800208a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800208e:	2100      	movs	r1, #0
 8002090:	4812      	ldr	r0, [pc, #72]	@ (80020dc <close_connection+0x88>)
 8002092:	f008 ff93 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8002096:	f7fe ffc7 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	return 1;
 800209a:	2001      	movs	r0, #1
 800209c:	e010      	b.n	80020c0 <close_connection+0x6c>
		receive_response("Check CLOSING to server\n");
 800209e:	4638      	mov	r0, r7
 80020a0:	f7fe ffde 	bl	8001060 <receive_response>
		if (strstr((char*)response, "ERROR") != NULL){
 80020a4:	490f      	ldr	r1, [pc, #60]	@ (80020e4 <close_connection+0x90>)
 80020a6:	4628      	mov	r0, r5
 80020a8:	f008 ffd8 	bl	800b05c <strstr>
 80020ac:	b150      	cbz	r0, 80020c4 <close_connection+0x70>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80020ae:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80020b2:	2100      	movs	r1, #0
 80020b4:	4809      	ldr	r0, [pc, #36]	@ (80020dc <close_connection+0x88>)
 80020b6:	f008 ff81 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 80020ba:	f7fe ffb5 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 0;
 80020be:	2000      	movs	r0, #0
}
 80020c0:	b041      	add	sp, #260	@ 0x104
 80020c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(count_check >= 5){
 80020c4:	3c01      	subs	r4, #1
 80020c6:	d0f2      	beq.n	80020ae <close_connection+0x5a>
		osDelay(1000);
 80020c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020cc:	f005 fca6 	bl	8007a1c <osDelay>
		count_check++;
 80020d0:	e7d0      	b.n	8002074 <close_connection+0x20>
 80020d2:	bf00      	nop
 80020d4:	0800f5f0 	.word	0x0800f5f0
 80020d8:	0800efe3 	.word	0x0800efe3
 80020dc:	20000be4 	.word	0x20000be4
 80020e0:	0800f600 	.word	0x0800f600
 80020e4:	0800f2ba 	.word	0x0800f2ba

080020e8 <extract_time_CCLK>:


int extract_time_CCLK(uint8_t* message){
 80020e8:	b510      	push	{r4, lr}
 80020ea:	b0ae      	sub	sp, #184	@ 0xb8
	int year, month, day, hour, minute, second, timezone;
	uint8_t output_buffer[128];

	sscanf((char*) message, "AT+CCLK?\r\n+CCLK: \"%2d/%2d/%2d,%2d:%2d:%2d%2d\"",
 80020ec:	ab0d      	add	r3, sp, #52	@ 0x34
 80020ee:	9304      	str	r3, [sp, #16]
 80020f0:	ab0c      	add	r3, sp, #48	@ 0x30
 80020f2:	9303      	str	r3, [sp, #12]
 80020f4:	ab0b      	add	r3, sp, #44	@ 0x2c
 80020f6:	9302      	str	r3, [sp, #8]
 80020f8:	ab0a      	add	r3, sp, #40	@ 0x28
 80020fa:	9301      	str	r3, [sp, #4]
 80020fc:	ab09      	add	r3, sp, #36	@ 0x24
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	aa07      	add	r2, sp, #28
 8002102:	ab08      	add	r3, sp, #32
 8002104:	4925      	ldr	r1, [pc, #148]	@ (800219c <extract_time_CCLK+0xb4>)
 8002106:	f008 feb1 	bl	800ae6c <siscanf>
						&year, &month, &day, &hour, &minute, &second, &timezone);
	hour += 1;
 800210a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800210c:	1c5a      	adds	r2, r3, #1
	if (hour >= 24) {
 800210e:	2a17      	cmp	r2, #23
		hour -= 24;
 8002110:	bfc3      	ittte	gt
 8002112:	3b17      	subgt	r3, #23
 8002114:	930a      	strgt	r3, [sp, #40]	@ 0x28
		day += 1;
 8002116:	9b09      	ldrgt	r3, [sp, #36]	@ 0x24
	hour += 1;
 8002118:	920a      	strle	r2, [sp, #40]	@ 0x28
		day += 1;
 800211a:	bfc4      	itt	gt
 800211c:	3301      	addgt	r3, #1
 800211e:	9309      	strgt	r3, [sp, #36]	@ 0x24
		// Simplified example: Add code here to handle month/day overflow as needed
	}
	if(year < 24) return 0;
 8002120:	9b07      	ldr	r3, [sp, #28]
 8002122:	2b17      	cmp	r3, #23
 8002124:	dd37      	ble.n	8002196 <extract_time_CCLK+0xae>
	rmc_jt.date.Yr = year;
 8002126:	4c1e      	ldr	r4, [pc, #120]	@ (80021a0 <extract_time_CCLK+0xb8>)
	rmc_jt.date.Mon = month;
	rmc_jt.date.Day = day;
	rmc_jt.tim.hour = hour;
 8002128:	980a      	ldr	r0, [sp, #40]	@ 0x28
	rmc_jt.tim.min = minute;
 800212a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
	rmc_jt.tim.sec = second;
 800212c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
	rmc_jt.date.Yr = year;
 800212e:	61a3      	str	r3, [r4, #24]
	rmc_jt.date.Mon = month;
 8002130:	9b08      	ldr	r3, [sp, #32]
 8002132:	6163      	str	r3, [r4, #20]
	rmc_jt.tim.hour = hour;
 8002134:	6020      	str	r0, [r4, #0]
	rmc_jt.date.Day = day;
 8002136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
	rmc_jt.tim.min = minute;
 8002138:	6061      	str	r1, [r4, #4]
	rmc_jt.tim.sec = second;
 800213a:	60a2      	str	r2, [r4, #8]
	set_time(hour, minute, second);
 800213c:	b2c9      	uxtb	r1, r1
 800213e:	b2d2      	uxtb	r2, r2
 8002140:	b2c0      	uxtb	r0, r0
	rmc_jt.date.Day = day;
 8002142:	6123      	str	r3, [r4, #16]
	set_time(hour, minute, second);
 8002144:	f000 fecc 	bl	8002ee0 <set_time>
	set_date(year, month, day);
 8002148:	f89d 2024 	ldrb.w	r2, [sp, #36]	@ 0x24
 800214c:	f89d 1020 	ldrb.w	r1, [sp, #32]
 8002150:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8002154:	f000 fee2 	bl	8002f1c <set_date>
	snprintf((char*)output_buffer, 128, "Adjusted time to GMT+8: 20%02d/%02d/%02d, %02d:%02d:%02d\n", rmc_jt.date.Yr, rmc_jt.date.Mon, rmc_jt.date.Day, rmc_jt.tim.hour, rmc_jt.tim.min, rmc_jt.tim.sec);
 8002158:	68a3      	ldr	r3, [r4, #8]
 800215a:	9304      	str	r3, [sp, #16]
 800215c:	6863      	ldr	r3, [r4, #4]
 800215e:	9303      	str	r3, [sp, #12]
 8002160:	6823      	ldr	r3, [r4, #0]
 8002162:	9302      	str	r3, [sp, #8]
 8002164:	6923      	ldr	r3, [r4, #16]
 8002166:	9301      	str	r3, [sp, #4]
 8002168:	6963      	ldr	r3, [r4, #20]
 800216a:	9300      	str	r3, [sp, #0]
 800216c:	69a3      	ldr	r3, [r4, #24]
 800216e:	4a0d      	ldr	r2, [pc, #52]	@ (80021a4 <extract_time_CCLK+0xbc>)
 8002170:	2180      	movs	r1, #128	@ 0x80
 8002172:	a80e      	add	r0, sp, #56	@ 0x38
 8002174:	f008 fe26 	bl	800adc4 <sniprintf>
	uart_transmit_string(&huart1, (uint8_t*) "RTC Time: ");
 8002178:	490b      	ldr	r1, [pc, #44]	@ (80021a8 <extract_time_CCLK+0xc0>)
 800217a:	480c      	ldr	r0, [pc, #48]	@ (80021ac <extract_time_CCLK+0xc4>)
 800217c:	f002 fb76 	bl	800486c <uart_transmit_string>
	uart_transmit_string(&huart1, (uint8_t*) "\n");
 8002180:	490b      	ldr	r1, [pc, #44]	@ (80021b0 <extract_time_CCLK+0xc8>)
 8002182:	480a      	ldr	r0, [pc, #40]	@ (80021ac <extract_time_CCLK+0xc4>)
 8002184:	f002 fb72 	bl	800486c <uart_transmit_string>
	uart_transmit_string(&huart1, output_buffer);
 8002188:	4808      	ldr	r0, [pc, #32]	@ (80021ac <extract_time_CCLK+0xc4>)
 800218a:	a90e      	add	r1, sp, #56	@ 0x38
 800218c:	f002 fb6e 	bl	800486c <uart_transmit_string>
	return 1;
 8002190:	2001      	movs	r0, #1
}
 8002192:	b02e      	add	sp, #184	@ 0xb8
 8002194:	bd10      	pop	{r4, pc}
	if(year < 24) return 0;
 8002196:	2000      	movs	r0, #0
 8002198:	e7fb      	b.n	8002192 <extract_time_CCLK+0xaa>
 800219a:	bf00      	nop
 800219c:	0800f619 	.word	0x0800f619
 80021a0:	20000b68 	.word	0x20000b68
 80021a4:	0800f647 	.word	0x0800f647
 80021a8:	0800f681 	.word	0x0800f681
 80021ac:	200012d0 	.word	0x200012d0
 80021b0:	0800fd43 	.word	0x0800fd43

080021b4 <getCurrentTime>:


int getCurrentTime(){
 80021b4:	b570      	push	{r4, r5, r6, lr}
	int count_check = 0;
	send_AT_command("AT+CCLK?\r\n");
 80021b6:	4818      	ldr	r0, [pc, #96]	@ (8002218 <getCurrentTime+0x64>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80021b8:	4d18      	ldr	r5, [pc, #96]	@ (800221c <getCurrentTime+0x68>)
			count_check = 0;
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		receive_response("Get time\n");
 80021ba:	4e19      	ldr	r6, [pc, #100]	@ (8002220 <getCurrentTime+0x6c>)
	send_AT_command("AT+CCLK?\r\n");
 80021bc:	f7fe ff24 	bl	8001008 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80021c0:	2404      	movs	r4, #4
 80021c2:	4818      	ldr	r0, [pc, #96]	@ (8002224 <getCurrentTime+0x70>)
 80021c4:	4629      	mov	r1, r5
 80021c6:	f008 ff49 	bl	800b05c <strstr>
 80021ca:	b190      	cbz	r0, 80021f2 <getCurrentTime+0x3e>
		osDelay(100);
		count_check++;
	}
	receive_response("Get time\n");
 80021cc:	4814      	ldr	r0, [pc, #80]	@ (8002220 <getCurrentTime+0x6c>)
 80021ce:	f7fe ff47 	bl	8001060 <receive_response>
	int result_extract = extract_time_CCLK(response);
 80021d2:	4814      	ldr	r0, [pc, #80]	@ (8002224 <getCurrentTime+0x70>)
 80021d4:	f7ff ff88 	bl	80020e8 <extract_time_CCLK>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80021d8:	f44f 72c0 	mov.w	r2, #384	@ 0x180
	int result_extract = extract_time_CCLK(response);
 80021dc:	4604      	mov	r4, r0
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80021de:	2100      	movs	r1, #0
 80021e0:	4810      	ldr	r0, [pc, #64]	@ (8002224 <getCurrentTime+0x70>)
 80021e2:	f008 feeb 	bl	800afbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80021e6:	f7fe ff1f 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
	if(result_extract)
 80021ea:	1e20      	subs	r0, r4, #0
 80021ec:	bf18      	it	ne
 80021ee:	2001      	movne	r0, #1
 80021f0:	e00a      	b.n	8002208 <getCurrentTime+0x54>
		if(count_check >= 3 ){
 80021f2:	3c01      	subs	r4, #1
 80021f4:	d109      	bne.n	800220a <getCurrentTime+0x56>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80021f6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80021fa:	4621      	mov	r1, r4
 80021fc:	4809      	ldr	r0, [pc, #36]	@ (8002224 <getCurrentTime+0x70>)
 80021fe:	f008 fedd 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8002202:	f7fe ff11 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8002206:	4620      	mov	r0, r4
		return 1;
	else return 0;
}
 8002208:	bd70      	pop	{r4, r5, r6, pc}
		receive_response("Get time\n");
 800220a:	4630      	mov	r0, r6
 800220c:	f7fe ff28 	bl	8001060 <receive_response>
		osDelay(100);
 8002210:	2064      	movs	r0, #100	@ 0x64
 8002212:	f005 fc03 	bl	8007a1c <osDelay>
		count_check++;
 8002216:	e7d4      	b.n	80021c2 <getCurrentTime+0xe>
 8002218:	0800f68c 	.word	0x0800f68c
 800221c:	0800efe3 	.word	0x0800efe3
 8002220:	0800f697 	.word	0x0800f697
 8002224:	20000be4 	.word	0x20000be4

08002228 <receiveRMCDataWithAddrGSM>:


void receiveRMCDataWithAddrGSM(){
 8002228:	b570      	push	{r4, r5, r6, lr}
	uint8_t output_buffer[70];
	uart_transmit_string(&huart1, (uint8_t*)"\\Inside Receiving Data at GSM\n\n");
	osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 800222a:	4e56      	ldr	r6, [pc, #344]	@ (8002384 <receiveRMCDataWithAddrGSM+0x15c>)
	uart_transmit_string(&huart1, (uint8_t*)"\\Inside Receiving Data at GSM\n\n");
 800222c:	4956      	ldr	r1, [pc, #344]	@ (8002388 <receiveRMCDataWithAddrGSM+0x160>)
 800222e:	4857      	ldr	r0, [pc, #348]	@ (800238c <receiveRMCDataWithAddrGSM+0x164>)
void receiveRMCDataWithAddrGSM(){
 8002230:	b09e      	sub	sp, #120	@ 0x78
	uart_transmit_string(&huart1, (uint8_t*)"\\Inside Receiving Data at GSM\n\n");
 8002232:	f002 fb1b 	bl	800486c <uart_transmit_string>
	osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 8002236:	6831      	ldr	r1, [r6, #0]
 8002238:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800223c:	a809      	add	r0, sp, #36	@ 0x24
 800223e:	f005 fcc7 	bl	8007bd0 <osMailGet>
	if(evt.status == osEventMail){
 8002242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002244:	2b20      	cmp	r3, #32
 8002246:	f040 8097 	bne.w	8002378 <receiveRMCDataWithAddrGSM+0x150>
		uart_transmit_string(&huart1, (uint8_t*)"\n\nReceived  ADDRESS Data at GSM: \n");
 800224a:	4951      	ldr	r1, [pc, #324]	@ (8002390 <receiveRMCDataWithAddrGSM+0x168>)
 800224c:	484f      	ldr	r0, [pc, #316]	@ (800238c <receiveRMCDataWithAddrGSM+0x164>)
		uart_transmit_string(&huart1, (uint8_t*)"Address received from MAIL QUEUE: \n");
		GSM_MAIL_STRUCT *receivedData = (GSM_MAIL_STRUCT *)evt.value.p;
		current_addr_gsm = receivedData->address;
 800224e:	4c51      	ldr	r4, [pc, #324]	@ (8002394 <receiveRMCDataWithAddrGSM+0x16c>)
		uart_transmit_string(&huart1, (uint8_t*)"\n\nReceived  ADDRESS Data at GSM: \n");
 8002250:	f002 fb0c 	bl	800486c <uart_transmit_string>
		uart_transmit_string(&huart1, (uint8_t*)"Address received from MAIL QUEUE: \n");
 8002254:	4950      	ldr	r1, [pc, #320]	@ (8002398 <receiveRMCDataWithAddrGSM+0x170>)
 8002256:	484d      	ldr	r0, [pc, #308]	@ (800238c <receiveRMCDataWithAddrGSM+0x164>)
 8002258:	f002 fb08 	bl	800486c <uart_transmit_string>
		GSM_MAIL_STRUCT *receivedData = (GSM_MAIL_STRUCT *)evt.value.p;
 800225c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
		if(checkAddrExistInQueue(current_addr_gsm, &result_addr_queue) == 0 || (current_addr_gsm >= end_addr_disconnect && current_addr_gsm <= (FLASH_END_ADDRESS - 0x100))){
 800225e:	494f      	ldr	r1, [pc, #316]	@ (800239c <receiveRMCDataWithAddrGSM+0x174>)
		current_addr_gsm = receivedData->address;
 8002260:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8002262:	6023      	str	r3, [r4, #0]
		if(checkAddrExistInQueue(current_addr_gsm, &result_addr_queue) == 0 || (current_addr_gsm >= end_addr_disconnect && current_addr_gsm <= (FLASH_END_ADDRESS - 0x100))){
 8002264:	6820      	ldr	r0, [r4, #0]
 8002266:	f000 fdbd 	bl	8002de4 <checkAddrExistInQueue>
 800226a:	b140      	cbz	r0, 800227e <receiveRMCDataWithAddrGSM+0x56>
 800226c:	4b4c      	ldr	r3, [pc, #304]	@ (80023a0 <receiveRMCDataWithAddrGSM+0x178>)
 800226e:	6822      	ldr	r2, [r4, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d37b      	bcc.n	800236e <receiveRMCDataWithAddrGSM+0x146>
 8002276:	6823      	ldr	r3, [r4, #0]
 8002278:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 800227c:	d877      	bhi.n	800236e <receiveRMCDataWithAddrGSM+0x146>
//			current_addr_gsm = receivedData->address;
			Debug_printf("Saving data to variable to send to the server\n");
 800227e:	4849      	ldr	r0, [pc, #292]	@ (80023a4 <receiveRMCDataWithAddrGSM+0x17c>)
 8002280:	f002 fb04 	bl	800488c <Debug_printf>
			Debug_printf("\n---------- Current data accepted at address: %08lx----------\n", current_addr_gsm);
 8002284:	6821      	ldr	r1, [r4, #0]
 8002286:	4848      	ldr	r0, [pc, #288]	@ (80023a8 <receiveRMCDataWithAddrGSM+0x180>)
			rmc_jt.lcation.latitude = receivedData->rmc.lcation.latitude;
 8002288:	4c48      	ldr	r4, [pc, #288]	@ (80023ac <receiveRMCDataWithAddrGSM+0x184>)
			Debug_printf("\n---------- Current data accepted at address: %08lx----------\n", current_addr_gsm);
 800228a:	f002 faff 	bl	800488c <Debug_printf>
			rmc_jt.lcation.latitude = receivedData->rmc.lcation.latitude;
 800228e:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	@ 0x38
 8002292:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
			rmc_jt.lcation.longitude = receivedData->rmc.lcation.longitude;
 8002296:	e9d5 2312 	ldrd	r2, r3, [r5, #72]	@ 0x48
 800229a:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
			rmc_jt.speed = receivedData->rmc.speed;
 800229e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80022a0:	62a3      	str	r3, [r4, #40]	@ 0x28
			rmc_jt.course = receivedData->rmc.course;
 80022a2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80022a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
			rmc_jt.lcation.NS = receivedData->rmc.lcation.NS;
 80022a6:	f895 3040 	ldrb.w	r3, [r5, #64]	@ 0x40
 80022aa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
			rmc_jt.lcation.EW = receivedData->rmc.lcation.EW;
 80022ae:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 80022b2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
			rmc_jt.isValid = receivedData->rmc.isValid;
 80022b6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80022b8:	6323      	str	r3, [r4, #48]	@ 0x30
			rmc_jt.date.Yr = receivedData->rmc.date.Yr;
 80022ba:	69ab      	ldr	r3, [r5, #24]
 80022bc:	61a3      	str	r3, [r4, #24]
			rmc_jt.date.Mon = receivedData->rmc.date.Mon;
 80022be:	696b      	ldr	r3, [r5, #20]
			rmc_jt.date.Day = receivedData->rmc.date.Day;
			rmc_jt.tim.hour = receivedData->rmc.tim.hour;
			rmc_jt.tim.min = receivedData->rmc.tim.min;
 80022c0:	686a      	ldr	r2, [r5, #4]
			rmc_jt.tim.sec = receivedData->rmc.tim.sec;
 80022c2:	68a9      	ldr	r1, [r5, #8]
			rmc_jt.date.Mon = receivedData->rmc.date.Mon;
 80022c4:	6163      	str	r3, [r4, #20]
			rmc_jt.date.Day = receivedData->rmc.date.Day;
 80022c6:	692b      	ldr	r3, [r5, #16]
 80022c8:	6123      	str	r3, [r4, #16]
			rmc_jt.tim.hour = receivedData->rmc.tim.hour;
 80022ca:	682b      	ldr	r3, [r5, #0]
 80022cc:	6023      	str	r3, [r4, #0]
			rmc_jt.tim.min = receivedData->rmc.tim.min;
 80022ce:	6062      	str	r2, [r4, #4]
			rmc_jt.tim.sec = receivedData->rmc.tim.sec;
 80022d0:	60a1      	str	r1, [r4, #8]

			snprintf((char *)output_buffer, sizeof(output_buffer), "Time SENDING TO SERVER at GSM: %d:%d:%d\n", rmc_jt.tim.hour, rmc_jt.tim.min, rmc_jt.tim.sec);
 80022d2:	a80c      	add	r0, sp, #48	@ 0x30
 80022d4:	e9cd 2100 	strd	r2, r1, [sp]
 80022d8:	4a35      	ldr	r2, [pc, #212]	@ (80023b0 <receiveRMCDataWithAddrGSM+0x188>)
 80022da:	2146      	movs	r1, #70	@ 0x46
 80022dc:	f008 fd72 	bl	800adc4 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 80022e0:	482a      	ldr	r0, [pc, #168]	@ (800238c <receiveRMCDataWithAddrGSM+0x164>)
 80022e2:	a90c      	add	r1, sp, #48	@ 0x30
 80022e4:	f002 fac2 	bl	800486c <uart_transmit_string>

			snprintf((char *)output_buffer, sizeof(output_buffer), "Date SENDING TO SERVER at GSM: %d/%d/%d\n", rmc_jt.date.Day, rmc_jt.date.Mon, rmc_jt.date.Yr);
 80022e8:	69a3      	ldr	r3, [r4, #24]
 80022ea:	9301      	str	r3, [sp, #4]
 80022ec:	6963      	ldr	r3, [r4, #20]
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	6923      	ldr	r3, [r4, #16]
 80022f2:	4a30      	ldr	r2, [pc, #192]	@ (80023b4 <receiveRMCDataWithAddrGSM+0x18c>)
 80022f4:	2146      	movs	r1, #70	@ 0x46
 80022f6:	a80c      	add	r0, sp, #48	@ 0x30
 80022f8:	f008 fd64 	bl	800adc4 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 80022fc:	4823      	ldr	r0, [pc, #140]	@ (800238c <receiveRMCDataWithAddrGSM+0x164>)
 80022fe:	a90c      	add	r1, sp, #48	@ 0x30
 8002300:	f002 fab4 	bl	800486c <uart_transmit_string>

			snprintf((char *)output_buffer, sizeof(output_buffer), "Location SENDING TO SERVER at GSM: %.6f %c, %.6f %c\n", rmc_jt.lcation.latitude, rmc_jt.lcation.NS, rmc_jt.lcation.longitude, receivedData->rmc.lcation.EW);
 8002304:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 8002308:	9306      	str	r3, [sp, #24]
 800230a:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	@ 0x48
 800230e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002312:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8002316:	9302      	str	r3, [sp, #8]
 8002318:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 800231c:	2146      	movs	r1, #70	@ 0x46
 800231e:	e9cd 2300 	strd	r2, r3, [sp]
 8002322:	a80c      	add	r0, sp, #48	@ 0x30
 8002324:	4a24      	ldr	r2, [pc, #144]	@ (80023b8 <receiveRMCDataWithAddrGSM+0x190>)
 8002326:	f008 fd4d 	bl	800adc4 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 800232a:	4818      	ldr	r0, [pc, #96]	@ (800238c <receiveRMCDataWithAddrGSM+0x164>)
 800232c:	a90c      	add	r1, sp, #48	@ 0x30
 800232e:	f002 fa9d 	bl	800486c <uart_transmit_string>

			snprintf((char *)output_buffer, sizeof(output_buffer),"Speed SENDING TO SERVER at GSM: %.2f, Course: %.2f, Valid: %d\n", rmc_jt.speed, rmc_jt.course, rmc_jt.isValid);
 8002332:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002334:	9304      	str	r3, [sp, #16]
 8002336:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002338:	f7fe f916 	bl	8000568 <__aeabi_f2d>
 800233c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002340:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002342:	f7fe f911 	bl	8000568 <__aeabi_f2d>
 8002346:	4a1d      	ldr	r2, [pc, #116]	@ (80023bc <receiveRMCDataWithAddrGSM+0x194>)
 8002348:	e9cd 0100 	strd	r0, r1, [sp]
 800234c:	2146      	movs	r1, #70	@ 0x46
 800234e:	a80c      	add	r0, sp, #48	@ 0x30
 8002350:	f008 fd38 	bl	800adc4 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 8002354:	480d      	ldr	r0, [pc, #52]	@ (800238c <receiveRMCDataWithAddrGSM+0x164>)
 8002356:	a90c      	add	r1, sp, #48	@ 0x30
 8002358:	f002 fa88 	bl	800486c <uart_transmit_string>

			received_RMC = 1;
 800235c:	4b18      	ldr	r3, [pc, #96]	@ (80023c0 <receiveRMCDataWithAddrGSM+0x198>)
 800235e:	2201      	movs	r2, #1
 8002360:	601a      	str	r2, [r3, #0]
		}
		else{
			Debug_printf("\n----------------Have sent data in this address successfully already: %08lx ----------------\n", receivedData->address);
		}
		osMailFree(RMC_MailQGSMId, receivedData);
 8002362:	6830      	ldr	r0, [r6, #0]
 8002364:	4629      	mov	r1, r5
 8002366:	f005 fc6c 	bl	8007c42 <osMailFree>
	}
	else{
		Debug_printf("There is no address mail left\n");
	}
}
 800236a:	b01e      	add	sp, #120	@ 0x78
 800236c:	bd70      	pop	{r4, r5, r6, pc}
			Debug_printf("\n----------------Have sent data in this address successfully already: %08lx ----------------\n", receivedData->address);
 800236e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8002370:	4814      	ldr	r0, [pc, #80]	@ (80023c4 <receiveRMCDataWithAddrGSM+0x19c>)
 8002372:	f002 fa8b 	bl	800488c <Debug_printf>
 8002376:	e7f4      	b.n	8002362 <receiveRMCDataWithAddrGSM+0x13a>
		Debug_printf("There is no address mail left\n");
 8002378:	4813      	ldr	r0, [pc, #76]	@ (80023c8 <receiveRMCDataWithAddrGSM+0x1a0>)
}
 800237a:	b01e      	add	sp, #120	@ 0x78
 800237c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		Debug_printf("There is no address mail left\n");
 8002380:	f002 ba84 	b.w	800488c <Debug_printf>
 8002384:	20000f90 	.word	0x20000f90
 8002388:	0800f6a1 	.word	0x0800f6a1
 800238c:	200012d0 	.word	0x200012d0
 8002390:	0800f6c1 	.word	0x0800f6c1
 8002394:	20000d68 	.word	0x20000d68
 8002398:	0800f6e4 	.word	0x0800f6e4
 800239c:	20000d84 	.word	0x20000d84
 80023a0:	20000d64 	.word	0x20000d64
 80023a4:	0800f708 	.word	0x0800f708
 80023a8:	0800f737 	.word	0x0800f737
 80023ac:	20000b68 	.word	0x20000b68
 80023b0:	0800f776 	.word	0x0800f776
 80023b4:	0800f79f 	.word	0x0800f79f
 80023b8:	0800f7c8 	.word	0x0800f7c8
 80023bc:	0800f7fd 	.word	0x0800f7fd
 80023c0:	20000bd0 	.word	0x20000bd0
 80023c4:	0800f83c 	.word	0x0800f83c
 80023c8:	0800f89a 	.word	0x0800f89a

080023cc <processUploadDataToServer>:

int processUploadDataToServer(JT808_LocationInfoReport *location_info){
 80023cc:	b510      	push	{r4, lr}
 80023ce:	4601      	mov	r1, r0
	int result_send_location = send_location_to_server(0, location_info);
 80023d0:	2000      	movs	r0, #0
 80023d2:	f7ff fcd3 	bl	8001d7c <send_location_to_server>

	if(result_send_location){
 80023d6:	b338      	cbz	r0, 8002428 <processUploadDataToServer+0x5c>
		uart_transmit_string(&huart1, (uint8_t *)"Inside process: Check Sending Location Report\r\n");
 80023d8:	4916      	ldr	r1, [pc, #88]	@ (8002434 <processUploadDataToServer+0x68>)
 80023da:	4817      	ldr	r0, [pc, #92]	@ (8002438 <processUploadDataToServer+0x6c>)
 80023dc:	f002 fa46 	bl	800486c <uart_transmit_string>
		int result_check = check_data_sent_to_server(0);
 80023e0:	2000      	movs	r0, #0
 80023e2:	f7ff fd4f 	bl	8001e84 <check_data_sent_to_server>
		if(result_check){
 80023e6:	4604      	mov	r4, r0
 80023e8:	b180      	cbz	r0, 800240c <processUploadDataToServer+0x40>
			uart_transmit_string(&huart1, (uint8_t *)"Sending SUCCESS\n");
 80023ea:	4914      	ldr	r1, [pc, #80]	@ (800243c <processUploadDataToServer+0x70>)
 80023ec:	4812      	ldr	r0, [pc, #72]	@ (8002438 <processUploadDataToServer+0x6c>)
 80023ee:	f002 fa3d 	bl	800486c <uart_transmit_string>
			receive_response("Check location report\n");
 80023f2:	4813      	ldr	r0, [pc, #76]	@ (8002440 <processUploadDataToServer+0x74>)
 80023f4:	f7fe fe34 	bl	8001060 <receive_response>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80023f8:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80023fc:	2100      	movs	r1, #0
 80023fe:	4811      	ldr	r0, [pc, #68]	@ (8002444 <processUploadDataToServer+0x78>)
 8002400:	f008 fddc 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8002404:	f7fe fe10 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 1;
 8002408:	2001      	movs	r0, #1
	}
	else{
		uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR (SENDING ERROR)\n");
		return 0;
	}
}
 800240a:	bd10      	pop	{r4, pc}
			uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR  (CHECKING SENDING RESULT ERROR)\n");
 800240c:	490e      	ldr	r1, [pc, #56]	@ (8002448 <processUploadDataToServer+0x7c>)
 800240e:	480a      	ldr	r0, [pc, #40]	@ (8002438 <processUploadDataToServer+0x6c>)
 8002410:	f002 fa2c 	bl	800486c <uart_transmit_string>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002414:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002418:	4621      	mov	r1, r4
 800241a:	480a      	ldr	r0, [pc, #40]	@ (8002444 <processUploadDataToServer+0x78>)
 800241c:	f008 fdce 	bl	800afbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8002420:	f7fe fe02 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8002424:	2000      	movs	r0, #0
 8002426:	e7f0      	b.n	800240a <processUploadDataToServer+0x3e>
		uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR (SENDING ERROR)\n");
 8002428:	4908      	ldr	r1, [pc, #32]	@ (800244c <processUploadDataToServer+0x80>)
 800242a:	4803      	ldr	r0, [pc, #12]	@ (8002438 <processUploadDataToServer+0x6c>)
 800242c:	f002 fa1e 	bl	800486c <uart_transmit_string>
		return 0;
 8002430:	e7f8      	b.n	8002424 <processUploadDataToServer+0x58>
 8002432:	bf00      	nop
 8002434:	0800f8b9 	.word	0x0800f8b9
 8002438:	200012d0 	.word	0x200012d0
 800243c:	0800f8e9 	.word	0x0800f8e9
 8002440:	0800f8fa 	.word	0x0800f8fa
 8002444:	20000be4 	.word	0x20000be4
 8002448:	0800f911 	.word	0x0800f911
 800244c:	0800f941 	.word	0x0800f941

08002450 <StartGSM>:

void StartGSM(void const * argument)
{
 8002450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* USER CODE BEGIN StartGSM */
	Debug_printf("------------------------ Starting GSM: Pushing data to Server ------------------------");
 8002454:	4887      	ldr	r0, [pc, #540]	@ (8002674 <StartGSM+0x224>)
						received_RMC = 0;
						uart_transmit_string(&huart1, (uint8_t *)"RECEIVED RMC DATA AT GSM MODULE\n");
						save_rmc_to_location_info(&location_info);
						char addr_out[128];
						Debug_printf("Current stack address to be sent to the server: \n");
						sprintf(addr_out, "Address going to send to server at GSM:(STACK FROM MAIL QUEUE)  %08lx \n", current_addr_gsm);
 8002456:	4c88      	ldr	r4, [pc, #544]	@ (8002678 <StartGSM+0x228>)
{
 8002458:	b0c7      	sub	sp, #284	@ 0x11c
	Debug_printf("------------------------ Starting GSM: Pushing data to Server ------------------------");
 800245a:	f002 fa17 	bl	800488c <Debug_printf>
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
 800245e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002462:	4a86      	ldr	r2, [pc, #536]	@ (800267c <StartGSM+0x22c>)
 8002464:	4986      	ldr	r1, [pc, #536]	@ (8002680 <StartGSM+0x230>)
 8002466:	4887      	ldr	r0, [pc, #540]	@ (8002684 <StartGSM+0x234>)
 8002468:	f000 fd2c 	bl	8002ec4 <RingBufferDmaU8_initUSARTRx>
	JT808_TerminalRegistration reg_msg = create_terminal_registration();
 800246c:	a806      	add	r0, sp, #24
 800246e:	f7fe fd79 	bl	8000f64 <create_terminal_registration>
	JT808_LocationInfoReport location_info = create_location_info_report();
 8002472:	a815      	add	r0, sp, #84	@ 0x54
 8002474:	f7fe fd9c 	bl	8000fb0 <create_location_info_report>
	initQueue_GSM(&result_addr_queue);
 8002478:	4883      	ldr	r0, [pc, #524]	@ (8002688 <StartGSM+0x238>)
 800247a:	f000 fc47 	bl	8002d0c <initQueue_GSM>
	init_SIM_module();
 800247e:	f7fe fe15 	bl	80010ac <init_SIM_module>
	int is_set_uniqueID = 0;
 8002482:	2300      	movs	r3, #0
 8002484:	9301      	str	r3, [sp, #4]
	int process = 0;
 8002486:	4698      	mov	r8, r3
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8002488:	4880      	ldr	r0, [pc, #512]	@ (800268c <StartGSM+0x23c>)
 800248a:	4d81      	ldr	r5, [pc, #516]	@ (8002690 <StartGSM+0x240>)
 800248c:	2201      	movs	r2, #1
 800248e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002492:	f003 f9fb 	bl	800588c <HAL_GPIO_WritePin>
		osDelay(300);
 8002496:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800249a:	f005 fabf 	bl	8007a1c <osDelay>
		switch(process){
 800249e:	f1b8 0f08 	cmp.w	r8, #8
 80024a2:	d86b      	bhi.n	800257c <StartGSM+0x12c>
 80024a4:	e8df f018 	tbh	[pc, r8, lsl #1]
 80024a8:	00210009 	.word	0x00210009
 80024ac:	00840051 	.word	0x00840051
 80024b0:	00c900b5 	.word	0x00c900b5
 80024b4:	011800d7 	.word	0x011800d7
 80024b8:	03e9      	.short	0x03e9
				uart_transmit_string(&huart1, (uint8_t *)"First CHECK\r\n");
 80024ba:	4976      	ldr	r1, [pc, #472]	@ (8002694 <StartGSM+0x244>)
 80024bc:	4876      	ldr	r0, [pc, #472]	@ (8002698 <StartGSM+0x248>)
 80024be:	f002 f9d5 	bl	800486c <uart_transmit_string>
				isReady = first_check_SIM();
 80024c2:	f7fe fec7 	bl	8001254 <first_check_SIM>
				if(isReady) process++;
 80024c6:	4601      	mov	r1, r0
 80024c8:	2800      	cmp	r0, #0
 80024ca:	f040 809f 	bne.w	800260c <StartGSM+0x1bc>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80024ce:	f44f 72c0 	mov.w	r2, #384	@ 0x180
						uart_transmit_string(&huart1,(uint8_t*) "REOPEN CONNECTION TO SERVER\n");
						process = 4;
					}
				}
				else{
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80024d2:	486a      	ldr	r0, [pc, #424]	@ (800267c <StartGSM+0x22c>)
 80024d4:	f008 fd72 	bl	800afbc <memset>
					SIM_UART_ReInitializeRxDMA();
 80024d8:	f7fe fda6 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
					uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module\n");
 80024dc:	496f      	ldr	r1, [pc, #444]	@ (800269c <StartGSM+0x24c>)
 80024de:	486e      	ldr	r0, [pc, #440]	@ (8002698 <StartGSM+0x248>)
 80024e0:	f002 f9c4 	bl	800486c <uart_transmit_string>
					reboot_SIM_module();
 80024e4:	f7fe fdfc 	bl	80010e0 <reboot_SIM_module>
					process = 0;
 80024e8:	e02c      	b.n	8002544 <StartGSM+0xf4>
				uart_transmit_string(&huart1, (uint8_t *)"Check EVERYTHING READY\r\n");
 80024ea:	496d      	ldr	r1, [pc, #436]	@ (80026a0 <StartGSM+0x250>)
 80024ec:	486a      	ldr	r0, [pc, #424]	@ (8002698 <StartGSM+0x248>)
 80024ee:	f002 f9bd 	bl	800486c <uart_transmit_string>
				osDelay(100);
 80024f2:	2064      	movs	r0, #100	@ 0x64
 80024f4:	f005 fa92 	bl	8007a1c <osDelay>
				int check_SIM = check_SIM_ready();
 80024f8:	f7fe ff9e 	bl	8001438 <check_SIM_ready>
				if(is_set_uniqueID == 0){
 80024fc:	9b01      	ldr	r3, [sp, #4]
				int check_SIM = check_SIM_ready();
 80024fe:	4606      	mov	r6, r0
				if(is_set_uniqueID == 0){
 8002500:	b953      	cbnz	r3, 8002518 <StartGSM+0xc8>
					memcpy(reg_msg.terminal_phone_number, terminal_phone_number, sizeof(terminal_phone_number));
 8002502:	4b68      	ldr	r3, [pc, #416]	@ (80026a4 <StartGSM+0x254>)
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	889b      	ldrh	r3, [r3, #4]
 8002508:	f8cd 201d 	str.w	r2, [sp, #29]
 800250c:	f8ad 3021 	strh.w	r3, [sp, #33]	@ 0x21
					memcpy(location_info.terminal_phone_number, terminal_phone_number, sizeof(terminal_phone_number));
 8002510:	f8cd 2059 	str.w	r2, [sp, #89]	@ 0x59
 8002514:	f8ad 305d 	strh.w	r3, [sp, #93]	@ 0x5d
				osDelay(150);
 8002518:	2096      	movs	r0, #150	@ 0x96
 800251a:	f005 fa7f 	bl	8007a1c <osDelay>
				if (check_SIM == 0){
 800251e:	2e00      	cmp	r6, #0
 8002520:	f040 83bf 	bne.w	8002ca2 <StartGSM+0x852>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002524:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002528:	4631      	mov	r1, r6
 800252a:	4854      	ldr	r0, [pc, #336]	@ (800267c <StartGSM+0x22c>)
 800252c:	f008 fd46 	bl	800afbc <memset>
					SIM_UART_ReInitializeRxDMA();
 8002530:	f7fe fd7a 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
					uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module");
 8002534:	495c      	ldr	r1, [pc, #368]	@ (80026a8 <StartGSM+0x258>)
 8002536:	4858      	ldr	r0, [pc, #352]	@ (8002698 <StartGSM+0x248>)
 8002538:	f002 f998 	bl	800486c <uart_transmit_string>
					reboot_SIM_module();
 800253c:	f7fe fdd0 	bl	80010e0 <reboot_SIM_module>
					process = 0;
 8002540:	f8cd 8004 	str.w	r8, [sp, #4]
							process++;
 8002544:	f04f 0800 	mov.w	r8, #0
 8002548:	e018      	b.n	800257c <StartGSM+0x12c>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Configure PDP context\r\n");
 800254a:	4958      	ldr	r1, [pc, #352]	@ (80026ac <StartGSM+0x25c>)
 800254c:	4852      	ldr	r0, [pc, #328]	@ (8002698 <StartGSM+0x248>)
 800254e:	f002 f98d 	bl	800486c <uart_transmit_string>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002552:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002556:	2100      	movs	r1, #0
 8002558:	4848      	ldr	r0, [pc, #288]	@ (800267c <StartGSM+0x22c>)
 800255a:	f008 fd2f 	bl	800afbc <memset>
				SIM_UART_ReInitializeRxDMA();
 800255e:	f7fe fd63 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
				configure_APN(1);
 8002562:	2001      	movs	r0, #1
 8002564:	f7ff f8e4 	bl	8001730 <configure_APN>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002568:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800256c:	2100      	movs	r1, #0
 800256e:	4843      	ldr	r0, [pc, #268]	@ (800267c <StartGSM+0x22c>)
 8002570:	f008 fd24 	bl	800afbc <memset>
				SIM_UART_ReInitializeRxDMA();
 8002574:	f7fe fd58 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
				process++;
 8002578:	f04f 0803 	mov.w	r8, #3
				}
				break;
		}
		if(is_in_sending == 0){
 800257c:	682b      	ldr	r3, [r5, #0]
 800257e:	b90b      	cbnz	r3, 8002584 <StartGSM+0x134>
			receiveRMCDataWithAddrGSM();
 8002580:	f7ff fe52 	bl	8002228 <receiveRMCDataWithAddrGSM>
		}
		if(is_in_sending == 1){
 8002584:	682b      	ldr	r3, [r5, #0]
			is_in_sending = 0;
		}
		Debug_printf("\nHello from GSM\n");
 8002586:	484a      	ldr	r0, [pc, #296]	@ (80026b0 <StartGSM+0x260>)
		if(is_in_sending == 1){
 8002588:	2b01      	cmp	r3, #1
			is_in_sending = 0;
 800258a:	bf04      	itt	eq
 800258c:	2300      	moveq	r3, #0
 800258e:	602b      	streq	r3, [r5, #0]
		Debug_printf("\nHello from GSM\n");
 8002590:	f002 f97c 	bl	800488c <Debug_printf>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8002594:	2200      	movs	r2, #0
 8002596:	483d      	ldr	r0, [pc, #244]	@ (800268c <StartGSM+0x23c>)
 8002598:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800259c:	f003 f976 	bl	800588c <HAL_GPIO_WritePin>
		uart_transmit_string(&huart1,(uint8_t*) "\n\n");
 80025a0:	4944      	ldr	r1, [pc, #272]	@ (80026b4 <StartGSM+0x264>)
 80025a2:	483d      	ldr	r0, [pc, #244]	@ (8002698 <StartGSM+0x248>)
 80025a4:	f002 f962 	bl	800486c <uart_transmit_string>
		osDelay(200);
 80025a8:	20c8      	movs	r0, #200	@ 0xc8
 80025aa:	f005 fa37 	bl	8007a1c <osDelay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80025ae:	e76b      	b.n	8002488 <StartGSM+0x38>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Activate PDP context\r\n");
 80025b0:	4941      	ldr	r1, [pc, #260]	@ (80026b8 <StartGSM+0x268>)
 80025b2:	4839      	ldr	r0, [pc, #228]	@ (8002698 <StartGSM+0x248>)
 80025b4:	f002 f95a 	bl	800486c <uart_transmit_string>
				int receive_activate = activate_context(1);
 80025b8:	2001      	movs	r0, #1
 80025ba:	f7ff f90b 	bl	80017d4 <activate_context>
				if(receive_activate){
 80025be:	4607      	mov	r7, r0
 80025c0:	b198      	cbz	r0, 80025ea <StartGSM+0x19a>
					getCurrentTime();
 80025c2:	f7ff fdf7 	bl	80021b4 <getCurrentTime>
					uart_transmit_string(&huart1, (uint8_t*) "Activate PDP context successfully\n");
 80025c6:	493d      	ldr	r1, [pc, #244]	@ (80026bc <StartGSM+0x26c>)
 80025c8:	4833      	ldr	r0, [pc, #204]	@ (8002698 <StartGSM+0x248>)
 80025ca:	f002 f94f 	bl	800486c <uart_transmit_string>
					osDelay(200);
 80025ce:	20c8      	movs	r0, #200	@ 0xc8
 80025d0:	f005 fa24 	bl	8007a1c <osDelay>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80025d4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80025d8:	2100      	movs	r1, #0
 80025da:	4828      	ldr	r0, [pc, #160]	@ (800267c <StartGSM+0x22c>)
 80025dc:	f008 fcee 	bl	800afbc <memset>
					SIM_UART_ReInitializeRxDMA();
 80025e0:	f7fe fd22 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
					process++;
 80025e4:	f04f 0804 	mov.w	r8, #4
 80025e8:	e7c8      	b.n	800257c <StartGSM+0x12c>
					uart_transmit_string(&huart1, (uint8_t*) "Activate PDP Context Failed\n");
 80025ea:	4935      	ldr	r1, [pc, #212]	@ (80026c0 <StartGSM+0x270>)
					uart_transmit_string(&huart1, (uint8_t*) "Connect to Server Failed\n");
 80025ec:	482a      	ldr	r0, [pc, #168]	@ (8002698 <StartGSM+0x248>)
 80025ee:	f002 f93d 	bl	800486c <uart_transmit_string>
					int receive_deactivate = deactivate_context(1);
 80025f2:	2001      	movs	r0, #1
 80025f4:	f7ff f95a 	bl	80018ac <deactivate_context>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80025f8:	f44f 72c0 	mov.w	r2, #384	@ 0x180
					int receive_deactivate = deactivate_context(1);
 80025fc:	4606      	mov	r6, r0
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80025fe:	4639      	mov	r1, r7
 8002600:	481e      	ldr	r0, [pc, #120]	@ (800267c <StartGSM+0x22c>)
 8002602:	f008 fcdb 	bl	800afbc <memset>
					SIM_UART_ReInitializeRxDMA();
 8002606:	f7fe fd0f 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
					if (receive_deactivate) process = 1;
 800260a:	b196      	cbz	r6, 8002632 <StartGSM+0x1e2>
					if (receive_deactivate) process = 1;
 800260c:	f04f 0801 	mov.w	r8, #1
 8002610:	e7b4      	b.n	800257c <StartGSM+0x12c>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: OPEN SOCKET SERVICE\r\n");
 8002612:	492c      	ldr	r1, [pc, #176]	@ (80026c4 <StartGSM+0x274>)
 8002614:	4820      	ldr	r0, [pc, #128]	@ (8002698 <StartGSM+0x248>)
 8002616:	f002 f929 	bl	800486c <uart_transmit_string>
				int received_res = open_socket_service(1, 0, 0, 0);
 800261a:	2300      	movs	r3, #0
 800261c:	461a      	mov	r2, r3
 800261e:	4619      	mov	r1, r3
 8002620:	2001      	movs	r0, #1
 8002622:	f7ff f98f 	bl	8001944 <open_socket_service>
				if(received_res){
 8002626:	4607      	mov	r7, r0
 8002628:	2800      	cmp	r0, #0
 800262a:	f040 833f 	bne.w	8002cac <StartGSM+0x85c>
					uart_transmit_string(&huart1, (uint8_t*) "Connect to Server Failed\n");
 800262e:	4926      	ldr	r1, [pc, #152]	@ (80026c8 <StartGSM+0x278>)
 8002630:	e7dc      	b.n	80025ec <StartGSM+0x19c>
						memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002632:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002636:	4631      	mov	r1, r6
 8002638:	e74b      	b.n	80024d2 <StartGSM+0x82>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Register/Login to the server.\r\n");
 800263a:	4924      	ldr	r1, [pc, #144]	@ (80026cc <StartGSM+0x27c>)
 800263c:	4816      	ldr	r0, [pc, #88]	@ (8002698 <StartGSM+0x248>)
 800263e:	f002 f915 	bl	800486c <uart_transmit_string>
				int result_send_login = login_to_server(0,&reg_msg);
 8002642:	a906      	add	r1, sp, #24
 8002644:	2000      	movs	r0, #0
 8002646:	f7ff fb29 	bl	8001c9c <login_to_server>
				if(result_send_login){
 800264a:	2800      	cmp	r0, #0
 800264c:	f040 8331 	bne.w	8002cb2 <StartGSM+0x862>
				else process = 8;
 8002650:	f04f 0808 	mov.w	r8, #8
 8002654:	e792      	b.n	800257c <StartGSM+0x12c>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Check Register/Login\r\n");
 8002656:	4810      	ldr	r0, [pc, #64]	@ (8002698 <StartGSM+0x248>)
 8002658:	491d      	ldr	r1, [pc, #116]	@ (80026d0 <StartGSM+0x280>)
 800265a:	f002 f907 	bl	800486c <uart_transmit_string>
				int result_check_login = check_data_sent_to_server(0);
 800265e:	2000      	movs	r0, #0
 8002660:	f7ff fc10 	bl	8001e84 <check_data_sent_to_server>
				if(result_check_login){
 8002664:	2800      	cmp	r0, #0
 8002666:	d0f3      	beq.n	8002650 <StartGSM+0x200>
					receive_response("Check terminal register\n");
 8002668:	481a      	ldr	r0, [pc, #104]	@ (80026d4 <StartGSM+0x284>)
 800266a:	f7fe fcf9 	bl	8001060 <receive_response>
					process++;
 800266e:	f04f 0807 	mov.w	r8, #7
 8002672:	e783      	b.n	800257c <StartGSM+0x12c>
 8002674:	0800f960 	.word	0x0800f960
 8002678:	20000d68 	.word	0x20000d68
 800267c:	20000be4 	.word	0x20000be4
 8002680:	200011c0 	.word	0x200011c0
 8002684:	20000bd4 	.word	0x20000bd4
 8002688:	20000d84 	.word	0x20000d84
 800268c:	48000800 	.word	0x48000800
 8002690:	20000bcc 	.word	0x20000bcc
 8002694:	0800f9b7 	.word	0x0800f9b7
 8002698:	200012d0 	.word	0x200012d0
 800269c:	0800f9c5 	.word	0x0800f9c5
 80026a0:	0800f9db 	.word	0x0800f9db
 80026a4:	20000b5c 	.word	0x20000b5c
 80026a8:	0800f9f4 	.word	0x0800f9f4
 80026ac:	0800fa09 	.word	0x0800fa09
 80026b0:	0800ff21 	.word	0x0800ff21
 80026b4:	0800fd42 	.word	0x0800fd42
 80026b8:	0800fa31 	.word	0x0800fa31
 80026bc:	0800fa58 	.word	0x0800fa58
 80026c0:	0800fa7b 	.word	0x0800fa7b
 80026c4:	0800fa98 	.word	0x0800fa98
 80026c8:	0800fabe 	.word	0x0800fabe
 80026cc:	0800fad8 	.word	0x0800fad8
 80026d0:	0800fb08 	.word	0x0800fb08
 80026d4:	0800fb2f 	.word	0x0800fb2f
				is_in_sending = 1;
 80026d8:	2301      	movs	r3, #1
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Send Location\r\n");
 80026da:	49b8      	ldr	r1, [pc, #736]	@ (80029bc <StartGSM+0x56c>)
 80026dc:	48b8      	ldr	r0, [pc, #736]	@ (80029c0 <StartGSM+0x570>)
				is_in_sending = 1;
 80026de:	602b      	str	r3, [r5, #0]
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Send Location\r\n");
 80026e0:	f002 f8c4 	bl	800486c <uart_transmit_string>
				int result_get_current = getCurrentTime();
 80026e4:	f7ff fd66 	bl	80021b4 <getCurrentTime>
				if(result_get_current == 0){
 80026e8:	2800      	cmp	r0, #0
 80026ea:	d0b1      	beq.n	8002650 <StartGSM+0x200>
						uart_transmit_string(&huart1, (uint8_t *)"RECEIVED RMC DATA AT GSM MODULE\n");
 80026ec:	4eb4      	ldr	r6, [pc, #720]	@ (80029c0 <StartGSM+0x570>)
					if(received_RMC == 1){
 80026ee:	4fb5      	ldr	r7, [pc, #724]	@ (80029c4 <StartGSM+0x574>)
					receiveRMCDataWithAddrGSM();
 80026f0:	f7ff fd9a 	bl	8002228 <receiveRMCDataWithAddrGSM>
					if(received_RMC == 1){
 80026f4:	f8d7 9000 	ldr.w	r9, [r7]
 80026f8:	f1b9 0f01 	cmp.w	r9, #1
 80026fc:	d1f8      	bne.n	80026f0 <StartGSM+0x2a0>
						uart_transmit_string(&huart1, (uint8_t *)"RECEIVED RMC DATA AT GSM MODULE\n");
 80026fe:	49b2      	ldr	r1, [pc, #712]	@ (80029c8 <StartGSM+0x578>)
						received_RMC = 0;
 8002700:	f04f 0800 	mov.w	r8, #0
						uart_transmit_string(&huart1, (uint8_t *)"RECEIVED RMC DATA AT GSM MODULE\n");
 8002704:	4630      	mov	r0, r6
						received_RMC = 0;
 8002706:	f8c7 8000 	str.w	r8, [r7]
						uart_transmit_string(&huart1, (uint8_t *)"RECEIVED RMC DATA AT GSM MODULE\n");
 800270a:	f002 f8af 	bl	800486c <uart_transmit_string>
						save_rmc_to_location_info(&location_info);
 800270e:	a815      	add	r0, sp, #84	@ 0x54
 8002710:	f7fe fd16 	bl	8001140 <save_rmc_to_location_info>
						Debug_printf("Current stack address to be sent to the server: \n");
 8002714:	48ad      	ldr	r0, [pc, #692]	@ (80029cc <StartGSM+0x57c>)
						HAL_TIM_Base_Start(&htim3);
 8002716:	4fae      	ldr	r7, [pc, #696]	@ (80029d0 <StartGSM+0x580>)
						Debug_printf("Current stack address to be sent to the server: \n");
 8002718:	f002 f8b8 	bl	800488c <Debug_printf>
						sprintf(addr_out, "Address going to send to server at GSM:(STACK FROM MAIL QUEUE)  %08lx \n", current_addr_gsm);
 800271c:	6822      	ldr	r2, [r4, #0]
 800271e:	49ad      	ldr	r1, [pc, #692]	@ (80029d4 <StartGSM+0x584>)
 8002720:	a826      	add	r0, sp, #152	@ 0x98
 8002722:	f008 fb83 	bl	800ae2c <siprintf>
						HAL_UART_Transmit(&huart1, (uint8_t*) addr_out, 128, 1000);
 8002726:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800272a:	2280      	movs	r2, #128	@ 0x80
 800272c:	a926      	add	r1, sp, #152	@ 0x98
 800272e:	4630      	mov	r0, r6
 8002730:	f005 f804 	bl	800773c <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 1, 1000);
 8002734:	49a8      	ldr	r1, [pc, #672]	@ (80029d8 <StartGSM+0x588>)
 8002736:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800273a:	464a      	mov	r2, r9
 800273c:	4630      	mov	r0, r6
 800273e:	f004 fffd 	bl	800773c <HAL_UART_Transmit>
						HAL_TIM_Base_Start(&htim3);
 8002742:	4638      	mov	r0, r7
 8002744:	f004 fadc 	bl	8006d00 <HAL_TIM_Base_Start>
						__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	f8c3 8024 	str.w	r8, [r3, #36]	@ 0x24
						is_pushing_data = 1;
 800274e:	4ba3      	ldr	r3, [pc, #652]	@ (80029dc <StartGSM+0x58c>)
						int result_final = processUploadDataToServer(&location_info);
 8002750:	a815      	add	r0, sp, #84	@ 0x54
						is_pushing_data = 1;
 8002752:	f8c3 9000 	str.w	r9, [r3]
						int result_final = processUploadDataToServer(&location_info);
 8002756:	f7ff fe39 	bl	80023cc <processUploadDataToServer>
						if(result_final == 1){
 800275a:	2801      	cmp	r0, #1
 800275c:	f040 8119 	bne.w	8002992 <StartGSM+0x542>
							uart_transmit_string(&huart1, (uint8_t *)"Sending SUCCESS\n");
 8002760:	499f      	ldr	r1, [pc, #636]	@ (80029e0 <StartGSM+0x590>)
 8002762:	4630      	mov	r0, r6
 8002764:	f002 f882 	bl	800486c <uart_transmit_string>
							receive_response("Check location report\n");
 8002768:	489e      	ldr	r0, [pc, #632]	@ (80029e4 <StartGSM+0x594>)
 800276a:	f7fe fc79 	bl	8001060 <receive_response>
							memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800276e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002772:	4641      	mov	r1, r8
 8002774:	489c      	ldr	r0, [pc, #624]	@ (80029e8 <StartGSM+0x598>)
 8002776:	f008 fc21 	bl	800afbc <memset>
							SIM_UART_ReInitializeRxDMA();
 800277a:	f7fe fc55 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
							if(is_disconnect == 1 || is_using_flash == 1){
 800277e:	4b9b      	ldr	r3, [pc, #620]	@ (80029ec <StartGSM+0x59c>)
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	2a01      	cmp	r2, #1
 8002784:	d02f      	beq.n	80027e6 <StartGSM+0x396>
 8002786:	4b9a      	ldr	r3, [pc, #616]	@ (80029f0 <StartGSM+0x5a0>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2b01      	cmp	r3, #1
 800278c:	f040 80ed 	bne.w	800296a <StartGSM+0x51a>
								Debug_printf("\n-----------ADDING current address to the result queue----------\n");
 8002790:	4898      	ldr	r0, [pc, #608]	@ (80029f4 <StartGSM+0x5a4>)
 8002792:	f002 f87b 	bl	800488c <Debug_printf>
								enqueue_GSM(&result_addr_queue, current_addr_gsm);
 8002796:	6821      	ldr	r1, [r4, #0]
 8002798:	4897      	ldr	r0, [pc, #604]	@ (80029f8 <StartGSM+0x5a8>)
 800279a:	f000 fabf 	bl	8002d1c <enqueue_GSM>
								if(is_keep_up == 0) num_in_mail_sent++;
 800279e:	f8df e27c 	ldr.w	lr, [pc, #636]	@ 8002a1c <StartGSM+0x5cc>
 80027a2:	f8de 3000 	ldr.w	r3, [lr]
 80027a6:	b91b      	cbnz	r3, 80027b0 <StartGSM+0x360>
 80027a8:	4a94      	ldr	r2, [pc, #592]	@ (80029fc <StartGSM+0x5ac>)
 80027aa:	6813      	ldr	r3, [r2, #0]
 80027ac:	3301      	adds	r3, #1
 80027ae:	6013      	str	r3, [r2, #0]
								for (int i = 0; i < result_addr_queue.size-1; i++) {
 80027b0:	f8df 9244 	ldr.w	r9, [pc, #580]	@ 80029f8 <StartGSM+0x5a8>
									if(result_addr_queue.data[idx] != (FLASH_END_ADDRESS - 0x100) && in_getting_mail_stack == 1){
 80027b4:	4b92      	ldr	r3, [pc, #584]	@ (8002a00 <StartGSM+0x5b0>)
								for (int i = 0; i < result_addr_queue.size-1; i++) {
 80027b6:	f8d9 2208 	ldr.w	r2, [r9, #520]	@ 0x208
									int idx = (result_addr_queue.front + i) % MAX_SIZE;
 80027ba:	f8d9 c200 	ldr.w	ip, [r9, #512]	@ 0x200
									if(result_addr_queue.data[idx] != (FLASH_END_ADDRESS - 0x100) && in_getting_mail_stack == 1){
 80027be:	f8d3 b000 	ldr.w	fp, [r3]
 80027c2:	2100      	movs	r1, #0
								for (int i = 0; i < result_addr_queue.size-1; i++) {
 80027c4:	3a01      	subs	r2, #1
									if(result_addr_queue.data[idx] != (FLASH_END_ADDRESS - 0x100) && in_getting_mail_stack == 1){
 80027c6:	4608      	mov	r0, r1
								for (int i = 0; i < result_addr_queue.size-1; i++) {
 80027c8:	4282      	cmp	r2, r0
 80027ca:	dc16      	bgt.n	80027fa <StartGSM+0x3aa>
 80027cc:	b359      	cbz	r1, 8002826 <StartGSM+0x3d6>
 80027ce:	2301      	movs	r3, #1
 80027d0:	f8ce 3000 	str.w	r3, [lr]
								if(is_keep_up == 1 && in_getting_mail_stack == 1){
 80027d4:	f1bb 0f01 	cmp.w	fp, #1
 80027d8:	d129      	bne.n	800282e <StartGSM+0x3de>
									for (int i = 0; i < result_addr_queue.size-1; i++) {
 80027da:	f04f 0e00 	mov.w	lr, #0
										if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 80027de:	f8df 9218 	ldr.w	r9, [pc, #536]	@ 80029f8 <StartGSM+0x5a8>
									int count_stack = 0;
 80027e2:	4670      	mov	r0, lr
 80027e4:	e08e      	b.n	8002904 <StartGSM+0x4b4>
									end_addr_disconnect = current_addr_gsm;
 80027e6:	4b87      	ldr	r3, [pc, #540]	@ (8002a04 <StartGSM+0x5b4>)
 80027e8:	6821      	ldr	r1, [r4, #0]
 80027ea:	6019      	str	r1, [r3, #0]
									in_getting_mail_stack = 1;
 80027ec:	4984      	ldr	r1, [pc, #528]	@ (8002a00 <StartGSM+0x5b0>)
									Debug_printf("End address of network outage. RECONNECTED SUCCESSFULLY: %08x\n", end_addr_disconnect);
 80027ee:	4886      	ldr	r0, [pc, #536]	@ (8002a08 <StartGSM+0x5b8>)
									in_getting_mail_stack = 1;
 80027f0:	600a      	str	r2, [r1, #0]
									Debug_printf("End address of network outage. RECONNECTED SUCCESSFULLY: %08x\n", end_addr_disconnect);
 80027f2:	6819      	ldr	r1, [r3, #0]
 80027f4:	f002 f84a 	bl	800488c <Debug_printf>
 80027f8:	e7ca      	b.n	8002790 <StartGSM+0x340>
									int idx = (result_addr_queue.front + i) % MAX_SIZE;
 80027fa:	eb00 030c 	add.w	r3, r0, ip
 80027fe:	f1d3 0a00 	rsbs	sl, r3, #0
 8002802:	f00a 0a7f 	and.w	sl, sl, #127	@ 0x7f
 8002806:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800280a:	bf58      	it	pl
 800280c:	f1ca 0300 	rsbpl	r3, sl, #0
									if(result_addr_queue.data[idx] != (FLASH_END_ADDRESS - 0x100) && in_getting_mail_stack == 1){
 8002810:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8002814:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002818:	d003      	beq.n	8002822 <StartGSM+0x3d2>
 800281a:	f1bb 0f01 	cmp.w	fp, #1
 800281e:	bf08      	it	eq
 8002820:	2101      	moveq	r1, #1
								for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002822:	3001      	adds	r0, #1
 8002824:	e7d0      	b.n	80027c8 <StartGSM+0x378>
								if(is_keep_up == 1 && in_getting_mail_stack == 1){
 8002826:	f8de 3000 	ldr.w	r3, [lr]
 800282a:	2b01      	cmp	r3, #1
 800282c:	d0d2      	beq.n	80027d4 <StartGSM+0x384>
								Debug_printf("\n--------------RESULT ADDRESS QUEUE----------------\n");
 800282e:	4877      	ldr	r0, [pc, #476]	@ (8002a0c <StartGSM+0x5bc>)
								if(start_addr_disconnect >= end_addr_disconnect - 128 && checkAddrExistInQueue(end_addr_disconnect - 128, &result_addr_queue)){
 8002830:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 8002a04 <StartGSM+0x5b4>
 8002834:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8002a30 <StartGSM+0x5e0>
 8002838:	f8df 91b4 	ldr.w	r9, [pc, #436]	@ 80029f0 <StartGSM+0x5a0>
								Debug_printf("\n--------------RESULT ADDRESS QUEUE----------------\n");
 800283c:	f002 f826 	bl	800488c <Debug_printf>
								printQueue_GSM(&result_addr_queue);
 8002840:	486d      	ldr	r0, [pc, #436]	@ (80029f8 <StartGSM+0x5a8>)
 8002842:	f000 fa9b 	bl	8002d7c <printQueue_GSM>
								if(start_addr_disconnect >= end_addr_disconnect - 128 && checkAddrExistInQueue(end_addr_disconnect - 128, &result_addr_queue)){
 8002846:	f8d8 2000 	ldr.w	r2, [r8]
 800284a:	f8da 1000 	ldr.w	r1, [sl]
 800284e:	3a80      	subs	r2, #128	@ 0x80
 8002850:	428a      	cmp	r2, r1
 8002852:	f200 809a 	bhi.w	800298a <StartGSM+0x53a>
 8002856:	f8d8 0000 	ldr.w	r0, [r8]
 800285a:	4967      	ldr	r1, [pc, #412]	@ (80029f8 <StartGSM+0x5a8>)
 800285c:	3880      	subs	r0, #128	@ 0x80
 800285e:	f000 fac1 	bl	8002de4 <checkAddrExistInQueue>
 8002862:	2800      	cmp	r0, #0
 8002864:	f000 8091 	beq.w	800298a <StartGSM+0x53a>
									Debug_printf("\n\n\n\n---------------END GETTING FROM FLASH-------------\n\n\n\n");
 8002868:	4869      	ldr	r0, [pc, #420]	@ (8002a10 <StartGSM+0x5c0>)
									is_using_flash = 0;
 800286a:	f04f 0b00 	mov.w	fp, #0
									Debug_printf("\n\n\n\n---------------END GETTING FROM FLASH-------------\n\n\n\n");
 800286e:	f002 f80d 	bl	800488c <Debug_printf>
									clearQueue_GSM(&result_addr_queue);
 8002872:	4861      	ldr	r0, [pc, #388]	@ (80029f8 <StartGSM+0x5a8>)
									is_using_flash = 0;
 8002874:	f8c9 b000 	str.w	fp, [r9]
									clearQueue_GSM(&result_addr_queue);
 8002878:	f000 fa70 	bl	8002d5c <clearQueue_GSM>
									count_shiftleft = 0;
 800287c:	4b65      	ldr	r3, [pc, #404]	@ (8002a14 <StartGSM+0x5c4>)
									Debug_printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 800287e:	4866      	ldr	r0, [pc, #408]	@ (8002a18 <StartGSM+0x5c8>)
									count_shiftleft = 0;
 8002880:	f883 b000 	strb.w	fp, [r3]
									is_keep_up = 0;
 8002884:	4b65      	ldr	r3, [pc, #404]	@ (8002a1c <StartGSM+0x5cc>)
									start_addr_disconnect = 0;
 8002886:	f8ca b000 	str.w	fp, [sl]
									is_keep_up = 0;
 800288a:	f8c3 b000 	str.w	fp, [r3]
									end_addr_disconnect = 0;
 800288e:	f8c8 b000 	str.w	fp, [r8]
									Debug_printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002892:	f001 fffb 	bl	800488c <Debug_printf>
										Debug_printf("Receiving MAIL\n");
 8002896:	f8df b19c 	ldr.w	fp, [pc, #412]	@ 8002a34 <StartGSM+0x5e4>
										osEvent evt = osMailGet(RMC_MailQGSMId, 2000); // Get a message
 800289a:	f8df 919c 	ldr.w	r9, [pc, #412]	@ 8002a38 <StartGSM+0x5e8>
											Debug_printf("Receiving MAIL: %08lx\n", receivedData->address);
 800289e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002a3c <StartGSM+0x5ec>
										Debug_printf("Receiving MAIL\n");
 80028a2:	4658      	mov	r0, fp
 80028a4:	f001 fff2 	bl	800488c <Debug_printf>
										osEvent evt = osMailGet(RMC_MailQGSMId, 2000); // Get a message
 80028a8:	f8d9 1000 	ldr.w	r1, [r9]
 80028ac:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80028b0:	a803      	add	r0, sp, #12
 80028b2:	f005 f98d 	bl	8007bd0 <osMailGet>
										if(evt.status == osEventMail){
 80028b6:	9b03      	ldr	r3, [sp, #12]
 80028b8:	2b20      	cmp	r3, #32
 80028ba:	d150      	bne.n	800295e <StartGSM+0x50e>
											GSM_MAIL_STRUCT *receivedData = (GSM_MAIL_STRUCT *)evt.value.p;
 80028bc:	f8dd a010 	ldr.w	sl, [sp, #16]
											Debug_printf("Receiving MAIL: %08lx\n", receivedData->address);
 80028c0:	4640      	mov	r0, r8
 80028c2:	f8da 1058 	ldr.w	r1, [sl, #88]	@ 0x58
 80028c6:	f001 ffe1 	bl	800488c <Debug_printf>
											osMailFree(RMC_MailQGSMId, receivedData);  // Discards the message
 80028ca:	f8d9 0000 	ldr.w	r0, [r9]
 80028ce:	4651      	mov	r1, sl
 80028d0:	f005 f9b7 	bl	8007c42 <osMailFree>
 80028d4:	e7e5      	b.n	80028a2 <StartGSM+0x452>
										int idx = (result_addr_queue.front + i) % MAX_SIZE;
 80028d6:	eb0e 030c 	add.w	r3, lr, ip
 80028da:	4259      	negs	r1, r3
 80028dc:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80028e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028e4:	bf58      	it	pl
 80028e6:	424b      	negpl	r3, r1
										if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 80028e8:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 80028ec:	f5b1 4f9e 	cmp.w	r1, #20224	@ 0x4f00
 80028f0:	d106      	bne.n	8002900 <StartGSM+0x4b0>
 80028f2:	3301      	adds	r3, #1
 80028f4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80028f8:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
											count_stack++;
 80028fc:	bf08      	it	eq
 80028fe:	3001      	addeq	r0, #1
									for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002900:	f10e 0e01 	add.w	lr, lr, #1
 8002904:	4572      	cmp	r2, lr
 8002906:	dce6      	bgt.n	80028d6 <StartGSM+0x486>
										if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002908:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 80029f8 <StartGSM+0x5a8>
									for (int i = 0; i < result_addr_queue.size-1; i++) {
 800290c:	f04f 0e00 	mov.w	lr, #0
 8002910:	4572      	cmp	r2, lr
 8002912:	dc06      	bgt.n	8002922 <StartGSM+0x4d2>
									in_getting_mail_stack = 0;
 8002914:	4b3a      	ldr	r3, [pc, #232]	@ (8002a00 <StartGSM+0x5b0>)
									Debug_printf("\n\n-------------- HAVE SENT ALL THE STACKED DATA IN MAIL QUEUE ----------------\n\n");
 8002916:	4842      	ldr	r0, [pc, #264]	@ (8002a20 <StartGSM+0x5d0>)
									in_getting_mail_stack = 0;
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]
									Debug_printf("\n\n-------------- HAVE SENT ALL THE STACKED DATA IN MAIL QUEUE ----------------\n\n");
 800291c:	f001 ffb6 	bl	800488c <Debug_printf>
 8002920:	e785      	b.n	800282e <StartGSM+0x3de>
										int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002922:	eb0c 030e 	add.w	r3, ip, lr
 8002926:	4259      	negs	r1, r3
 8002928:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 800292c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002930:	bf58      	it	pl
 8002932:	424b      	negpl	r3, r1
										if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002934:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 8002938:	f5b1 4f9e 	cmp.w	r1, #20224	@ 0x4f00
 800293c:	d10c      	bne.n	8002958 <StartGSM+0x508>
 800293e:	1c59      	adds	r1, r3, #1
 8002940:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8002944:	f5b1 4f9e 	cmp.w	r1, #20224	@ 0x4f00
											result_addr_queue.data[idx] -= 128 * count_stack;
 8002948:	bf01      	itttt	eq
 800294a:	01c1      	lsleq	r1, r0, #7
 800294c:	f5c1 419e 	rsbeq	r1, r1, #20224	@ 0x4f00
 8002950:	f849 1023 	streq.w	r1, [r9, r3, lsl #2]
											count_stack--;
 8002954:	f100 30ff 	addeq.w	r0, r0, #4294967295
									for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002958:	f10e 0e01 	add.w	lr, lr, #1
 800295c:	e7d8      	b.n	8002910 <StartGSM+0x4c0>
											Debug_printf("Have cleared out all mail queue\n");
 800295e:	4831      	ldr	r0, [pc, #196]	@ (8002a24 <StartGSM+0x5d4>)
 8002960:	f001 ff94 	bl	800488c <Debug_printf>
								is_disconnect = 0;
 8002964:	4a21      	ldr	r2, [pc, #132]	@ (80029ec <StartGSM+0x59c>)
 8002966:	2300      	movs	r3, #0
 8002968:	6013      	str	r3, [r2, #0]
							is_pushing_data = 0;
 800296a:	4a1c      	ldr	r2, [pc, #112]	@ (80029dc <StartGSM+0x58c>)
						Debug_printf("\n--------------------Sending to SERVER takes %d -----------------------\n\n",period);
 800296c:	482e      	ldr	r0, [pc, #184]	@ (8002a28 <StartGSM+0x5d8>)
							is_pushing_data = 0;
 800296e:	2300      	movs	r3, #0
 8002970:	6013      	str	r3, [r2, #0]
						int period = __HAL_TIM_GET_COUNTER(&htim3)/1000;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	6a59      	ldr	r1, [r3, #36]	@ 0x24
						Debug_printf("\n--------------------Sending to SERVER takes %d -----------------------\n\n",period);
 8002976:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800297a:	fbb1 f1f3 	udiv	r1, r1, r3
 800297e:	f001 ff85 	bl	800488c <Debug_printf>
						osDelay(200);
 8002982:	20c8      	movs	r0, #200	@ 0xc8
 8002984:	f005 f84a 	bl	8007a1c <osDelay>
 8002988:	e6b1      	b.n	80026ee <StartGSM+0x29e>
									is_using_flash = 1;
 800298a:	2301      	movs	r3, #1
 800298c:	f8c9 3000 	str.w	r3, [r9]
 8002990:	e7e8      	b.n	8002964 <StartGSM+0x514>
						else if(result_final == 2){
 8002992:	2802      	cmp	r0, #2
 8002994:	d154      	bne.n	8002a40 <StartGSM+0x5f0>
							memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002996:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800299a:	4641      	mov	r1, r8
 800299c:	4812      	ldr	r0, [pc, #72]	@ (80029e8 <StartGSM+0x598>)
 800299e:	f008 fb0d 	bl	800afbc <memset>
							SIM_UART_ReInitializeRxDMA();
 80029a2:	f7fe fb41 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
							uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module\n");
 80029a6:	4921      	ldr	r1, [pc, #132]	@ (8002a2c <StartGSM+0x5dc>)
 80029a8:	4805      	ldr	r0, [pc, #20]	@ (80029c0 <StartGSM+0x570>)
 80029aa:	f001 ff5f 	bl	800486c <uart_transmit_string>
							reboot_SIM_module();
 80029ae:	f7fe fb97 	bl	80010e0 <reboot_SIM_module>
							is_pushing_data = 0;
 80029b2:	4a0a      	ldr	r2, [pc, #40]	@ (80029dc <StartGSM+0x58c>)
 80029b4:	2300      	movs	r3, #0
 80029b6:	6013      	str	r3, [r2, #0]
				break;
 80029b8:	e5e0      	b.n	800257c <StartGSM+0x12c>
 80029ba:	bf00      	nop
 80029bc:	0800fb48 	.word	0x0800fb48
 80029c0:	200012d0 	.word	0x200012d0
 80029c4:	20000bd0 	.word	0x20000bd0
 80029c8:	0800fb68 	.word	0x0800fb68
 80029cc:	0800fb89 	.word	0x0800fb89
 80029d0:	20001358 	.word	0x20001358
 80029d4:	0800fbbb 	.word	0x0800fbbb
 80029d8:	0800f360 	.word	0x0800f360
 80029dc:	20000d74 	.word	0x20000d74
 80029e0:	0800f8e9 	.word	0x0800f8e9
 80029e4:	0800f8fa 	.word	0x0800f8fa
 80029e8:	20000be4 	.word	0x20000be4
 80029ec:	20000d80 	.word	0x20000d80
 80029f0:	20000d7c 	.word	0x20000d7c
 80029f4:	0800fc42 	.word	0x0800fc42
 80029f8:	20000d84 	.word	0x20000d84
 80029fc:	20000bc0 	.word	0x20000bc0
 8002a00:	20000bc4 	.word	0x20000bc4
 8002a04:	20000d64 	.word	0x20000d64
 8002a08:	0800fc03 	.word	0x0800fc03
 8002a0c:	0800fcd5 	.word	0x0800fcd5
 8002a10:	0800fd0a 	.word	0x0800fd0a
 8002a14:	20000d78 	.word	0x20000d78
 8002a18:	0800fd45 	.word	0x0800fd45
 8002a1c:	20000bc8 	.word	0x20000bc8
 8002a20:	0800fc84 	.word	0x0800fc84
 8002a24:	0800fdac 	.word	0x0800fdac
 8002a28:	0800fdcd 	.word	0x0800fdcd
 8002a2c:	0800f9c5 	.word	0x0800f9c5
 8002a30:	20000d6c 	.word	0x20000d6c
 8002a34:	0800fd85 	.word	0x0800fd85
 8002a38:	20000f90 	.word	0x20000f90
 8002a3c:	0800fd95 	.word	0x0800fd95
							uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR\n");
 8002a40:	499d      	ldr	r1, [pc, #628]	@ (8002cb8 <StartGSM+0x868>)
 8002a42:	489e      	ldr	r0, [pc, #632]	@ (8002cbc <StartGSM+0x86c>)
							if(is_disconnect == 0){
 8002a44:	4e9e      	ldr	r6, [pc, #632]	@ (8002cc0 <StartGSM+0x870>)
							uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR\n");
 8002a46:	f001 ff11 	bl	800486c <uart_transmit_string>
							memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002a4a:	4641      	mov	r1, r8
 8002a4c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002a50:	489c      	ldr	r0, [pc, #624]	@ (8002cc4 <StartGSM+0x874>)
 8002a52:	f8df 82b0 	ldr.w	r8, [pc, #688]	@ 8002d04 <StartGSM+0x8b4>
 8002a56:	f008 fab1 	bl	800afbc <memset>
							SIM_UART_ReInitializeRxDMA();
 8002a5a:	f7fe fae5 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
							if(is_disconnect == 0){
 8002a5e:	6833      	ldr	r3, [r6, #0]
 8002a60:	b95b      	cbnz	r3, 8002a7a <StartGSM+0x62a>
								if(is_using_flash == 0){
 8002a62:	f8d8 3000 	ldr.w	r3, [r8]
 8002a66:	b933      	cbnz	r3, 8002a76 <StartGSM+0x626>
									start_addr_disconnect = current_addr_gsm;
 8002a68:	4b97      	ldr	r3, [pc, #604]	@ (8002cc8 <StartGSM+0x878>)
 8002a6a:	6822      	ldr	r2, [r4, #0]
 8002a6c:	601a      	str	r2, [r3, #0]
									Debug_printf("Saving start address of connection outage: %08x\n", start_addr_disconnect);
 8002a6e:	6819      	ldr	r1, [r3, #0]
 8002a70:	4896      	ldr	r0, [pc, #600]	@ (8002ccc <StartGSM+0x87c>)
 8002a72:	f001 ff0b 	bl	800488c <Debug_printf>
								is_disconnect = 1;
 8002a76:	2301      	movs	r3, #1
 8002a78:	6033      	str	r3, [r6, #0]
							if(is_using_flash == 1){
 8002a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	f040 80f8 	bne.w	8002c74 <StartGSM+0x824>
								if(is_keep_up){
 8002a84:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 8002d08 <StartGSM+0x8b8>
 8002a88:	4f91      	ldr	r7, [pc, #580]	@ (8002cd0 <StartGSM+0x880>)
 8002a8a:	f8d9 2000 	ldr.w	r2, [r9]
 8002a8e:	bb4a      	cbnz	r2, 8002ae4 <StartGSM+0x694>
									for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002a90:	f8d7 6208 	ldr.w	r6, [r7, #520]	@ 0x208
										int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002a94:	f8d7 c200 	ldr.w	ip, [r7, #512]	@ 0x200
									for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002a98:	3e01      	subs	r6, #1
 8002a9a:	4696      	mov	lr, r2
									int count_stack = 0;
 8002a9c:	4610      	mov	r0, r2
									for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002a9e:	4576      	cmp	r6, lr
 8002aa0:	f300 80a7 	bgt.w	8002bf2 <StartGSM+0x7a2>
										if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002aa4:	4f8a      	ldr	r7, [pc, #552]	@ (8002cd0 <StartGSM+0x880>)
									for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002aa6:	4296      	cmp	r6, r2
 8002aa8:	dd39      	ble.n	8002b1e <StartGSM+0x6ce>
										int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002aaa:	eb02 010c 	add.w	r1, r2, ip
 8002aae:	424b      	negs	r3, r1
 8002ab0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ab4:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8002ab8:	bf58      	it	pl
 8002aba:	4259      	negpl	r1, r3
										if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002abc:	f857 3021 	ldr.w	r3, [r7, r1, lsl #2]
 8002ac0:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002ac4:	d10c      	bne.n	8002ae0 <StartGSM+0x690>
 8002ac6:	1c4b      	adds	r3, r1, #1
 8002ac8:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8002acc:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
											result_addr_queue.data[idx] -= 128 * count_stack;
 8002ad0:	bf01      	itttt	eq
 8002ad2:	01c3      	lsleq	r3, r0, #7
 8002ad4:	f5c3 439e 	rsbeq	r3, r3, #20224	@ 0x4f00
 8002ad8:	f847 3021 	streq.w	r3, [r7, r1, lsl #2]
											count_stack--;
 8002adc:	f100 30ff 	addeq.w	r0, r0, #4294967295
									for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002ae0:	3201      	adds	r2, #1
 8002ae2:	e7e0      	b.n	8002aa6 <StartGSM+0x656>
									Debug_printf("\n-----------------BEFORE update the result address data --------------\n");
 8002ae4:	487b      	ldr	r0, [pc, #492]	@ (8002cd4 <StartGSM+0x884>)
										if(result_addr_queue.data[idx] < start_addr_disconnect){
 8002ae6:	f8df a1e0 	ldr.w	sl, [pc, #480]	@ 8002cc8 <StartGSM+0x878>
									Debug_printf("\n-----------------BEFORE update the result address data --------------\n");
 8002aea:	f001 fecf 	bl	800488c <Debug_printf>
									printQueue_GSM(&result_addr_queue);
 8002aee:	4638      	mov	r0, r7
 8002af0:	f000 f944 	bl	8002d7c <printQueue_GSM>
									Debug_printf("\n---------------Update the result address data--------------\n");
 8002af4:	4878      	ldr	r0, [pc, #480]	@ (8002cd8 <StartGSM+0x888>)
 8002af6:	f001 fec9 	bl	800488c <Debug_printf>
									for (int i = 0; i < result_addr_queue.size; i++) {
 8002afa:	f04f 0b00 	mov.w	fp, #0
 8002afe:	f8d7 1208 	ldr.w	r1, [r7, #520]	@ 0x208
										int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002b02:	f8d7 6200 	ldr.w	r6, [r7, #512]	@ 0x200
									for (int i = 0; i < result_addr_queue.size; i++) {
 8002b06:	4559      	cmp	r1, fp
 8002b08:	dc40      	bgt.n	8002b8c <StartGSM+0x73c>
									int count_shiftleft_dub = count_shiftleft;
 8002b0a:	4b74      	ldr	r3, [pc, #464]	@ (8002cdc <StartGSM+0x88c>)
										if(result_addr_queue.data[idx] == FLASH_END_ADDRESS-0x100){
 8002b0c:	f8df e1c0 	ldr.w	lr, [pc, #448]	@ 8002cd0 <StartGSM+0x880>
									int count_shiftleft_dub = count_shiftleft;
 8002b10:	f893 c000 	ldrb.w	ip, [r3]
											result_addr_queue.data[idx] -= 128 * count_shiftleft;
 8002b14:	4667      	mov	r7, ip
 8002b16:	01ff      	lsls	r7, r7, #7
									for (int i = 0; i < result_addr_queue.size; i++) {
 8002b18:	2000      	movs	r0, #0
 8002b1a:	4281      	cmp	r1, r0
 8002b1c:	dc50      	bgt.n	8002bc0 <StartGSM+0x770>
								printQueue_GSM(&result_addr_queue);
 8002b1e:	486c      	ldr	r0, [pc, #432]	@ (8002cd0 <StartGSM+0x880>)
 8002b20:	f000 f92c 	bl	8002d7c <printQueue_GSM>
								start_addr_disconnect -= 128 * count_shiftleft;
 8002b24:	4b68      	ldr	r3, [pc, #416]	@ (8002cc8 <StartGSM+0x878>)
 8002b26:	496d      	ldr	r1, [pc, #436]	@ (8002cdc <StartGSM+0x88c>)
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	780e      	ldrb	r6, [r1, #0]
 8002b2c:	eba2 12c6 	sub.w	r2, r2, r6, lsl #7
 8002b30:	601a      	str	r2, [r3, #0]
								if(start_addr_disconnect < 0x3000) start_addr_disconnect = 0x3000;
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
								start_addr_disconnect -= 128 * count_shiftleft;
 8002b38:	ea4f 10c6 	mov.w	r0, r6, lsl #7
								if(start_addr_disconnect < 0x3000) start_addr_disconnect = 0x3000;
 8002b3c:	d371      	bcc.n	8002c22 <StartGSM+0x7d2>
								end_addr_disconnect -= 128 *count_shiftleft;
 8002b3e:	4a68      	ldr	r2, [pc, #416]	@ (8002ce0 <StartGSM+0x890>)
									Debug_printf("Receiving MAIL\n");
 8002b40:	4f68      	ldr	r7, [pc, #416]	@ (8002ce4 <StartGSM+0x894>)
								end_addr_disconnect -= 128 *count_shiftleft;
 8002b42:	6813      	ldr	r3, [r2, #0]
									osEvent evt = osMailGet(RMC_MailQGSMId, 2000); // Get a message
 8002b44:	4e68      	ldr	r6, [pc, #416]	@ (8002ce8 <StartGSM+0x898>)
								end_addr_disconnect -= 128 *count_shiftleft;
 8002b46:	1a1b      	subs	r3, r3, r0
 8002b48:	6013      	str	r3, [r2, #0]
								Debug_printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002b4a:	4868      	ldr	r0, [pc, #416]	@ (8002cec <StartGSM+0x89c>)
								count_shiftleft = 0;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	700b      	strb	r3, [r1, #0]
								Debug_printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002b50:	f001 fe9c 	bl	800488c <Debug_printf>
									Debug_printf("Receiving MAIL\n");
 8002b54:	4638      	mov	r0, r7
 8002b56:	f001 fe99 	bl	800488c <Debug_printf>
									osEvent evt = osMailGet(RMC_MailQGSMId, 2000); // Get a message
 8002b5a:	6831      	ldr	r1, [r6, #0]
 8002b5c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002b60:	a803      	add	r0, sp, #12
 8002b62:	f005 f835 	bl	8007bd0 <osMailGet>
									if(evt.status == osEventMail){
 8002b66:	9b03      	ldr	r3, [sp, #12]
 8002b68:	2b20      	cmp	r3, #32
 8002b6a:	d17d      	bne.n	8002c68 <StartGSM+0x818>
										GSM_MAIL_STRUCT *receivedData = (GSM_MAIL_STRUCT *)evt.value.p;
 8002b6c:	f8dd a010 	ldr.w	sl, [sp, #16]
										Debug_printf("Receiving MAIL: %08lx\n", receivedData->address);
 8002b70:	485f      	ldr	r0, [pc, #380]	@ (8002cf0 <StartGSM+0x8a0>)
 8002b72:	f8da 1058 	ldr.w	r1, [sl, #88]	@ 0x58
 8002b76:	f001 fe89 	bl	800488c <Debug_printf>
										if(is_keep_up == 0 && receivedData->address == 0x4F00){
 8002b7a:	f8d9 2000 	ldr.w	r2, [r9]
 8002b7e:	2a00      	cmp	r2, #0
 8002b80:	d053      	beq.n	8002c2a <StartGSM+0x7da>
										osMailFree(RMC_MailQGSMId, receivedData);  // Discards the message
 8002b82:	6830      	ldr	r0, [r6, #0]
 8002b84:	4651      	mov	r1, sl
 8002b86:	f005 f85c 	bl	8007c42 <osMailFree>
 8002b8a:	e7e3      	b.n	8002b54 <StartGSM+0x704>
										int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002b8c:	445e      	add	r6, fp
 8002b8e:	4272      	negs	r2, r6
 8002b90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002b94:	f006 067f 	and.w	r6, r6, #127	@ 0x7f
 8002b98:	bf58      	it	pl
 8002b9a:	4256      	negpl	r6, r2
										if(result_addr_queue.data[idx] < start_addr_disconnect){
 8002b9c:	f8da 2000 	ldr.w	r2, [sl]
 8002ba0:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8002ba4:	4291      	cmp	r1, r2
 8002ba6:	d208      	bcs.n	8002bba <StartGSM+0x76a>
											Debug_printf("CURRENT INDEX TO CHECK DELETING: %08lx", result_addr_queue.data[idx]);
 8002ba8:	4852      	ldr	r0, [pc, #328]	@ (8002cf4 <StartGSM+0x8a4>)
 8002baa:	f001 fe6f 	bl	800488c <Debug_printf>
											deleteMiddle_GSM(&result_addr_queue, idx);
 8002bae:	4631      	mov	r1, r6
 8002bb0:	4638      	mov	r0, r7
 8002bb2:	f000 f93d 	bl	8002e30 <deleteMiddle_GSM>
											i--;
 8002bb6:	f10b 3bff 	add.w	fp, fp, #4294967295
									for (int i = 0; i < result_addr_queue.size; i++) {
 8002bba:	f10b 0b01 	add.w	fp, fp, #1
 8002bbe:	e79e      	b.n	8002afe <StartGSM+0x6ae>
										int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002bc0:	1983      	adds	r3, r0, r6
 8002bc2:	425a      	negs	r2, r3
 8002bc4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002bc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bcc:	bf58      	it	pl
 8002bce:	4253      	negpl	r3, r2
									for (int i = 0; i < result_addr_queue.size; i++) {
 8002bd0:	3001      	adds	r0, #1
										if(result_addr_queue.data[idx] == FLASH_END_ADDRESS-0x100){
 8002bd2:	f85e 2023 	ldr.w	r2, [lr, r3, lsl #2]
 8002bd6:	f5b2 4f9e 	cmp.w	r2, #20224	@ 0x4f00
											result_addr_queue.data[idx] -= 128 * count_shiftleft_dub;
 8002bda:	bf06      	itte	eq
 8002bdc:	ea4f 12cc 	moveq.w	r2, ip, lsl #7
 8002be0:	f5c2 429e 	rsbeq	r2, r2, #20224	@ 0x4f00
											result_addr_queue.data[idx] -= 128 * count_shiftleft;
 8002be4:	1bd2      	subne	r2, r2, r7
 8002be6:	f84e 2023 	str.w	r2, [lr, r3, lsl #2]
											count_shiftleft_dub -= 1;
 8002bea:	bf08      	it	eq
 8002bec:	f10c 3cff 	addeq.w	ip, ip, #4294967295
									for (int i = 0; i < result_addr_queue.size; i++) {
 8002bf0:	e793      	b.n	8002b1a <StartGSM+0x6ca>
										int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002bf2:	eb0c 030e 	add.w	r3, ip, lr
 8002bf6:	4259      	negs	r1, r3
 8002bf8:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8002bfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c00:	bf58      	it	pl
 8002c02:	424b      	negpl	r3, r1
										if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002c04:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 8002c08:	f5b1 4f9e 	cmp.w	r1, #20224	@ 0x4f00
 8002c0c:	d106      	bne.n	8002c1c <StartGSM+0x7cc>
 8002c0e:	3301      	adds	r3, #1
 8002c10:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8002c14:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
											count_stack++;
 8002c18:	bf08      	it	eq
 8002c1a:	3001      	addeq	r0, #1
									for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002c1c:	f10e 0e01 	add.w	lr, lr, #1
 8002c20:	e73d      	b.n	8002a9e <StartGSM+0x64e>
								if(start_addr_disconnect < 0x3000) start_addr_disconnect = 0x3000;
 8002c22:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	e789      	b.n	8002b3e <StartGSM+0x6ee>
										if(is_keep_up == 0 && receivedData->address == 0x4F00){
 8002c2a:	f8da 3058 	ldr.w	r3, [sl, #88]	@ 0x58
 8002c2e:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002c32:	d1a6      	bne.n	8002b82 <StartGSM+0x732>
											for (int i = 0; i < num_in_mail_sent; i++) {
 8002c34:	4b30      	ldr	r3, [pc, #192]	@ (8002cf8 <StartGSM+0x8a8>)
												int idx = (result_addr_queue.rear - i + MAX_SIZE) % MAX_SIZE; // Calculate the index in reverse
 8002c36:	4826      	ldr	r0, [pc, #152]	@ (8002cd0 <StartGSM+0x880>)
											for (int i = 0; i < num_in_mail_sent; i++) {
 8002c38:	f8d3 c000 	ldr.w	ip, [r3]
												int idx = (result_addr_queue.rear - i + MAX_SIZE) % MAX_SIZE; // Calculate the index in reverse
 8002c3c:	f8d0 3204 	ldr.w	r3, [r0, #516]	@ 0x204
 8002c40:	f103 0e80 	add.w	lr, r3, #128	@ 0x80
											for (int i = 0; i < num_in_mail_sent; i++) {
 8002c44:	4594      	cmp	ip, r2
 8002c46:	dd9c      	ble.n	8002b82 <StartGSM+0x732>
												int idx = (result_addr_queue.rear - i + MAX_SIZE) % MAX_SIZE; // Calculate the index in reverse
 8002c48:	ebae 0302 	sub.w	r3, lr, r2
 8002c4c:	4259      	negs	r1, r3
 8002c4e:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8002c52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c56:	bf58      	it	pl
 8002c58:	424b      	negpl	r3, r1
											for (int i = 0; i < num_in_mail_sent; i++) {
 8002c5a:	3201      	adds	r2, #1
												result_addr_queue.data[idx] -= 128;
 8002c5c:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8002c60:	3980      	subs	r1, #128	@ 0x80
 8002c62:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
											for (int i = 0; i < num_in_mail_sent; i++) {
 8002c66:	e7ed      	b.n	8002c44 <StartGSM+0x7f4>
										Debug_printf("Have cleared out all mail queue\n");
 8002c68:	4824      	ldr	r0, [pc, #144]	@ (8002cfc <StartGSM+0x8ac>)
 8002c6a:	f001 fe0f 	bl	800488c <Debug_printf>
								is_using_flash = 0;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	f8c8 3000 	str.w	r3, [r8]
							process++;
 8002c74:	f04f 0808 	mov.w	r8, #8
							break;
 8002c78:	e69b      	b.n	80029b2 <StartGSM+0x562>
				int result_close = close_connection(0);
 8002c7a:	2000      	movs	r0, #0
 8002c7c:	f7ff f9ea 	bl	8002054 <close_connection>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002c80:	f44f 72c0 	mov.w	r2, #384	@ 0x180
				if(result_close){
 8002c84:	4601      	mov	r1, r0
 8002c86:	2800      	cmp	r0, #0
 8002c88:	f43f ac23 	beq.w	80024d2 <StartGSM+0x82>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	480d      	ldr	r0, [pc, #52]	@ (8002cc4 <StartGSM+0x874>)
 8002c90:	f008 f994 	bl	800afbc <memset>
					SIM_UART_ReInitializeRxDMA();
 8002c94:	f7fe f9c8 	bl	8001028 <SIM_UART_ReInitializeRxDMA>
						uart_transmit_string(&huart1,(uint8_t*) "REOPEN CONNECTION TO SERVER\n");
 8002c98:	4919      	ldr	r1, [pc, #100]	@ (8002d00 <StartGSM+0x8b0>)
 8002c9a:	4808      	ldr	r0, [pc, #32]	@ (8002cbc <StartGSM+0x86c>)
 8002c9c:	f001 fde6 	bl	800486c <uart_transmit_string>
						process = 4;
 8002ca0:	e4a0      	b.n	80025e4 <StartGSM+0x194>
 8002ca2:	f8cd 8004 	str.w	r8, [sp, #4]
				else process++;
 8002ca6:	f04f 0802 	mov.w	r8, #2
 8002caa:	e467      	b.n	800257c <StartGSM+0x12c>
						process++;
 8002cac:	f04f 0805 	mov.w	r8, #5
 8002cb0:	e464      	b.n	800257c <StartGSM+0x12c>
					process++;
 8002cb2:	f04f 0806 	mov.w	r8, #6
 8002cb6:	e461      	b.n	800257c <StartGSM+0x12c>
 8002cb8:	0800fe17 	.word	0x0800fe17
 8002cbc:	200012d0 	.word	0x200012d0
 8002cc0:	20000d80 	.word	0x20000d80
 8002cc4:	20000be4 	.word	0x20000be4
 8002cc8:	20000d6c 	.word	0x20000d6c
 8002ccc:	0800fe26 	.word	0x0800fe26
 8002cd0:	20000d84 	.word	0x20000d84
 8002cd4:	0800fe57 	.word	0x0800fe57
 8002cd8:	0800fe9f 	.word	0x0800fe9f
 8002cdc:	20000d78 	.word	0x20000d78
 8002ce0:	20000d64 	.word	0x20000d64
 8002ce4:	0800fd85 	.word	0x0800fd85
 8002ce8:	20000f90 	.word	0x20000f90
 8002cec:	0800fd45 	.word	0x0800fd45
 8002cf0:	0800fd95 	.word	0x0800fd95
 8002cf4:	0800fedd 	.word	0x0800fedd
 8002cf8:	20000bc0 	.word	0x20000bc0
 8002cfc:	0800fdac 	.word	0x0800fdac
 8002d00:	0800ff04 	.word	0x0800ff04
 8002d04:	20000d7c 	.word	0x20000d7c
 8002d08:	20000bc8 	.word	0x20000bc8

08002d0c <initQueue_GSM>:


// Function to initialize the Queue_GSM
void initQueue_GSM(Queue_GSM* q) {
    q->front = 0;
    q->rear = -1;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8002d12:	e9c0 3280 	strd	r3, r2, [r0, #512]	@ 0x200
    q->size = 0;
 8002d16:	f8c0 3208 	str.w	r3, [r0, #520]	@ 0x208
}
 8002d1a:	4770      	bx	lr

08002d1c <enqueue_GSM>:
    return q->size == 0;
}

// Function to check if the Queue_GSM is full
int isFull_GSM(Queue_GSM* q) {
    return q->size == MAX_SIZE;
 8002d1c:	f8d0 2208 	ldr.w	r2, [r0, #520]	@ 0x208
}

// Function to enqueue (add) a uint32_t value to the Queue_GSM
void enqueue_GSM(Queue_GSM* q, uint32_t value) {
    if (isFull_GSM(q)) {
 8002d20:	2a80      	cmp	r2, #128	@ 0x80
void enqueue_GSM(Queue_GSM* q, uint32_t value) {
 8002d22:	b410      	push	{r4}
    if (isFull_GSM(q)) {
 8002d24:	d104      	bne.n	8002d30 <enqueue_GSM+0x14>
        Debug_printf("Queue_GSM is full\n");
 8002d26:	480c      	ldr	r0, [pc, #48]	@ (8002d58 <enqueue_GSM+0x3c>)
        return;
    }
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
    q->data[q->rear] = value;
    q->size++;
}
 8002d28:	f85d 4b04 	ldr.w	r4, [sp], #4
        Debug_printf("Queue_GSM is full\n");
 8002d2c:	f001 bdae 	b.w	800488c <Debug_printf>
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
 8002d30:	f8d0 3204 	ldr.w	r3, [r0, #516]	@ 0x204
 8002d34:	3301      	adds	r3, #1
 8002d36:	425c      	negs	r4, r3
 8002d38:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8002d3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d40:	bf58      	it	pl
 8002d42:	4263      	negpl	r3, r4
    q->size++;
 8002d44:	3201      	adds	r2, #1
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
 8002d46:	f8c0 3204 	str.w	r3, [r0, #516]	@ 0x204
}
 8002d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
    q->data[q->rear] = value;
 8002d4e:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    q->size++;
 8002d52:	f8c0 2208 	str.w	r2, [r0, #520]	@ 0x208
}
 8002d56:	4770      	bx	lr
 8002d58:	0800ff32 	.word	0x0800ff32

08002d5c <clearQueue_GSM>:
    }
    return q->data[q->front];
}

// Function to clear the entire Queue_GSM
void clearQueue_GSM(Queue_GSM* q) {
 8002d5c:	b510      	push	{r4, lr}
	for (int i = 0; i < MAX_SIZE; i++) {
		q->data[i] = 0; // Clear the data explicitly
 8002d5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
void clearQueue_GSM(Queue_GSM* q) {
 8002d62:	4604      	mov	r4, r0
		q->data[i] = 0; // Clear the data explicitly
 8002d64:	2100      	movs	r1, #0
 8002d66:	f008 f929 	bl	800afbc <memset>
	}
    q->front = 0;
    q->rear = -1;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d70:	e9c4 3280 	strd	r3, r2, [r4, #512]	@ 0x200
    q->size = 0;
 8002d74:	f8c4 3208 	str.w	r3, [r4, #520]	@ 0x208
}
 8002d78:	bd10      	pop	{r4, pc}
	...

08002d7c <printQueue_GSM>:

// Function to print the Queue_GSM contents (for debugging)
int printQueue_GSM(Queue_GSM* q) {
 8002d7c:	b570      	push	{r4, r5, r6, lr}
    return q->size == 0;
 8002d7e:	f8d0 5208 	ldr.w	r5, [r0, #520]	@ 0x208
int printQueue_GSM(Queue_GSM* q) {
 8002d82:	4604      	mov	r4, r0
    if (isEmpty_GSM(q)) {
 8002d84:	b925      	cbnz	r5, 8002d90 <printQueue_GSM+0x14>
        Debug_printf("Queue_GSM is empty\n");
 8002d86:	4813      	ldr	r0, [pc, #76]	@ (8002dd4 <printQueue_GSM+0x58>)
 8002d88:	f001 fd80 	bl	800488c <Debug_printf>
        int idx = (q->front + i) % MAX_SIZE;
        Debug_printf("Index %d: %08x\n", i, q->data[idx]);
    }
    Debug_printf("\n");
    return q->size;
}
 8002d8c:	4628      	mov	r0, r5
 8002d8e:	bd70      	pop	{r4, r5, r6, pc}
    Debug_printf("Queue_GSM contents: \n");
 8002d90:	4811      	ldr	r0, [pc, #68]	@ (8002dd8 <printQueue_GSM+0x5c>)
        Debug_printf("Index %d: %08x\n", i, q->data[idx]);
 8002d92:	4e12      	ldr	r6, [pc, #72]	@ (8002ddc <printQueue_GSM+0x60>)
    Debug_printf("Queue_GSM contents: \n");
 8002d94:	f001 fd7a 	bl	800488c <Debug_printf>
    for (int i = 0; i < q->size; i++) {
 8002d98:	2500      	movs	r5, #0
 8002d9a:	f8d4 3208 	ldr.w	r3, [r4, #520]	@ 0x208
 8002d9e:	42ab      	cmp	r3, r5
 8002da0:	dc05      	bgt.n	8002dae <printQueue_GSM+0x32>
    Debug_printf("\n");
 8002da2:	480f      	ldr	r0, [pc, #60]	@ (8002de0 <printQueue_GSM+0x64>)
 8002da4:	f001 fd72 	bl	800488c <Debug_printf>
    return q->size;
 8002da8:	f8d4 5208 	ldr.w	r5, [r4, #520]	@ 0x208
 8002dac:	e7ee      	b.n	8002d8c <printQueue_GSM+0x10>
        int idx = (q->front + i) % MAX_SIZE;
 8002dae:	f8d4 3200 	ldr.w	r3, [r4, #512]	@ 0x200
 8002db2:	442b      	add	r3, r5
 8002db4:	425a      	negs	r2, r3
 8002db6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002dba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002dbe:	bf58      	it	pl
 8002dc0:	4253      	negpl	r3, r2
        Debug_printf("Index %d: %08x\n", i, q->data[idx]);
 8002dc2:	4629      	mov	r1, r5
 8002dc4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 8002dc8:	4630      	mov	r0, r6
 8002dca:	f001 fd5f 	bl	800488c <Debug_printf>
    for (int i = 0; i < q->size; i++) {
 8002dce:	3501      	adds	r5, #1
 8002dd0:	e7e3      	b.n	8002d9a <printQueue_GSM+0x1e>
 8002dd2:	bf00      	nop
 8002dd4:	0800ff45 	.word	0x0800ff45
 8002dd8:	0800ff59 	.word	0x0800ff59
 8002ddc:	0800ff6f 	.word	0x0800ff6f
 8002de0:	0800fd43 	.word	0x0800fd43

08002de4 <checkAddrExistInQueue>:

// Function to check if an address exists in the Queue_GSM
int checkAddrExistInQueue(uint32_t addr, Queue_GSM* q) {
 8002de4:	b538      	push	{r3, r4, r5, lr}
    for (int i = 0; i < q->size; i++) {
 8002de6:	f8d1 5208 	ldr.w	r5, [r1, #520]	@ 0x208
 8002dea:	2200      	movs	r2, #0
 8002dec:	4295      	cmp	r5, r2
 8002dee:	dc05      	bgt.n	8002dfc <checkAddrExistInQueue+0x18>
        }
//        if(addr > q->data[idx] && addr < end_addr){
//        	Debug_printf("INVALID ADDRESS: %08lx\n", addr);
//        }
    }
    Debug_printf("NOT FOUND ADDRESS: %08lx\n", addr);
 8002df0:	4601      	mov	r1, r0
 8002df2:	480d      	ldr	r0, [pc, #52]	@ (8002e28 <checkAddrExistInQueue+0x44>)
 8002df4:	f001 fd4a 	bl	800488c <Debug_printf>
    return 0;
 8002df8:	2000      	movs	r0, #0
 8002dfa:	e012      	b.n	8002e22 <checkAddrExistInQueue+0x3e>
        int idx = (q->front + i) % MAX_SIZE;
 8002dfc:	f8d1 3200 	ldr.w	r3, [r1, #512]	@ 0x200
 8002e00:	4413      	add	r3, r2
 8002e02:	425c      	negs	r4, r3
 8002e04:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8002e08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e0c:	bf58      	it	pl
 8002e0e:	4263      	negpl	r3, r4
        if (q->data[idx] == addr) {
 8002e10:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e14:	4283      	cmp	r3, r0
 8002e16:	d105      	bne.n	8002e24 <checkAddrExistInQueue+0x40>
            Debug_printf("FOUND ADDRESS: %08lx\n", addr);
 8002e18:	4601      	mov	r1, r0
 8002e1a:	4804      	ldr	r0, [pc, #16]	@ (8002e2c <checkAddrExistInQueue+0x48>)
 8002e1c:	f001 fd36 	bl	800488c <Debug_printf>
            return 1;
 8002e20:	2001      	movs	r0, #1
}
 8002e22:	bd38      	pop	{r3, r4, r5, pc}
    for (int i = 0; i < q->size; i++) {
 8002e24:	3201      	adds	r2, #1
 8002e26:	e7e1      	b.n	8002dec <checkAddrExistInQueue+0x8>
 8002e28:	0800ff7f 	.word	0x0800ff7f
 8002e2c:	0800ff83 	.word	0x0800ff83

08002e30 <deleteMiddle_GSM>:

// Function to delete a parameter in the middle of the Queue_GSM
void deleteMiddle_GSM(Queue_GSM* q, int indexToDelete) {
 8002e30:	b4f0      	push	{r4, r5, r6, r7}
    return q->size == 0;
 8002e32:	f8d0 5208 	ldr.w	r5, [r0, #520]	@ 0x208
    if (isEmpty_GSM(q)) {
 8002e36:	b91d      	cbnz	r5, 8002e40 <deleteMiddle_GSM+0x10>
        Debug_printf("Queue_GSM is empty. Nothing to delete.\n");
 8002e38:	481f      	ldr	r0, [pc, #124]	@ (8002eb8 <deleteMiddle_GSM+0x88>)

    // Update rear and size
    q->rear = (q->rear - 1 + MAX_SIZE) % MAX_SIZE;
    q->size--;
    Debug_printf("Element at index %d deleted successfully.\n", indexToDelete);
}
 8002e3a:	bcf0      	pop	{r4, r5, r6, r7}
        Debug_printf("Invalid index. Cannot delete.\n");
 8002e3c:	f001 bd26 	b.w	800488c <Debug_printf>
    if (indexToDelete < 0 || indexToDelete >= q->size) {
 8002e40:	2900      	cmp	r1, #0
 8002e42:	db01      	blt.n	8002e48 <deleteMiddle_GSM+0x18>
 8002e44:	428d      	cmp	r5, r1
 8002e46:	dc01      	bgt.n	8002e4c <deleteMiddle_GSM+0x1c>
        Debug_printf("Invalid index. Cannot delete.\n");
 8002e48:	481c      	ldr	r0, [pc, #112]	@ (8002ebc <deleteMiddle_GSM+0x8c>)
 8002e4a:	e7f6      	b.n	8002e3a <deleteMiddle_GSM+0xa>
    int actualIndex = (q->front + indexToDelete) % MAX_SIZE;
 8002e4c:	f8d0 3200 	ldr.w	r3, [r0, #512]	@ 0x200
 8002e50:	440b      	add	r3, r1
 8002e52:	425a      	negs	r2, r3
 8002e54:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
    for (int i = 0; i < q->size - 1; i++) {
 8002e5c:	f04f 0600 	mov.w	r6, #0
    int actualIndex = (q->front + indexToDelete) % MAX_SIZE;
 8002e60:	bf58      	it	pl
 8002e62:	4253      	negpl	r3, r2
    for (int i = 0; i < q->size - 1; i++) {
 8002e64:	3d01      	subs	r5, #1
 8002e66:	42b5      	cmp	r5, r6
 8002e68:	dc0f      	bgt.n	8002e8a <deleteMiddle_GSM+0x5a>
    q->rear = (q->rear - 1 + MAX_SIZE) % MAX_SIZE;
 8002e6a:	f8d0 3204 	ldr.w	r3, [r0, #516]	@ 0x204
 8002e6e:	337f      	adds	r3, #127	@ 0x7f
 8002e70:	425a      	negs	r2, r3
 8002e72:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e7a:	bf58      	it	pl
 8002e7c:	4253      	negpl	r3, r2
    q->size--;
 8002e7e:	e9c0 3581 	strd	r3, r5, [r0, #516]	@ 0x204
}
 8002e82:	bcf0      	pop	{r4, r5, r6, r7}
    Debug_printf("Element at index %d deleted successfully.\n", indexToDelete);
 8002e84:	480e      	ldr	r0, [pc, #56]	@ (8002ec0 <deleteMiddle_GSM+0x90>)
 8002e86:	f001 bd01 	b.w	800488c <Debug_printf>
        int currentIdx = (actualIndex + i) % MAX_SIZE;
 8002e8a:	199a      	adds	r2, r3, r6
 8002e8c:	4254      	negs	r4, r2
 8002e8e:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8002e92:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e96:	bf58      	it	pl
 8002e98:	4262      	negpl	r2, r4
        int nextIdx = (currentIdx + 1) % MAX_SIZE;
 8002e9a:	1c54      	adds	r4, r2, #1
 8002e9c:	4267      	negs	r7, r4
 8002e9e:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 8002ea2:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8002ea6:	bf58      	it	pl
 8002ea8:	427c      	negpl	r4, r7
    for (int i = 0; i < q->size - 1; i++) {
 8002eaa:	3601      	adds	r6, #1
        q->data[currentIdx] = q->data[nextIdx];
 8002eac:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8002eb0:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
    for (int i = 0; i < q->size - 1; i++) {
 8002eb4:	e7d7      	b.n	8002e66 <deleteMiddle_GSM+0x36>
 8002eb6:	bf00      	nop
 8002eb8:	0800ff99 	.word	0x0800ff99
 8002ebc:	0800ffc1 	.word	0x0800ffc1
 8002ec0:	0800ffe0 	.word	0x0800ffe0

08002ec4 <RingBufferDmaU8_initUSARTRx>:
// int daychange = 0;

uint8_t message1[] = "Hello from DSS\n";

void RingBufferDmaU8_initUSARTRx(RingBufferDmaU8_TypeDef* ring, UART_HandleTypeDef* husart, uint8_t* buffer, uint16_t size) // cai dat dma
{
 8002ec4:	b410      	push	{r4}
 8002ec6:	4604      	mov	r4, r0
 8002ec8:	4608      	mov	r0, r1
  ring->buffer = buffer;
  ring->size = size;
 8002eca:	80a3      	strh	r3, [r4, #4]
{
 8002ecc:	4611      	mov	r1, r2
 8002ece:	461a      	mov	r2, r3
  ring->tailPtr = buffer;
  ring->dmaHandle = husart->hdmarx;
 8002ed0:	6f43      	ldr	r3, [r0, #116]	@ 0x74
  ring->buffer = buffer;
 8002ed2:	6021      	str	r1, [r4, #0]
  ring->tailPtr = buffer;
 8002ed4:	60a1      	str	r1, [r4, #8]
  ring->dmaHandle = husart->hdmarx;
 8002ed6:	60e3      	str	r3, [r4, #12]
  HAL_UART_Receive_DMA(husart, buffer, size);
}
 8002ed8:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_UART_Receive_DMA(husart, buffer, size);
 8002edc:	f004 bd54 	b.w	8007988 <HAL_UART_Receive_DMA>

08002ee0 <set_time>:
#include "RTC.h"
#include "system_management.h"
#include "spi_flash.h"

void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 8002ee0:	b570      	push	{r4, r5, r6, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	4606      	mov	r6, r0
 8002ee6:	460d      	mov	r5, r1
 8002ee8:	4614      	mov	r4, r2
	RTC_TimeTypeDef sTime = {0};
 8002eea:	2100      	movs	r1, #0
 8002eec:	2211      	movs	r2, #17
 8002eee:	f10d 0007 	add.w	r0, sp, #7
 8002ef2:	f008 f863 	bl	800afbc <memset>
	sTime.Hours = hr;
	sTime.Minutes = min;
	sTime.Seconds = sec;
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002ef6:	4808      	ldr	r0, [pc, #32]	@ (8002f18 <set_time+0x38>)
	sTime.Hours = hr;
 8002ef8:	f88d 6004 	strb.w	r6, [sp, #4]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002efc:	2200      	movs	r2, #0
 8002efe:	a901      	add	r1, sp, #4
	sTime.Minutes = min;
 8002f00:	f88d 5005 	strb.w	r5, [sp, #5]
	sTime.Seconds = sec;
 8002f04:	f88d 4006 	strb.w	r4, [sp, #6]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002f08:	f003 f9e2 	bl	80062d0 <HAL_RTC_SetTime>
 8002f0c:	b108      	cbz	r0, 8002f12 <set_time+0x32>
	{
		Error_Handler();
 8002f0e:	f000 fb38 	bl	8003582 <Error_Handler>
	}
}
 8002f12:	b006      	add	sp, #24
 8002f14:	bd70      	pop	{r4, r5, r6, pc}
 8002f16:	bf00      	nop
 8002f18:	2000146c 	.word	0x2000146c

08002f1c <set_date>:

void set_date (uint8_t year, uint8_t month, uint8_t date)  // monday = 1
{
 8002f1c:	b507      	push	{r0, r1, r2, lr}
	RTC_DateTypeDef sDate = {0};
 8002f1e:	2300      	movs	r3, #0
	sDate.Month = month;
 8002f20:	f88d 1005 	strb.w	r1, [sp, #5]
	sDate.Date = date;
 8002f24:	f88d 2006 	strb.w	r2, [sp, #6]
	sDate.Year = year;
 8002f28:	f88d 0007 	strb.w	r0, [sp, #7]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	4806      	ldr	r0, [pc, #24]	@ (8002f48 <set_date+0x2c>)
	RTC_DateTypeDef sDate = {0};
 8002f30:	f88d 3004 	strb.w	r3, [sp, #4]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002f34:	a901      	add	r1, sp, #4
 8002f36:	f003 fa25 	bl	8006384 <HAL_RTC_SetDate>
 8002f3a:	b108      	cbz	r0, 8002f40 <set_date+0x24>
	{
		Error_Handler();
 8002f3c:	f000 fb21 	bl	8003582 <Error_Handler>
	}
}
 8002f40:	b003      	add	sp, #12
 8002f42:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f46:	bf00      	nop
 8002f48:	2000146c 	.word	0x2000146c

08002f4c <get_RTC_time_date>:

void get_RTC_time_date(RMCSTRUCT *rmc)
{
 8002f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
	char date[12]; // "YYYY-MM-DD" format, 10 characters + null terminator
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	  /* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8002f4e:	4d29      	ldr	r5, [pc, #164]	@ (8002ff4 <get_RTC_time_date+0xa8>)
{
 8002f50:	b0b3      	sub	sp, #204	@ 0xcc
 8002f52:	4604      	mov	r4, r0
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8002f54:	a90d      	add	r1, sp, #52	@ 0x34
 8002f56:	2200      	movs	r2, #0
 8002f58:	4628      	mov	r0, r5
 8002f5a:	f003 fa63 	bl	8006424 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8002f5e:	a906      	add	r1, sp, #24
 8002f60:	2200      	movs	r2, #0
 8002f62:	4628      	mov	r0, r5
 8002f64:	f003 fa81 	bl	800646a <HAL_RTC_GetDate>

  /* Display time Format: hh:mm:ss */
  /* Format time as "HH:MM:SS" */
	snprintf(time, sizeof(time), "%02d:%02d:%02d\n", gTime.Hours, gTime.Minutes, gTime.Seconds);
 8002f68:	f89d 3036 	ldrb.w	r3, [sp, #54]	@ 0x36
	uart_transmit_string(&huart1,(uint8_t*) time);
 8002f6c:	4d22      	ldr	r5, [pc, #136]	@ (8002ff8 <get_RTC_time_date+0xac>)
	snprintf(time, sizeof(time), "%02d:%02d:%02d\n", gTime.Hours, gTime.Minutes, gTime.Seconds);
 8002f6e:	9301      	str	r3, [sp, #4]
 8002f70:	f89d 3035 	ldrb.w	r3, [sp, #53]	@ 0x35
 8002f74:	4a21      	ldr	r2, [pc, #132]	@ (8002ffc <get_RTC_time_date+0xb0>)
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	210a      	movs	r1, #10
 8002f7a:	f89d 3034 	ldrb.w	r3, [sp, #52]	@ 0x34
 8002f7e:	a807      	add	r0, sp, #28
 8002f80:	f007 ff20 	bl	800adc4 <sniprintf>
	uart_transmit_string(&huart1,(uint8_t*) time);
 8002f84:	a907      	add	r1, sp, #28
 8002f86:	4628      	mov	r0, r5
 8002f88:	f001 fc70 	bl	800486c <uart_transmit_string>

	/* Format date as "YYYY-MM-DD" */
	snprintf(date, sizeof(date), "20%02d-%02d-%02d\n", gDate.Year, gDate.Month, gDate.Date);
 8002f8c:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8002f90:	9301      	str	r3, [sp, #4]
 8002f92:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8002f96:	4a1a      	ldr	r2, [pc, #104]	@ (8003000 <get_RTC_time_date+0xb4>)
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	210c      	movs	r1, #12
 8002f9c:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8002fa0:	a80a      	add	r0, sp, #40	@ 0x28
 8002fa2:	f007 ff0f 	bl	800adc4 <sniprintf>
	uart_transmit_string(&huart1,(uint8_t*) date);
 8002fa6:	a90a      	add	r1, sp, #40	@ 0x28
 8002fa8:	4628      	mov	r0, r5
 8002faa:	f001 fc5f 	bl	800486c <uart_transmit_string>

	rmc->date.Yr = gDate.Year;
	rmc->date.Mon = gDate.Month;
	rmc->date.Day = gDate.Date;
 8002fae:	f89d 101a 	ldrb.w	r1, [sp, #26]
	rmc->tim.hour = gTime.Hours;
 8002fb2:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
	rmc->tim.min = gTime.Minutes;
 8002fb6:	f89d 6035 	ldrb.w	r6, [sp, #53]	@ 0x35
	rmc->tim.sec = gTime.Seconds;
 8002fba:	f89d 7036 	ldrb.w	r7, [sp, #54]	@ 0x36
	rmc->date.Mon = gDate.Month;
 8002fbe:	f89d 2019 	ldrb.w	r2, [sp, #25]
	rmc->date.Yr = gDate.Year;
 8002fc2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8002fc6:	61a3      	str	r3, [r4, #24]
	rmc->date.Mon = gDate.Month;
 8002fc8:	6162      	str	r2, [r4, #20]
	rmc->date.Day = gDate.Date;
 8002fca:	6121      	str	r1, [r4, #16]
	rmc->tim.hour = gTime.Hours;
 8002fcc:	6020      	str	r0, [r4, #0]
	rmc->tim.min = gTime.Minutes;
 8002fce:	6066      	str	r6, [r4, #4]
	rmc->tim.sec = gTime.Seconds;
 8002fd0:	60a7      	str	r7, [r4, #8]

	//save_rmc_to_location_info(location_info);
	snprintf((char*)output_buffer, 128, "Time to GMT+8 saved to RMC: 20%02d/%02d/%02d, %02d:%02d:%02d\n", rmc->date.Yr, rmc->date.Mon, rmc->date.Day, rmc->tim.hour, rmc->tim.min, rmc->tim.sec);
 8002fd2:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8002fd6:	9200      	str	r2, [sp, #0]
 8002fd8:	e9cd 6703 	strd	r6, r7, [sp, #12]
 8002fdc:	4a09      	ldr	r2, [pc, #36]	@ (8003004 <get_RTC_time_date+0xb8>)
 8002fde:	2180      	movs	r1, #128	@ 0x80
 8002fe0:	a812      	add	r0, sp, #72	@ 0x48
 8002fe2:	f007 feef 	bl	800adc4 <sniprintf>
	uart_transmit_string(&huart1, (uint8_t*) output_buffer);
 8002fe6:	a912      	add	r1, sp, #72	@ 0x48
 8002fe8:	4628      	mov	r0, r5
 8002fea:	f001 fc3f 	bl	800486c <uart_transmit_string>
}
 8002fee:	b033      	add	sp, #204	@ 0xcc
 8002ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	2000146c 	.word	0x2000146c
 8002ff8:	200012d0 	.word	0x200012d0
 8002ffc:	0800f671 	.word	0x0800f671
 8003000:	0801000b 	.word	0x0801000b
 8003004:	0801001d 	.word	0x0801001d

08003008 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8003008:	4b03      	ldr	r3, [pc, #12]	@ (8003018 <vApplicationGetIdleTaskMemory+0x10>)
 800300a:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800300c:	4b03      	ldr	r3, [pc, #12]	@ (800301c <vApplicationGetIdleTaskMemory+0x14>)
 800300e:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8003010:	2340      	movs	r3, #64	@ 0x40
 8003012:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	20001094 	.word	0x20001094
 800301c:	20000f94 	.word	0x20000f94

08003020 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003020:	b500      	push	{lr}
 8003022:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003024:	2228      	movs	r2, #40	@ 0x28
 8003026:	2100      	movs	r1, #0
 8003028:	a805      	add	r0, sp, #20
 800302a:	f007 ffc7 	bl	800afbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800302e:	2214      	movs	r2, #20
 8003030:	2100      	movs	r1, #0
 8003032:	4668      	mov	r0, sp
 8003034:	f007 ffc2 	bl	800afbc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003038:	223c      	movs	r2, #60	@ 0x3c
 800303a:	2100      	movs	r1, #0
 800303c:	eb0d 0002 	add.w	r0, sp, r2
 8003040:	f007 ffbc 	bl	800afbc <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003044:	f002 fc28 	bl	8005898 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003048:	4a1d      	ldr	r2, [pc, #116]	@ (80030c0 <SystemClock_Config+0xa0>)
 800304a:	6a13      	ldr	r3, [r2, #32]
 800304c:	f023 0318 	bic.w	r3, r3, #24
 8003050:	6213      	str	r3, [r2, #32]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8003052:	2306      	movs	r3, #6
 8003054:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003056:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003058:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800305c:	2310      	movs	r3, #16
 800305e:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003060:	2002      	movs	r0, #2
 8003062:	2300      	movs	r3, #0
 8003064:	e9cd 030c 	strd	r0, r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8003068:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800306c:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800306e:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003070:	f002 fc1a 	bl	80058a8 <HAL_RCC_OscConfig>
 8003074:	4601      	mov	r1, r0
 8003076:	b108      	cbz	r0, 800307c <SystemClock_Config+0x5c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003078:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800307a:	e7fe      	b.n	800307a <SystemClock_Config+0x5a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800307c:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800307e:	e9cd 3000 	strd	r3, r0, [sp]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003082:	e9cd 0002 	strd	r0, r0, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003086:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003088:	4668      	mov	r0, sp
 800308a:	f002 fe8d 	bl	8005da8 <HAL_RCC_ClockConfig>
 800308e:	b108      	cbz	r0, 8003094 <SystemClock_Config+0x74>
 8003090:	b672      	cpsid	i
  while (1)
 8003092:	e7fe      	b.n	8003092 <SystemClock_Config+0x72>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8003094:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <SystemClock_Config+0xa4>)
 8003096:	930f      	str	r3, [sp, #60]	@ 0x3c
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003098:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800309c:	f44f 7380 	mov.w	r3, #256	@ 0x100
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80030a0:	9013      	str	r0, [sp, #76]	@ 0x4c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 80030a2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030a6:	a80f      	add	r0, sp, #60	@ 0x3c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 80030a8:	e9cd 3218 	strd	r3, r2, [sp, #96]	@ 0x60
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80030ac:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030ae:	f002 ff71 	bl	8005f94 <HAL_RCCEx_PeriphCLKConfig>
 80030b2:	b108      	cbz	r0, 80030b8 <SystemClock_Config+0x98>
 80030b4:	b672      	cpsid	i
  while (1)
 80030b6:	e7fe      	b.n	80030b6 <SystemClock_Config+0x96>
}
 80030b8:	b01f      	add	sp, #124	@ 0x7c
 80030ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000
 80030c4:	00010187 	.word	0x00010187

080030c8 <main>:
{
 80030c8:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030ca:	4db8      	ldr	r5, [pc, #736]	@ (80033ac <main+0x2e4>)
{
 80030cc:	b09a      	sub	sp, #104	@ 0x68
  HAL_Init();
 80030ce:	f001 fc7f 	bl	80049d0 <HAL_Init>
  SystemClock_Config();
 80030d2:	f7ff ffa5 	bl	8003020 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d6:	2214      	movs	r2, #20
 80030d8:	2100      	movs	r1, #0
 80030da:	a813      	add	r0, sp, #76	@ 0x4c
 80030dc:	f007 ff6e 	bl	800afbc <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030e0:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80030e2:	48b3      	ldr	r0, [pc, #716]	@ (80033b0 <main+0x2e8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80030e8:	616b      	str	r3, [r5, #20]
 80030ea:	696b      	ldr	r3, [r5, #20]
 80030ec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030f0:	9302      	str	r3, [sp, #8]
 80030f2:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030f4:	696b      	ldr	r3, [r5, #20]
 80030f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030fa:	616b      	str	r3, [r5, #20]
 80030fc:	696b      	ldr	r3, [r5, #20]
 80030fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003102:	9303      	str	r3, [sp, #12]
 8003104:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003106:	696b      	ldr	r3, [r5, #20]
 8003108:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800310c:	616b      	str	r3, [r5, #20]
 800310e:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8003110:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003112:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8003116:	4611      	mov	r1, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003118:	9304      	str	r3, [sp, #16]
 800311a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800311c:	f002 fbb6 	bl	800588c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6
 8003120:	48a3      	ldr	r0, [pc, #652]	@ (80033b0 <main+0x2e8>)
 8003122:	2200      	movs	r2, #0
 8003124:	f240 2156 	movw	r1, #598	@ 0x256
 8003128:	f002 fbb0 	bl	800588c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800312c:	48a1      	ldr	r0, [pc, #644]	@ (80033b4 <main+0x2ec>)
 800312e:	2200      	movs	r2, #0
 8003130:	2104      	movs	r1, #4
 8003132:	f002 fbab 	bl	800588c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8003136:	489f      	ldr	r0, [pc, #636]	@ (80033b4 <main+0x2ec>)
 8003138:	2201      	movs	r2, #1
 800313a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800313e:	f002 fba5 	bl	800588c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8003142:	2201      	movs	r2, #1
 8003144:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003148:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800314c:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800314e:	f002 fb9d 	bl	800588c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003152:	2701      	movs	r7, #1
 8003154:	f240 2303 	movw	r3, #515	@ 0x203
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003158:	4895      	ldr	r0, [pc, #596]	@ (80033b0 <main+0x2e8>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800315a:	9715      	str	r7, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800315c:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800315e:	e9cd 3713 	strd	r3, r7, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003162:	9416      	str	r4, [sp, #88]	@ 0x58
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003164:	f002 face 	bl	8005704 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 8003168:	2354      	movs	r3, #84	@ 0x54
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800316a:	4891      	ldr	r0, [pc, #580]	@ (80033b0 <main+0x2e8>)
 800316c:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800316e:	e9cd 3713 	strd	r3, r7, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003172:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003176:	f002 fac5 	bl	8005704 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800317a:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800317c:	488d      	ldr	r0, [pc, #564]	@ (80033b4 <main+0x2ec>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317e:	9415      	str	r4, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003180:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003182:	e9cd 3413 	strd	r3, r4, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003186:	f002 fabd 	bl	8005704 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800318a:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318c:	4889      	ldr	r0, [pc, #548]	@ (80033b4 <main+0x2ec>)
 800318e:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003190:	e9cd 3713 	strd	r3, r7, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003194:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003198:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800319c:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a0:	f002 fab0 	bl	8005704 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a4:	4883      	ldr	r0, [pc, #524]	@ (80033b4 <main+0x2ec>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031a6:	f8cd 8058 	str.w	r8, [sp, #88]	@ 0x58
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031aa:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ac:	e9cd 6713 	strd	r6, r7, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031b0:	9715      	str	r7, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031b2:	f002 faa7 	bl	8005704 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80031b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ba:	a913      	add	r1, sp, #76	@ 0x4c
 80031bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031c0:	e9cd 3713 	strd	r3, r7, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031c4:	e9cd 7815 	strd	r7, r8, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031c8:	f002 fa9c 	bl	8005704 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031cc:	696b      	ldr	r3, [r5, #20]
 80031ce:	433b      	orrs	r3, r7
 80031d0:	616b      	str	r3, [r5, #20]
 80031d2:	696b      	ldr	r3, [r5, #20]
 80031d4:	403b      	ands	r3, r7
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80031da:	696b      	ldr	r3, [r5, #20]
 80031dc:	f043 0302 	orr.w	r3, r3, #2
 80031e0:	616b      	str	r3, [r5, #20]
 80031e2:	696b      	ldr	r3, [r5, #20]
  hrtc.Instance = RTC;
 80031e4:	4d74      	ldr	r5, [pc, #464]	@ (80033b8 <main+0x2f0>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 80031e6:	f003 0302 	and.w	r3, r3, #2
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80031ea:	4622      	mov	r2, r4
 80031ec:	2105      	movs	r1, #5
  __HAL_RCC_DMA2_CLK_ENABLE();
 80031ee:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80031f0:	200d      	movs	r0, #13
  __HAL_RCC_DMA2_CLK_ENABLE();
 80031f2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80031f4:	f002 f962 	bl	80054bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80031f8:	200d      	movs	r0, #13
 80031fa:	f002 f991 	bl	8005520 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80031fe:	4622      	mov	r2, r4
 8003200:	2105      	movs	r1, #5
 8003202:	200f      	movs	r0, #15
 8003204:	f002 f95a 	bl	80054bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003208:	200f      	movs	r0, #15
 800320a:	f002 f989 	bl	8005520 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800320e:	4622      	mov	r2, r4
 8003210:	2105      	movs	r1, #5
 8003212:	2010      	movs	r0, #16
 8003214:	f002 f952 	bl	80054bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003218:	2010      	movs	r0, #16
 800321a:	f002 f981 	bl	8005520 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 800321e:	4622      	mov	r2, r4
 8003220:	2105      	movs	r1, #5
 8003222:	2038      	movs	r0, #56	@ 0x38
 8003224:	f002 f94a 	bl	80054bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8003228:	2038      	movs	r0, #56	@ 0x38
 800322a:	f002 f979 	bl	8005520 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 5, 0);
 800322e:	4622      	mov	r2, r4
 8003230:	2105      	movs	r1, #5
 8003232:	203c      	movs	r0, #60	@ 0x3c
 8003234:	f002 f942 	bl	80054bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8003238:	203c      	movs	r0, #60	@ 0x3c
 800323a:	f002 f971 	bl	8005520 <HAL_NVIC_EnableIRQ>
  RTC_TimeTypeDef sTime = {0};
 800323e:	2214      	movs	r2, #20
 8003240:	4621      	mov	r1, r4
 8003242:	a813      	add	r0, sp, #76	@ 0x4c
 8003244:	f007 feba 	bl	800afbc <memset>
  hrtc.Instance = RTC;
 8003248:	4b5c      	ldr	r3, [pc, #368]	@ (80033bc <main+0x2f4>)
  RTC_DateTypeDef sDate = {0};
 800324a:	940c      	str	r4, [sp, #48]	@ 0x30
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800324c:	e9c5 3400 	strd	r3, r4, [r5]
  hrtc.Init.SynchPrediv = 255;
 8003250:	f04f 087f 	mov.w	r8, #127	@ 0x7f
 8003254:	23ff      	movs	r3, #255	@ 0xff
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003256:	4628      	mov	r0, r5
  hrtc.Init.SynchPrediv = 255;
 8003258:	e9c5 8302 	strd	r8, r3, [r5, #8]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800325c:	e9c5 4404 	strd	r4, r4, [r5, #16]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003260:	61ac      	str	r4, [r5, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003262:	f002 ffe2 	bl	800622a <HAL_RTC_Init>
 8003266:	4602      	mov	r2, r0
 8003268:	b108      	cbz	r0, 800326e <main+0x1a6>
 800326a:	b672      	cpsid	i
  while (1)
 800326c:	e7fe      	b.n	800326c <main+0x1a4>
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800326e:	e9cd 0016 	strd	r0, r0, [sp, #88]	@ 0x58
  sTime.Hours = 0;
 8003272:	f8ad 004c 	strh.w	r0, [sp, #76]	@ 0x4c
  sTime.Seconds = 0;
 8003276:	f88d 004e 	strb.w	r0, [sp, #78]	@ 0x4e
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800327a:	a913      	add	r1, sp, #76	@ 0x4c
 800327c:	4628      	mov	r0, r5
 800327e:	f003 f827 	bl	80062d0 <HAL_RTC_SetTime>
 8003282:	4602      	mov	r2, r0
 8003284:	b108      	cbz	r0, 800328a <main+0x1c2>
 8003286:	b672      	cpsid	i
  while (1)
 8003288:	e7fe      	b.n	8003288 <main+0x1c0>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800328a:	4b4d      	ldr	r3, [pc, #308]	@ (80033c0 <main+0x2f8>)
 800328c:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800328e:	a90c      	add	r1, sp, #48	@ 0x30
 8003290:	4628      	mov	r0, r5
 8003292:	f003 f877 	bl	8006384 <HAL_RTC_SetDate>
 8003296:	4603      	mov	r3, r0
 8003298:	b108      	cbz	r0, 800329e <main+0x1d6>
 800329a:	b672      	cpsid	i
  while (1)
 800329c:	e7fe      	b.n	800329c <main+0x1d4>
  hspi1.Instance = SPI1;
 800329e:	4849      	ldr	r0, [pc, #292]	@ (80033c4 <main+0x2fc>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80032a0:	f8df e140 	ldr.w	lr, [pc, #320]	@ 80033e4 <main+0x31c>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80032a4:	6083      	str	r3, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80032a6:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80032aa:	e9c0 e200 	strd	lr, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80032ae:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032b2:	e9c0 2303 	strd	r2, r3, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80032b6:	2510      	movs	r5, #16
 80032b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032bc:	e9c0 2506 	strd	r2, r5, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 80032c0:	2207      	movs	r2, #7
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80032c2:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80032c6:	e9c0 230b 	strd	r2, r3, [r0, #44]	@ 0x2c
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032ca:	6143      	str	r3, [r0, #20]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032cc:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80032ce:	2308      	movs	r3, #8
 80032d0:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80032d2:	f003 f9f6 	bl	80066c2 <HAL_SPI_Init>
 80032d6:	4603      	mov	r3, r0
 80032d8:	b108      	cbz	r0, 80032de <main+0x216>
 80032da:	b672      	cpsid	i
  while (1)
 80032dc:	e7fe      	b.n	80032dc <main+0x214>
  huart1.Instance = USART1;
 80032de:	483a      	ldr	r0, [pc, #232]	@ (80033c8 <main+0x300>)
  huart1.Init.BaudRate = 115200;
 80032e0:	4a3a      	ldr	r2, [pc, #232]	@ (80033cc <main+0x304>)
  huart1.Init.Parity = UART_PARITY_NONE;
 80032e2:	6103      	str	r3, [r0, #16]
  huart1.Init.BaudRate = 115200;
 80032e4:	f44f 34e1 	mov.w	r4, #115200	@ 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 80032e8:	270c      	movs	r7, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80032ea:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032ee:	e9c0 7305 	strd	r7, r3, [r0, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032f2:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032f6:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.Init.BaudRate = 115200;
 80032f8:	e9c0 2400 	strd	r2, r4, [r0]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80032fc:	f004 fac8 	bl	8007890 <HAL_UART_Init>
 8003300:	4603      	mov	r3, r0
 8003302:	b108      	cbz	r0, 8003308 <main+0x240>
 8003304:	b672      	cpsid	i
  while (1)
 8003306:	e7fe      	b.n	8003306 <main+0x23e>
  huart2.Instance = USART2;
 8003308:	4831      	ldr	r0, [pc, #196]	@ (80033d0 <main+0x308>)
  huart2.Init.BaudRate = 9600;
 800330a:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 80033e8 <main+0x320>
 800330e:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003312:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003316:	e9c0 3704 	strd	r3, r7, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800331a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800331e:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.Init.BaudRate = 9600;
 8003322:	e9c0 c200 	strd	ip, r2, [r0]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003326:	f004 fab3 	bl	8007890 <HAL_UART_Init>
 800332a:	4603      	mov	r3, r0
 800332c:	b108      	cbz	r0, 8003332 <main+0x26a>
 800332e:	b672      	cpsid	i
  while (1)
 8003330:	e7fe      	b.n	8003330 <main+0x268>
  huart3.Instance = USART3;
 8003332:	4828      	ldr	r0, [pc, #160]	@ (80033d4 <main+0x30c>)
 8003334:	4a28      	ldr	r2, [pc, #160]	@ (80033d8 <main+0x310>)
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003336:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.BaudRate = 115200;
 800333a:	e9c0 2400 	strd	r2, r4, [r0]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800333e:	e9c0 3704 	strd	r3, r7, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003342:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003346:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800334a:	f004 faa1 	bl	8007890 <HAL_UART_Init>
 800334e:	4604      	mov	r4, r0
 8003350:	b108      	cbz	r0, 8003356 <main+0x28e>
 8003352:	b672      	cpsid	i
  while (1)
 8003354:	e7fe      	b.n	8003354 <main+0x28c>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003356:	462a      	mov	r2, r5
 8003358:	4601      	mov	r1, r0
 800335a:	a813      	add	r0, sp, #76	@ 0x4c
 800335c:	f007 fe2e 	bl	800afbc <memset>
  htim3.Instance = TIM3;
 8003360:	4d1e      	ldr	r5, [pc, #120]	@ (80033dc <main+0x314>)
  htim3.Init.Prescaler = 8000;
 8003362:	481f      	ldr	r0, [pc, #124]	@ (80033e0 <main+0x318>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003364:	940e      	str	r4, [sp, #56]	@ 0x38
  htim3.Init.Prescaler = 8000;
 8003366:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800336a:	e9c5 0300 	strd	r0, r3, [r5]
  htim3.Init.Period = 65535;
 800336e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003372:	4628      	mov	r0, r5
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003374:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003378:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800337c:	60ac      	str	r4, [r5, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800337e:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003380:	f003 fe2e 	bl	8006fe0 <HAL_TIM_Base_Init>
 8003384:	b108      	cbz	r0, 800338a <main+0x2c2>
 8003386:	b672      	cpsid	i
  while (1)
 8003388:	e7fe      	b.n	8003388 <main+0x2c0>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800338a:	a913      	add	r1, sp, #76	@ 0x4c
 800338c:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800338e:	9613      	str	r6, [sp, #76]	@ 0x4c
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003390:	f003 fe60 	bl	8007054 <HAL_TIM_ConfigClockSource>
 8003394:	b108      	cbz	r0, 800339a <main+0x2d2>
 8003396:	b672      	cpsid	i
  while (1)
 8003398:	e7fe      	b.n	8003398 <main+0x2d0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800339a:	900c      	str	r0, [sp, #48]	@ 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800339c:	900e      	str	r0, [sp, #56]	@ 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800339e:	a90c      	add	r1, sp, #48	@ 0x30
 80033a0:	4628      	mov	r0, r5
 80033a2:	f003 fef1 	bl	8007188 <HAL_TIMEx_MasterConfigSynchronization>
 80033a6:	b308      	cbz	r0, 80033ec <main+0x324>
 80033a8:	b672      	cpsid	i
  while (1)
 80033aa:	e7fe      	b.n	80033aa <main+0x2e2>
 80033ac:	40021000 	.word	0x40021000
 80033b0:	48000800 	.word	0x48000800
 80033b4:	48000400 	.word	0x48000400
 80033b8:	2000146c 	.word	0x2000146c
 80033bc:	40002800 	.word	0x40002800
 80033c0:	00010101 	.word	0x00010101
 80033c4:	20001408 	.word	0x20001408
 80033c8:	200012d0 	.word	0x200012d0
 80033cc:	40013800 	.word	0x40013800
 80033d0:	20001248 	.word	0x20001248
 80033d4:	200011c0 	.word	0x200011c0
 80033d8:	40004800 	.word	0x40004800
 80033dc:	20001358 	.word	0x20001358
 80033e0:	40000400 	.word	0x40000400
 80033e4:	40013000 	.word	0x40013000
 80033e8:	40004400 	.word	0x40004400
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80033ec:	4c57      	ldr	r4, [pc, #348]	@ (800354c <main+0x484>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80033ee:	2218      	movs	r2, #24
 80033f0:	2100      	movs	r1, #0
 80033f2:	a813      	add	r0, sp, #76	@ 0x4c
 80033f4:	f007 fde2 	bl	800afbc <memset>
  hadc2.Instance = ADC2;
 80033f8:	4a55      	ldr	r2, [pc, #340]	@ (8003550 <main+0x488>)
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80033fa:	2300      	movs	r3, #0
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80033fc:	2601      	movs	r6, #1
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033fe:	2704      	movs	r7, #4
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003400:	4620      	mov	r0, r4
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003402:	e9c4 2300 	strd	r2, r3, [r4]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003406:	e9c4 3302 	strd	r3, r3, [r4, #8]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800340a:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800340e:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003410:	62a6      	str	r6, [r4, #40]	@ 0x28
  hadc2.Init.NbrOfConversion = 1;
 8003412:	61e6      	str	r6, [r4, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8003414:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003418:	6123      	str	r3, [r4, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800341a:	6167      	str	r7, [r4, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800341c:	8323      	strh	r3, [r4, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800341e:	6363      	str	r3, [r4, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003420:	f001 fb30 	bl	8004a84 <HAL_ADC_Init>
 8003424:	b108      	cbz	r0, 800342a <main+0x362>
 8003426:	b672      	cpsid	i
  while (1)
 8003428:	e7fe      	b.n	8003428 <main+0x360>
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800342a:	e9cd 0015 	strd	r0, r0, [sp, #84]	@ 0x54
  sConfig.Offset = 0;
 800342e:	e9cd 0017 	strd	r0, r0, [sp, #92]	@ 0x5c
  sConfig.Channel = ADC_CHANNEL_2;
 8003432:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003434:	a913      	add	r1, sp, #76	@ 0x4c
 8003436:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003438:	e9cd 3613 	strd	r3, r6, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800343c:	f001 fe24 	bl	8005088 <HAL_ADC_ConfigChannel>
 8003440:	4605      	mov	r5, r0
 8003442:	b108      	cbz	r0, 8003448 <main+0x380>
 8003444:	b672      	cpsid	i
  while (1)
 8003446:	e7fe      	b.n	8003446 <main+0x37e>
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003448:	4c42      	ldr	r4, [pc, #264]	@ (8003554 <main+0x48c>)
  ADC_MultiModeTypeDef multimode = {0};
 800344a:	900e      	str	r0, [sp, #56]	@ 0x38
 800344c:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8003450:	4601      	mov	r1, r0
 8003452:	2218      	movs	r2, #24
 8003454:	a813      	add	r0, sp, #76	@ 0x4c
 8003456:	f007 fdb1 	bl	800afbc <memset>
  hadc3.Instance = ADC3;
 800345a:	4b3f      	ldr	r3, [pc, #252]	@ (8003558 <main+0x490>)
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800345c:	f884 5020 	strb.w	r5, [r4, #32]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003460:	4620      	mov	r0, r4
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003462:	e9c4 650a 	strd	r6, r5, [r4, #40]	@ 0x28
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003466:	e9c4 3500 	strd	r3, r5, [r4]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800346a:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800346e:	e9c4 5704 	strd	r5, r7, [r4, #16]
  hadc3.Init.NbrOfConversion = 1;
 8003472:	61e6      	str	r6, [r4, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8003474:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8003478:	8325      	strh	r5, [r4, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800347a:	6365      	str	r5, [r4, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800347c:	f001 fb02 	bl	8004a84 <HAL_ADC_Init>
 8003480:	b108      	cbz	r0, 8003486 <main+0x3be>
 8003482:	b672      	cpsid	i
  while (1)
 8003484:	e7fe      	b.n	8003484 <main+0x3bc>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003486:	900c      	str	r0, [sp, #48]	@ 0x30
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8003488:	a90c      	add	r1, sp, #48	@ 0x30
 800348a:	4620      	mov	r0, r4
 800348c:	f001 ff80 	bl	8005390 <HAL_ADCEx_MultiModeConfigChannel>
 8003490:	b108      	cbz	r0, 8003496 <main+0x3ce>
 8003492:	b672      	cpsid	i
  while (1)
 8003494:	e7fe      	b.n	8003494 <main+0x3cc>
  sConfig.Channel = ADC_CHANNEL_12;
 8003496:	230c      	movs	r3, #12
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003498:	e9cd 0015 	strd	r0, r0, [sp, #84]	@ 0x54
  sConfig.Offset = 0;
 800349c:	e9cd 0017 	strd	r0, r0, [sp, #92]	@ 0x5c
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80034a0:	a913      	add	r1, sp, #76	@ 0x4c
 80034a2:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80034a4:	e9cd 3613 	strd	r3, r6, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80034a8:	f001 fdee 	bl	8005088 <HAL_ADC_ConfigChannel>
 80034ac:	4603      	mov	r3, r0
 80034ae:	b108      	cbz	r0, 80034b4 <main+0x3ec>
 80034b0:	b672      	cpsid	i
  while (1)
 80034b2:	e7fe      	b.n	80034b2 <main+0x3ea>
  hspi2.Instance = SPI2;
 80034b4:	4829      	ldr	r0, [pc, #164]	@ (800355c <main+0x494>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80034b6:	492a      	ldr	r1, [pc, #168]	@ (8003560 <main+0x498>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80034b8:	6083      	str	r3, [r0, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80034ba:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80034be:	e9c0 1200 	strd	r1, r2, [r0]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80034c2:	f44f 7240 	mov.w	r2, #768	@ 0x300
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80034c6:	e9c0 2303 	strd	r2, r3, [r0, #12]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80034ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80034ce:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hspi2.Init.CRCPolynomial = 7;
 80034d2:	2207      	movs	r2, #7
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80034d4:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80034d8:	e9c0 230b 	strd	r2, r3, [r0, #44]	@ 0x2c
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80034dc:	6143      	str	r3, [r0, #20]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034de:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80034e0:	2308      	movs	r3, #8
 80034e2:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80034e4:	f003 f8ed 	bl	80066c2 <HAL_SPI_Init>
 80034e8:	4607      	mov	r7, r0
 80034ea:	b108      	cbz	r0, 80034f0 <main+0x428>
 80034ec:	b672      	cpsid	i
  while (1)
 80034ee:	e7fe      	b.n	80034ee <main+0x426>
  osThreadDef(GPS, StartGPS, osPriorityIdle, 0, 480);
 80034f0:	4c1c      	ldr	r4, [pc, #112]	@ (8003564 <main+0x49c>)
 80034f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034f4:	ad05      	add	r5, sp, #20
 80034f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034f8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80034fc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  GPSHandle = osThreadCreate(osThread(GPS), NULL);
 8003500:	4639      	mov	r1, r7
 8003502:	a805      	add	r0, sp, #20
 8003504:	f004 fa62 	bl	80079cc <osThreadCreate>
 8003508:	4b17      	ldr	r3, [pc, #92]	@ (8003568 <main+0x4a0>)
  osThreadDef(SpiFlash, StartSpiFlash, osPriorityIdle, 0, 1560);
 800350a:	f104 060c 	add.w	r6, r4, #12
  GPSHandle = osThreadCreate(osThread(GPS), NULL);
 800350e:	6018      	str	r0, [r3, #0]
  osThreadDef(SpiFlash, StartSpiFlash, osPriorityIdle, 0, 1560);
 8003510:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003512:	ad0c      	add	r5, sp, #48	@ 0x30
 8003514:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003516:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800351a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  SpiFlashHandle = osThreadCreate(osThread(SpiFlash), NULL);
 800351e:	4639      	mov	r1, r7
 8003520:	a80c      	add	r0, sp, #48	@ 0x30
 8003522:	f004 fa53 	bl	80079cc <osThreadCreate>
 8003526:	4b11      	ldr	r3, [pc, #68]	@ (800356c <main+0x4a4>)
  osThreadDef(GSM, StartGSM, osPriorityIdle, 0, 1280);
 8003528:	3428      	adds	r4, #40	@ 0x28
  SpiFlashHandle = osThreadCreate(osThread(SpiFlash), NULL);
 800352a:	6018      	str	r0, [r3, #0]
  osThreadDef(GSM, StartGSM, osPriorityIdle, 0, 1280);
 800352c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800352e:	ad13      	add	r5, sp, #76	@ 0x4c
 8003530:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003532:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003536:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  GSMHandle = osThreadCreate(osThread(GSM), NULL);
 800353a:	4639      	mov	r1, r7
 800353c:	a813      	add	r0, sp, #76	@ 0x4c
 800353e:	f004 fa45 	bl	80079cc <osThreadCreate>
 8003542:	4b0b      	ldr	r3, [pc, #44]	@ (8003570 <main+0x4a8>)
 8003544:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8003546:	f004 fa3c 	bl	80079c2 <osKernelStart>
  while (1)
 800354a:	e7fe      	b.n	800354a <main+0x482>
 800354c:	20001564 	.word	0x20001564
 8003550:	50000100 	.word	0x50000100
 8003554:	20001514 	.word	0x20001514
 8003558:	50000400 	.word	0x50000400
 800355c:	200013a4 	.word	0x200013a4
 8003560:	40003800 	.word	0x40003800
 8003564:	0800ee98 	.word	0x0800ee98
 8003568:	200010ec 	.word	0x200010ec
 800356c:	200010f0 	.word	0x200010f0
 8003570:	200010e8 	.word	0x200010e8

08003574 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM2) {
 8003574:	6803      	ldr	r3, [r0, #0]
 8003576:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800357a:	d101      	bne.n	8003580 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 800357c:	f001 ba3a 	b.w	80049f4 <HAL_IncTick>
}
 8003580:	4770      	bx	lr

08003582 <Error_Handler>:
 8003582:	b672      	cpsid	i
  while (1)
 8003584:	e7fe      	b.n	8003584 <Error_Handler+0x2>
	...

08003588 <W25_ReadStatusReg1>:
	W25_CS_DISABLE();
	W25_DelayWhileBusy(CHIP_ERASE_TIMEOUT);
	return retval;
} // W25_ChipErase()

uint8_t W25_ReadStatusReg1(void) {
 8003588:	b513      	push	{r0, r1, r4, lr}
	uint8_t cmd = W25_CMD_READ_STATUS_REG_1;
 800358a:	2305      	movs	r3, #5
	uint8_t status_reg1;
	int retval;
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800358c:	2200      	movs	r2, #0
 800358e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003592:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t cmd = W25_CMD_READ_STATUS_REG_1;
 8003596:	f88d 3006 	strb.w	r3, [sp, #6]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800359a:	f002 f977 	bl	800588c <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Read Status Reg 1 command
 800359e:	4810      	ldr	r0, [pc, #64]	@ (80035e0 <W25_ReadStatusReg1+0x58>)
 80035a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035a4:	2201      	movs	r2, #1
 80035a6:	f10d 0106 	add.w	r1, sp, #6
 80035aa:	f003 f8f8 	bl	800679e <HAL_SPI_Transmit>
	if(retval == HAL_OK)
 80035ae:	4604      	mov	r4, r0
 80035b0:	b940      	cbnz	r0, 80035c4 <W25_ReadStatusReg1+0x3c>
	retval = HAL_SPI_Receive(&hspi1, &status_reg1, sizeof(status_reg1), TIMEOUT);
 80035b2:	480b      	ldr	r0, [pc, #44]	@ (80035e0 <W25_ReadStatusReg1+0x58>)
 80035b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035b8:	2201      	movs	r2, #1
 80035ba:	f10d 0107 	add.w	r1, sp, #7
 80035be:	f003 fae8 	bl	8006b92 <HAL_SPI_Receive>
 80035c2:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 80035c4:	2201      	movs	r2, #1
 80035c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80035ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035ce:	f002 f95d 	bl	800588c <HAL_GPIO_WritePin>
	return retval == HAL_OK ? status_reg1:0xFF; // return 0xFF if error
 80035d2:	b91c      	cbnz	r4, 80035dc <W25_ReadStatusReg1+0x54>
 80035d4:	f89d 0007 	ldrb.w	r0, [sp, #7]
} // W25_ReadStatusReg1()
 80035d8:	b002      	add	sp, #8
 80035da:	bd10      	pop	{r4, pc}
	return retval == HAL_OK ? status_reg1:0xFF; // return 0xFF if error
 80035dc:	20ff      	movs	r0, #255	@ 0xff
 80035de:	e7fb      	b.n	80035d8 <W25_ReadStatusReg1+0x50>
 80035e0:	20001408 	.word	0x20001408

080035e4 <W25_Busy>:

int W25_Busy(void)
{
 80035e4:	b508      	push	{r3, lr}
	return (W25_ReadStatusReg1() & W25_STATUS1_BUSY);
 80035e6:	f7ff ffcf 	bl	8003588 <W25_ReadStatusReg1>
}
 80035ea:	f000 0001 	and.w	r0, r0, #1
 80035ee:	bd08      	pop	{r3, pc}

080035f0 <W25_DelayWhileBusy>:

int W25_DelayWhileBusy(uint32_t msTimeout)
{
 80035f0:	b570      	push	{r4, r5, r6, lr}
 80035f2:	4605      	mov	r5, r0
	uint32_t initial_count = HAL_GetTick();
 80035f4:	f001 fa0a 	bl	8004a0c <HAL_GetTick>
 80035f8:	4606      	mov	r6, r0
	int busy;
	uint32_t deltaticks;
	uint32_t count = 0;
	do {
	busy = W25_Busy();
 80035fa:	f7ff fff3 	bl	80035e4 <W25_Busy>
 80035fe:	4604      	mov	r4, r0
	deltaticks = HAL_GetTick() - initial_count;
 8003600:	f001 fa04 	bl	8004a0c <HAL_GetTick>
 8003604:	1b83      	subs	r3, r0, r6
	count++;
	} while(busy && deltaticks < msTimeout);
 8003606:	b114      	cbz	r4, 800360e <W25_DelayWhileBusy+0x1e>
 8003608:	42ab      	cmp	r3, r5
 800360a:	d3f6      	bcc.n	80035fa <W25_DelayWhileBusy+0xa>
	int retval = busy ? HAL_TIMEOUT:HAL_OK;
 800360c:	2403      	movs	r4, #3
	return retval;
}
 800360e:	4620      	mov	r0, r4
 8003610:	bd70      	pop	{r4, r5, r6, pc}

08003612 <W25_Reset>:
void W25_Reset(){
 8003612:	b508      	push	{r3, lr}
	W25_CS_ENABLE();
 8003614:	2200      	movs	r2, #0
 8003616:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800361a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800361e:	f002 f935 	bl	800588c <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
 8003622:	2201      	movs	r2, #1
 8003624:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003628:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800362c:	f002 f92e 	bl	800588c <HAL_GPIO_WritePin>
	W25_CS_ENABLE();
 8003630:	2200      	movs	r2, #0
 8003632:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003636:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800363a:	f002 f927 	bl	800588c <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
 800363e:	2201      	movs	r2, #1
 8003640:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003644:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003648:	f002 f920 	bl	800588c <HAL_GPIO_WritePin>
	W25_CS_ENABLE();
 800364c:	2200      	movs	r2, #0
 800364e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003652:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003656:	f002 f919 	bl	800588c <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
}
 800365a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	W25_CS_DISABLE();
 800365e:	2201      	movs	r2, #1
 8003660:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003664:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003668:	f002 b910 	b.w	800588c <HAL_GPIO_WritePin>

0800366c <W25_WriteEnable>:

	return retval;
} // W25_ReadUniqueID()


int W25_WriteEnable(void) {
 800366c:	b513      	push	{r0, r1, r4, lr}
	uint8_t cmd = W25_CMD_WRITE_ENABLE;
 800366e:	2306      	movs	r3, #6
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003670:	2200      	movs	r2, #0
 8003672:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003676:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t cmd = W25_CMD_WRITE_ENABLE;
 800367a:	f88d 3007 	strb.w	r3, [sp, #7]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800367e:	f002 f905 	bl	800588c <HAL_GPIO_WritePin>
	int retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Write Enable command
 8003682:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003686:	f10d 0107 	add.w	r1, sp, #7
 800368a:	2201      	movs	r2, #1
 800368c:	4806      	ldr	r0, [pc, #24]	@ (80036a8 <W25_WriteEnable+0x3c>)
 800368e:	f003 f886 	bl	800679e <HAL_SPI_Transmit>
	W25_CS_DISABLE();
 8003692:	2201      	movs	r2, #1
	int retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Write Enable command
 8003694:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8003696:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800369a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800369e:	f002 f8f5 	bl	800588c <HAL_GPIO_WritePin>
	return retval;
} // W25_WriteEnable()
 80036a2:	4620      	mov	r0, r4
 80036a4:	b002      	add	sp, #8
 80036a6:	bd10      	pop	{r4, pc}
 80036a8:	20001408 	.word	0x20001408

080036ac <W25_SectorErase>:

int W25_SectorErase(uint32_t address)
{
 80036ac:	b513      	push	{r0, r1, r4, lr}
	int retval;
	uint8_t cmdaddr[4] = {W25_CMD_SECTOR_ERASE,address>>16,address>>8,address};
 80036ae:	2320      	movs	r3, #32
 80036b0:	f88d 3004 	strb.w	r3, [sp, #4]
 80036b4:	0c03      	lsrs	r3, r0, #16
 80036b6:	ba40      	rev16	r0, r0
 80036b8:	f88d 3005 	strb.w	r3, [sp, #5]
 80036bc:	f8ad 0006 	strh.w	r0, [sp, #6]
	W25_WriteEnable(); // Make sure we can write...
 80036c0:	f7ff ffd4 	bl	800366c <W25_WriteEnable>
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80036c4:	2200      	movs	r2, #0
 80036c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80036ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036ce:	f002 f8dd 	bl	800588c <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Sector Erase command with address
 80036d2:	2204      	movs	r2, #4
 80036d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036d8:	eb0d 0102 	add.w	r1, sp, r2
 80036dc:	4808      	ldr	r0, [pc, #32]	@ (8003700 <W25_SectorErase+0x54>)
 80036de:	f003 f85e 	bl	800679e <HAL_SPI_Transmit>
	W25_CS_DISABLE();
 80036e2:	2201      	movs	r2, #1
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Sector Erase command with address
 80036e4:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 80036e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80036ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036ee:	f002 f8cd 	bl	800588c <HAL_GPIO_WritePin>
	W25_DelayWhileBusy(SECTOR_ERASE_TIMEOUT);
 80036f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80036f6:	f7ff ff7b 	bl	80035f0 <W25_DelayWhileBusy>
	return retval;
} // W25_SectorErase()
 80036fa:	4620      	mov	r0, r4
 80036fc:	b002      	add	sp, #8
 80036fe:	bd10      	pop	{r4, pc}
 8003700:	20001408 	.word	0x20001408

08003704 <W25_PageProgram>:

int W25_PageProgram(uint32_t address, uint8_t *buf, uint32_t count)
{
 8003704:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8003708:	4606      	mov	r6, r0
 800370a:	4688      	mov	r8, r1
 800370c:	4617      	mov	r7, r2
	int retval = HAL_OK;
	W25_WriteEnable(); // Make sure we can write...
 800370e:	f7ff ffad 	bl	800366c <W25_WriteEnable>
	while(count) {
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
		retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Page Program command with address
 8003712:	f8df a080 	ldr.w	sl, [pc, #128]	@ 8003794 <W25_PageProgram+0x90>
	int retval = HAL_OK;
 8003716:	2400      	movs	r4, #0
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003718:	f04f 0902 	mov.w	r9, #2
	while(count) {
 800371c:	b91f      	cbnz	r7, 8003726 <W25_PageProgram+0x22>
		address += count_this_pass;
		buf += count_this_pass;
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
	}
	return retval;
} 
 800371e:	4620      	mov	r0, r4
 8003720:	b002      	add	sp, #8
 8003722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
 8003726:	b2f5      	uxtb	r5, r6
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003728:	0c33      	lsrs	r3, r6, #16
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
 800372a:	f5c5 7580 	rsb	r5, r5, #256	@ 0x100
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
 800372e:	42bd      	cmp	r5, r7
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003730:	f88d 3005 	strb.w	r3, [sp, #5]
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003734:	f04f 0200 	mov.w	r2, #0
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003738:	ba73      	rev16	r3, r6
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800373a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800373e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003742:	f8ad 3006 	strh.w	r3, [sp, #6]
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
 8003746:	bf28      	it	cs
 8003748:	463d      	movcs	r5, r7
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 800374a:	f88d 9004 	strb.w	r9, [sp, #4]
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800374e:	f002 f89d 	bl	800588c <HAL_GPIO_WritePin>
		retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Page Program command with address
 8003752:	2204      	movs	r2, #4
 8003754:	480f      	ldr	r0, [pc, #60]	@ (8003794 <W25_PageProgram+0x90>)
 8003756:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800375a:	eb0d 0102 	add.w	r1, sp, r2
 800375e:	f003 f81e 	bl	800679e <HAL_SPI_Transmit>
		if(retval == HAL_OK)
 8003762:	4604      	mov	r4, r0
 8003764:	b938      	cbnz	r0, 8003776 <W25_PageProgram+0x72>
		  retval = HAL_SPI_Transmit(&hspi1, buf, count_this_pass, TIMEOUT); // Write page data
 8003766:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800376a:	b2aa      	uxth	r2, r5
 800376c:	4641      	mov	r1, r8
 800376e:	4650      	mov	r0, sl
 8003770:	f003 f815 	bl	800679e <HAL_SPI_Transmit>
 8003774:	4604      	mov	r4, r0
		W25_CS_DISABLE();
 8003776:	2201      	movs	r2, #1
 8003778:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800377c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003780:	f002 f884 	bl	800588c <HAL_GPIO_WritePin>
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
 8003784:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		count -= count_this_pass;
 8003788:	1b7f      	subs	r7, r7, r5
		address += count_this_pass;
 800378a:	442e      	add	r6, r5
		buf += count_this_pass;
 800378c:	44a8      	add	r8, r5
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
 800378e:	f7ff ff2f 	bl	80035f0 <W25_DelayWhileBusy>
 8003792:	e7c3      	b.n	800371c <W25_PageProgram+0x18>
 8003794:	20001408 	.word	0x20001408

08003798 <W25_ReadData>:

// Winbond 8.2.6 Read Data (03h)
// The only limit for quantity of data is memory / device size
int W25_ReadData(uint32_t address, uint8_t *buf, int bufSize)
{
 8003798:	b573      	push	{r0, r1, r4, r5, r6, lr}
	int retval;
	uint8_t cmdaddr[4] = {W25_CMD_READ_DATA,address>>16,address>>8,address};
 800379a:	2303      	movs	r3, #3
 800379c:	f88d 3004 	strb.w	r3, [sp, #4]
 80037a0:	0c03      	lsrs	r3, r0, #16
 80037a2:	ba40      	rev16	r0, r0
 80037a4:	f8ad 0006 	strh.w	r0, [sp, #6]
{
 80037a8:	460d      	mov	r5, r1
	//printf("+%s(Addr 0x%06X, buf 0x%08X, Len 0x%04X)\r\n",__func__,address,buf,bufSize);
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80037aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
{
 80037b2:	4616      	mov	r6, r2
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80037b4:	2200      	movs	r2, #0
	uint8_t cmdaddr[4] = {W25_CMD_READ_DATA,address>>16,address>>8,address};
 80037b6:	f88d 3005 	strb.w	r3, [sp, #5]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80037ba:	f002 f867 	bl	800588c <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr), 500); // Send Read Data command with address
 80037be:	2204      	movs	r2, #4
 80037c0:	480d      	ldr	r0, [pc, #52]	@ (80037f8 <W25_ReadData+0x60>)
 80037c2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80037c6:	eb0d 0102 	add.w	r1, sp, r2
 80037ca:	f002 ffe8 	bl	800679e <HAL_SPI_Transmit>
	if(retval != HAL_OK) {
 80037ce:	4604      	mov	r4, r0
 80037d0:	b978      	cbnz	r0, 80037f2 <W25_ReadData+0x5a>
		return retval;
	}
	//memset(buf,0,bufSize); // Buffer is transmitted during receive
	retval = HAL_SPI_Receive(&hspi1, buf, bufSize, 2000); // need longer time-outs when using slow SPI clock
 80037d2:	4809      	ldr	r0, [pc, #36]	@ (80037f8 <W25_ReadData+0x60>)
 80037d4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80037d8:	b2b2      	uxth	r2, r6
 80037da:	4629      	mov	r1, r5
 80037dc:	f003 f9d9 	bl	8006b92 <HAL_SPI_Receive>
	if(retval != HAL_OK)
 80037e0:	4604      	mov	r4, r0
 80037e2:	b130      	cbz	r0, 80037f2 <W25_ReadData+0x5a>

	W25_CS_DISABLE();
 80037e4:	2201      	movs	r2, #1
 80037e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80037ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037ee:	f002 f84d 	bl	800588c <HAL_GPIO_WritePin>

	return retval;
} // W25_ReadData()
 80037f2:	4620      	mov	r0, r4
 80037f4:	b002      	add	sp, #8
 80037f6:	bd70      	pop	{r4, r5, r6, pc}
 80037f8:	20001408 	.word	0x20001408

080037fc <IsPageValid>:


// Function to check if a page contains valid data
int IsPageValid(uint8_t *page) {
 80037fc:	b510      	push	{r4, lr}
    char *last_semicolon = strrchr((char *)page, ';'); // Find the last semicolon
 80037fe:	213b      	movs	r1, #59	@ 0x3b
 8003800:	f007 fc16 	bl	800b030 <strrchr>
    if (!last_semicolon) {
 8003804:	4604      	mov	r4, r0
 8003806:	b190      	cbz	r0, 800382e <IsPageValid+0x32>
        return 0; // No semicolon found, invalid page
    }

    char *last_param = last_semicolon + 1; // Last parameter starts after the last semicolon
    size_t len = strlen(last_param);
 8003808:	3001      	adds	r0, #1
 800380a:	f7fc fd41 	bl	8000290 <strlen>

    // Ensure the last parameter is exactly 6 characters and numeric
    if (len < 6) {
 800380e:	2805      	cmp	r0, #5
 8003810:	d90d      	bls.n	800382e <IsPageValid+0x32>
 8003812:	1da2      	adds	r2, r4, #6
        return 0; // Too short to be valid
    }

    for (int i = 0; i < 6; ++i) {
        if ((last_param[i] < '0' || last_param[i] > '9' ) &&
 8003814:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003818:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800381c:	2909      	cmp	r1, #9
 800381e:	d902      	bls.n	8003826 <IsPageValid+0x2a>
 8003820:	3b61      	subs	r3, #97	@ 0x61
 8003822:	2b05      	cmp	r3, #5
 8003824:	d803      	bhi.n	800382e <IsPageValid+0x32>
    for (int i = 0; i < 6; ++i) {
 8003826:	4294      	cmp	r4, r2
 8003828:	d1f4      	bne.n	8003814 <IsPageValid+0x18>
                (last_param[i] < 'a' || last_param[i] > 'f')) {
            return 0; // Not numeric
        }
    }

    return 1; // Page contains valid data
 800382a:	2001      	movs	r0, #1
}
 800382c:	bd10      	pop	{r4, pc}
        return 0; // No semicolon found, invalid page
 800382e:	2000      	movs	r0, #0
 8003830:	e7fc      	b.n	800382c <IsPageValid+0x30>
	...

08003834 <UpdatePageAddress>:


// Function to update the last parameter of the page (address)
void UpdatePageAddress(uint8_t *page, uint32_t new_address) {
 8003834:	b513      	push	{r0, r1, r4, lr}
 8003836:	460b      	mov	r3, r1
 8003838:	4604      	mov	r4, r0
    char new_address_str[7];
    snprintf(new_address_str, sizeof(new_address_str), "%06lx", new_address);
 800383a:	4a08      	ldr	r2, [pc, #32]	@ (800385c <UpdatePageAddress+0x28>)
 800383c:	2107      	movs	r1, #7
 800383e:	4668      	mov	r0, sp
 8003840:	f007 fac0 	bl	800adc4 <sniprintf>
    memcpy(page + strlen((char *)page) - 6, new_address_str, 6); // Overwrite last 6 characters
 8003844:	4620      	mov	r0, r4
 8003846:	f7fc fd23 	bl	8000290 <strlen>
 800384a:	1f83      	subs	r3, r0, #6
 800384c:	9800      	ldr	r0, [sp, #0]
 800384e:	50e0      	str	r0, [r4, r3]
 8003850:	18e2      	adds	r2, r4, r3
 8003852:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8003856:	8093      	strh	r3, [r2, #4]
}
 8003858:	b002      	add	sp, #8
 800385a:	bd10      	pop	{r4, pc}
 800385c:	08010068 	.word	0x08010068

08003860 <W25_ShiftLeftFlashDataByPage>:

int W25_ShiftLeftFlashDataByPage(void) {
 8003860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t current_sector_start = FLASH_START_ADDRESS;

    Debug_printf("\n\n ------------------------------ IN SHIFT LEFT: ----------------------------\n\n");
 8003864:	4894      	ldr	r0, [pc, #592]	@ (8003ab8 <W25_ShiftLeftFlashDataByPage+0x258>)
int W25_ShiftLeftFlashDataByPage(void) {
 8003866:	b08f      	sub	sp, #60	@ 0x3c
    Debug_printf("\n\n ------------------------------ IN SHIFT LEFT: ----------------------------\n\n");
 8003868:	f001 f810 	bl	800488c <Debug_printf>
    uint32_t current_sector_start = FLASH_START_ADDRESS;
 800386c:	f44f 5640 	mov.w	r6, #12288	@ 0x3000
    while (current_sector_start < FLASH_END_ADDRESS) {
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;

        W25_Reset();
 8003870:	f7ff fecf 	bl	8003612 <W25_Reset>
        // Step 1: Read the entire current sector into the buffer
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8003874:	4991      	ldr	r1, [pc, #580]	@ (8003abc <W25_ShiftLeftFlashDataByPage+0x25c>)
 8003876:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800387a:	4630      	mov	r0, r6
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;
 800387c:	f506 5980 	add.w	r9, r6, #4096	@ 0x1000
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8003880:	f7ff ff8a 	bl	8003798 <W25_ReadData>
 8003884:	b138      	cbz	r0, 8003896 <W25_ShiftLeftFlashDataByPage+0x36>
        	Debug_printf("READING ALL THE SECTOR: ERROR\n");
 8003886:	488e      	ldr	r0, [pc, #568]	@ (8003ac0 <W25_ShiftLeftFlashDataByPage+0x260>)

        // Step 2: Read the first page of the next sector (if exists)
        if (next_sector_start < FLASH_END_ADDRESS) {
        	W25_Reset();
            if (W25_ReadData(next_sector_start, next_page_buffer, PAGE_SIZE) != HAL_OK) {
            	Debug_printf("\nREADING FIRST PAGE OF THE NEXT SECTOR: ERROR\n");
 8003888:	f001 f800 	bl	800488c <Debug_printf>
            return HAL_ERROR; // Exit if read fails
 800388c:	2401      	movs	r4, #1
        current_sector_start = next_sector_start;
    }

    Debug_printf("\n\n ----------------------END OF SHIFT LEFT -----------------------------\n\n");
    return HAL_OK;
}
 800388e:	4620      	mov	r0, r4
 8003890:	b00f      	add	sp, #60	@ 0x3c
 8003892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        	char spi_flash_data_intro[] = "\nFirst page of Flash DATA at Reading All Sector: \n";
 8003896:	4b8b      	ldr	r3, [pc, #556]	@ (8003ac4 <W25_ShiftLeftFlashDataByPage+0x264>)
 8003898:	aa01      	add	r2, sp, #4
 800389a:	f103 0730 	add.w	r7, r3, #48	@ 0x30
 800389e:	4614      	mov	r4, r2
 80038a0:	6818      	ldr	r0, [r3, #0]
 80038a2:	6859      	ldr	r1, [r3, #4]
 80038a4:	4615      	mov	r5, r2
 80038a6:	c503      	stmia	r5!, {r0, r1}
 80038a8:	3308      	adds	r3, #8
 80038aa:	42bb      	cmp	r3, r7
 80038ac:	462a      	mov	r2, r5
 80038ae:	d1f7      	bne.n	80038a0 <W25_ShiftLeftFlashDataByPage+0x40>
 80038b0:	8819      	ldrh	r1, [r3, #0]
 80038b2:	789b      	ldrb	r3, [r3, #2]
 80038b4:	8029      	strh	r1, [r5, #0]
 80038b6:	70ab      	strb	r3, [r5, #2]
			HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 80038b8:	4620      	mov	r0, r4
 80038ba:	f7fc fce9 	bl	8000290 <strlen>
 80038be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038c2:	b282      	uxth	r2, r0
 80038c4:	4621      	mov	r1, r4
 80038c6:	4880      	ldr	r0, [pc, #512]	@ (8003ac8 <W25_ShiftLeftFlashDataByPage+0x268>)
 80038c8:	f003 ff38 	bl	800773c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, current_sector_buffer, 128, 1000);
 80038cc:	497b      	ldr	r1, [pc, #492]	@ (8003abc <W25_ShiftLeftFlashDataByPage+0x25c>)
 80038ce:	487e      	ldr	r0, [pc, #504]	@ (8003ac8 <W25_ShiftLeftFlashDataByPage+0x268>)
 80038d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038d4:	2280      	movs	r2, #128	@ 0x80
 80038d6:	f003 ff31 	bl	800773c <HAL_UART_Transmit>
			Debug_printf("\n\n");
 80038da:	487c      	ldr	r0, [pc, #496]	@ (8003acc <W25_ShiftLeftFlashDataByPage+0x26c>)
 80038dc:	f000 ffd6 	bl	800488c <Debug_printf>
        if (next_sector_start < FLASH_END_ADDRESS) {
 80038e0:	f5b9 4fa0 	cmp.w	r9, #20480	@ 0x5000
 80038e4:	d02e      	beq.n	8003944 <W25_ShiftLeftFlashDataByPage+0xe4>
        	W25_Reset();
 80038e6:	f7ff fe94 	bl	8003612 <W25_Reset>
            if (W25_ReadData(next_sector_start, next_page_buffer, PAGE_SIZE) != HAL_OK) {
 80038ea:	4979      	ldr	r1, [pc, #484]	@ (8003ad0 <W25_ShiftLeftFlashDataByPage+0x270>)
 80038ec:	2280      	movs	r2, #128	@ 0x80
 80038ee:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80038f2:	f7ff ff51 	bl	8003798 <W25_ReadData>
 80038f6:	b108      	cbz	r0, 80038fc <W25_ShiftLeftFlashDataByPage+0x9c>
            	Debug_printf("\nREADING FIRST PAGE OF THE NEXT SECTOR: ERROR\n");
 80038f8:	4876      	ldr	r0, [pc, #472]	@ (8003ad4 <W25_ShiftLeftFlashDataByPage+0x274>)
 80038fa:	e7c5      	b.n	8003888 <W25_ShiftLeftFlashDataByPage+0x28>
            	char spi_flash_data_intro[] = "First page of Flash DATA at reading NEXT SECTOR: \n";
 80038fc:	4b76      	ldr	r3, [pc, #472]	@ (8003ad8 <W25_ShiftLeftFlashDataByPage+0x278>)
 80038fe:	4622      	mov	r2, r4
 8003900:	f103 0730 	add.w	r7, r3, #48	@ 0x30
 8003904:	6818      	ldr	r0, [r3, #0]
 8003906:	6859      	ldr	r1, [r3, #4]
 8003908:	4615      	mov	r5, r2
 800390a:	c503      	stmia	r5!, {r0, r1}
 800390c:	3308      	adds	r3, #8
 800390e:	42bb      	cmp	r3, r7
 8003910:	462a      	mov	r2, r5
 8003912:	d1f7      	bne.n	8003904 <W25_ShiftLeftFlashDataByPage+0xa4>
 8003914:	8819      	ldrh	r1, [r3, #0]
 8003916:	789b      	ldrb	r3, [r3, #2]
 8003918:	8029      	strh	r1, [r5, #0]
 800391a:	70ab      	strb	r3, [r5, #2]
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 800391c:	4620      	mov	r0, r4
 800391e:	f7fc fcb7 	bl	8000290 <strlen>
 8003922:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003926:	b282      	uxth	r2, r0
 8003928:	4621      	mov	r1, r4
 800392a:	4867      	ldr	r0, [pc, #412]	@ (8003ac8 <W25_ShiftLeftFlashDataByPage+0x268>)
 800392c:	f003 ff06 	bl	800773c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, next_page_buffer, 128, 1000);
 8003930:	4967      	ldr	r1, [pc, #412]	@ (8003ad0 <W25_ShiftLeftFlashDataByPage+0x270>)
 8003932:	4865      	ldr	r0, [pc, #404]	@ (8003ac8 <W25_ShiftLeftFlashDataByPage+0x268>)
 8003934:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003938:	2280      	movs	r2, #128	@ 0x80
 800393a:	f003 feff 	bl	800773c <HAL_UART_Transmit>
				Debug_printf("\n\n");
 800393e:	4863      	ldr	r0, [pc, #396]	@ (8003acc <W25_ShiftLeftFlashDataByPage+0x26c>)
 8003940:	f000 ffa4 	bl	800488c <Debug_printf>
        for (uint32_t offset = 0; offset < SECTOR_SIZE - PAGE_SIZE; offset += PAGE_SIZE) {
 8003944:	f8df b174 	ldr.w	fp, [pc, #372]	@ 8003abc <W25_ShiftLeftFlashDataByPage+0x25c>
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003948:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8003ac8 <W25_ShiftLeftFlashDataByPage+0x268>
    uint32_t current_sector_start = FLASH_START_ADDRESS;
 800394c:	465d      	mov	r5, fp
 800394e:	2700      	movs	r7, #0
            if (IsPageValid(current_sector_buffer + offset + PAGE_SIZE)) {
 8003950:	46aa      	mov	sl, r5
 8003952:	3580      	adds	r5, #128	@ 0x80
 8003954:	4628      	mov	r0, r5
 8003956:	f7ff ff51 	bl	80037fc <IsPageValid>
 800395a:	3780      	adds	r7, #128	@ 0x80
            	Debug_printf("\n\n------VALID PAGE at %08lx-------\n", offset+PAGE_SIZE);
 800395c:	4639      	mov	r1, r7
            if (IsPageValid(current_sector_buffer + offset + PAGE_SIZE)) {
 800395e:	2800      	cmp	r0, #0
 8003960:	d052      	beq.n	8003a08 <W25_ShiftLeftFlashDataByPage+0x1a8>
            	Debug_printf("\n\n------VALID PAGE at %08lx-------\n", offset+PAGE_SIZE);
 8003962:	485e      	ldr	r0, [pc, #376]	@ (8003adc <W25_ShiftLeftFlashDataByPage+0x27c>)
 8003964:	f000 ff92 	bl	800488c <Debug_printf>
            	char spi_flash_data_intro[] = "Valid Page Data: \n";
 8003968:	4b5d      	ldr	r3, [pc, #372]	@ (8003ae0 <W25_ShiftLeftFlashDataByPage+0x280>)
 800396a:	4622      	mov	r2, r4
 800396c:	f103 0e10 	add.w	lr, r3, #16
 8003970:	6818      	ldr	r0, [r3, #0]
 8003972:	6859      	ldr	r1, [r3, #4]
 8003974:	4694      	mov	ip, r2
 8003976:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 800397a:	3308      	adds	r3, #8
 800397c:	4573      	cmp	r3, lr
 800397e:	4662      	mov	r2, ip
 8003980:	d1f6      	bne.n	8003970 <W25_ShiftLeftFlashDataByPage+0x110>
 8003982:	8819      	ldrh	r1, [r3, #0]
 8003984:	789b      	ldrb	r3, [r3, #2]
 8003986:	f8ac 1000 	strh.w	r1, [ip]
 800398a:	f88c 3002 	strb.w	r3, [ip, #2]
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 800398e:	4620      	mov	r0, r4
 8003990:	f7fc fc7e 	bl	8000290 <strlen>
 8003994:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003998:	b282      	uxth	r2, r0
 800399a:	4621      	mov	r1, r4
 800399c:	4640      	mov	r0, r8
 800399e:	f003 fecd 	bl	800773c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, current_sector_buffer + offset+ PAGE_SIZE, 128, 1000);
 80039a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80039a6:	2280      	movs	r2, #128	@ 0x80
 80039a8:	4629      	mov	r1, r5
 80039aa:	4640      	mov	r0, r8
 80039ac:	f003 fec6 	bl	800773c <HAL_UART_Transmit>
				Debug_printf("\n\n");
 80039b0:	4846      	ldr	r0, [pc, #280]	@ (8003acc <W25_ShiftLeftFlashDataByPage+0x26c>)
 80039b2:	f000 ff6b 	bl	800488c <Debug_printf>
                memcpy(current_sector_buffer + offset, current_sector_buffer + offset + PAGE_SIZE, PAGE_SIZE);
 80039b6:	4629      	mov	r1, r5
 80039b8:	2280      	movs	r2, #128	@ 0x80
 80039ba:	4650      	mov	r0, sl
 80039bc:	f008 f952 	bl	800bc64 <memcpy>
                UpdatePageAddress(current_sector_buffer + offset, current_sector_start + offset);
 80039c0:	f1a6 0180 	sub.w	r1, r6, #128	@ 0x80
 80039c4:	4439      	add	r1, r7
 80039c6:	4650      	mov	r0, sl
 80039c8:	f7ff ff34 	bl	8003834 <UpdatePageAddress>
        for (uint32_t offset = 0; offset < SECTOR_SIZE - PAGE_SIZE; offset += PAGE_SIZE) {
 80039cc:	f5b7 6f78 	cmp.w	r7, #3968	@ 0xf80
 80039d0:	d1be      	bne.n	8003950 <W25_ShiftLeftFlashDataByPage+0xf0>
        if (next_sector_start < FLASH_END_ADDRESS && IsPageValid(next_page_buffer)) {
 80039d2:	f5b9 4fa0 	cmp.w	r9, #20480	@ 0x5000
 80039d6:	d047      	beq.n	8003a68 <W25_ShiftLeftFlashDataByPage+0x208>
 80039d8:	483d      	ldr	r0, [pc, #244]	@ (8003ad0 <W25_ShiftLeftFlashDataByPage+0x270>)
 80039da:	f7ff ff0f 	bl	80037fc <IsPageValid>
 80039de:	2800      	cmp	r0, #0
 80039e0:	d042      	beq.n	8003a68 <W25_ShiftLeftFlashDataByPage+0x208>
            memcpy(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), next_page_buffer, PAGE_SIZE);
 80039e2:	493b      	ldr	r1, [pc, #236]	@ (8003ad0 <W25_ShiftLeftFlashDataByPage+0x270>)
 80039e4:	483f      	ldr	r0, [pc, #252]	@ (8003ae4 <W25_ShiftLeftFlashDataByPage+0x284>)
 80039e6:	2280      	movs	r2, #128	@ 0x80
 80039e8:	f008 f93c 	bl	800bc64 <memcpy>
            UpdatePageAddress(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), current_sector_start + (SECTOR_SIZE - PAGE_SIZE));
 80039ec:	483d      	ldr	r0, [pc, #244]	@ (8003ae4 <W25_ShiftLeftFlashDataByPage+0x284>)
 80039ee:	f44f 517e 	mov.w	r1, #16256	@ 0x3f80
 80039f2:	f7ff ff1f 	bl	8003834 <UpdatePageAddress>
        W25_Reset();
 80039f6:	f7ff fe0c 	bl	8003612 <W25_Reset>
        if (W25_SectorErase(current_sector_start) != HAL_OK) {
 80039fa:	4630      	mov	r0, r6
 80039fc:	f7ff fe56 	bl	80036ac <W25_SectorErase>
 8003a00:	4604      	mov	r4, r0
 8003a02:	b3b8      	cbz	r0, 8003a74 <W25_ShiftLeftFlashDataByPage+0x214>
        	Debug_printf("Erase ALL CURRENT SECTOR: ERROR\n");
 8003a04:	4838      	ldr	r0, [pc, #224]	@ (8003ae8 <W25_ShiftLeftFlashDataByPage+0x288>)
 8003a06:	e73f      	b.n	8003888 <W25_ShiftLeftFlashDataByPage+0x28>
            	Debug_printf("\n-------INVALID PAGE at %08lx-------\n", offset+PAGE_SIZE);
 8003a08:	4838      	ldr	r0, [pc, #224]	@ (8003aec <W25_ShiftLeftFlashDataByPage+0x28c>)
 8003a0a:	f000 ff3f 	bl	800488c <Debug_printf>
            	char spi_flash_data_intro[] = "Invalid Page Data: \n";
 8003a0e:	4b38      	ldr	r3, [pc, #224]	@ (8003af0 <W25_ShiftLeftFlashDataByPage+0x290>)
 8003a10:	4622      	mov	r2, r4
 8003a12:	f103 0e10 	add.w	lr, r3, #16
 8003a16:	6818      	ldr	r0, [r3, #0]
 8003a18:	6859      	ldr	r1, [r3, #4]
 8003a1a:	4694      	mov	ip, r2
 8003a1c:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8003a20:	3308      	adds	r3, #8
 8003a22:	4573      	cmp	r3, lr
 8003a24:	4662      	mov	r2, ip
 8003a26:	d1f6      	bne.n	8003a16 <W25_ShiftLeftFlashDataByPage+0x1b6>
 8003a28:	6818      	ldr	r0, [r3, #0]
 8003a2a:	791b      	ldrb	r3, [r3, #4]
 8003a2c:	f8cc 0000 	str.w	r0, [ip]
 8003a30:	f88c 3004 	strb.w	r3, [ip, #4]
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003a34:	4620      	mov	r0, r4
 8003a36:	f7fc fc2b 	bl	8000290 <strlen>
 8003a3a:	4621      	mov	r1, r4
 8003a3c:	b282      	uxth	r2, r0
 8003a3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a42:	4640      	mov	r0, r8
 8003a44:	f003 fe7a 	bl	800773c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, current_sector_buffer + offset +PAGE_SIZE, 128, 1000);
 8003a48:	4629      	mov	r1, r5
 8003a4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a4e:	2280      	movs	r2, #128	@ 0x80
 8003a50:	4640      	mov	r0, r8
 8003a52:	f003 fe73 	bl	800773c <HAL_UART_Transmit>
				Debug_printf("\n\n");
 8003a56:	481d      	ldr	r0, [pc, #116]	@ (8003acc <W25_ShiftLeftFlashDataByPage+0x26c>)
 8003a58:	f000 ff18 	bl	800488c <Debug_printf>
                memset(current_sector_buffer + offset, 0xFF, PAGE_SIZE); // Invalidate the page
 8003a5c:	2280      	movs	r2, #128	@ 0x80
 8003a5e:	21ff      	movs	r1, #255	@ 0xff
 8003a60:	4650      	mov	r0, sl
 8003a62:	f007 faab 	bl	800afbc <memset>
 8003a66:	e7b1      	b.n	80039cc <W25_ShiftLeftFlashDataByPage+0x16c>
        	memset(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), 0xFF, PAGE_SIZE); // Invalidate the last page
 8003a68:	2280      	movs	r2, #128	@ 0x80
 8003a6a:	21ff      	movs	r1, #255	@ 0xff
 8003a6c:	481d      	ldr	r0, [pc, #116]	@ (8003ae4 <W25_ShiftLeftFlashDataByPage+0x284>)
 8003a6e:	f007 faa5 	bl	800afbc <memset>
 8003a72:	e7c0      	b.n	80039f6 <W25_ShiftLeftFlashDataByPage+0x196>
        for (uint32_t offset = 0; offset < SECTOR_SIZE; offset += PAGE_SIZE) {
 8003a74:	4605      	mov	r5, r0
        	uint8_t *page_data = current_sector_buffer + offset;
 8003a76:	eb0b 0705 	add.w	r7, fp, r5
        	W25_Reset();
 8003a7a:	f7ff fdca 	bl	8003612 <W25_Reset>
        	if (IsPageValid(page_data)) {
 8003a7e:	4638      	mov	r0, r7
 8003a80:	f7ff febc 	bl	80037fc <IsPageValid>
 8003a84:	b150      	cbz	r0, 8003a9c <W25_ShiftLeftFlashDataByPage+0x23c>
        		if (W25_PageProgram(current_sector_start + offset, current_sector_buffer + offset, PAGE_SIZE) != HAL_OK) {
 8003a86:	2280      	movs	r2, #128	@ 0x80
 8003a88:	4639      	mov	r1, r7
 8003a8a:	19a8      	adds	r0, r5, r6
 8003a8c:	f7ff fe3a 	bl	8003704 <W25_PageProgram>
 8003a90:	b120      	cbz	r0, 8003a9c <W25_ShiftLeftFlashDataByPage+0x23c>
					Debug_printf("PAGE PROGRAM: ERROR at page offset %08lx\n", offset);
 8003a92:	4818      	ldr	r0, [pc, #96]	@ (8003af4 <W25_ShiftLeftFlashDataByPage+0x294>)
 8003a94:	4629      	mov	r1, r5
 8003a96:	f000 fef9 	bl	800488c <Debug_printf>
					return HAL_ERROR; // Exit if write fails
 8003a9a:	e6f7      	b.n	800388c <W25_ShiftLeftFlashDataByPage+0x2c>
        for (uint32_t offset = 0; offset < SECTOR_SIZE; offset += PAGE_SIZE) {
 8003a9c:	3580      	adds	r5, #128	@ 0x80
 8003a9e:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8003aa2:	d1e8      	bne.n	8003a76 <W25_ShiftLeftFlashDataByPage+0x216>
    while (current_sector_start < FLASH_END_ADDRESS) {
 8003aa4:	f5b9 4fa0 	cmp.w	r9, #20480	@ 0x5000
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;
 8003aa8:	f44f 4680 	mov.w	r6, #16384	@ 0x4000
    while (current_sector_start < FLASH_END_ADDRESS) {
 8003aac:	f47f aee0 	bne.w	8003870 <W25_ShiftLeftFlashDataByPage+0x10>
    Debug_printf("\n\n ----------------------END OF SHIFT LEFT -----------------------------\n\n");
 8003ab0:	4811      	ldr	r0, [pc, #68]	@ (8003af8 <W25_ShiftLeftFlashDataByPage+0x298>)
 8003ab2:	f000 feeb 	bl	800488c <Debug_printf>
    return HAL_OK;
 8003ab6:	e6ea      	b.n	800388e <W25_ShiftLeftFlashDataByPage+0x2e>
 8003ab8:	0801006e 	.word	0x0801006e
 8003abc:	200017f8 	.word	0x200017f8
 8003ac0:	080100be 	.word	0x080100be
 8003ac4:	080101ec 	.word	0x080101ec
 8003ac8:	200012d0 	.word	0x200012d0
 8003acc:	0800fd42 	.word	0x0800fd42
 8003ad0:	20001778 	.word	0x20001778
 8003ad4:	080100dd 	.word	0x080100dd
 8003ad8:	0801021f 	.word	0x0801021f
 8003adc:	0801010c 	.word	0x0801010c
 8003ae0:	08010252 	.word	0x08010252
 8003ae4:	20002778 	.word	0x20002778
 8003ae8:	08010156 	.word	0x08010156
 8003aec:	08010130 	.word	0x08010130
 8003af0:	08010265 	.word	0x08010265
 8003af4:	08010177 	.word	0x08010177
 8003af8:	080101a1 	.word	0x080101a1

08003afc <calculate_epoch_time_utc>:
		osDelay(1000);
		memset(flashBufferTaxReceived, 0x00,128);
	}
}

uint32_t calculate_epoch_time_utc(DATE *date, TIME *time) {
 8003afc:	b500      	push	{lr}
    struct tm timeinfo;
    // Set up time structure
    timeinfo.tm_year = date->Yr - 1900; // - 1900 + 2000
 8003afe:	6883      	ldr	r3, [r0, #8]
uint32_t calculate_epoch_time_utc(DATE *date, TIME *time) {
 8003b00:	b08b      	sub	sp, #44	@ 0x2c
    timeinfo.tm_year = date->Yr - 1900; // - 1900 + 2000
 8003b02:	f2a3 736c 	subw	r3, r3, #1900	@ 0x76c
 8003b06:	9306      	str	r3, [sp, #24]
    timeinfo.tm_mon = date->Mon - 1;
 8003b08:	6843      	ldr	r3, [r0, #4]
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	9305      	str	r3, [sp, #20]
    timeinfo.tm_mday = date->Day;
 8003b0e:	6803      	ldr	r3, [r0, #0]
 8003b10:	9304      	str	r3, [sp, #16]
    timeinfo.tm_hour = time->hour;
 8003b12:	680b      	ldr	r3, [r1, #0]
 8003b14:	9303      	str	r3, [sp, #12]
    timeinfo.tm_min = time->min;
 8003b16:	684b      	ldr	r3, [r1, #4]
 8003b18:	9302      	str	r3, [sp, #8]
    timeinfo.tm_sec = time->sec;
 8003b1a:	688b      	ldr	r3, [r1, #8]
 8003b1c:	9301      	str	r3, [sp, #4]
    timeinfo.tm_isdst = -1; // Let mktime determine DST if necessary

    // Get the local epoch time and then adjust for timezone offset
    time_t local_epoch = mktime(&timeinfo);
 8003b1e:	a801      	add	r0, sp, #4
    timeinfo.tm_isdst = -1; // Let mktime determine DST if necessary
 8003b20:	f04f 33ff 	mov.w	r3, #4294967295
 8003b24:	9309      	str	r3, [sp, #36]	@ 0x24
    time_t local_epoch = mktime(&timeinfo);
 8003b26:	f007 fb83 	bl	800b230 <mktime>
    return (uint32_t)(local_epoch + 25200); // Subtract timezone offset
}
 8003b2a:	f500 40c4 	add.w	r0, r0, #25088	@ 0x6200
 8003b2e:	3070      	adds	r0, #112	@ 0x70
 8003b30:	b00b      	add	sp, #44	@ 0x2c
 8003b32:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003b38 <format_rmc_data>:

void format_rmc_data(RMCSTRUCT *rmc_data, char *output_buffer, size_t buffer_size) {
 8003b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b3c:	ed2d 8b04 	vpush	{d8-d9}
 8003b40:	4604      	mov	r4, r0
 8003b42:	b09b      	sub	sp, #108	@ 0x6c
 8003b44:	e9cd 1218 	strd	r1, r2, [sp, #96]	@ 0x60
	//uart_transmit_string(&huart1, (uint8_t*) "Format RMC data");
    uint32_t epoch_time = calculate_epoch_time_utc(&rmc_data->date, &rmc_data->tim);
 8003b48:	4601      	mov	r1, r0
 8003b4a:	3010      	adds	r0, #16
 8003b4c:	f7ff ffd6 	bl	8003afc <calculate_epoch_time_utc>

    // Format all fields in a single line with semicolon separation, including date
    snprintf(output_buffer, buffer_size, "%d;%d;%d;%d;%d;%d;%.6f;%c;%.6f;%c;%.1f;%.1f;%s;%lu", rmc_data->date.Yr, rmc_data->date.Mon, rmc_data->date.Day, rmc_data->tim.hour, rmc_data->tim.min, rmc_data->tim.sec, rmc_data->lcation.latitude, rmc_data->lcation.NS, rmc_data->lcation.longitude, rmc_data->lcation.EW, rmc_data->speed, rmc_data->course, rmc_data->isValid ? "Valid" : "Invalid", epoch_time);
 8003b50:	69a3      	ldr	r3, [r4, #24]
 8003b52:	9314      	str	r3, [sp, #80]	@ 0x50
 8003b54:	e9d4 3504 	ldrd	r3, r5, [r4, #16]
    uint32_t epoch_time = calculate_epoch_time_utc(&rmc_data->date, &rmc_data->tim);
 8003b58:	4607      	mov	r7, r0
    snprintf(output_buffer, buffer_size, "%d;%d;%d;%d;%d;%d;%.6f;%c;%.6f;%c;%.1f;%.1f;%s;%lu", rmc_data->date.Yr, rmc_data->date.Mon, rmc_data->date.Day, rmc_data->tim.hour, rmc_data->tim.min, rmc_data->tim.sec, rmc_data->lcation.latitude, rmc_data->lcation.NS, rmc_data->lcation.longitude, rmc_data->lcation.EW, rmc_data->speed, rmc_data->course, rmc_data->isValid ? "Valid" : "Invalid", epoch_time);
 8003b5a:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003b5c:	9315      	str	r3, [sp, #84]	@ 0x54
 8003b5e:	f7fc fd03 	bl	8000568 <__aeabi_f2d>
 8003b62:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 8003b66:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003b68:	f8d4 b008 	ldr.w	fp, [r4, #8]
 8003b6c:	f894 6040 	ldrb.w	r6, [r4, #64]	@ 0x40
 8003b70:	f894 8050 	ldrb.w	r8, [r4, #80]	@ 0x50
 8003b74:	f7fc fcf8 	bl	8000568 <__aeabi_f2d>
 8003b78:	e9d4 9a00 	ldrd	r9, sl, [r4]
 8003b7c:	ed94 8b0e 	vldr	d8, [r4, #56]	@ 0x38
 8003b80:	ed94 9b12 	vldr	d9, [r4, #72]	@ 0x48
 8003b84:	ed9d 7b16 	vldr	d7, [sp, #88]	@ 0x58
 8003b88:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8003b8a:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8003b8e:	4602      	mov	r2, r0
 8003b90:	460b      	mov	r3, r1
 8003b92:	4811      	ldr	r0, [pc, #68]	@ (8003bd8 <format_rmc_data+0xa0>)
 8003b94:	4911      	ldr	r1, [pc, #68]	@ (8003bdc <format_rmc_data+0xa4>)
 8003b96:	9608      	str	r6, [sp, #32]
 8003b98:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8003b9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003b9e:	4a10      	ldr	r2, [pc, #64]	@ (8003be0 <format_rmc_data+0xa8>)
 8003ba0:	f8cd 9008 	str.w	r9, [sp, #8]
 8003ba4:	2c00      	cmp	r4, #0
 8003ba6:	bf08      	it	eq
 8003ba8:	4601      	moveq	r1, r0
 8003baa:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003bae:	e9cd 5300 	strd	r5, r3, [sp]
 8003bb2:	e9cd 1712 	strd	r1, r7, [sp, #72]	@ 0x48
 8003bb6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003bb8:	ed8d 9b0a 	vstr	d9, [sp, #40]	@ 0x28
 8003bbc:	ed8d 8b06 	vstr	d8, [sp, #24]
 8003bc0:	e9cd ab03 	strd	sl, fp, [sp, #12]
 8003bc4:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8003bc8:	f007 f8fc 	bl	800adc4 <sniprintf>
}
 8003bcc:	b01b      	add	sp, #108	@ 0x6c
 8003bce:	ecbd 8b04 	vpop	{d8-d9}
 8003bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bd6:	bf00      	nop
 8003bd8:	080102b3 	.word	0x080102b3
 8003bdc:	080102ad 	.word	0x080102ad
 8003be0:	080102bb 	.word	0x080102bb

08003be4 <saveRMC>:


void saveRMC(){
 8003be4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	Debug_printf("\n\n Inside SAVING RMC TO FLASH \n\n");
	int k = 0;
	int j = 0;
	W25_Reset();
	if (is_erased_rmc == 0){
 8003be8:	4c8a      	ldr	r4, [pc, #552]	@ (8003e14 <saveRMC+0x230>)
	Debug_printf("\n\n Inside SAVING RMC TO FLASH \n\n");
 8003bea:	488b      	ldr	r0, [pc, #556]	@ (8003e18 <saveRMC+0x234>)
void saveRMC(){
 8003bec:	b085      	sub	sp, #20
	Debug_printf("\n\n Inside SAVING RMC TO FLASH \n\n");
 8003bee:	f000 fe4d 	bl	800488c <Debug_printf>
	W25_Reset();
 8003bf2:	f7ff fd0e 	bl	8003612 <W25_Reset>
	if (is_erased_rmc == 0){
 8003bf6:	6823      	ldr	r3, [r4, #0]
 8003bf8:	b92b      	cbnz	r3, 8003c06 <saveRMC+0x22>
		W25_SectorErase(address_rmc);
 8003bfa:	4b88      	ldr	r3, [pc, #544]	@ (8003e1c <saveRMC+0x238>)
 8003bfc:	6818      	ldr	r0, [r3, #0]
 8003bfe:	f7ff fd55 	bl	80036ac <W25_SectorErase>
		is_erased_rmc = 1;
 8003c02:	2301      	movs	r3, #1
 8003c04:	6023      	str	r3, [r4, #0]
	}
	
	for(size_t i = 0; i < 128; i++){
 8003c06:	4a86      	ldr	r2, [pc, #536]	@ (8003e20 <saveRMC+0x23c>)
 8003c08:	2300      	movs	r3, #0
 8003c0a:	4616      	mov	r6, r2
		if(rmcBufferDemo[i] != 0x00 && rmcBufferDemo[i+1] == 0x00){
 8003c0c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003c10:	461d      	mov	r5, r3
 8003c12:	3301      	adds	r3, #1
 8003c14:	b109      	cbz	r1, 8003c1a <saveRMC+0x36>
 8003c16:	7811      	ldrb	r1, [r2, #0]
 8003c18:	b111      	cbz	r1, 8003c20 <saveRMC+0x3c>
	for(size_t i = 0; i < 128; i++){
 8003c1a:	2b80      	cmp	r3, #128	@ 0x80
 8003c1c:	d1f6      	bne.n	8003c0c <saveRMC+0x28>
	int k = 0;
 8003c1e:	2500      	movs	r5, #0
			k = i;
			break;
		}
	}
	char addr_out[10];
	sprintf(addr_out, "%08lx", address_rmc);
 8003c20:	4c7e      	ldr	r4, [pc, #504]	@ (8003e1c <saveRMC+0x238>)
 8003c22:	4980      	ldr	r1, [pc, #512]	@ (8003e24 <saveRMC+0x240>)
 8003c24:	6822      	ldr	r2, [r4, #0]
 8003c26:	a801      	add	r0, sp, #4
 8003c28:	f007 f900 	bl	800ae2c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) addr_out, 8, 1000);
 8003c2c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c30:	2208      	movs	r2, #8
 8003c32:	a901      	add	r1, sp, #4
 8003c34:	487c      	ldr	r0, [pc, #496]	@ (8003e28 <saveRMC+0x244>)
 8003c36:	f003 fd81 	bl	800773c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 1, 1000);
 8003c3a:	497c      	ldr	r1, [pc, #496]	@ (8003e2c <saveRMC+0x248>)
 8003c3c:	487a      	ldr	r0, [pc, #488]	@ (8003e28 <saveRMC+0x244>)
 8003c3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c42:	2201      	movs	r2, #1
 8003c44:	f003 fd7a 	bl	800773c <HAL_UART_Transmit>
	
	k++;
	rmcBufferDemo[k] = ';';
 8003c48:	1973      	adds	r3, r6, r5
 8003c4a:	223b      	movs	r2, #59	@ 0x3b
 8003c4c:	705a      	strb	r2, [r3, #1]
	for(size_t idx = 6; idx > 0 ; idx--){
		k++;
		rmcBufferDemo[k] = addr_out[8 - idx];
 8003c4e:	1cab      	adds	r3, r5, #2
 8003c50:	f8dd 1006 	ldr.w	r1, [sp, #6]
 8003c54:	50f1      	str	r1, [r6, r3]
 8003c56:	18f2      	adds	r2, r6, r3
 8003c58:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8003c5c:	8093      	strh	r3, [r2, #4]
	}
	
	for (j=0;j<110-k-1;j++)
	{
		rmcBufferDemo[j+k+1]=0x00;
 8003c5e:	f105 0008 	add.w	r0, r5, #8
 8003c62:	f1c5 0266 	rsb	r2, r5, #102	@ 0x66
 8003c66:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	4430      	add	r0, r6
 8003c6e:	f007 f9a5 	bl	800afbc <memset>
	}

	if(address_rmc % 0x1000 == 0x0000){
 8003c72:	6823      	ldr	r3, [r4, #0]
 8003c74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c78:	b92b      	cbnz	r3, 8003c86 <saveRMC+0xa2>
		Debug_printf("\n\nErasing SECTOR IN ADVANCE\n");
 8003c7a:	486d      	ldr	r0, [pc, #436]	@ (8003e30 <saveRMC+0x24c>)
 8003c7c:	f000 fe06 	bl	800488c <Debug_printf>
		W25_SectorErase(address_rmc);
 8003c80:	6820      	ldr	r0, [r4, #0]
 8003c82:	f7ff fd13 	bl	80036ac <W25_SectorErase>
	}

	W25_Reset();
 8003c86:	f7ff fcc4 	bl	8003612 <W25_Reset>
	W25_PageProgram(address_rmc, rmcBufferDemo, 128);
 8003c8a:	2280      	movs	r2, #128	@ 0x80
 8003c8c:	4964      	ldr	r1, [pc, #400]	@ (8003e20 <saveRMC+0x23c>)
 8003c8e:	6820      	ldr	r0, [r4, #0]
	uart_transmit_string(&huart1, (uint8_t*) "Buffer before saving to FLASH: ");
	uart_transmit_string(&huart1, rmcBufferDemo);
	current_addr = address_rmc;
 8003c90:	4e68      	ldr	r6, [pc, #416]	@ (8003e34 <saveRMC+0x250>)
	W25_PageProgram(address_rmc, rmcBufferDemo, 128);
 8003c92:	f7ff fd37 	bl	8003704 <W25_PageProgram>
	uart_transmit_string(&huart1, (uint8_t*) "Buffer before saving to FLASH: ");
 8003c96:	4968      	ldr	r1, [pc, #416]	@ (8003e38 <saveRMC+0x254>)
 8003c98:	4863      	ldr	r0, [pc, #396]	@ (8003e28 <saveRMC+0x244>)
 8003c9a:	f000 fde7 	bl	800486c <uart_transmit_string>
	uart_transmit_string(&huart1, rmcBufferDemo);
 8003c9e:	4960      	ldr	r1, [pc, #384]	@ (8003e20 <saveRMC+0x23c>)
 8003ca0:	4861      	ldr	r0, [pc, #388]	@ (8003e28 <saveRMC+0x244>)
 8003ca2:	f000 fde3 	bl	800486c <uart_transmit_string>
	current_addr = address_rmc;
 8003ca6:	6821      	ldr	r1, [r4, #0]
 8003ca8:	4b64      	ldr	r3, [pc, #400]	@ (8003e3c <saveRMC+0x258>)
 8003caa:	6031      	str	r1, [r6, #0]
	if(address_rmc == FLASH_END_ADDRESS-128){
 8003cac:	f5b1 4f9f 	cmp.w	r1, #20352	@ 0x4f80
 8003cb0:	f040 80ad 	bne.w	8003e0e <saveRMC+0x22a>
		is_flash_overflow = 1;
 8003cb4:	2201      	movs	r2, #1
		Debug_printf(" ADDRESS RMC before SHIFT LEFT BY ONE PAGE: %08lx", address_rmc);
 8003cb6:	4862      	ldr	r0, [pc, #392]	@ (8003e40 <saveRMC+0x25c>)
		is_flash_overflow = 1;
 8003cb8:	601a      	str	r2, [r3, #0]
		Debug_printf(" ADDRESS RMC before SHIFT LEFT BY ONE PAGE: %08lx", address_rmc);
 8003cba:	f000 fde7 	bl	800488c <Debug_printf>
		W25_Reset();
 8003cbe:	f7ff fca8 	bl	8003612 <W25_Reset>
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 8003cc2:	4960      	ldr	r1, [pc, #384]	@ (8003e44 <saveRMC+0x260>)
 8003cc4:	6820      	ldr	r0, [r4, #0]
 8003cc6:	4f60      	ldr	r7, [pc, #384]	@ (8003e48 <saveRMC+0x264>)
 8003cc8:	2280      	movs	r2, #128	@ 0x80
 8003cca:	f7ff fd65 	bl	8003798 <W25_ReadData>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8003cce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003cd2:	495c      	ldr	r1, [pc, #368]	@ (8003e44 <saveRMC+0x260>)
 8003cd4:	4854      	ldr	r0, [pc, #336]	@ (8003e28 <saveRMC+0x244>)
 8003cd6:	2280      	movs	r2, #128	@ 0x80
 8003cd8:	f003 fd30 	bl	800773c <HAL_UART_Transmit>

		W25_ShiftLeftFlashDataByPage();
 8003cdc:	f7ff fdc0 	bl	8003860 <W25_ShiftLeftFlashDataByPage>
		address_rmc -= 128;
 8003ce0:	6823      	ldr	r3, [r4, #0]
 8003ce2:	3b80      	subs	r3, #128	@ 0x80
 8003ce4:	6023      	str	r3, [r4, #0]
		if(is_using_flash == 0){
 8003ce6:	4b59      	ldr	r3, [pc, #356]	@ (8003e4c <saveRMC+0x268>)
 8003ce8:	f8d3 8000 	ldr.w	r8, [r3]
 8003cec:	f1b8 0f00 	cmp.w	r8, #0
 8003cf0:	f040 8088 	bne.w	8003e04 <saveRMC+0x220>
			if(start_addr_disconnect > FLASH_START_ADDRESS)
 8003cf4:	683b      	ldr	r3, [r7, #0]
				start_addr_disconnect -= 128;
			Debug_printf("\n-----------------BEFORE update the result address data --------------\n");
			printQueue_GSM(&result_addr_queue);
 8003cf6:	4d56      	ldr	r5, [pc, #344]	@ (8003e50 <saveRMC+0x26c>)
			Debug_printf("\n-----------------BEFORE update the result address data --------------\n");
 8003cf8:	4856      	ldr	r0, [pc, #344]	@ (8003e54 <saveRMC+0x270>)
			if(start_addr_disconnect > FLASH_START_ADDRESS)
 8003cfa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
				start_addr_disconnect -= 128;
 8003cfe:	bf82      	ittt	hi
 8003d00:	683b      	ldrhi	r3, [r7, #0]
 8003d02:	3b80      	subhi	r3, #128	@ 0x80
 8003d04:	603b      	strhi	r3, [r7, #0]
			Debug_printf("\n-----------------BEFORE update the result address data --------------\n");
 8003d06:	f000 fdc1 	bl	800488c <Debug_printf>
			printQueue_GSM(&result_addr_queue);
 8003d0a:	4628      	mov	r0, r5
 8003d0c:	f7ff f836 	bl	8002d7c <printQueue_GSM>
			Debug_printf("\n---------------Update the result address data--------------\n");
 8003d10:	4851      	ldr	r0, [pc, #324]	@ (8003e58 <saveRMC+0x274>)
 8003d12:	f000 fdbb 	bl	800488c <Debug_printf>
			for (int i = 0; i < result_addr_queue.size; i++) {
 8003d16:	f8d5 0208 	ldr.w	r0, [r5, #520]	@ 0x208
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8003d1a:	f8d5 c200 	ldr.w	ip, [r5, #512]	@ 0x200
			for (int i = 0; i < result_addr_queue.size; i++) {
 8003d1e:	2200      	movs	r2, #0
 8003d20:	4290      	cmp	r0, r2
 8003d22:	dc47      	bgt.n	8003db4 <saveRMC+0x1d0>
					result_addr_queue.data[idx] -= 128;
			}
			for (int i = 0; i < result_addr_queue.size; i++) {
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
				if(result_addr_queue.data[idx] < 0x3000)
					deleteMiddle_GSM(&result_addr_queue, idx);
 8003d24:	f8df 9128 	ldr.w	r9, [pc, #296]	@ 8003e50 <saveRMC+0x26c>
			for (int i = 0; i < result_addr_queue.size; i++) {
 8003d28:	f8d5 3208 	ldr.w	r3, [r5, #520]	@ 0x208
 8003d2c:	4543      	cmp	r3, r8
 8003d2e:	dc54      	bgt.n	8003dda <saveRMC+0x1f6>
			}
			printQueue_GSM(&result_addr_queue);
 8003d30:	4847      	ldr	r0, [pc, #284]	@ (8003e50 <saveRMC+0x26c>)
 8003d32:	f7ff f823 	bl	8002d7c <printQueue_GSM>
			if(end_addr_disconnect > start_addr_disconnect)
 8003d36:	4b49      	ldr	r3, [pc, #292]	@ (8003e5c <saveRMC+0x278>)
 8003d38:	6819      	ldr	r1, [r3, #0]
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	4291      	cmp	r1, r2
 8003d3e:	d902      	bls.n	8003d46 <saveRMC+0x162>
				end_addr_disconnect -= 128;
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	3a80      	subs	r2, #128	@ 0x80
 8003d44:	601a      	str	r2, [r3, #0]
		}
		else{
			count_shiftleft++;
		}
		Debug_printf("\n\n------------------ CURRENT START ADDRESS DISCONNECT: %08lx---------------\n\n", start_addr_disconnect);
 8003d46:	6839      	ldr	r1, [r7, #0]
 8003d48:	4845      	ldr	r0, [pc, #276]	@ (8003e60 <saveRMC+0x27c>)
 8003d4a:	f000 fd9f 	bl	800488c <Debug_printf>
		Debug_printf("\n--------------SHIFT LEFT COUNT: %d-------------\n", count_shiftleft);
 8003d4e:	4b45      	ldr	r3, [pc, #276]	@ (8003e64 <saveRMC+0x280>)
 8003d50:	4845      	ldr	r0, [pc, #276]	@ (8003e68 <saveRMC+0x284>)
 8003d52:	7819      	ldrb	r1, [r3, #0]
 8003d54:	f000 fd9a 	bl	800488c <Debug_printf>
		current_addr -= 128;
 8003d58:	6833      	ldr	r3, [r6, #0]
	    Debug_printf("\n");
 8003d5a:	4844      	ldr	r0, [pc, #272]	@ (8003e6c <saveRMC+0x288>)
		current_addr -= 128;
 8003d5c:	3b80      	subs	r3, #128	@ 0x80
 8003d5e:	6033      	str	r3, [r6, #0]
	    Debug_printf("\n");
 8003d60:	f000 fd94 	bl	800488c <Debug_printf>
		Debug_printf(" ADDRESS RMC after SHIFT LEFT BY ONE PAGE: %08lx", address_rmc);
 8003d64:	6821      	ldr	r1, [r4, #0]
 8003d66:	4842      	ldr	r0, [pc, #264]	@ (8003e70 <saveRMC+0x28c>)
 8003d68:	f000 fd90 	bl	800488c <Debug_printf>
		W25_Reset();
 8003d6c:	f7ff fc51 	bl	8003612 <W25_Reset>
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 8003d70:	4934      	ldr	r1, [pc, #208]	@ (8003e44 <saveRMC+0x260>)
 8003d72:	6820      	ldr	r0, [r4, #0]
 8003d74:	2280      	movs	r2, #128	@ 0x80
 8003d76:	f7ff fd0f 	bl	8003798 <W25_ReadData>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8003d7a:	4932      	ldr	r1, [pc, #200]	@ (8003e44 <saveRMC+0x260>)
 8003d7c:	482a      	ldr	r0, [pc, #168]	@ (8003e28 <saveRMC+0x244>)
 8003d7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d82:	2280      	movs	r2, #128	@ 0x80
 8003d84:	f003 fcda 	bl	800773c <HAL_UART_Transmit>
	}
	else {
		is_flash_overflow = 0;
	}
	if(address_rmc < FLASH_END_ADDRESS-128)
 8003d88:	6823      	ldr	r3, [r4, #0]
 8003d8a:	f5b3 4f9f 	cmp.w	r3, #20352	@ 0x4f80
		address_rmc += 128;
 8003d8e:	bf38      	it	cc
 8003d90:	3380      	addcc	r3, #128	@ 0x80
	osDelay(1000);
 8003d92:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		address_rmc += 128;
 8003d96:	bf38      	it	cc
 8003d98:	6023      	strcc	r3, [r4, #0]
	osDelay(1000);
 8003d9a:	f003 fe3f 	bl	8007a1c <osDelay>
	Debug_printf("\n");
 8003d9e:	4833      	ldr	r0, [pc, #204]	@ (8003e6c <saveRMC+0x288>)
 8003da0:	f000 fd74 	bl	800488c <Debug_printf>
	memset(flashBufferRMCReceived, 0x00,128);
 8003da4:	4827      	ldr	r0, [pc, #156]	@ (8003e44 <saveRMC+0x260>)
 8003da6:	2280      	movs	r2, #128	@ 0x80
 8003da8:	2100      	movs	r1, #0
}
 8003daa:	b005      	add	sp, #20
 8003dac:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	memset(flashBufferRMCReceived, 0x00,128);
 8003db0:	f007 b904 	b.w	800afbc <memset>
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8003db4:	eb02 030c 	add.w	r3, r2, ip
 8003db8:	4259      	negs	r1, r3
 8003dba:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8003dbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dc2:	bf58      	it	pl
 8003dc4:	424b      	negpl	r3, r1
			for (int i = 0; i < result_addr_queue.size; i++) {
 8003dc6:	3201      	adds	r2, #1
				if(result_addr_queue.data[idx] >= 0x3000)
 8003dc8:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8003dcc:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
					result_addr_queue.data[idx] -= 128;
 8003dd0:	bf24      	itt	cs
 8003dd2:	3980      	subcs	r1, #128	@ 0x80
 8003dd4:	f845 1023 	strcs.w	r1, [r5, r3, lsl #2]
			for (int i = 0; i < result_addr_queue.size; i++) {
 8003dd8:	e7a2      	b.n	8003d20 <saveRMC+0x13c>
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8003dda:	f8d5 1200 	ldr.w	r1, [r5, #512]	@ 0x200
 8003dde:	4441      	add	r1, r8
 8003de0:	424b      	negs	r3, r1
 8003de2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003de6:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8003dea:	bf58      	it	pl
 8003dec:	4259      	negpl	r1, r3
				if(result_addr_queue.data[idx] < 0x3000)
 8003dee:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
 8003df2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003df6:	d202      	bcs.n	8003dfe <saveRMC+0x21a>
					deleteMiddle_GSM(&result_addr_queue, idx);
 8003df8:	4648      	mov	r0, r9
 8003dfa:	f7ff f819 	bl	8002e30 <deleteMiddle_GSM>
			for (int i = 0; i < result_addr_queue.size; i++) {
 8003dfe:	f108 0801 	add.w	r8, r8, #1
 8003e02:	e791      	b.n	8003d28 <saveRMC+0x144>
			count_shiftleft++;
 8003e04:	4a17      	ldr	r2, [pc, #92]	@ (8003e64 <saveRMC+0x280>)
 8003e06:	7813      	ldrb	r3, [r2, #0]
 8003e08:	3301      	adds	r3, #1
 8003e0a:	7013      	strb	r3, [r2, #0]
 8003e0c:	e79b      	b.n	8003d46 <saveRMC+0x162>
		is_flash_overflow = 0;
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]
 8003e12:	e7b9      	b.n	8003d88 <saveRMC+0x1a4>
 8003e14:	20001770 	.word	0x20001770
 8003e18:	080102ee 	.word	0x080102ee
 8003e1c:	20000004 	.word	0x20000004
 8003e20:	20001670 	.word	0x20001670
 8003e24:	08010378 	.word	0x08010378
 8003e28:	200012d0 	.word	0x200012d0
 8003e2c:	0800f360 	.word	0x0800f360
 8003e30:	0801030f 	.word	0x0801030f
 8003e34:	20000000 	.word	0x20000000
 8003e38:	0801032c 	.word	0x0801032c
 8003e3c:	20000d70 	.word	0x20000d70
 8003e40:	0801034c 	.word	0x0801034c
 8003e44:	200016f0 	.word	0x200016f0
 8003e48:	20000d6c 	.word	0x20000d6c
 8003e4c:	20000d7c 	.word	0x20000d7c
 8003e50:	20000d84 	.word	0x20000d84
 8003e54:	0800fe57 	.word	0x0800fe57
 8003e58:	0800fe9f 	.word	0x0800fe9f
 8003e5c:	20000d64 	.word	0x20000d64
 8003e60:	0801037e 	.word	0x0801037e
 8003e64:	20000d78 	.word	0x20000d78
 8003e68:	080103cc 	.word	0x080103cc
 8003e6c:	0800fd43 	.word	0x0800fd43
 8003e70:	080103fe 	.word	0x080103fe

08003e74 <sendRMCDataWithAddrToGSM>:


void sendRMCDataWithAddrToGSM(GSM_MAIL_STRUCT *mail_data){
	if(mail_data->rmc.date.Yr >= 24){
 8003e74:	6983      	ldr	r3, [r0, #24]
 8003e76:	2b17      	cmp	r3, #23
void sendRMCDataWithAddrToGSM(GSM_MAIL_STRUCT *mail_data){
 8003e78:	b570      	push	{r4, r5, r6, lr}
 8003e7a:	4605      	mov	r5, r0
	if(mail_data->rmc.date.Yr >= 24){
 8003e7c:	dd18      	ble.n	8003eb0 <sendRMCDataWithAddrToGSM+0x3c>
		HAL_UART_Transmit(&huart1, (uint8_t*) "\n\n\nSENDING RMC with Addr TO GSM\n\n",  strlen("\n\n\nSENDING RMC with Addr TO GSM\n\n") , HAL_MAX_DELAY);
		GSM_MAIL_STRUCT *mail = (GSM_MAIL_STRUCT *)osMailAlloc(RMC_MailQGSMId, osWaitForever); // Allocate memory for mail
 8003e7e:	4e0d      	ldr	r6, [pc, #52]	@ (8003eb4 <sendRMCDataWithAddrToGSM+0x40>)
		HAL_UART_Transmit(&huart1, (uint8_t*) "\n\n\nSENDING RMC with Addr TO GSM\n\n",  strlen("\n\n\nSENDING RMC with Addr TO GSM\n\n") , HAL_MAX_DELAY);
 8003e80:	490d      	ldr	r1, [pc, #52]	@ (8003eb8 <sendRMCDataWithAddrToGSM+0x44>)
 8003e82:	480e      	ldr	r0, [pc, #56]	@ (8003ebc <sendRMCDataWithAddrToGSM+0x48>)
 8003e84:	f04f 33ff 	mov.w	r3, #4294967295
 8003e88:	2221      	movs	r2, #33	@ 0x21
 8003e8a:	f003 fc57 	bl	800773c <HAL_UART_Transmit>
		GSM_MAIL_STRUCT *mail = (GSM_MAIL_STRUCT *)osMailAlloc(RMC_MailQGSMId, osWaitForever); // Allocate memory for mail
 8003e8e:	6830      	ldr	r0, [r6, #0]
 8003e90:	f04f 31ff 	mov.w	r1, #4294967295
 8003e94:	f003 fe6c 	bl	8007b70 <osMailAlloc>
 8003e98:	4604      	mov	r4, r0
		if (mail != NULL) {
 8003e9a:	b148      	cbz	r0, 8003eb0 <sendRMCDataWithAddrToGSM+0x3c>
			*mail = *mail_data; // Copy data into allocated memory
 8003e9c:	4629      	mov	r1, r5
 8003e9e:	2260      	movs	r2, #96	@ 0x60
 8003ea0:	f007 fee0 	bl	800bc64 <memcpy>
			osMailPut(RMC_MailQGSMId, mail); // Put message in queue
 8003ea4:	6830      	ldr	r0, [r6, #0]
 8003ea6:	4621      	mov	r1, r4
		}
	}
}
 8003ea8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			osMailPut(RMC_MailQGSMId, mail); // Put message in queue
 8003eac:	f003 be65 	b.w	8007b7a <osMailPut>
}
 8003eb0:	bd70      	pop	{r4, r5, r6, pc}
 8003eb2:	bf00      	nop
 8003eb4:	20000f90 	.word	0x20000f90
 8003eb8:	0801042f 	.word	0x0801042f
 8003ebc:	200012d0 	.word	0x200012d0

08003ec0 <parseRMCString>:

void parseRMCString(uint8_t *str, RMCSTRUCT *rmc) {
 8003ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ec4:	b0d4      	sub	sp, #336	@ 0x150
 8003ec6:	460c      	mov	r4, r1
    // Cast the uint8_t* to char* for string operations
    char buffer[256];
    strncpy(buffer, (char*)str, sizeof(buffer));
 8003ec8:	22ff      	movs	r2, #255	@ 0xff
 8003eca:	4601      	mov	r1, r0
 8003ecc:	a814      	add	r0, sp, #80	@ 0x50
 8003ece:	f007 f89c 	bl	800b00a <strncpy>
    buffer[sizeof(buffer) - 1] = '\0'; // Ensure null termination
 8003ed2:	2500      	movs	r5, #0

    // Remove the last parameter by locating the last ';'
    char *lastSemicolon = strrchr(buffer, ';');
 8003ed4:	213b      	movs	r1, #59	@ 0x3b
 8003ed6:	a814      	add	r0, sp, #80	@ 0x50
    buffer[sizeof(buffer) - 1] = '\0'; // Ensure null termination
 8003ed8:	f88d 514f 	strb.w	r5, [sp, #335]	@ 0x14f
    char *lastSemicolon = strrchr(buffer, ';');
 8003edc:	f007 f8a8 	bl	800b030 <strrchr>
    if (lastSemicolon) {
 8003ee0:	b100      	cbz	r0, 8003ee4 <parseRMCString+0x24>
        *lastSemicolon = '\0'; // Terminate the string here to exclude the last parameter
 8003ee2:	7005      	strb	r5, [r0, #0]

    // Parse the string (now excluding the last parameter)
    char validStr[10];
   // unsigned long long epoch;
    int epoch0, epoch1, epoch2;
    sscanf(buffer, "%d;%d;%d;%d;%d;%d;%lf;%c;%lf;%c;%f;%f;%9[^;];%04d%04d%02d",
 8003ee4:	f104 032c 	add.w	r3, r4, #44	@ 0x2c
 8003ee8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003eea:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8003eee:	9308      	str	r3, [sp, #32]
 8003ef0:	f104 0350 	add.w	r3, r4, #80	@ 0x50
 8003ef4:	9307      	str	r3, [sp, #28]
 8003ef6:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8003efa:	9306      	str	r3, [sp, #24]
 8003efc:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8003f00:	9305      	str	r3, [sp, #20]
 8003f02:	f104 0338 	add.w	r3, r4, #56	@ 0x38
 8003f06:	9304      	str	r3, [sp, #16]
 8003f08:	f104 0308 	add.w	r3, r4, #8
 8003f0c:	9303      	str	r3, [sp, #12]
 8003f0e:	1d23      	adds	r3, r4, #4
 8003f10:	e9cd 4301 	strd	r4, r3, [sp, #4]
 8003f14:	f10d 0844 	add.w	r8, sp, #68	@ 0x44
 8003f18:	f104 0310 	add.w	r3, r4, #16
 8003f1c:	ad10      	add	r5, sp, #64	@ 0x40
 8003f1e:	ae0f      	add	r6, sp, #60	@ 0x3c
 8003f20:	af0e      	add	r7, sp, #56	@ 0x38
 8003f22:	f104 0218 	add.w	r2, r4, #24
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	4911      	ldr	r1, [pc, #68]	@ (8003f70 <parseRMCString+0xb0>)
 8003f2a:	950d      	str	r5, [sp, #52]	@ 0x34
 8003f2c:	f104 0314 	add.w	r3, r4, #20
 8003f30:	960c      	str	r6, [sp, #48]	@ 0x30
 8003f32:	970b      	str	r7, [sp, #44]	@ 0x2c
 8003f34:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003f38:	a814      	add	r0, sp, #80	@ 0x50
 8003f3a:	f006 ff97 	bl	800ae6c <siscanf>
		   &epoch1,
		   &epoch2// Epoch time
    );

    // Set validity as an integer (1 for "Valid", 0 for others)
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 8003f3e:	490d      	ldr	r1, [pc, #52]	@ (8003f74 <parseRMCString+0xb4>)
 8003f40:	4640      	mov	r0, r8
 8003f42:	f7fc f945 	bl	80001d0 <strcmp>

    // Store the epoch value
    rmc->date.epoch = ((uint64_t)epoch0 << 32) | ((uint64_t)epoch1 << 16) | (uint64_t)epoch2;
 8003f46:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	@ 0x38
 8003f4a:	17d1      	asrs	r1, r2, #31
 8003f4c:	0409      	lsls	r1, r1, #16
 8003f4e:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 8003f52:	430b      	orrs	r3, r1
 8003f54:	9910      	ldr	r1, [sp, #64]	@ 0x40
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 8003f56:	fab0 f080 	clz	r0, r0
 8003f5a:	0940      	lsrs	r0, r0, #5
    rmc->date.epoch = ((uint64_t)epoch0 << 32) | ((uint64_t)epoch1 << 16) | (uint64_t)epoch2;
 8003f5c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8003f60:	ea43 73e1 	orr.w	r3, r3, r1, asr #31
 8003f64:	e9c4 2308 	strd	r2, r3, [r4, #32]
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 8003f68:	6320      	str	r0, [r4, #48]	@ 0x30
}
 8003f6a:	b054      	add	sp, #336	@ 0x150
 8003f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f70:	08010451 	.word	0x08010451
 8003f74:	080102ad 	.word	0x080102ad

08003f78 <readFlash>:

RMCSTRUCT readFlash(uint32_t addr){
 8003f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f7a:	460d      	mov	r5, r1
 8003f7c:	b0a9      	sub	sp, #164	@ 0xa4
 8003f7e:	4604      	mov	r4, r0
//	char addr_out[10];
	Debug_printf("Address received from FLASH: %08lx \n", addr);
 8003f80:	4835      	ldr	r0, [pc, #212]	@ (8004058 <readFlash+0xe0>)
 8003f82:	f000 fc83 	bl	800488c <Debug_printf>
	W25_Reset();
 8003f86:	f7ff fb44 	bl	8003612 <W25_Reset>
	W25_ReadData(addr, flashBufferRMCReceived, 128);
 8003f8a:	2280      	movs	r2, #128	@ 0x80
 8003f8c:	4933      	ldr	r1, [pc, #204]	@ (800405c <readFlash+0xe4>)
 8003f8e:	4628      	mov	r0, r5
 8003f90:	f7ff fc02 	bl	8003798 <W25_ReadData>
	char spi_flash_data_intro[] = "Flash DATA at CONTROLLING LED received: ";
 8003f94:	4b32      	ldr	r3, [pc, #200]	@ (8004060 <readFlash+0xe8>)
 8003f96:	aa07      	add	r2, sp, #28
 8003f98:	f103 0728 	add.w	r7, r3, #40	@ 0x28
 8003f9c:	4616      	mov	r6, r2
 8003f9e:	6818      	ldr	r0, [r3, #0]
 8003fa0:	6859      	ldr	r1, [r3, #4]
 8003fa2:	4615      	mov	r5, r2
 8003fa4:	c503      	stmia	r5!, {r0, r1}
 8003fa6:	3308      	adds	r3, #8
 8003fa8:	42bb      	cmp	r3, r7
 8003faa:	462a      	mov	r2, r5
 8003fac:	d1f7      	bne.n	8003f9e <readFlash+0x26>
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	702b      	strb	r3, [r5, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003fb2:	4630      	mov	r0, r6
 8003fb4:	f7fc f96c 	bl	8000290 <strlen>
 8003fb8:	4631      	mov	r1, r6
 8003fba:	b282      	uxth	r2, r0
 8003fbc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003fc0:	4828      	ldr	r0, [pc, #160]	@ (8004064 <readFlash+0xec>)
 8003fc2:	f003 fbbb 	bl	800773c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8003fc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003fca:	2280      	movs	r2, #128	@ 0x80
 8003fcc:	4923      	ldr	r1, [pc, #140]	@ (800405c <readFlash+0xe4>)
 8003fce:	4825      	ldr	r0, [pc, #148]	@ (8004064 <readFlash+0xec>)
 8003fd0:	f003 fbb4 	bl	800773c <HAL_UART_Transmit>

	RMCSTRUCT rmc;
	parseRMCString(flashBufferRMCReceived, &rmc);
 8003fd4:	a912      	add	r1, sp, #72	@ 0x48
 8003fd6:	4821      	ldr	r0, [pc, #132]	@ (800405c <readFlash+0xe4>)
 8003fd8:	f7ff ff72 	bl	8003ec0 <parseRMCString>

	Debug_printf("Date: %02d-%02d-%02d\n", rmc.date.Yr, rmc.date.Mon, rmc.date.Day);
 8003fdc:	e9dd 3216 	ldrd	r3, r2, [sp, #88]	@ 0x58
 8003fe0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8003fe2:	4821      	ldr	r0, [pc, #132]	@ (8004068 <readFlash+0xf0>)
 8003fe4:	f000 fc52 	bl	800488c <Debug_printf>

	Debug_printf("Time: %02d:%02d:%02d\n", rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
 8003fe8:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 8003fec:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8003fee:	481f      	ldr	r0, [pc, #124]	@ (800406c <readFlash+0xf4>)
 8003ff0:	f000 fc4c 	bl	800488c <Debug_printf>

	Debug_printf("Location: %.6f %c, %.6f %c\n", rmc.lcation.latitude, rmc.lcation.NS,
 8003ff4:	f89d 3098 	ldrb.w	r3, [sp, #152]	@ 0x98
 8003ff8:	9304      	str	r3, [sp, #16]
 8003ffa:	e9dd 2324 	ldrd	r2, r3, [sp, #144]	@ 0x90
 8003ffe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004002:	f89d 3088 	ldrb.w	r3, [sp, #136]	@ 0x88
 8004006:	9300      	str	r3, [sp, #0]
 8004008:	4819      	ldr	r0, [pc, #100]	@ (8004070 <readFlash+0xf8>)
 800400a:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	@ 0x80
 800400e:	f000 fc3d 	bl	800488c <Debug_printf>
		   rmc.lcation.longitude, rmc.lcation.EW);

	Debug_printf("Speed: %.2f\n", rmc.speed);
 8004012:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8004014:	f7fc faa8 	bl	8000568 <__aeabi_f2d>
 8004018:	4602      	mov	r2, r0
 800401a:	460b      	mov	r3, r1
 800401c:	4815      	ldr	r0, [pc, #84]	@ (8004074 <readFlash+0xfc>)
 800401e:	f000 fc35 	bl	800488c <Debug_printf>

	Debug_printf("Course: %.2f\n", rmc.course);
 8004022:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8004024:	f7fc faa0 	bl	8000568 <__aeabi_f2d>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	4812      	ldr	r0, [pc, #72]	@ (8004078 <readFlash+0x100>)
 800402e:	f000 fc2d 	bl	800488c <Debug_printf>

	Debug_printf("Validity: %s\n", rmc.isValid ? "Valid" : "Invalid");
 8004032:	4b12      	ldr	r3, [pc, #72]	@ (800407c <readFlash+0x104>)
 8004034:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8004036:	4a12      	ldr	r2, [pc, #72]	@ (8004080 <readFlash+0x108>)
 8004038:	4812      	ldr	r0, [pc, #72]	@ (8004084 <readFlash+0x10c>)
 800403a:	2900      	cmp	r1, #0
 800403c:	bf0c      	ite	eq
 800403e:	4611      	moveq	r1, r2
 8004040:	4619      	movne	r1, r3
 8004042:	f000 fc23 	bl	800488c <Debug_printf>

	return rmc;
 8004046:	2258      	movs	r2, #88	@ 0x58
 8004048:	a912      	add	r1, sp, #72	@ 0x48
 800404a:	4620      	mov	r0, r4
 800404c:	f007 fe0a 	bl	800bc64 <memcpy>
}
 8004050:	4620      	mov	r0, r4
 8004052:	b029      	add	sp, #164	@ 0xa4
 8004054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004056:	bf00      	nop
 8004058:	0801048b 	.word	0x0801048b
 800405c:	200016f0 	.word	0x200016f0
 8004060:	08010521 	.word	0x08010521
 8004064:	200012d0 	.word	0x200012d0
 8004068:	080104b0 	.word	0x080104b0
 800406c:	080104c6 	.word	0x080104c6
 8004070:	080104dc 	.word	0x080104dc
 8004074:	080104f8 	.word	0x080104f8
 8004078:	08010505 	.word	0x08010505
 800407c:	080102ad 	.word	0x080102ad
 8004080:	080102b3 	.word	0x080102b3
 8004084:	08010513 	.word	0x08010513

08004088 <receiveRMCDataFromGPS>:


void receiveRMCDataFromGPS(void) {
 8004088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	static int countRMCReceived = 0;
//	uint8_t output_buffer[70];

	// Wait until there are at least 10 messages in the queue
//	Debug_printf("Inside Receiving RMC Data SPI FLASH\n");
	osEvent evt = osMailGet(RMC_MailQFLASHId, osWaitForever); // Wait for mail
 800408c:	4e60      	ldr	r6, [pc, #384]	@ (8004210 <receiveRMCDataFromGPS+0x188>)
void receiveRMCDataFromGPS(void) {
 800408e:	b09a      	sub	sp, #104	@ 0x68
	osEvent evt = osMailGet(RMC_MailQFLASHId, osWaitForever); // Wait for mail
 8004090:	6831      	ldr	r1, [r6, #0]
 8004092:	f04f 32ff 	mov.w	r2, #4294967295
 8004096:	a817      	add	r0, sp, #92	@ 0x5c
 8004098:	f003 fd9a 	bl	8007bd0 <osMailGet>
	if(evt.status == osEventMail){
 800409c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800409e:	2b20      	cmp	r3, #32
 80040a0:	f040 80b2 	bne.w	8004208 <receiveRMCDataFromGPS+0x180>
		uart_transmit_string(&huart1, (uint8_t*)"\nReceived  RMC Data SPI FLASH: \n");
 80040a4:	495b      	ldr	r1, [pc, #364]	@ (8004214 <receiveRMCDataFromGPS+0x18c>)
 80040a6:	485c      	ldr	r0, [pc, #368]	@ (8004218 <receiveRMCDataFromGPS+0x190>)
		RMCSTRUCT *receivedData = (RMCSTRUCT *)evt.value.p;
		//Sending DATA to GSM
		rmc_flash.lcation.latitude = receivedData->lcation.latitude;
 80040a8:	4c5c      	ldr	r4, [pc, #368]	@ (800421c <receiveRMCDataFromGPS+0x194>)
		uart_transmit_string(&huart1, (uint8_t*)"\nReceived  RMC Data SPI FLASH: \n");
 80040aa:	f000 fbdf 	bl	800486c <uart_transmit_string>
		RMCSTRUCT *receivedData = (RMCSTRUCT *)evt.value.p;
 80040ae:	9d18      	ldr	r5, [sp, #96]	@ 0x60
		rmc_flash.lcation.latitude = receivedData->lcation.latitude;
 80040b0:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	@ 0x38
 80040b4:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
		rmc_flash.lcation.longitude = receivedData->lcation.longitude;
 80040b8:	e9d5 2312 	ldrd	r2, r3, [r5, #72]	@ 0x48
 80040bc:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
		rmc_flash.speed = receivedData->speed;
 80040c0:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80040c2:	62a3      	str	r3, [r4, #40]	@ 0x28
		rmc_flash.course = receivedData->course;
 80040c4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80040c6:	62e3      	str	r3, [r4, #44]	@ 0x2c
		rmc_flash.lcation.NS = receivedData->lcation.NS;
 80040c8:	f895 3040 	ldrb.w	r3, [r5, #64]	@ 0x40
 80040cc:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
		rmc_flash.lcation.EW = receivedData->lcation.EW;
 80040d0:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 80040d4:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
		rmc_flash.isValid = receivedData->isValid;
 80040d8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80040da:	6323      	str	r3, [r4, #48]	@ 0x30
		rmc_flash.tim.hour = receivedData->tim.hour;
 80040dc:	682b      	ldr	r3, [r5, #0]
 80040de:	6023      	str	r3, [r4, #0]
		rmc_flash.tim.min = receivedData->tim.min;
 80040e0:	686b      	ldr	r3, [r5, #4]
 80040e2:	6063      	str	r3, [r4, #4]
		rmc_flash.tim.sec = receivedData->tim.sec;
 80040e4:	68ab      	ldr	r3, [r5, #8]
 80040e6:	60a3      	str	r3, [r4, #8]
		rmc_flash.date.Yr = receivedData->date.Yr;
 80040e8:	69ab      	ldr	r3, [r5, #24]
		rmc_flash.date.Mon = receivedData->date.Mon;
 80040ea:	696a      	ldr	r2, [r5, #20]
 80040ec:	6162      	str	r2, [r4, #20]
		rmc_flash.date.Day = receivedData->date.Day;

		if(rmc_flash.date.Yr >= 24){
 80040ee:	2b17      	cmp	r3, #23
		rmc_flash.date.Day = receivedData->date.Day;
 80040f0:	692a      	ldr	r2, [r5, #16]
		rmc_flash.date.Yr = receivedData->date.Yr;
 80040f2:	61a3      	str	r3, [r4, #24]
		rmc_flash.date.Day = receivedData->date.Day;
 80040f4:	6122      	str	r2, [r4, #16]
		if(rmc_flash.date.Yr >= 24){
 80040f6:	dd43      	ble.n	8004180 <receiveRMCDataFromGPS+0xf8>
			countRMCReceived++;
 80040f8:	4f49      	ldr	r7, [pc, #292]	@ (8004220 <receiveRMCDataFromGPS+0x198>)
			Debug_printf("\n\n--------------- COUNT RMC RECEIVED AT SPI FLASH is %d\n ---------------------\n", countRMCReceived);
 80040fa:	484a      	ldr	r0, [pc, #296]	@ (8004224 <receiveRMCDataFromGPS+0x19c>)
			countRMCReceived++;
 80040fc:	6839      	ldr	r1, [r7, #0]
 80040fe:	3101      	adds	r1, #1
 8004100:	6039      	str	r1, [r7, #0]
			Debug_printf("\n\n--------------- COUNT RMC RECEIVED AT SPI FLASH is %d\n ---------------------\n", countRMCReceived);
 8004102:	f000 fbc3 	bl	800488c <Debug_printf>


			Debug_printf("Time Received from GPS AT SPI FLASH: %d:%d:%d\n", rmc_flash.tim.hour, rmc_flash.tim.min, rmc_flash.tim.sec);
 8004106:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 800410a:	6821      	ldr	r1, [r4, #0]
 800410c:	4846      	ldr	r0, [pc, #280]	@ (8004228 <receiveRMCDataFromGPS+0x1a0>)
 800410e:	f000 fbbd 	bl	800488c <Debug_printf>
//
//		Debug_printf("Location Received FROM GPS AT SPI FLASH: %.6f %c, %.6f %c\n", rmc_flash.lcation.latitude, rmc_flash.lcation.NS, rmc_flash.lcation.longitude, rmc_flash.lcation.EW);
//
//		Debug_printf("Speed FROM GPS AT SPI FLASH: %.2f, Course: %.2f, Valid: %d\n\n\n", rmc_flash.speed, rmc_flash.course, rmc_flash.isValid);

			format_rmc_data(&rmc_flash,(char*) rmcBufferDemo, 128);
 8004112:	4946      	ldr	r1, [pc, #280]	@ (800422c <receiveRMCDataFromGPS+0x1a4>)
 8004114:	2280      	movs	r2, #128	@ 0x80
 8004116:	4620      	mov	r0, r4
 8004118:	f7ff fd0e 	bl	8003b38 <format_rmc_data>

			if(countRMCReceived == 9){
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	2b09      	cmp	r3, #9
 8004120:	d135      	bne.n	800418e <receiveRMCDataFromGPS+0x106>

				saveRMC();
 8004122:	f7ff fd5f 	bl	8003be4 <saveRMC>
				Debug_printf("---------------------Sending the current data----------------");
 8004126:	4842      	ldr	r0, [pc, #264]	@ (8004230 <receiveRMCDataFromGPS+0x1a8>)
 8004128:	f000 fbb0 	bl	800488c <Debug_printf>
				mail_gsm.rmc.lcation.latitude = rmc_flash.lcation.latitude;
 800412c:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8004130:	4840      	ldr	r0, [pc, #256]	@ (8004234 <receiveRMCDataFromGPS+0x1ac>)
 8004132:	e9c0 230e 	strd	r2, r3, [r0, #56]	@ 0x38
				mail_gsm.rmc.lcation.longitude = rmc_flash.lcation.longitude;
 8004136:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	@ 0x48
 800413a:	e9c0 2312 	strd	r2, r3, [r0, #72]	@ 0x48
				mail_gsm.rmc.speed = rmc_flash.speed;
 800413e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004140:	6283      	str	r3, [r0, #40]	@ 0x28
				mail_gsm.rmc.course = rmc_flash.course;
 8004142:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004144:	62c3      	str	r3, [r0, #44]	@ 0x2c
				mail_gsm.rmc.lcation.NS = rmc_flash.lcation.NS;
 8004146:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800414a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
				mail_gsm.rmc.lcation.EW = rmc_flash.lcation.EW;
 800414e:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8004152:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
				mail_gsm.rmc.isValid = rmc_flash.isValid;
 8004156:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004158:	6303      	str	r3, [r0, #48]	@ 0x30
				mail_gsm.rmc.tim.hour = rmc_flash.tim.hour;
 800415a:	6823      	ldr	r3, [r4, #0]
 800415c:	6003      	str	r3, [r0, #0]
				mail_gsm.rmc.tim.min = rmc_flash.tim.min;
 800415e:	6863      	ldr	r3, [r4, #4]
 8004160:	6043      	str	r3, [r0, #4]
				mail_gsm.rmc.tim.sec = rmc_flash.tim.sec;
 8004162:	68a3      	ldr	r3, [r4, #8]
 8004164:	6083      	str	r3, [r0, #8]
				mail_gsm.rmc.date.Yr = rmc_flash.date.Yr;
 8004166:	69a3      	ldr	r3, [r4, #24]
 8004168:	6183      	str	r3, [r0, #24]
				mail_gsm.rmc.date.Mon = rmc_flash.date.Mon;
 800416a:	6963      	ldr	r3, [r4, #20]
 800416c:	6143      	str	r3, [r0, #20]
				mail_gsm.rmc.date.Day = rmc_flash.date.Day;
 800416e:	6923      	ldr	r3, [r4, #16]
 8004170:	6103      	str	r3, [r0, #16]
				mail_gsm.address = current_addr;
 8004172:	4b31      	ldr	r3, [pc, #196]	@ (8004238 <receiveRMCDataFromGPS+0x1b0>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	6583      	str	r3, [r0, #88]	@ 0x58
				sendRMCDataWithAddrToGSM(&mail_gsm);
 8004178:	f7ff fe7c 	bl	8003e74 <sendRMCDataWithAddrToGSM>
				countRMCReceived = 0;
 800417c:	2300      	movs	r3, #0
 800417e:	603b      	str	r3, [r7, #0]
					}
				}
				//is_over_flow = 0;
			}
		}
		osMailFree(RMC_MailQFLASHId, receivedData);
 8004180:	6830      	ldr	r0, [r6, #0]
 8004182:	4629      	mov	r1, r5
		// Free memory after use
	}
}
 8004184:	b01a      	add	sp, #104	@ 0x68
 8004186:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		osMailFree(RMC_MailQFLASHId, receivedData);
 800418a:	f003 bd5a 	b.w	8007c42 <osMailFree>
				if(is_using_flash == 1 && is_disconnect == 0){
 800418e:	4b2b      	ldr	r3, [pc, #172]	@ (800423c <receiveRMCDataFromGPS+0x1b4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d1f4      	bne.n	8004180 <receiveRMCDataFromGPS+0xf8>
 8004196:	4b2a      	ldr	r3, [pc, #168]	@ (8004240 <receiveRMCDataFromGPS+0x1b8>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1f0      	bne.n	8004180 <receiveRMCDataFromGPS+0xf8>
					if(checkAddrExistInQueue(start_addr_disconnect, &result_addr_queue) && (start_addr_disconnect <= (FLASH_END_ADDRESS - 0x100))){
 800419e:	4c29      	ldr	r4, [pc, #164]	@ (8004244 <receiveRMCDataFromGPS+0x1bc>)
 80041a0:	4929      	ldr	r1, [pc, #164]	@ (8004248 <receiveRMCDataFromGPS+0x1c0>)
 80041a2:	6820      	ldr	r0, [r4, #0]
 80041a4:	f7fe fe1e 	bl	8002de4 <checkAddrExistInQueue>
 80041a8:	b158      	cbz	r0, 80041c2 <receiveRMCDataFromGPS+0x13a>
 80041aa:	6823      	ldr	r3, [r4, #0]
 80041ac:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 80041b0:	d807      	bhi.n	80041c2 <receiveRMCDataFromGPS+0x13a>
						Debug_printf("\n-------SKIPPING address cause it was sent already: %08lx--------\n", start_addr_disconnect);
 80041b2:	6821      	ldr	r1, [r4, #0]
 80041b4:	4825      	ldr	r0, [pc, #148]	@ (800424c <receiveRMCDataFromGPS+0x1c4>)
 80041b6:	f000 fb69 	bl	800488c <Debug_printf>
						start_addr_disconnect +=128;
 80041ba:	6823      	ldr	r3, [r4, #0]
 80041bc:	3380      	adds	r3, #128	@ 0x80
 80041be:	6023      	str	r3, [r4, #0]
 80041c0:	e7de      	b.n	8004180 <receiveRMCDataFromGPS+0xf8>
						addr_to_get_from_FLASH = start_addr_disconnect - (count_shiftleft * 128);
 80041c2:	4a23      	ldr	r2, [pc, #140]	@ (8004250 <receiveRMCDataFromGPS+0x1c8>)
 80041c4:	6823      	ldr	r3, [r4, #0]
 80041c6:	7812      	ldrb	r2, [r2, #0]
 80041c8:	f8df 808c 	ldr.w	r8, [pc, #140]	@ 8004258 <receiveRMCDataFromGPS+0x1d0>
						mail_gsm.rmc = readFlash(addr_to_get_from_FLASH);
 80041cc:	4f19      	ldr	r7, [pc, #100]	@ (8004234 <receiveRMCDataFromGPS+0x1ac>)
						Debug_printf("\n---------------- Sending data in disconnected phase to GSM: %08lx -------------------\n", start_addr_disconnect);
 80041ce:	6821      	ldr	r1, [r4, #0]
 80041d0:	4820      	ldr	r0, [pc, #128]	@ (8004254 <receiveRMCDataFromGPS+0x1cc>)
						addr_to_get_from_FLASH = start_addr_disconnect - (count_shiftleft * 128);
 80041d2:	eba3 13c2 	sub.w	r3, r3, r2, lsl #7
						if(addr_to_get_from_FLASH < FLASH_START_ADDRESS) addr_to_get_from_FLASH = FLASH_START_ADDRESS;
 80041d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80041da:	bf38      	it	cc
 80041dc:	f44f 5340 	movcc.w	r3, #12288	@ 0x3000
						addr_to_get_from_FLASH = start_addr_disconnect - (count_shiftleft * 128);
 80041e0:	f8c8 3000 	str.w	r3, [r8]
						Debug_printf("\n---------------- Sending data in disconnected phase to GSM: %08lx -------------------\n", start_addr_disconnect);
 80041e4:	f000 fb52 	bl	800488c <Debug_printf>
						mail_gsm.rmc = readFlash(addr_to_get_from_FLASH);
 80041e8:	f8d8 1000 	ldr.w	r1, [r8]
 80041ec:	4668      	mov	r0, sp
 80041ee:	f7ff fec3 	bl	8003f78 <readFlash>
 80041f2:	2258      	movs	r2, #88	@ 0x58
 80041f4:	4669      	mov	r1, sp
 80041f6:	4638      	mov	r0, r7
 80041f8:	f007 fd34 	bl	800bc64 <memcpy>
						mail_gsm.address = start_addr_disconnect;
 80041fc:	6823      	ldr	r3, [r4, #0]
 80041fe:	65bb      	str	r3, [r7, #88]	@ 0x58
						sendRMCDataWithAddrToGSM(&mail_gsm);
 8004200:	4638      	mov	r0, r7
 8004202:	f7ff fe37 	bl	8003e74 <sendRMCDataWithAddrToGSM>
 8004206:	e7bb      	b.n	8004180 <receiveRMCDataFromGPS+0xf8>
}
 8004208:	b01a      	add	sp, #104	@ 0x68
 800420a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800420e:	bf00      	nop
 8004210:	200002c8 	.word	0x200002c8
 8004214:	0801054a 	.word	0x0801054a
 8004218:	200012d0 	.word	0x200012d0
 800421c:	20001618 	.word	0x20001618
 8004220:	200015b4 	.word	0x200015b4
 8004224:	0801056b 	.word	0x0801056b
 8004228:	080105bb 	.word	0x080105bb
 800422c:	20001670 	.word	0x20001670
 8004230:	080105ea 	.word	0x080105ea
 8004234:	200015b8 	.word	0x200015b8
 8004238:	20000000 	.word	0x20000000
 800423c:	20000d7c 	.word	0x20000d7c
 8004240:	20000d80 	.word	0x20000d80
 8004244:	20000d6c 	.word	0x20000d6c
 8004248:	20000d84 	.word	0x20000d84
 800424c:	08010628 	.word	0x08010628
 8004250:	20000d78 	.word	0x20000d78
 8004254:	0801066b 	.word	0x0801066b
 8004258:	20001774 	.word	0x20001774

0800425c <StartSpiFlash>:


void StartSpiFlash(void const * argument)
{
 800425c:	b58f      	push	{r0, r1, r2, r3, r7, lr}
  /* USER CODE BEGIN StartSpiFlash */
  /* Infinite loop */
	Debug_printf("\n\n\n------------------------------- STARTING SPI FLASH ------------------------------\n\n\n");
 800425e:	4817      	ldr	r0, [pc, #92]	@ (80042bc <StartSpiFlash+0x60>)
	current_addr = address_rmc;
 8004260:	4c17      	ldr	r4, [pc, #92]	@ (80042c0 <StartSpiFlash+0x64>)
	RMC_MailQGSMId = osMailCreate(osMailQ(GSM_MailQ), NULL);

//	result_address = 0x3280;

	for(;;){
		if(!is_pushing_data){
 8004262:	4e18      	ldr	r6, [pc, #96]	@ (80042c4 <StartSpiFlash+0x68>)
			osDelay(125);
			uart_transmit_string(&huart1, (uint8_t*) "\n\n--------------------- INSIDE SPI FLASH ------------------------\n\n");
 8004264:	4f18      	ldr	r7, [pc, #96]	@ (80042c8 <StartSpiFlash+0x6c>)
 8004266:	4d19      	ldr	r5, [pc, #100]	@ (80042cc <StartSpiFlash+0x70>)
	Debug_printf("\n\n\n------------------------------- STARTING SPI FLASH ------------------------------\n\n\n");
 8004268:	f000 fb10 	bl	800488c <Debug_printf>
	current_addr = address_rmc;
 800426c:	4b18      	ldr	r3, [pc, #96]	@ (80042d0 <StartSpiFlash+0x74>)
	osMailQDef(GSM_MailQ, 128, GSM_MAIL_STRUCT);
 800426e:	f8cd d00c 	str.w	sp, [sp, #12]
	current_addr = address_rmc;
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6023      	str	r3, [r4, #0]
	osMailQDef(GSM_MailQ, 128, GSM_MAIL_STRUCT);
 8004276:	2280      	movs	r2, #128	@ 0x80
 8004278:	2360      	movs	r3, #96	@ 0x60
	RMC_MailQGSMId = osMailCreate(osMailQ(GSM_MailQ), NULL);
 800427a:	2100      	movs	r1, #0
 800427c:	a801      	add	r0, sp, #4
	osMailQDef(GSM_MailQ, 128, GSM_MAIL_STRUCT);
 800427e:	e9cd 2301 	strd	r2, r3, [sp, #4]
	RMC_MailQGSMId = osMailCreate(osMailQ(GSM_MailQ), NULL);
 8004282:	f003 fc4a 	bl	8007b1a <osMailCreate>
 8004286:	4b13      	ldr	r3, [pc, #76]	@ (80042d4 <StartSpiFlash+0x78>)
 8004288:	6018      	str	r0, [r3, #0]
		if(!is_pushing_data){
 800428a:	6833      	ldr	r3, [r6, #0]
 800428c:	b9a3      	cbnz	r3, 80042b8 <StartSpiFlash+0x5c>
			osDelay(125);
 800428e:	207d      	movs	r0, #125	@ 0x7d
 8004290:	f003 fbc4 	bl	8007a1c <osDelay>
			uart_transmit_string(&huart1, (uint8_t*) "\n\n--------------------- INSIDE SPI FLASH ------------------------\n\n");
 8004294:	4639      	mov	r1, r7
 8004296:	4628      	mov	r0, r5
 8004298:	f000 fae8 	bl	800486c <uart_transmit_string>
	//		W25_Reset();
	//		W25_ReadData(current_addr, flashBufferRMCReceived, 128);
	//		char spi_flash_data_intro[] = "Flash DATA received: ";
	//		HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
	//		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
			Debug_printf("\n------------- Current address FLASH: %08lx -------------\n", current_addr);
 800429c:	6821      	ldr	r1, [r4, #0]
 800429e:	480e      	ldr	r0, [pc, #56]	@ (80042d8 <StartSpiFlash+0x7c>)
 80042a0:	f000 faf4 	bl	800488c <Debug_printf>
			//receiveTaxData();
			receiveRMCDataFromGPS();
 80042a4:	f7ff fef0 	bl	8004088 <receiveRMCDataFromGPS>
			uart_transmit_string(&huart1,(uint8_t*) "\n\n");
 80042a8:	4628      	mov	r0, r5
 80042aa:	490c      	ldr	r1, [pc, #48]	@ (80042dc <StartSpiFlash+0x80>)
 80042ac:	f000 fade 	bl	800486c <uart_transmit_string>
			osDelay(125);
 80042b0:	207d      	movs	r0, #125	@ 0x7d
		}
		else{
			//Debug_printf("\n-----------PUSHING DATA TO SERVER --------------\n");
			osDelay(20);
 80042b2:	f003 fbb3 	bl	8007a1c <osDelay>
 80042b6:	e7e8      	b.n	800428a <StartSpiFlash+0x2e>
 80042b8:	2014      	movs	r0, #20
 80042ba:	e7fa      	b.n	80042b2 <StartSpiFlash+0x56>
 80042bc:	080106c3 	.word	0x080106c3
 80042c0:	20000000 	.word	0x20000000
 80042c4:	20000d74 	.word	0x20000d74
 80042c8:	0801071b 	.word	0x0801071b
 80042cc:	200012d0 	.word	0x200012d0
 80042d0:	20000004 	.word	0x20000004
 80042d4:	20000f90 	.word	0x20000f90
 80042d8:	0801075f 	.word	0x0801075f
 80042dc:	0800fd42 	.word	0x0800fd42

080042e0 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042e0:	4b0d      	ldr	r3, [pc, #52]	@ (8004318 <HAL_MspInit+0x38>)
 80042e2:	699a      	ldr	r2, [r3, #24]
 80042e4:	f042 0201 	orr.w	r2, r2, #1
 80042e8:	619a      	str	r2, [r3, #24]
 80042ea:	699a      	ldr	r2, [r3, #24]
{
 80042ec:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ee:	f002 0201 	and.w	r2, r2, #1
 80042f2:	9200      	str	r2, [sp, #0]
 80042f4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042f6:	69da      	ldr	r2, [r3, #28]
 80042f8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80042fc:	61da      	str	r2, [r3, #28]
 80042fe:	69db      	ldr	r3, [r3, #28]
 8004300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004304:	9301      	str	r3, [sp, #4]
 8004306:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004308:	2200      	movs	r2, #0
 800430a:	210f      	movs	r1, #15
 800430c:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004310:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004312:	f001 b8d3 	b.w	80054bc <HAL_NVIC_SetPriority>
 8004316:	bf00      	nop
 8004318:	40021000 	.word	0x40021000

0800431c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800431c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800431e:	2214      	movs	r2, #20
{
 8004320:	b08a      	sub	sp, #40	@ 0x28
 8004322:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004324:	2100      	movs	r1, #0
 8004326:	eb0d 0002 	add.w	r0, sp, r2
 800432a:	f006 fe47 	bl	800afbc <memset>
  if(hadc->Instance==ADC2)
 800432e:	682b      	ldr	r3, [r5, #0]
 8004330:	4a3d      	ldr	r2, [pc, #244]	@ (8004428 <HAL_ADC_MspInit+0x10c>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d137      	bne.n	80043a6 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004336:	4b3d      	ldr	r3, [pc, #244]	@ (800442c <HAL_ADC_MspInit+0x110>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Channel1;
 8004338:	4c3d      	ldr	r4, [pc, #244]	@ (8004430 <HAL_ADC_MspInit+0x114>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 800433a:	695a      	ldr	r2, [r3, #20]
 800433c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004340:	615a      	str	r2, [r3, #20]
 8004342:	695a      	ldr	r2, [r3, #20]
 8004344:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8004348:	9201      	str	r2, [sp, #4]
 800434a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800434c:	695a      	ldr	r2, [r3, #20]
 800434e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004352:	615a      	str	r2, [r3, #20]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800435a:	9302      	str	r3, [sp, #8]
 800435c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800435e:	2620      	movs	r6, #32
 8004360:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004366:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004368:	e9cd 6305 	strd	r6, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800436c:	f001 f9ca 	bl	8005704 <HAL_GPIO_Init>
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004370:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004374:	f8df c0cc 	ldr.w	ip, [pc, #204]	@ 8004444 <HAL_ADC_MspInit+0x128>
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004378:	f04f 0e80 	mov.w	lr, #128	@ 0x80
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800437c:	2300      	movs	r3, #0
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800437e:	e9c4 e203 	strd	lr, r2, [r4, #12]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004382:	4620      	mov	r0, r4
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004384:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004388:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800438c:	e9c4 2605 	strd	r2, r6, [r4, #20]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004390:	60a3      	str	r3, [r4, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8004392:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004394:	f001 f8f2 	bl	800557c <HAL_DMA_Init>
 8004398:	b108      	cbz	r0, 800439e <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 800439a:	f7ff f8f2 	bl	8003582 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800439e:	63ac      	str	r4, [r5, #56]	@ 0x38
 80043a0:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80043a2:	b00a      	add	sp, #40	@ 0x28
 80043a4:	bd70      	pop	{r4, r5, r6, pc}
  else if(hadc->Instance==ADC3)
 80043a6:	4a23      	ldr	r2, [pc, #140]	@ (8004434 <HAL_ADC_MspInit+0x118>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d1fa      	bne.n	80043a2 <HAL_ADC_MspInit+0x86>
    __HAL_RCC_ADC34_CLK_ENABLE();
 80043ac:	4b1f      	ldr	r3, [pc, #124]	@ (800442c <HAL_ADC_MspInit+0x110>)
    hdma_adc3.Instance = DMA2_Channel5;
 80043ae:	4c22      	ldr	r4, [pc, #136]	@ (8004438 <HAL_ADC_MspInit+0x11c>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 80043b0:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043b2:	4822      	ldr	r0, [pc, #136]	@ (800443c <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 80043b4:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80043b8:	615a      	str	r2, [r3, #20]
 80043ba:	695a      	ldr	r2, [r3, #20]
 80043bc:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 80043c0:	9203      	str	r2, [sp, #12]
 80043c2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043c4:	695a      	ldr	r2, [r3, #20]
 80043c6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80043ca:	615a      	str	r2, [r3, #20]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043d2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80043d4:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043d6:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043d8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80043da:	2303      	movs	r3, #3
 80043dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043e0:	f001 f990 	bl	8005704 <HAL_GPIO_Init>
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80043e4:	2080      	movs	r0, #128	@ 0x80
 80043e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043ea:	4915      	ldr	r1, [pc, #84]	@ (8004440 <HAL_ADC_MspInit+0x124>)
 80043ec:	2300      	movs	r3, #0
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80043ee:	e9c4 0203 	strd	r0, r2, [r4, #12]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80043f2:	f44f 6680 	mov.w	r6, #1024	@ 0x400
 80043f6:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80043f8:	4620      	mov	r0, r4
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043fa:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80043fe:	e9c4 6205 	strd	r6, r2, [r4, #20]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004402:	60a3      	str	r3, [r4, #8]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8004404:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8004406:	f001 f8b9 	bl	800557c <HAL_DMA_Init>
 800440a:	b108      	cbz	r0, 8004410 <HAL_ADC_MspInit+0xf4>
      Error_Handler();
 800440c:	f7ff f8b9 	bl	8003582 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8004410:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 8004412:	2200      	movs	r2, #0
 8004414:	2105      	movs	r1, #5
 8004416:	202f      	movs	r0, #47	@ 0x2f
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8004418:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 800441a:	f001 f84f 	bl	80054bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 800441e:	202f      	movs	r0, #47	@ 0x2f
 8004420:	f001 f87e 	bl	8005520 <HAL_NVIC_EnableIRQ>
}
 8004424:	e7bd      	b.n	80043a2 <HAL_ADC_MspInit+0x86>
 8004426:	bf00      	nop
 8004428:	50000100 	.word	0x50000100
 800442c:	40021000 	.word	0x40021000
 8004430:	200014d0 	.word	0x200014d0
 8004434:	50000400 	.word	0x50000400
 8004438:	2000148c 	.word	0x2000148c
 800443c:	48000400 	.word	0x48000400
 8004440:	40020458 	.word	0x40020458
 8004444:	40020408 	.word	0x40020408

08004448 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8004448:	6802      	ldr	r2, [r0, #0]
 800444a:	4b07      	ldr	r3, [pc, #28]	@ (8004468 <HAL_RTC_MspInit+0x20>)
 800444c:	429a      	cmp	r2, r3
 800444e:	d10a      	bne.n	8004466 <HAL_RTC_MspInit+0x1e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004450:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004454:	fa92 f2a2 	rbit	r2, r2
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004458:	4b04      	ldr	r3, [pc, #16]	@ (800446c <HAL_RTC_MspInit+0x24>)
 800445a:	fab2 f282 	clz	r2, r2
 800445e:	4413      	add	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	2201      	movs	r2, #1
 8004464:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8004466:	4770      	bx	lr
 8004468:	40002800 	.word	0x40002800
 800446c:	10908100 	.word	0x10908100

08004470 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004470:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004472:	2214      	movs	r2, #20
{
 8004474:	b08a      	sub	sp, #40	@ 0x28
 8004476:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004478:	2100      	movs	r1, #0
 800447a:	eb0d 0002 	add.w	r0, sp, r2
 800447e:	f006 fd9d 	bl	800afbc <memset>
  if(hspi->Instance==SPI1)
 8004482:	6823      	ldr	r3, [r4, #0]
 8004484:	4a1e      	ldr	r2, [pc, #120]	@ (8004500 <HAL_SPI_MspInit+0x90>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d120      	bne.n	80044cc <HAL_SPI_MspInit+0x5c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800448a:	4b1e      	ldr	r3, [pc, #120]	@ (8004504 <HAL_SPI_MspInit+0x94>)
 800448c:	699a      	ldr	r2, [r3, #24]
 800448e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004492:	619a      	str	r2, [r3, #24]
 8004494:	699a      	ldr	r2, [r3, #24]
 8004496:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800449a:	9201      	str	r2, [sp, #4]
 800449c:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800449e:	695a      	ldr	r2, [r3, #20]
 80044a0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80044a4:	615a      	str	r2, [r3, #20]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044ac:	9302      	str	r3, [sp, #8]
 80044ae:	9b02      	ldr	r3, [sp, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80044b0:	2338      	movs	r3, #56	@ 0x38
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80044b2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044b4:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80044b6:	2103      	movs	r1, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044b8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80044ba:	2305      	movs	r3, #5
 80044bc:	e9cd 1308 	strd	r1, r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044c0:	4811      	ldr	r0, [pc, #68]	@ (8004508 <HAL_SPI_MspInit+0x98>)
 80044c2:	a905      	add	r1, sp, #20
 80044c4:	f001 f91e 	bl	8005704 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80044c8:	b00a      	add	sp, #40	@ 0x28
 80044ca:	bd10      	pop	{r4, pc}
  else if(hspi->Instance==SPI2)
 80044cc:	4a0f      	ldr	r2, [pc, #60]	@ (800450c <HAL_SPI_MspInit+0x9c>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d1fa      	bne.n	80044c8 <HAL_SPI_MspInit+0x58>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80044d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004504 <HAL_SPI_MspInit+0x94>)
 80044d4:	69da      	ldr	r2, [r3, #28]
 80044d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044da:	61da      	str	r2, [r3, #28]
 80044dc:	69da      	ldr	r2, [r3, #28]
 80044de:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80044e2:	9203      	str	r2, [sp, #12]
 80044e4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044e6:	695a      	ldr	r2, [r3, #20]
 80044e8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80044ec:	615a      	str	r2, [r3, #20]
 80044ee:	695b      	ldr	r3, [r3, #20]
 80044f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044f4:	9304      	str	r3, [sp, #16]
 80044f6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80044f8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80044fc:	e7d9      	b.n	80044b2 <HAL_SPI_MspInit+0x42>
 80044fe:	bf00      	nop
 8004500:	40013000 	.word	0x40013000
 8004504:	40021000 	.word	0x40021000
 8004508:	48000400 	.word	0x48000400
 800450c:	40003800 	.word	0x40003800

08004510 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004510:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM3)
 8004512:	4b0e      	ldr	r3, [pc, #56]	@ (800454c <HAL_TIM_Base_MspInit+0x3c>)
 8004514:	6802      	ldr	r2, [r0, #0]
 8004516:	429a      	cmp	r2, r3
 8004518:	d115      	bne.n	8004546 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800451a:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800451e:	2105      	movs	r1, #5
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004520:	69da      	ldr	r2, [r3, #28]
 8004522:	f042 0202 	orr.w	r2, r2, #2
 8004526:	61da      	str	r2, [r3, #28]
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004530:	2200      	movs	r2, #0
 8004532:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004534:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004536:	f000 ffc1 	bl	80054bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800453a:	201d      	movs	r0, #29

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800453c:	b003      	add	sp, #12
 800453e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004542:	f000 bfed 	b.w	8005520 <HAL_NVIC_EnableIRQ>
}
 8004546:	b003      	add	sp, #12
 8004548:	f85d fb04 	ldr.w	pc, [sp], #4
 800454c:	40000400 	.word	0x40000400

08004550 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004550:	b530      	push	{r4, r5, lr}
 8004552:	4605      	mov	r5, r0
 8004554:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004556:	2214      	movs	r2, #20
 8004558:	2100      	movs	r1, #0
 800455a:	a807      	add	r0, sp, #28
 800455c:	f006 fd2e 	bl	800afbc <memset>
  if(huart->Instance==USART1)
 8004560:	682b      	ldr	r3, [r5, #0]
 8004562:	4a4a      	ldr	r2, [pc, #296]	@ (800468c <HAL_UART_MspInit+0x13c>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d137      	bne.n	80045d8 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004568:	4b49      	ldr	r3, [pc, #292]	@ (8004690 <HAL_UART_MspInit+0x140>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800456a:	4c4a      	ldr	r4, [pc, #296]	@ (8004694 <HAL_UART_MspInit+0x144>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800456c:	699a      	ldr	r2, [r3, #24]
 800456e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004572:	619a      	str	r2, [r3, #24]
 8004574:	699a      	ldr	r2, [r3, #24]
 8004576:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800457a:	9201      	str	r2, [sp, #4]
 800457c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800457e:	695a      	ldr	r2, [r3, #20]
 8004580:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004584:	615a      	str	r2, [r3, #20]
 8004586:	695b      	ldr	r3, [r3, #20]
 8004588:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800458c:	9302      	str	r3, [sp, #8]
 800458e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004590:	f44f 6ec0 	mov.w	lr, #1536	@ 0x600
 8004594:	2302      	movs	r3, #2
 8004596:	e9cd e307 	strd	lr, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800459a:	2203      	movs	r2, #3
 800459c:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800459e:	a907      	add	r1, sp, #28
 80045a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80045a4:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045a8:	f001 f8ac 	bl	8005704 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80045ac:	4b3a      	ldr	r3, [pc, #232]	@ (8004698 <HAL_UART_MspInit+0x148>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80045ae:	6023      	str	r3, [r4, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045b0:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80045b2:	2280      	movs	r2, #128	@ 0x80
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045b4:	e9c4 3301 	strd	r3, r3, [r4, #4]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045b8:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80045bc:	2220      	movs	r2, #32
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045be:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80045c0:	61a2      	str	r2, [r4, #24]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80045c2:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80045c4:	4620      	mov	r0, r4
 80045c6:	f000 ffd9 	bl	800557c <HAL_DMA_Init>
 80045ca:	b108      	cbz	r0, 80045d0 <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 80045cc:	f7fe ffd9 	bl	8003582 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80045d0:	676c      	str	r4, [r5, #116]	@ 0x74
 80045d2:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80045d4:	b00d      	add	sp, #52	@ 0x34
 80045d6:	bd30      	pop	{r4, r5, pc}
  else if(huart->Instance==USART2)
 80045d8:	4a30      	ldr	r2, [pc, #192]	@ (800469c <HAL_UART_MspInit+0x14c>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d123      	bne.n	8004626 <HAL_UART_MspInit+0xd6>
    __HAL_RCC_USART2_CLK_ENABLE();
 80045de:	4b2c      	ldr	r3, [pc, #176]	@ (8004690 <HAL_UART_MspInit+0x140>)
 80045e0:	69da      	ldr	r2, [r3, #28]
 80045e2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80045e6:	61da      	str	r2, [r3, #28]
 80045e8:	69da      	ldr	r2, [r3, #28]
 80045ea:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 80045ee:	9203      	str	r2, [sp, #12]
 80045f0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045f2:	695a      	ldr	r2, [r3, #20]
 80045f4:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80045f8:	615a      	str	r2, [r3, #20]
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004600:	9304      	str	r3, [sp, #16]
 8004602:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004604:	240c      	movs	r4, #12
 8004606:	2302      	movs	r3, #2
 8004608:	e9cd 4307 	strd	r4, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800460c:	f04f 0c03 	mov.w	ip, #3
 8004610:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004612:	a907      	add	r1, sp, #28
 8004614:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004618:	e9cd c30a 	strd	ip, r3, [sp, #40]	@ 0x28
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800461c:	4c20      	ldr	r4, [pc, #128]	@ (80046a0 <HAL_UART_MspInit+0x150>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800461e:	f001 f871 	bl	8005704 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8004622:	4b20      	ldr	r3, [pc, #128]	@ (80046a4 <HAL_UART_MspInit+0x154>)
 8004624:	e7c3      	b.n	80045ae <HAL_UART_MspInit+0x5e>
  else if(huart->Instance==USART3)
 8004626:	4a20      	ldr	r2, [pc, #128]	@ (80046a8 <HAL_UART_MspInit+0x158>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d1d3      	bne.n	80045d4 <HAL_UART_MspInit+0x84>
    __HAL_RCC_USART3_CLK_ENABLE();
 800462c:	4b18      	ldr	r3, [pc, #96]	@ (8004690 <HAL_UART_MspInit+0x140>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800462e:	481f      	ldr	r0, [pc, #124]	@ (80046ac <HAL_UART_MspInit+0x15c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004630:	69da      	ldr	r2, [r3, #28]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8004632:	4c1f      	ldr	r4, [pc, #124]	@ (80046b0 <HAL_UART_MspInit+0x160>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004634:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004638:	61da      	str	r2, [r3, #28]
 800463a:	69da      	ldr	r2, [r3, #28]
 800463c:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8004640:	9205      	str	r2, [sp, #20]
 8004642:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004644:	695a      	ldr	r2, [r3, #20]
 8004646:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800464a:	615a      	str	r2, [r3, #20]
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004652:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004654:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004658:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800465a:	2302      	movs	r3, #2
 800465c:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004660:	2103      	movs	r1, #3
 8004662:	2307      	movs	r3, #7
 8004664:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004668:	a907      	add	r1, sp, #28
 800466a:	f001 f84b 	bl	8005704 <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800466e:	4811      	ldr	r0, [pc, #68]	@ (80046b4 <HAL_UART_MspInit+0x164>)
 8004670:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004672:	2280      	movs	r2, #128	@ 0x80
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004674:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004678:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800467c:	60a3      	str	r3, [r4, #8]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800467e:	6163      	str	r3, [r4, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004680:	2320      	movs	r3, #32
 8004682:	61a3      	str	r3, [r4, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004684:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004688:	e79b      	b.n	80045c2 <HAL_UART_MspInit+0x72>
 800468a:	bf00      	nop
 800468c:	40013800 	.word	0x40013800
 8004690:	40021000 	.word	0x40021000
 8004694:	2000117c 	.word	0x2000117c
 8004698:	40020058 	.word	0x40020058
 800469c:	40004400 	.word	0x40004400
 80046a0:	20001138 	.word	0x20001138
 80046a4:	4002006c 	.word	0x4002006c
 80046a8:	40004800 	.word	0x40004800
 80046ac:	48000400 	.word	0x48000400
 80046b0:	200010f4 	.word	0x200010f4
 80046b4:	40020030 	.word	0x40020030

080046b8 <HAL_InitTick>:
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80046b8:	4b21      	ldr	r3, [pc, #132]	@ (8004740 <HAL_InitTick+0x88>)
{
 80046ba:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM2_CLK_ENABLE();
 80046bc:	69da      	ldr	r2, [r3, #28]
 80046be:	f042 0201 	orr.w	r2, r2, #1
 80046c2:	61da      	str	r2, [r3, #28]
 80046c4:	69db      	ldr	r3, [r3, #28]
{
 80046c6:	b088      	sub	sp, #32
  __HAL_RCC_TIM2_CLK_ENABLE();
 80046c8:	f003 0301 	and.w	r3, r3, #1
 80046cc:	9302      	str	r3, [sp, #8]
{
 80046ce:	4605      	mov	r5, r0
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80046d0:	a901      	add	r1, sp, #4
 80046d2:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 80046d4:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80046d6:	f001 fc3f 	bl	8005f58 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80046da:	9b06      	ldr	r3, [sp, #24]
 80046dc:	bb53      	cbnz	r3, 8004734 <HAL_InitTick+0x7c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80046de:	f001 fc0b 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80046e2:	4e18      	ldr	r6, [pc, #96]	@ (8004744 <HAL_InitTick+0x8c>)
 80046e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80046e8:	6033      	str	r3, [r6, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80046ea:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80046ee:	60f3      	str	r3, [r6, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80046f0:	4b15      	ldr	r3, [pc, #84]	@ (8004748 <HAL_InitTick+0x90>)
 80046f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80046f6:	3b01      	subs	r3, #1
  htim2.Init.Prescaler = uwPrescalerValue;
 80046f8:	6073      	str	r3, [r6, #4]
  htim2.Init.ClockDivision = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim2);
 80046fa:	4630      	mov	r0, r6
  htim2.Init.ClockDivision = 0;
 80046fc:	2300      	movs	r3, #0
 80046fe:	6133      	str	r3, [r6, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004700:	60b3      	str	r3, [r6, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004702:	61b3      	str	r3, [r6, #24]
  status = HAL_TIM_Base_Init(&htim2);
 8004704:	f002 fc6c 	bl	8006fe0 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8004708:	4604      	mov	r4, r0
 800470a:	b980      	cbnz	r0, 800472e <HAL_InitTick+0x76>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 800470c:	4630      	mov	r0, r6
 800470e:	f002 fb29 	bl	8006d64 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8004712:	4604      	mov	r4, r0
 8004714:	b958      	cbnz	r0, 800472e <HAL_InitTick+0x76>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004716:	201c      	movs	r0, #28
 8004718:	f000 ff02 	bl	8005520 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800471c:	2d0f      	cmp	r5, #15
 800471e:	d80d      	bhi.n	800473c <HAL_InitTick+0x84>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8004720:	4622      	mov	r2, r4
 8004722:	4629      	mov	r1, r5
 8004724:	201c      	movs	r0, #28
 8004726:	f000 fec9 	bl	80054bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800472a:	4b08      	ldr	r3, [pc, #32]	@ (800474c <HAL_InitTick+0x94>)
 800472c:	601d      	str	r5, [r3, #0]
    }
  }

 /* Return function status */
  return status;
}
 800472e:	4620      	mov	r0, r4
 8004730:	b008      	add	sp, #32
 8004732:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004734:	f001 fbe0 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
 8004738:	0040      	lsls	r0, r0, #1
 800473a:	e7d2      	b.n	80046e2 <HAL_InitTick+0x2a>
        status = HAL_ERROR;
 800473c:	2401      	movs	r4, #1
 800473e:	e7f6      	b.n	800472e <HAL_InitTick+0x76>
 8004740:	40021000 	.word	0x40021000
 8004744:	200027f8 	.word	0x200027f8
 8004748:	000f4240 	.word	0x000f4240
 800474c:	20000014 	.word	0x20000014

08004750 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004750:	e7fe      	b.n	8004750 <NMI_Handler>

08004752 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004752:	e7fe      	b.n	8004752 <HardFault_Handler>

08004754 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004754:	e7fe      	b.n	8004754 <MemManage_Handler>

08004756 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004756:	e7fe      	b.n	8004756 <BusFault_Handler>

08004758 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004758:	e7fe      	b.n	8004758 <UsageFault_Handler>

0800475a <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800475a:	4770      	bx	lr

0800475c <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800475c:	4801      	ldr	r0, [pc, #4]	@ (8004764 <DMA1_Channel3_IRQHandler+0x8>)
 800475e:	f000 bf89 	b.w	8005674 <HAL_DMA_IRQHandler>
 8004762:	bf00      	nop
 8004764:	200010f4 	.word	0x200010f4

08004768 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004768:	4801      	ldr	r0, [pc, #4]	@ (8004770 <DMA1_Channel5_IRQHandler+0x8>)
 800476a:	f000 bf83 	b.w	8005674 <HAL_DMA_IRQHandler>
 800476e:	bf00      	nop
 8004770:	2000117c 	.word	0x2000117c

08004774 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004774:	4801      	ldr	r0, [pc, #4]	@ (800477c <DMA1_Channel6_IRQHandler+0x8>)
 8004776:	f000 bf7d 	b.w	8005674 <HAL_DMA_IRQHandler>
 800477a:	bf00      	nop
 800477c:	20001138 	.word	0x20001138

08004780 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004780:	4801      	ldr	r0, [pc, #4]	@ (8004788 <TIM2_IRQHandler+0x8>)
 8004782:	f002 bb29 	b.w	8006dd8 <HAL_TIM_IRQHandler>
 8004786:	bf00      	nop
 8004788:	200027f8 	.word	0x200027f8

0800478c <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800478c:	4801      	ldr	r0, [pc, #4]	@ (8004794 <TIM3_IRQHandler+0x8>)
 800478e:	f002 bb23 	b.w	8006dd8 <HAL_TIM_IRQHandler>
 8004792:	bf00      	nop
 8004794:	20001358 	.word	0x20001358

08004798 <ADC3_IRQHandler>:
void ADC3_IRQHandler(void)
{
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8004798:	4801      	ldr	r0, [pc, #4]	@ (80047a0 <ADC3_IRQHandler+0x8>)
 800479a:	f000 ba93 	b.w	8004cc4 <HAL_ADC_IRQHandler>
 800479e:	bf00      	nop
 80047a0:	20001514 	.word	0x20001514

080047a4 <DMA2_Channel1_IRQHandler>:
void DMA2_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80047a4:	4801      	ldr	r0, [pc, #4]	@ (80047ac <DMA2_Channel1_IRQHandler+0x8>)
 80047a6:	f000 bf65 	b.w	8005674 <HAL_DMA_IRQHandler>
 80047aa:	bf00      	nop
 80047ac:	200014d0 	.word	0x200014d0

080047b0 <DMA2_Channel5_IRQHandler>:
void DMA2_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80047b0:	4801      	ldr	r0, [pc, #4]	@ (80047b8 <DMA2_Channel5_IRQHandler+0x8>)
 80047b2:	f000 bf5f 	b.w	8005674 <HAL_DMA_IRQHandler>
 80047b6:	bf00      	nop
 80047b8:	2000148c 	.word	0x2000148c

080047bc <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80047bc:	2001      	movs	r0, #1
 80047be:	4770      	bx	lr

080047c0 <_kill>:

int _kill(int pid, int sig)
{
 80047c0:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80047c2:	f007 fa1d 	bl	800bc00 <__errno>
 80047c6:	2316      	movs	r3, #22
 80047c8:	6003      	str	r3, [r0, #0]
  return -1;
}
 80047ca:	f04f 30ff 	mov.w	r0, #4294967295
 80047ce:	bd08      	pop	{r3, pc}

080047d0 <_exit>:

void _exit (int status)
{
 80047d0:	b508      	push	{r3, lr}
  errno = EINVAL;
 80047d2:	f007 fa15 	bl	800bc00 <__errno>
 80047d6:	2316      	movs	r3, #22
 80047d8:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80047da:	e7fe      	b.n	80047da <_exit+0xa>

080047dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80047dc:	b570      	push	{r4, r5, r6, lr}
 80047de:	460d      	mov	r5, r1
 80047e0:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047e2:	460e      	mov	r6, r1
 80047e4:	1b73      	subs	r3, r6, r5
 80047e6:	429c      	cmp	r4, r3
 80047e8:	dc01      	bgt.n	80047ee <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 80047ea:	4620      	mov	r0, r4
 80047ec:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 80047ee:	f3af 8000 	nop.w
 80047f2:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047f6:	e7f5      	b.n	80047e4 <_read+0x8>

080047f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80047f8:	b570      	push	{r4, r5, r6, lr}
 80047fa:	460d      	mov	r5, r1
 80047fc:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047fe:	460e      	mov	r6, r1
 8004800:	1b73      	subs	r3, r6, r5
 8004802:	429c      	cmp	r4, r3
 8004804:	dc01      	bgt.n	800480a <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8004806:	4620      	mov	r0, r4
 8004808:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 800480a:	f816 0b01 	ldrb.w	r0, [r6], #1
 800480e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004812:	e7f5      	b.n	8004800 <_write+0x8>

08004814 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8004814:	f04f 30ff 	mov.w	r0, #4294967295
 8004818:	4770      	bx	lr

0800481a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800481a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800481e:	604b      	str	r3, [r1, #4]
  return 0;
}
 8004820:	2000      	movs	r0, #0
 8004822:	4770      	bx	lr

08004824 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8004824:	2001      	movs	r0, #1
 8004826:	4770      	bx	lr

08004828 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8004828:	2000      	movs	r0, #0
 800482a:	4770      	bx	lr

0800482c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800482c:	4a0b      	ldr	r2, [pc, #44]	@ (800485c <_sbrk+0x30>)
 800482e:	6811      	ldr	r1, [r2, #0]
{
 8004830:	b510      	push	{r4, lr}
 8004832:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8004834:	b909      	cbnz	r1, 800483a <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8004836:	490a      	ldr	r1, [pc, #40]	@ (8004860 <_sbrk+0x34>)
 8004838:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800483a:	6810      	ldr	r0, [r2, #0]
 800483c:	4909      	ldr	r1, [pc, #36]	@ (8004864 <_sbrk+0x38>)
 800483e:	4c0a      	ldr	r4, [pc, #40]	@ (8004868 <_sbrk+0x3c>)
 8004840:	4403      	add	r3, r0
 8004842:	1b09      	subs	r1, r1, r4
 8004844:	428b      	cmp	r3, r1
 8004846:	d906      	bls.n	8004856 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8004848:	f007 f9da 	bl	800bc00 <__errno>
 800484c:	230c      	movs	r3, #12
 800484e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004850:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8004854:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8004856:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8004858:	e7fc      	b.n	8004854 <_sbrk+0x28>
 800485a:	bf00      	nop
 800485c:	20002848 	.word	0x20002848
 8004860:	20009960 	.word	0x20009960
 8004864:	2000a000 	.word	0x2000a000
 8004868:	00000400 	.word	0x00000400

0800486c <uart_transmit_string>:
#include "system_management.h"
#include <stdio.h>
#include <stdarg.h>
#include <string.h>

void uart_transmit_string(UART_HandleTypeDef *huart, uint8_t *string) {
 800486c:	b570      	push	{r4, r5, r6, lr}
 800486e:	4605      	mov	r5, r0
    HAL_UART_Transmit(huart, string, strlen((char *)string), 1000);
 8004870:	4608      	mov	r0, r1
void uart_transmit_string(UART_HandleTypeDef *huart, uint8_t *string) {
 8004872:	460c      	mov	r4, r1
    HAL_UART_Transmit(huart, string, strlen((char *)string), 1000);
 8004874:	f7fb fd0c 	bl	8000290 <strlen>
 8004878:	4621      	mov	r1, r4
 800487a:	b282      	uxth	r2, r0
 800487c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004880:	4628      	mov	r0, r5
}
 8004882:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UART_Transmit(huart, string, strlen((char *)string), 1000);
 8004886:	f002 bf59 	b.w	800773c <HAL_UART_Transmit>
	...

0800488c <Debug_printf>:


void Debug_printf(const char *format, ...) {
 800488c:	b40f      	push	{r0, r1, r2, r3}
 800488e:	b500      	push	{lr}
 8004890:	b0c3      	sub	sp, #268	@ 0x10c
 8004892:	ab44      	add	r3, sp, #272	@ 0x110

    // Start processing the variadic arguments
    va_start(args, format);

    // Format the string
    vsnprintf(output_buffer, sizeof(output_buffer), format, args);
 8004894:	f44f 7180 	mov.w	r1, #256	@ 0x100
void Debug_printf(const char *format, ...) {
 8004898:	f853 2b04 	ldr.w	r2, [r3], #4
    va_start(args, format);
 800489c:	9301      	str	r3, [sp, #4]
    vsnprintf(output_buffer, sizeof(output_buffer), format, args);
 800489e:	a802      	add	r0, sp, #8
 80048a0:	f006 fb7e 	bl	800afa0 <vsniprintf>

    // End processing the arguments
    va_end(args);

    // Transmit the formatted string over UART
    uart_transmit_string(&huart1,(uint8_t*) output_buffer);
 80048a4:	4804      	ldr	r0, [pc, #16]	@ (80048b8 <Debug_printf+0x2c>)
 80048a6:	a902      	add	r1, sp, #8
 80048a8:	f7ff ffe0 	bl	800486c <uart_transmit_string>
}
 80048ac:	b043      	add	sp, #268	@ 0x10c
 80048ae:	f85d eb04 	ldr.w	lr, [sp], #4
 80048b2:	b004      	add	sp, #16
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop
 80048b8:	200012d0 	.word	0x200012d0

080048bc <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80048bc:	4a03      	ldr	r2, [pc, #12]	@ (80048cc <SystemInit+0x10>)
 80048be:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80048c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80048c6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80048ca:	4770      	bx	lr
 80048cc:	e000ed00 	.word	0xe000ed00

080048d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80048d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004908 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80048d4:	f7ff fff2 	bl	80048bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80048d8:	480c      	ldr	r0, [pc, #48]	@ (800490c <LoopForever+0x6>)
  ldr r1, =_edata
 80048da:	490d      	ldr	r1, [pc, #52]	@ (8004910 <LoopForever+0xa>)
  ldr r2, =_sidata
 80048dc:	4a0d      	ldr	r2, [pc, #52]	@ (8004914 <LoopForever+0xe>)
  movs r3, #0
 80048de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80048e0:	e002      	b.n	80048e8 <LoopCopyDataInit>

080048e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048e6:	3304      	adds	r3, #4

080048e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048ec:	d3f9      	bcc.n	80048e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048ee:	4a0a      	ldr	r2, [pc, #40]	@ (8004918 <LoopForever+0x12>)
  ldr r4, =_ebss
 80048f0:	4c0a      	ldr	r4, [pc, #40]	@ (800491c <LoopForever+0x16>)
  movs r3, #0
 80048f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048f4:	e001      	b.n	80048fa <LoopFillZerobss>

080048f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048f8:	3204      	adds	r2, #4

080048fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048fc:	d3fb      	bcc.n	80048f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048fe:	f007 f985 	bl	800bc0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004902:	f7fe fbe1 	bl	80030c8 <main>

08004906 <LoopForever>:

LoopForever:
    b LoopForever
 8004906:	e7fe      	b.n	8004906 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004908:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800490c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004910:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 8004914:	08010d38 	.word	0x08010d38
  ldr r2, =_sbss
 8004918:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 800491c:	2000995c 	.word	0x2000995c

08004920 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004920:	e7fe      	b.n	8004920 <ADC1_2_IRQHandler>

08004922 <__cxa_guard_abort.part.0>:

/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
 8004922:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 8004924:	b672      	cpsid	i
{
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004926:	f7fe fe2c 	bl	8003582 <Error_Handler>
 800492a:	e7fe      	b.n	800492a <__cxa_guard_abort.part.0+0x8>

0800492c <stm32_lock_acquire>:
{
 800492c:	b508      	push	{r3, lr}
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800492e:	7a03      	ldrb	r3, [r0, #8]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d903      	bls.n	800493c <stm32_lock_acquire+0x10>
 8004934:	b672      	cpsid	i
 8004936:	f7fe fe24 	bl	8003582 <Error_Handler>
 800493a:	e7fe      	b.n	800493a <stm32_lock_acquire+0xe>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 800493c:	1c5a      	adds	r2, r3, #1
 800493e:	7202      	strb	r2, [r0, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004940:	f3ef 8211 	mrs	r2, BASEPRI
 8004944:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8004948:	f381 8811 	msr	BASEPRI, r1
 800494c:	f3bf 8f6f 	isb	sy
 8004950:	f3bf 8f4f 	dsb	sy
 8004954:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8004958:	bd08      	pop	{r3, pc}

0800495a <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 800495a:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
  lock->nesting_level--;
 800495c:	7a03      	ldrb	r3, [r0, #8]
 800495e:	3b01      	subs	r3, #1
 8004960:	b2db      	uxtb	r3, r3
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004962:	2b01      	cmp	r3, #1
  lock->nesting_level--;
 8004964:	7203      	strb	r3, [r0, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004966:	d903      	bls.n	8004970 <stm32_lock_release+0x16>
 8004968:	b672      	cpsid	i
 800496a:	f7fe fe0a 	bl	8003582 <Error_Handler>
 800496e:	e7fe      	b.n	800496e <stm32_lock_release+0x14>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004970:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004974:	f383 8811 	msr	BASEPRI, r3
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
}
 8004978:	bd08      	pop	{r3, pc}

0800497a <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800497a:	b510      	push	{r4, lr}
  if (lock == NULL)
 800497c:	4604      	mov	r4, r0
 800497e:	b920      	cbnz	r0, 800498a <__retarget_lock_init_recursive+0x10>
  {
    errno = EINVAL;
 8004980:	f007 f93e 	bl	800bc00 <__errno>
 8004984:	2316      	movs	r3, #22
 8004986:	6003      	str	r3, [r0, #0]
    return;
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
}
 8004988:	bd10      	pop	{r4, pc}
  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 800498a:	200c      	movs	r0, #12
 800498c:	f004 fb9e 	bl	80090cc <malloc>
 8004990:	6020      	str	r0, [r4, #0]
  if (*lock != NULL)
 8004992:	b120      	cbz	r0, 800499e <__retarget_lock_init_recursive+0x24>
    lock->basepri[i] = 0;
 8004994:	2300      	movs	r3, #0
 8004996:	e9c0 3300 	strd	r3, r3, [r0]
  lock->nesting_level = 0;
 800499a:	7203      	strb	r3, [r0, #8]
}
 800499c:	e7f4      	b.n	8004988 <__retarget_lock_init_recursive+0xe>
 800499e:	f7ff ffc0 	bl	8004922 <__cxa_guard_abort.part.0>

080049a2 <__retarget_lock_acquire>:
/**
  * @brief Acquire lock
  * @param lock The lock
  */
void __retarget_lock_acquire(_LOCK_T lock)
{
 80049a2:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80049a4:	b908      	cbnz	r0, 80049aa <__retarget_lock_acquire+0x8>
 80049a6:	f7ff ffbc 	bl	8004922 <__cxa_guard_abort.part.0>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
}
 80049aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80049ae:	f7ff bfbd 	b.w	800492c <stm32_lock_acquire>

080049b2 <__retarget_lock_acquire_recursive>:
#define __lock_close(lock) __retarget_lock_close(lock)
extern void __retarget_lock_close_recursive(_LOCK_T lock);
#define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)
extern void __retarget_lock_acquire(_LOCK_T lock);
#define __lock_acquire(lock) __retarget_lock_acquire(lock)
extern void __retarget_lock_acquire_recursive(_LOCK_T lock);
 80049b2:	f7ff bff6 	b.w	80049a2 <__retarget_lock_acquire>

080049b6 <__retarget_lock_release>:
/**
  * @brief Release lock
  * @param lock The lock
  */
void __retarget_lock_release(_LOCK_T lock)
{
 80049b6:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80049b8:	b918      	cbnz	r0, 80049c2 <__retarget_lock_release+0xc>
 80049ba:	b672      	cpsid	i
 80049bc:	f7fe fde1 	bl	8003582 <Error_Handler>
 80049c0:	e7fe      	b.n	80049c0 <__retarget_lock_release+0xa>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
}
 80049c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80049c6:	f7ff bfc8 	b.w	800495a <stm32_lock_release>

080049ca <__retarget_lock_release_recursive>:
extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);
#define __lock_try_acquire_recursive(lock) \
  __retarget_lock_try_acquire_recursive(lock)
extern void __retarget_lock_release(_LOCK_T lock);
#define __lock_release(lock) __retarget_lock_release(lock)
extern void __retarget_lock_release_recursive(_LOCK_T lock);
 80049ca:	f7ff bff4 	b.w	80049b6 <__retarget_lock_release>
	...

080049d0 <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049d0:	4a07      	ldr	r2, [pc, #28]	@ (80049f0 <HAL_Init+0x20>)
{
 80049d2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049d4:	6813      	ldr	r3, [r2, #0]
 80049d6:	f043 0310 	orr.w	r3, r3, #16
 80049da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049dc:	2003      	movs	r0, #3
 80049de:	f000 fd5b 	bl	8005498 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049e2:	200f      	movs	r0, #15
 80049e4:	f7ff fe68 	bl	80046b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049e8:	f7ff fc7a 	bl	80042e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80049ec:	2000      	movs	r0, #0
 80049ee:	bd08      	pop	{r3, pc}
 80049f0:	40022000 	.word	0x40022000

080049f4 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80049f4:	4a03      	ldr	r2, [pc, #12]	@ (8004a04 <HAL_IncTick+0x10>)
 80049f6:	4b04      	ldr	r3, [pc, #16]	@ (8004a08 <HAL_IncTick+0x14>)
 80049f8:	6811      	ldr	r1, [r2, #0]
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	440b      	add	r3, r1
 80049fe:	6013      	str	r3, [r2, #0]
}
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	2000287c 	.word	0x2000287c
 8004a08:	20000010 	.word	0x20000010

08004a0c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8004a0c:	4b01      	ldr	r3, [pc, #4]	@ (8004a14 <HAL_GetTick+0x8>)
 8004a0e:	6818      	ldr	r0, [r3, #0]
}
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	2000287c 	.word	0x2000287c

08004a18 <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 8004a18:	4770      	bx	lr

08004a1a <HAL_ADC_LevelOutOfWindowCallback>:
/**
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
 8004a1a:	4770      	bx	lr

08004a1c <HAL_ADC_ErrorCallback>:
  * @brief  ADC error callback in non blocking mode
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8004a1c:	4770      	bx	lr

08004a1e <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004a1e:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004a20:	6803      	ldr	r3, [r0, #0]
 8004a22:	689a      	ldr	r2, [r3, #8]
 8004a24:	f002 0203 	and.w	r2, r2, #3
 8004a28:	2a01      	cmp	r2, #1
{
 8004a2a:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004a2c:	d001      	beq.n	8004a32 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004a2e:	2000      	movs	r0, #0
}
 8004a30:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	07d1      	lsls	r1, r2, #31
 8004a36:	d5fa      	bpl.n	8004a2e <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004a38:	689a      	ldr	r2, [r3, #8]
 8004a3a:	f002 020d 	and.w	r2, r2, #13
 8004a3e:	2a01      	cmp	r2, #1
 8004a40:	d115      	bne.n	8004a6e <ADC_Disable+0x50>
      __HAL_ADC_DISABLE(hadc);
 8004a42:	689a      	ldr	r2, [r3, #8]
 8004a44:	f042 0202 	orr.w	r2, r2, #2
 8004a48:	609a      	str	r2, [r3, #8]
 8004a4a:	2203      	movs	r2, #3
 8004a4c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004a4e:	f7ff ffdd 	bl	8004a0c <HAL_GetTick>
 8004a52:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004a54:	6823      	ldr	r3, [r4, #0]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	07db      	lsls	r3, r3, #31
 8004a5a:	d5e8      	bpl.n	8004a2e <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004a5c:	f7ff ffd6 	bl	8004a0c <HAL_GetTick>
 8004a60:	1b40      	subs	r0, r0, r5
 8004a62:	2802      	cmp	r0, #2
 8004a64:	d9f6      	bls.n	8004a54 <ADC_Disable+0x36>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004a66:	6823      	ldr	r3, [r4, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	07da      	lsls	r2, r3, #31
 8004a6c:	d5f2      	bpl.n	8004a54 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a6e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a70:	f043 0310 	orr.w	r3, r3, #16
 8004a74:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a76:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004a78:	f043 0301 	orr.w	r3, r3, #1
 8004a7c:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 8004a7e:	2001      	movs	r0, #1
 8004a80:	e7d6      	b.n	8004a30 <ADC_Disable+0x12>
	...

08004a84 <HAL_ADC_Init>:
{
 8004a84:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8004a8a:	4604      	mov	r4, r0
 8004a8c:	2800      	cmp	r0, #0
 8004a8e:	f000 8103 	beq.w	8004c98 <HAL_ADC_Init+0x214>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004a92:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004a94:	06d5      	lsls	r5, r2, #27
 8004a96:	d46a      	bmi.n	8004b6e <HAL_ADC_Init+0xea>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8004a98:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d035      	beq.n	8004b0a <HAL_ADC_Init+0x86>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a9e:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004aa0:	6823      	ldr	r3, [r4, #0]
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	00d2      	lsls	r2, r2, #3
 8004aa6:	d502      	bpl.n	8004aae <HAL_ADC_Init+0x2a>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8004aa8:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004aaa:	009d      	lsls	r5, r3, #2
 8004aac:	d50a      	bpl.n	8004ac4 <HAL_ADC_Init+0x40>
      ADC_STATE_CLR_SET(hadc->State,
 8004aae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ab0:	f023 0312 	bic.w	r3, r3, #18
 8004ab4:	f043 0310 	orr.w	r3, r3, #16
 8004ab8:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004aba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004abc:	f043 0301 	orr.w	r3, r3, #1
 8004ac0:	6463      	str	r3, [r4, #68]	@ 0x44
      tmp_hal_status = HAL_ERROR;
 8004ac2:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004ac4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ac6:	06d9      	lsls	r1, r3, #27
 8004ac8:	f100 80e0 	bmi.w	8004c8c <HAL_ADC_Init+0x208>
 8004acc:	2800      	cmp	r0, #0
 8004ace:	f040 80dd 	bne.w	8004c8c <HAL_ADC_Init+0x208>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004ad2:	6823      	ldr	r3, [r4, #0]
 8004ad4:	689a      	ldr	r2, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8004ad6:	0752      	lsls	r2, r2, #29
 8004ad8:	f100 80d8 	bmi.w	8004c8c <HAL_ADC_Init+0x208>
    ADC_STATE_CLR_SET(hadc->State,
 8004adc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004ade:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8004ae2:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004ae6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8004aea:	6422      	str	r2, [r4, #64]	@ 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004aec:	4a6b      	ldr	r2, [pc, #428]	@ (8004c9c <HAL_ADC_Init+0x218>)
 8004aee:	d042      	beq.n	8004b76 <HAL_ADC_Init+0xf2>
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d03e      	beq.n	8004b72 <HAL_ADC_Init+0xee>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004af4:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8004af8:	4293      	cmp	r3, r2
 8004afa:	4969      	ldr	r1, [pc, #420]	@ (8004ca0 <HAL_ADC_Init+0x21c>)
 8004afc:	f000 80b3 	beq.w	8004c66 <HAL_ADC_Init+0x1e2>
 8004b00:	428b      	cmp	r3, r1
 8004b02:	bf18      	it	ne
 8004b04:	2200      	movne	r2, #0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004b06:	4967      	ldr	r1, [pc, #412]	@ (8004ca4 <HAL_ADC_Init+0x220>)
 8004b08:	e036      	b.n	8004b78 <HAL_ADC_Init+0xf4>
      hadc->InjectionConfig.ContextQueue = 0U;
 8004b0a:	e9c0 3312 	strd	r3, r3, [r0, #72]	@ 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8004b0e:	6443      	str	r3, [r0, #68]	@ 0x44
      hadc->Lock = HAL_UNLOCKED;
 8004b10:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_ADC_MspInit(hadc);
 8004b14:	f7ff fc02 	bl	800431c <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	00d8      	lsls	r0, r3, #3
 8004b1e:	d4be      	bmi.n	8004a9e <HAL_ADC_Init+0x1a>
        tmp_hal_status = ADC_Disable(hadc);
 8004b20:	4620      	mov	r0, r4
 8004b22:	f7ff ff7c 	bl	8004a1e <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004b26:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004b28:	06d1      	lsls	r1, r2, #27
 8004b2a:	d4b9      	bmi.n	8004aa0 <HAL_ADC_Init+0x1c>
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	d1b7      	bne.n	8004aa0 <HAL_ADC_Init+0x1c>
          ADC_STATE_CLR_SET(hadc->State,
 8004b30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004b32:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 8004b34:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004b38:	f023 0302 	bic.w	r3, r3, #2
 8004b3c:	f043 0302 	orr.w	r3, r3, #2
 8004b40:	6423      	str	r3, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004b42:	6893      	ldr	r3, [r2, #8]
 8004b44:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8004b48:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8004b4a:	6893      	ldr	r3, [r2, #8]
 8004b4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b50:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004b52:	4b55      	ldr	r3, [pc, #340]	@ (8004ca8 <HAL_ADC_Init+0x224>)
 8004b54:	4a55      	ldr	r2, [pc, #340]	@ (8004cac <HAL_ADC_Init+0x228>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b5c:	220a      	movs	r2, #10
 8004b5e:	4353      	muls	r3, r2
            wait_loop_index--;
 8004b60:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004b62:	9b01      	ldr	r3, [sp, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d09a      	beq.n	8004a9e <HAL_ADC_Init+0x1a>
            wait_loop_index--;
 8004b68:	9b01      	ldr	r3, [sp, #4]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	e7f8      	b.n	8004b60 <HAL_ADC_Init+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b6e:	4618      	mov	r0, r3
 8004b70:	e7a8      	b.n	8004ac4 <HAL_ADC_Init+0x40>
 8004b72:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004b76:	494e      	ldr	r1, [pc, #312]	@ (8004cb0 <HAL_ADC_Init+0x22c>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004b78:	689d      	ldr	r5, [r3, #8]
 8004b7a:	f005 0503 	and.w	r5, r5, #3
 8004b7e:	2d01      	cmp	r5, #1
 8004b80:	d102      	bne.n	8004b88 <HAL_ADC_Init+0x104>
 8004b82:	681d      	ldr	r5, [r3, #0]
 8004b84:	07ed      	lsls	r5, r5, #31
 8004b86:	d40e      	bmi.n	8004ba6 <HAL_ADC_Init+0x122>
 8004b88:	b13a      	cbz	r2, 8004b9a <HAL_ADC_Init+0x116>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004b8a:	6895      	ldr	r5, [r2, #8]
 8004b8c:	f005 0503 	and.w	r5, r5, #3
 8004b90:	2d01      	cmp	r5, #1
 8004b92:	d102      	bne.n	8004b9a <HAL_ADC_Init+0x116>
 8004b94:	6812      	ldr	r2, [r2, #0]
 8004b96:	07d2      	lsls	r2, r2, #31
 8004b98:	d405      	bmi.n	8004ba6 <HAL_ADC_Init+0x122>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8004b9a:	688a      	ldr	r2, [r1, #8]
 8004b9c:	6865      	ldr	r5, [r4, #4]
 8004b9e:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8004ba2:	432a      	orrs	r2, r5
 8004ba4:	608a      	str	r2, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8004ba6:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004baa:	430a      	orrs	r2, r1
 8004bac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004bae:	7e65      	ldrb	r5, [r4, #25]
 8004bb0:	3901      	subs	r1, #1
 8004bb2:	bf18      	it	ne
 8004bb4:	2101      	movne	r1, #1
 8004bb6:	ea42 3245 	orr.w	r2, r2, r5, lsl #13
 8004bba:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004bbe:	f894 1020 	ldrb.w	r1, [r4, #32]
 8004bc2:	2901      	cmp	r1, #1
 8004bc4:	d107      	bne.n	8004bd6 <HAL_ADC_Init+0x152>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004bc6:	2d00      	cmp	r5, #0
 8004bc8:	d14f      	bne.n	8004c6a <HAL_ADC_Init+0x1e6>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8004bca:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004bcc:	3901      	subs	r1, #1
 8004bce:	ea42 4141 	orr.w	r1, r2, r1, lsl #17
 8004bd2:	f441 3280 	orr.w	r2, r1, #65536	@ 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004bd6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004bd8:	2901      	cmp	r1, #1
 8004bda:	d015      	beq.n	8004c08 <HAL_ADC_Init+0x184>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004bdc:	4d35      	ldr	r5, [pc, #212]	@ (8004cb4 <HAL_ADC_Init+0x230>)
 8004bde:	42ab      	cmp	r3, r5
 8004be0:	d003      	beq.n	8004bea <HAL_ADC_Init+0x166>
 8004be2:	f505 7580 	add.w	r5, r5, #256	@ 0x100
 8004be6:	42ab      	cmp	r3, r5
 8004be8:	d10a      	bne.n	8004c00 <HAL_ADC_Init+0x17c>
 8004bea:	f5b1 7f30 	cmp.w	r1, #704	@ 0x2c0
 8004bee:	d047      	beq.n	8004c80 <HAL_ADC_Init+0x1fc>
 8004bf0:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004bf4:	d047      	beq.n	8004c86 <HAL_ADC_Init+0x202>
 8004bf6:	f5b1 7fe0 	cmp.w	r1, #448	@ 0x1c0
 8004bfa:	bf08      	it	eq
 8004bfc:	f44f 7180 	moveq.w	r1, #256	@ 0x100
 8004c00:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8004c02:	4315      	orrs	r5, r2
 8004c04:	ea45 0201 	orr.w	r2, r5, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004c08:	6899      	ldr	r1, [r3, #8]
 8004c0a:	f011 0f0c 	tst.w	r1, #12
 8004c0e:	d10c      	bne.n	8004c2a <HAL_ADC_Init+0x1a6>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8004c10:	68d9      	ldr	r1, [r3, #12]
 8004c12:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8004c16:	f021 0102 	bic.w	r1, r1, #2
 8004c1a:	60d9      	str	r1, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8004c1c:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 8004c20:	7e25      	ldrb	r5, [r4, #24]
 8004c22:	0049      	lsls	r1, r1, #1
 8004c24:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
 8004c28:	430a      	orrs	r2, r1
    MODIFY_REG(hadc->Instance->CFGR,
 8004c2a:	68dd      	ldr	r5, [r3, #12]
 8004c2c:	4922      	ldr	r1, [pc, #136]	@ (8004cb8 <HAL_ADC_Init+0x234>)
 8004c2e:	4029      	ands	r1, r5
 8004c30:	4311      	orrs	r1, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004c32:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8004c34:	60d9      	str	r1, [r3, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004c36:	2a01      	cmp	r2, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8004c38:	bf05      	ittet	eq
 8004c3a:	6b19      	ldreq	r1, [r3, #48]	@ 0x30
 8004c3c:	69e2      	ldreq	r2, [r4, #28]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004c3e:	6b1a      	ldrne	r2, [r3, #48]	@ 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8004c40:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8004c44:	bf06      	itte	eq
 8004c46:	f021 010f 	biceq.w	r1, r1, #15
 8004c4a:	430a      	orreq	r2, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004c4c:	f022 020f 	bicne.w	r2, r2, #15
 8004c50:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8004c52:	2300      	movs	r3, #0
 8004c54:	6463      	str	r3, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8004c56:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004c58:	f023 0303 	bic.w	r3, r3, #3
 8004c5c:	f043 0301 	orr.w	r3, r3, #1
 8004c60:	6423      	str	r3, [r4, #64]	@ 0x40
}
 8004c62:	b003      	add	sp, #12
 8004c64:	bd30      	pop	{r4, r5, pc}
 8004c66:	460a      	mov	r2, r1
 8004c68:	e74d      	b.n	8004b06 <HAL_ADC_Init+0x82>
        ADC_STATE_CLR_SET(hadc->State,
 8004c6a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8004c6c:	f021 0122 	bic.w	r1, r1, #34	@ 0x22
 8004c70:	f041 0120 	orr.w	r1, r1, #32
 8004c74:	6421      	str	r1, [r4, #64]	@ 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c76:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004c78:	f041 0101 	orr.w	r1, r1, #1
 8004c7c:	6461      	str	r1, [r4, #68]	@ 0x44
 8004c7e:	e7aa      	b.n	8004bd6 <HAL_ADC_Init+0x152>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004c80:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8004c84:	e7bc      	b.n	8004c00 <HAL_ADC_Init+0x17c>
 8004c86:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 8004c8a:	e7b9      	b.n	8004c00 <HAL_ADC_Init+0x17c>
    ADC_STATE_CLR_SET(hadc->State,
 8004c8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004c8e:	f023 0312 	bic.w	r3, r3, #18
 8004c92:	f043 0310 	orr.w	r3, r3, #16
 8004c96:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_ERROR;
 8004c98:	2001      	movs	r0, #1
 8004c9a:	e7e2      	b.n	8004c62 <HAL_ADC_Init+0x1de>
 8004c9c:	50000100 	.word	0x50000100
 8004ca0:	50000500 	.word	0x50000500
 8004ca4:	50000700 	.word	0x50000700
 8004ca8:	2000000c 	.word	0x2000000c
 8004cac:	000f4240 	.word	0x000f4240
 8004cb0:	50000300 	.word	0x50000300
 8004cb4:	50000400 	.word	0x50000400
 8004cb8:	fff0c007 	.word	0xfff0c007

08004cbc <HAL_ADCEx_InjectedConvCpltCallback>:
}
 8004cbc:	4770      	bx	lr

08004cbe <HAL_ADCEx_InjectedQueueOverflowCallback>:
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
 8004cc0:	4770      	bx	lr

08004cc2 <HAL_ADCEx_LevelOutOfWindow3Callback>:
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
 8004cc2:	4770      	bx	lr

08004cc4 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004cc4:	6803      	ldr	r3, [r0, #0]
{
 8004cc6:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004cc8:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004cca:	685e      	ldr	r6, [r3, #4]
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004ccc:	076a      	lsls	r2, r5, #29
{
 8004cce:	4604      	mov	r4, r0
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004cd0:	d501      	bpl.n	8004cd6 <HAL_ADC_IRQHandler+0x12>
 8004cd2:	0770      	lsls	r0, r6, #29
 8004cd4:	d403      	bmi.n	8004cde <HAL_ADC_IRQHandler+0x1a>
 8004cd6:	0729      	lsls	r1, r5, #28
 8004cd8:	d543      	bpl.n	8004d62 <HAL_ADC_IRQHandler+0x9e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8004cda:	0732      	lsls	r2, r6, #28
 8004cdc:	d541      	bpl.n	8004d62 <HAL_ADC_IRQHandler+0x9e>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004cde:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004ce0:	06d0      	lsls	r0, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004ce2:	bf5e      	ittt	pl
 8004ce4:	6c22      	ldrpl	r2, [r4, #64]	@ 0x40
 8004ce6:	f442 7200 	orrpl.w	r2, r2, #512	@ 0x200
 8004cea:	6422      	strpl	r2, [r4, #64]	@ 0x40
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004cec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004cf0:	d003      	beq.n	8004cfa <HAL_ADC_IRQHandler+0x36>
 8004cf2:	4a90      	ldr	r2, [pc, #576]	@ (8004f34 <HAL_ADC_IRQHandler+0x270>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	f040 8105 	bne.w	8004f04 <HAL_ADC_IRQHandler+0x240>
 8004cfa:	4a8f      	ldr	r2, [pc, #572]	@ (8004f38 <HAL_ADC_IRQHandler+0x274>)
 8004cfc:	6891      	ldr	r1, [r2, #8]
 8004cfe:	06c9      	lsls	r1, r1, #27
 8004d00:	d00c      	beq.n	8004d1c <HAL_ADC_IRQHandler+0x58>
 8004d02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d06:	d003      	beq.n	8004d10 <HAL_ADC_IRQHandler+0x4c>
 8004d08:	498a      	ldr	r1, [pc, #552]	@ (8004f34 <HAL_ADC_IRQHandler+0x270>)
 8004d0a:	428b      	cmp	r3, r1
 8004d0c:	f040 80ff 	bne.w	8004f0e <HAL_ADC_IRQHandler+0x24a>
 8004d10:	6892      	ldr	r2, [r2, #8]
 8004d12:	f002 021f 	and.w	r2, r2, #31
 8004d16:	2a05      	cmp	r2, #5
 8004d18:	f040 8114 	bne.w	8004f44 <HAL_ADC_IRQHandler+0x280>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8004d1c:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8004d1e:	68d9      	ldr	r1, [r3, #12]
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8004d20:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8004d24:	f401 6140 	and.w	r1, r1, #3072	@ 0xc00
 8004d28:	4311      	orrs	r1, r2
 8004d2a:	d114      	bne.n	8004d56 <HAL_ADC_IRQHandler+0x92>
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8004d2c:	0729      	lsls	r1, r5, #28
 8004d2e:	d512      	bpl.n	8004d56 <HAL_ADC_IRQHandler+0x92>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004d30:	689a      	ldr	r2, [r3, #8]
 8004d32:	0752      	lsls	r2, r2, #29
 8004d34:	f100 8122 	bmi.w	8004f7c <HAL_ADC_IRQHandler+0x2b8>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004d38:	685a      	ldr	r2, [r3, #4]
 8004d3a:	f022 020c 	bic.w	r2, r2, #12
 8004d3e:	605a      	str	r2, [r3, #4]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004d40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004d42:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d46:	6423      	str	r3, [r4, #64]	@ 0x40
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004d4a:	04d8      	lsls	r0, r3, #19
 8004d4c:	d403      	bmi.n	8004d56 <HAL_ADC_IRQHandler+0x92>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d4e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004d50:	f043 0301 	orr.w	r3, r3, #1
 8004d54:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 8004d56:	4620      	mov	r0, r4
 8004d58:	f7ff fe5e 	bl	8004a18 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8004d5c:	6823      	ldr	r3, [r4, #0]
 8004d5e:	220c      	movs	r2, #12
 8004d60:	601a      	str	r2, [r3, #0]
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004d62:	06a9      	lsls	r1, r5, #26
 8004d64:	d501      	bpl.n	8004d6a <HAL_ADC_IRQHandler+0xa6>
 8004d66:	06b2      	lsls	r2, r6, #26
 8004d68:	d403      	bmi.n	8004d72 <HAL_ADC_IRQHandler+0xae>
 8004d6a:	066b      	lsls	r3, r5, #25
 8004d6c:	d562      	bpl.n	8004e34 <HAL_ADC_IRQHandler+0x170>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8004d6e:	0670      	lsls	r0, r6, #25
 8004d70:	d560      	bpl.n	8004e34 <HAL_ADC_IRQHandler+0x170>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004d72:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004d74:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004d78:	6423      	str	r3, [r4, #64]	@ 0x40
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004d7a:	6823      	ldr	r3, [r4, #0]
 8004d7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d80:	d003      	beq.n	8004d8a <HAL_ADC_IRQHandler+0xc6>
 8004d82:	4a6c      	ldr	r2, [pc, #432]	@ (8004f34 <HAL_ADC_IRQHandler+0x270>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	f040 8102 	bne.w	8004f8e <HAL_ADC_IRQHandler+0x2ca>
 8004d8a:	4a6b      	ldr	r2, [pc, #428]	@ (8004f38 <HAL_ADC_IRQHandler+0x274>)
 8004d8c:	6891      	ldr	r1, [r2, #8]
 8004d8e:	06c9      	lsls	r1, r1, #27
 8004d90:	d00c      	beq.n	8004dac <HAL_ADC_IRQHandler+0xe8>
 8004d92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d96:	d003      	beq.n	8004da0 <HAL_ADC_IRQHandler+0xdc>
 8004d98:	4966      	ldr	r1, [pc, #408]	@ (8004f34 <HAL_ADC_IRQHandler+0x270>)
 8004d9a:	428b      	cmp	r3, r1
 8004d9c:	f040 80fc 	bne.w	8004f98 <HAL_ADC_IRQHandler+0x2d4>
 8004da0:	6892      	ldr	r2, [r2, #8]
 8004da2:	f002 021f 	and.w	r2, r2, #31
 8004da6:	2a05      	cmp	r2, #5
 8004da8:	f040 8108 	bne.w	8004fbc <HAL_ADC_IRQHandler+0x2f8>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8004dac:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8004dae:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004db0:	f011 0fc0 	tst.w	r1, #192	@ 0xc0
 8004db4:	d138      	bne.n	8004e28 <HAL_ADC_IRQHandler+0x164>
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8004db6:	0191      	lsls	r1, r2, #6
 8004db8:	d506      	bpl.n	8004dc8 <HAL_ADC_IRQHandler+0x104>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8004dba:	68d9      	ldr	r1, [r3, #12]
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8004dbc:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8004dc0:	f401 6140 	and.w	r1, r1, #3072	@ 0xc00
 8004dc4:	4311      	orrs	r1, r2
 8004dc6:	d12f      	bne.n	8004e28 <HAL_ADC_IRQHandler+0x164>
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8004dc8:	0668      	lsls	r0, r5, #25
 8004dca:	d52d      	bpl.n	8004e28 <HAL_ADC_IRQHandler+0x164>
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8004dcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dd0:	d003      	beq.n	8004dda <HAL_ADC_IRQHandler+0x116>
 8004dd2:	4a58      	ldr	r2, [pc, #352]	@ (8004f34 <HAL_ADC_IRQHandler+0x270>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	f040 810d 	bne.w	8004ff4 <HAL_ADC_IRQHandler+0x330>
 8004dda:	4a57      	ldr	r2, [pc, #348]	@ (8004f38 <HAL_ADC_IRQHandler+0x274>)
 8004ddc:	6891      	ldr	r1, [r2, #8]
 8004dde:	06c9      	lsls	r1, r1, #27
 8004de0:	d00c      	beq.n	8004dfc <HAL_ADC_IRQHandler+0x138>
 8004de2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004de6:	d003      	beq.n	8004df0 <HAL_ADC_IRQHandler+0x12c>
 8004de8:	4952      	ldr	r1, [pc, #328]	@ (8004f34 <HAL_ADC_IRQHandler+0x270>)
 8004dea:	428b      	cmp	r3, r1
 8004dec:	f040 8107 	bne.w	8004ffe <HAL_ADC_IRQHandler+0x33a>
 8004df0:	6892      	ldr	r2, [r2, #8]
 8004df2:	f002 021f 	and.w	r2, r2, #31
 8004df6:	2a06      	cmp	r2, #6
 8004df8:	f040 8113 	bne.w	8005022 <HAL_ADC_IRQHandler+0x35e>
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8004dfc:	68da      	ldr	r2, [r3, #12]
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8004dfe:	0291      	lsls	r1, r2, #10
 8004e00:	d412      	bmi.n	8004e28 <HAL_ADC_IRQHandler+0x164>
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8004e02:	689a      	ldr	r2, [r3, #8]
 8004e04:	0712      	lsls	r2, r2, #28
 8004e06:	f100 8128 	bmi.w	800505a <HAL_ADC_IRQHandler+0x396>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004e10:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004e12:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e14:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e18:	6423      	str	r3, [r4, #64]	@ 0x40
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004e1a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e1c:	05d8      	lsls	r0, r3, #23
 8004e1e:	d403      	bmi.n	8004e28 <HAL_ADC_IRQHandler+0x164>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e22:	f043 0301 	orr.w	r3, r3, #1
 8004e26:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004e28:	4620      	mov	r0, r4
 8004e2a:	f7ff ff47 	bl	8004cbc <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004e2e:	6823      	ldr	r3, [r4, #0]
 8004e30:	2260      	movs	r2, #96	@ 0x60
 8004e32:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004e34:	0629      	lsls	r1, r5, #24
 8004e36:	d50b      	bpl.n	8004e50 <HAL_ADC_IRQHandler+0x18c>
 8004e38:	0632      	lsls	r2, r6, #24
 8004e3a:	d509      	bpl.n	8004e50 <HAL_ADC_IRQHandler+0x18c>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004e3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e42:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004e44:	4620      	mov	r0, r4
 8004e46:	f7ff fde8 	bl	8004a1a <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	2280      	movs	r2, #128	@ 0x80
 8004e4e:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004e50:	05eb      	lsls	r3, r5, #23
 8004e52:	d50c      	bpl.n	8004e6e <HAL_ADC_IRQHandler+0x1aa>
 8004e54:	05f0      	lsls	r0, r6, #23
 8004e56:	d50a      	bpl.n	8004e6e <HAL_ADC_IRQHandler+0x1aa>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004e58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e5e:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004e60:	4620      	mov	r0, r4
 8004e62:	f7ff ff2d 	bl	8004cc0 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004e66:	6823      	ldr	r3, [r4, #0]
 8004e68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e6c:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004e6e:	05a9      	lsls	r1, r5, #22
 8004e70:	d50c      	bpl.n	8004e8c <HAL_ADC_IRQHandler+0x1c8>
 8004e72:	05b2      	lsls	r2, r6, #22
 8004e74:	d50a      	bpl.n	8004e8c <HAL_ADC_IRQHandler+0x1c8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004e76:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e7c:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004e7e:	4620      	mov	r0, r4
 8004e80:	f7ff ff1f 	bl	8004cc2 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004e84:	6823      	ldr	r3, [r4, #0]
 8004e86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e8a:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004e8c:	06eb      	lsls	r3, r5, #27
 8004e8e:	d525      	bpl.n	8004edc <HAL_ADC_IRQHandler+0x218>
 8004e90:	06f0      	lsls	r0, r6, #27
 8004e92:	d523      	bpl.n	8004edc <HAL_ADC_IRQHandler+0x218>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004e94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d012      	beq.n	8004ec0 <HAL_ADC_IRQHandler+0x1fc>
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e9a:	6822      	ldr	r2, [r4, #0]
 8004e9c:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004ea0:	f000 80e4 	beq.w	800506c <HAL_ADC_IRQHandler+0x3a8>
 8004ea4:	4823      	ldr	r0, [pc, #140]	@ (8004f34 <HAL_ADC_IRQHandler+0x270>)
 8004ea6:	4b25      	ldr	r3, [pc, #148]	@ (8004f3c <HAL_ADC_IRQHandler+0x278>)
 8004ea8:	4923      	ldr	r1, [pc, #140]	@ (8004f38 <HAL_ADC_IRQHandler+0x274>)
 8004eaa:	4282      	cmp	r2, r0
 8004eac:	bf08      	it	eq
 8004eae:	460b      	moveq	r3, r1
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8004eb0:	6899      	ldr	r1, [r3, #8]
 8004eb2:	06c9      	lsls	r1, r1, #27
 8004eb4:	f040 80dc 	bne.w	8005070 <HAL_ADC_IRQHandler+0x3ac>
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8004eb8:	68d3      	ldr	r3, [r2, #12]
 8004eba:	f013 0f01 	tst.w	r3, #1
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8004ebe:	d00a      	beq.n	8004ed6 <HAL_ADC_IRQHandler+0x212>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004ec0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ec2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ec6:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004ec8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004eca:	f043 0302 	orr.w	r3, r3, #2
 8004ece:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_ADC_ErrorCallback(hadc);
 8004ed0:	4620      	mov	r0, r4
 8004ed2:	f7ff fda3 	bl	8004a1c <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004ed6:	6823      	ldr	r3, [r4, #0]
 8004ed8:	2210      	movs	r2, #16
 8004eda:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004edc:	056a      	lsls	r2, r5, #21
 8004ede:	d510      	bpl.n	8004f02 <HAL_ADC_IRQHandler+0x23e>
 8004ee0:	0573      	lsls	r3, r6, #21
 8004ee2:	d50e      	bpl.n	8004f02 <HAL_ADC_IRQHandler+0x23e>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004ee4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ee6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004eea:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004eec:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004eee:	f043 0308 	orr.w	r3, r3, #8
 8004ef2:	6463      	str	r3, [r4, #68]	@ 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004ef4:	6823      	ldr	r3, [r4, #0]
 8004ef6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004efa:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004efc:	4620      	mov	r0, r4
 8004efe:	f7ff fede 	bl	8004cbe <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 8004f02:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004f04:	4a0d      	ldr	r2, [pc, #52]	@ (8004f3c <HAL_ADC_IRQHandler+0x278>)
 8004f06:	6892      	ldr	r2, [r2, #8]
 8004f08:	06d0      	lsls	r0, r2, #27
 8004f0a:	f43f af07 	beq.w	8004d1c <HAL_ADC_IRQHandler+0x58>
 8004f0e:	4a0b      	ldr	r2, [pc, #44]	@ (8004f3c <HAL_ADC_IRQHandler+0x278>)
 8004f10:	6892      	ldr	r2, [r2, #8]
 8004f12:	f002 021f 	and.w	r2, r2, #31
 8004f16:	2a05      	cmp	r2, #5
 8004f18:	f43f af00 	beq.w	8004d1c <HAL_ADC_IRQHandler+0x58>
 8004f1c:	4a07      	ldr	r2, [pc, #28]	@ (8004f3c <HAL_ADC_IRQHandler+0x278>)
 8004f1e:	6892      	ldr	r2, [r2, #8]
 8004f20:	f002 021f 	and.w	r2, r2, #31
 8004f24:	2a09      	cmp	r2, #9
 8004f26:	f43f aef9 	beq.w	8004d1c <HAL_ADC_IRQHandler+0x58>
 8004f2a:	4a05      	ldr	r2, [pc, #20]	@ (8004f40 <HAL_ADC_IRQHandler+0x27c>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d123      	bne.n	8004f78 <HAL_ADC_IRQHandler+0x2b4>
 8004f30:	e6f4      	b.n	8004d1c <HAL_ADC_IRQHandler+0x58>
 8004f32:	bf00      	nop
 8004f34:	50000100 	.word	0x50000100
 8004f38:	50000300 	.word	0x50000300
 8004f3c:	50000700 	.word	0x50000700
 8004f40:	50000400 	.word	0x50000400
 8004f44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f48:	d002      	beq.n	8004f50 <HAL_ADC_IRQHandler+0x28c>
 8004f4a:	4a4b      	ldr	r2, [pc, #300]	@ (8005078 <HAL_ADC_IRQHandler+0x3b4>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d1e5      	bne.n	8004f1c <HAL_ADC_IRQHandler+0x258>
 8004f50:	4a4a      	ldr	r2, [pc, #296]	@ (800507c <HAL_ADC_IRQHandler+0x3b8>)
 8004f52:	6892      	ldr	r2, [r2, #8]
 8004f54:	f002 021f 	and.w	r2, r2, #31
 8004f58:	2a09      	cmp	r2, #9
 8004f5a:	f43f aedf 	beq.w	8004d1c <HAL_ADC_IRQHandler+0x58>
 8004f5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f62:	f43f aedb 	beq.w	8004d1c <HAL_ADC_IRQHandler+0x58>
 8004f66:	4a46      	ldr	r2, [pc, #280]	@ (8005080 <HAL_ADC_IRQHandler+0x3bc>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	f43f aed7 	beq.w	8004d1c <HAL_ADC_IRQHandler+0x58>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8004f6e:	4942      	ldr	r1, [pc, #264]	@ (8005078 <HAL_ADC_IRQHandler+0x3b4>)
 8004f70:	428b      	cmp	r3, r1
 8004f72:	bf08      	it	eq
 8004f74:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8004f78:	68d2      	ldr	r2, [r2, #12]
 8004f7a:	e6d0      	b.n	8004d1e <HAL_ADC_IRQHandler+0x5a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004f7e:	f043 0310 	orr.w	r3, r3, #16
 8004f82:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f84:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004f86:	f043 0301 	orr.w	r3, r3, #1
 8004f8a:	6463      	str	r3, [r4, #68]	@ 0x44
 8004f8c:	e6e3      	b.n	8004d56 <HAL_ADC_IRQHandler+0x92>
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004f8e:	4a3d      	ldr	r2, [pc, #244]	@ (8005084 <HAL_ADC_IRQHandler+0x3c0>)
 8004f90:	6892      	ldr	r2, [r2, #8]
 8004f92:	06d0      	lsls	r0, r2, #27
 8004f94:	f43f af0a 	beq.w	8004dac <HAL_ADC_IRQHandler+0xe8>
 8004f98:	4a3a      	ldr	r2, [pc, #232]	@ (8005084 <HAL_ADC_IRQHandler+0x3c0>)
 8004f9a:	6892      	ldr	r2, [r2, #8]
 8004f9c:	f002 021f 	and.w	r2, r2, #31
 8004fa0:	2a05      	cmp	r2, #5
 8004fa2:	f43f af03 	beq.w	8004dac <HAL_ADC_IRQHandler+0xe8>
 8004fa6:	4a37      	ldr	r2, [pc, #220]	@ (8005084 <HAL_ADC_IRQHandler+0x3c0>)
 8004fa8:	6892      	ldr	r2, [r2, #8]
 8004faa:	f002 021f 	and.w	r2, r2, #31
 8004fae:	2a09      	cmp	r2, #9
 8004fb0:	f43f aefc 	beq.w	8004dac <HAL_ADC_IRQHandler+0xe8>
 8004fb4:	4a32      	ldr	r2, [pc, #200]	@ (8005080 <HAL_ADC_IRQHandler+0x3bc>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d11a      	bne.n	8004ff0 <HAL_ADC_IRQHandler+0x32c>
 8004fba:	e6f7      	b.n	8004dac <HAL_ADC_IRQHandler+0xe8>
 8004fbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fc0:	d002      	beq.n	8004fc8 <HAL_ADC_IRQHandler+0x304>
 8004fc2:	4a2d      	ldr	r2, [pc, #180]	@ (8005078 <HAL_ADC_IRQHandler+0x3b4>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d1ee      	bne.n	8004fa6 <HAL_ADC_IRQHandler+0x2e2>
 8004fc8:	4a2c      	ldr	r2, [pc, #176]	@ (800507c <HAL_ADC_IRQHandler+0x3b8>)
 8004fca:	6892      	ldr	r2, [r2, #8]
 8004fcc:	f002 021f 	and.w	r2, r2, #31
 8004fd0:	2a09      	cmp	r2, #9
 8004fd2:	f43f aeeb 	beq.w	8004dac <HAL_ADC_IRQHandler+0xe8>
 8004fd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fda:	f43f aee7 	beq.w	8004dac <HAL_ADC_IRQHandler+0xe8>
 8004fde:	4a28      	ldr	r2, [pc, #160]	@ (8005080 <HAL_ADC_IRQHandler+0x3bc>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	f43f aee3 	beq.w	8004dac <HAL_ADC_IRQHandler+0xe8>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8004fe6:	4924      	ldr	r1, [pc, #144]	@ (8005078 <HAL_ADC_IRQHandler+0x3b4>)
 8004fe8:	428b      	cmp	r3, r1
 8004fea:	bf08      	it	eq
 8004fec:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8004ff0:	68d2      	ldr	r2, [r2, #12]
 8004ff2:	e6dc      	b.n	8004dae <HAL_ADC_IRQHandler+0xea>
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8004ff4:	4a23      	ldr	r2, [pc, #140]	@ (8005084 <HAL_ADC_IRQHandler+0x3c0>)
 8004ff6:	6892      	ldr	r2, [r2, #8]
 8004ff8:	06d0      	lsls	r0, r2, #27
 8004ffa:	f43f aeff 	beq.w	8004dfc <HAL_ADC_IRQHandler+0x138>
 8004ffe:	4a21      	ldr	r2, [pc, #132]	@ (8005084 <HAL_ADC_IRQHandler+0x3c0>)
 8005000:	6892      	ldr	r2, [r2, #8]
 8005002:	f002 021f 	and.w	r2, r2, #31
 8005006:	2a06      	cmp	r2, #6
 8005008:	f43f aef8 	beq.w	8004dfc <HAL_ADC_IRQHandler+0x138>
 800500c:	4a1d      	ldr	r2, [pc, #116]	@ (8005084 <HAL_ADC_IRQHandler+0x3c0>)
 800500e:	6892      	ldr	r2, [r2, #8]
 8005010:	f002 021f 	and.w	r2, r2, #31
 8005014:	2a07      	cmp	r2, #7
 8005016:	f43f aef1 	beq.w	8004dfc <HAL_ADC_IRQHandler+0x138>
 800501a:	4a19      	ldr	r2, [pc, #100]	@ (8005080 <HAL_ADC_IRQHandler+0x3bc>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d11a      	bne.n	8005056 <HAL_ADC_IRQHandler+0x392>
 8005020:	e6ec      	b.n	8004dfc <HAL_ADC_IRQHandler+0x138>
 8005022:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005026:	d002      	beq.n	800502e <HAL_ADC_IRQHandler+0x36a>
 8005028:	4a13      	ldr	r2, [pc, #76]	@ (8005078 <HAL_ADC_IRQHandler+0x3b4>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d1ee      	bne.n	800500c <HAL_ADC_IRQHandler+0x348>
 800502e:	4a13      	ldr	r2, [pc, #76]	@ (800507c <HAL_ADC_IRQHandler+0x3b8>)
 8005030:	6892      	ldr	r2, [r2, #8]
 8005032:	f002 021f 	and.w	r2, r2, #31
 8005036:	2a07      	cmp	r2, #7
 8005038:	f43f aee0 	beq.w	8004dfc <HAL_ADC_IRQHandler+0x138>
 800503c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005040:	f43f aedc 	beq.w	8004dfc <HAL_ADC_IRQHandler+0x138>
 8005044:	4a0e      	ldr	r2, [pc, #56]	@ (8005080 <HAL_ADC_IRQHandler+0x3bc>)
 8005046:	4293      	cmp	r3, r2
 8005048:	f43f aed8 	beq.w	8004dfc <HAL_ADC_IRQHandler+0x138>
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800504c:	490a      	ldr	r1, [pc, #40]	@ (8005078 <HAL_ADC_IRQHandler+0x3b4>)
 800504e:	428b      	cmp	r3, r1
 8005050:	bf08      	it	eq
 8005052:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8005056:	68d2      	ldr	r2, [r2, #12]
 8005058:	e6d1      	b.n	8004dfe <HAL_ADC_IRQHandler+0x13a>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800505a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800505c:	f043 0310 	orr.w	r3, r3, #16
 8005060:	6423      	str	r3, [r4, #64]	@ 0x40
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005062:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005064:	f043 0301 	orr.w	r3, r3, #1
 8005068:	6463      	str	r3, [r4, #68]	@ 0x44
 800506a:	e6dd      	b.n	8004e28 <HAL_ADC_IRQHandler+0x164>
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800506c:	4b03      	ldr	r3, [pc, #12]	@ (800507c <HAL_ADC_IRQHandler+0x3b8>)
 800506e:	e71f      	b.n	8004eb0 <HAL_ADC_IRQHandler+0x1ec>
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 8005076:	e722      	b.n	8004ebe <HAL_ADC_IRQHandler+0x1fa>
 8005078:	50000100 	.word	0x50000100
 800507c:	50000300 	.word	0x50000300
 8005080:	50000400 	.word	0x50000400
 8005084:	50000700 	.word	0x50000700

08005088 <HAL_ADC_ConfigChannel>:
{
 8005088:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800508a:	4605      	mov	r5, r0
  __IO uint32_t wait_loop_index = 0U;
 800508c:	2300      	movs	r3, #0
 800508e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8005090:	f895 303c 	ldrb.w	r3, [r5, #60]	@ 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005094:	68c8      	ldr	r0, [r1, #12]
  __HAL_LOCK(hadc);
 8005096:	2b01      	cmp	r3, #1
 8005098:	f000 816a 	beq.w	8005370 <HAL_ADC_ConfigChannel+0x2e8>
 800509c:	2301      	movs	r3, #1
 800509e:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80050a2:	682b      	ldr	r3, [r5, #0]
 80050a4:	689a      	ldr	r2, [r3, #8]
 80050a6:	0757      	lsls	r7, r2, #29
 80050a8:	f100 815c 	bmi.w	8005364 <HAL_ADC_ConfigChannel+0x2dc>
    if (sConfig->Rank < 5U)
 80050ac:	684e      	ldr	r6, [r1, #4]
      MODIFY_REG(hadc->Instance->SQR1,
 80050ae:	680c      	ldr	r4, [r1, #0]
 80050b0:	2206      	movs	r2, #6
    if (sConfig->Rank < 5U)
 80050b2:	2e04      	cmp	r6, #4
      MODIFY_REG(hadc->Instance->SQR1,
 80050b4:	fb06 f202 	mul.w	r2, r6, r2
    if (sConfig->Rank < 5U)
 80050b8:	d82c      	bhi.n	8005114 <HAL_ADC_ConfigChannel+0x8c>
      MODIFY_REG(hadc->Instance->SQR1,
 80050ba:	6b1e      	ldr	r6, [r3, #48]	@ 0x30
 80050bc:	271f      	movs	r7, #31
 80050be:	4097      	lsls	r7, r2
 80050c0:	ea26 0607 	bic.w	r6, r6, r7
 80050c4:	fa04 f202 	lsl.w	r2, r4, r2
 80050c8:	4332      	orrs	r2, r6
 80050ca:	631a      	str	r2, [r3, #48]	@ 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80050cc:	689a      	ldr	r2, [r3, #8]
 80050ce:	f012 0f0c 	tst.w	r2, #12
 80050d2:	d158      	bne.n	8005186 <HAL_ADC_ConfigChannel+0xfe>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80050d4:	2c09      	cmp	r4, #9
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80050d6:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80050da:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80050de:	f04f 0607 	mov.w	r6, #7
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80050e2:	d93c      	bls.n	800515e <HAL_ADC_ConfigChannel+0xd6>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80050e4:	699f      	ldr	r7, [r3, #24]
 80050e6:	3a1e      	subs	r2, #30
 80050e8:	4096      	lsls	r6, r2
 80050ea:	ea27 0606 	bic.w	r6, r7, r6
 80050ee:	fa0c f202 	lsl.w	r2, ip, r2
 80050f2:	4332      	orrs	r2, r6
 80050f4:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80050f6:	68da      	ldr	r2, [r3, #12]
 80050f8:	694e      	ldr	r6, [r1, #20]
 80050fa:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80050fe:	0052      	lsls	r2, r2, #1
 8005100:	4096      	lsls	r6, r2
    switch (sConfig->OffsetNumber)
 8005102:	690a      	ldr	r2, [r1, #16]
 8005104:	3a01      	subs	r2, #1
      MODIFY_REG(hadc->Instance->OFR1               ,
 8005106:	06a7      	lsls	r7, r4, #26
    switch (sConfig->OffsetNumber)
 8005108:	2a03      	cmp	r2, #3
 800510a:	d86b      	bhi.n	80051e4 <HAL_ADC_ConfigChannel+0x15c>
 800510c:	e8df f002 	tbb	[pc, r2]
 8005110:	5f544931 	.word	0x5f544931
    else if (sConfig->Rank < 10U)
 8005114:	2e09      	cmp	r6, #9
 8005116:	d80a      	bhi.n	800512e <HAL_ADC_ConfigChannel+0xa6>
      MODIFY_REG(hadc->Instance->SQR2,
 8005118:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 800511a:	3a1e      	subs	r2, #30
 800511c:	271f      	movs	r7, #31
 800511e:	4097      	lsls	r7, r2
 8005120:	ea26 0607 	bic.w	r6, r6, r7
 8005124:	fa04 f202 	lsl.w	r2, r4, r2
 8005128:	4332      	orrs	r2, r6
 800512a:	635a      	str	r2, [r3, #52]	@ 0x34
 800512c:	e7ce      	b.n	80050cc <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 800512e:	2e0e      	cmp	r6, #14
 8005130:	f04f 061f 	mov.w	r6, #31
 8005134:	d809      	bhi.n	800514a <HAL_ADC_ConfigChannel+0xc2>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8005136:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
 8005138:	3a3c      	subs	r2, #60	@ 0x3c
 800513a:	4096      	lsls	r6, r2
 800513c:	ea27 0606 	bic.w	r6, r7, r6
 8005140:	fa04 f202 	lsl.w	r2, r4, r2
 8005144:	4332      	orrs	r2, r6
 8005146:	639a      	str	r2, [r3, #56]	@ 0x38
 8005148:	e7c0      	b.n	80050cc <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800514a:	6bdf      	ldr	r7, [r3, #60]	@ 0x3c
 800514c:	3a5a      	subs	r2, #90	@ 0x5a
 800514e:	4096      	lsls	r6, r2
 8005150:	ea27 0606 	bic.w	r6, r7, r6
 8005154:	fa04 f202 	lsl.w	r2, r4, r2
 8005158:	4332      	orrs	r2, r6
 800515a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800515c:	e7b6      	b.n	80050cc <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800515e:	695f      	ldr	r7, [r3, #20]
 8005160:	4096      	lsls	r6, r2
 8005162:	ea27 0606 	bic.w	r6, r7, r6
 8005166:	fa0c fc02 	lsl.w	ip, ip, r2
 800516a:	ea46 060c 	orr.w	r6, r6, ip
 800516e:	615e      	str	r6, [r3, #20]
 8005170:	e7c1      	b.n	80050f6 <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8005172:	f8d3 c060 	ldr.w	ip, [r3, #96]	@ 0x60
 8005176:	4a7f      	ldr	r2, [pc, #508]	@ (8005374 <HAL_ADC_ConfigChannel+0x2ec>)
 8005178:	ea0c 0202 	and.w	r2, ip, r2
 800517c:	433a      	orrs	r2, r7
 800517e:	4332      	orrs	r2, r6
 8005180:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005184:	661a      	str	r2, [r3, #96]	@ 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005186:	689a      	ldr	r2, [r3, #8]
 8005188:	f002 0203 	and.w	r2, r2, #3
 800518c:	2a01      	cmp	r2, #1
 800518e:	d14d      	bne.n	800522c <HAL_ADC_ConfigChannel+0x1a4>
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	07d6      	lsls	r6, r2, #31
 8005194:	d54a      	bpl.n	800522c <HAL_ADC_ConfigChannel+0x1a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005196:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8005198:	2300      	movs	r3, #0
 800519a:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
}
 800519e:	b003      	add	sp, #12
 80051a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 80051a2:	f8d3 c064 	ldr.w	ip, [r3, #100]	@ 0x64
 80051a6:	4a73      	ldr	r2, [pc, #460]	@ (8005374 <HAL_ADC_ConfigChannel+0x2ec>)
 80051a8:	ea0c 0202 	and.w	r2, ip, r2
 80051ac:	433a      	orrs	r2, r7
 80051ae:	4332      	orrs	r2, r6
 80051b0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80051b4:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 80051b6:	e7e6      	b.n	8005186 <HAL_ADC_ConfigChannel+0xfe>
      MODIFY_REG(hadc->Instance->OFR3               ,
 80051b8:	f8d3 c068 	ldr.w	ip, [r3, #104]	@ 0x68
 80051bc:	4a6d      	ldr	r2, [pc, #436]	@ (8005374 <HAL_ADC_ConfigChannel+0x2ec>)
 80051be:	ea0c 0202 	and.w	r2, ip, r2
 80051c2:	433a      	orrs	r2, r7
 80051c4:	4332      	orrs	r2, r6
 80051c6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80051ca:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 80051cc:	e7db      	b.n	8005186 <HAL_ADC_ConfigChannel+0xfe>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80051ce:	f8d3 c06c 	ldr.w	ip, [r3, #108]	@ 0x6c
 80051d2:	4a68      	ldr	r2, [pc, #416]	@ (8005374 <HAL_ADC_ConfigChannel+0x2ec>)
 80051d4:	ea0c 0202 	and.w	r2, ip, r2
 80051d8:	433a      	orrs	r2, r7
 80051da:	4332      	orrs	r2, r6
 80051dc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80051e0:	66da      	str	r2, [r3, #108]	@ 0x6c
 80051e2:	e7d0      	b.n	8005186 <HAL_ADC_ConfigChannel+0xfe>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80051e4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80051e6:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80051ea:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80051ec:	bf02      	ittt	eq
 80051ee:	6e1a      	ldreq	r2, [r3, #96]	@ 0x60
 80051f0:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 80051f4:	661a      	streq	r2, [r3, #96]	@ 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80051f6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80051f8:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80051fc:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80051fe:	bf02      	ittt	eq
 8005200:	6e5a      	ldreq	r2, [r3, #100]	@ 0x64
 8005202:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005206:	665a      	streq	r2, [r3, #100]	@ 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005208:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800520a:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 800520e:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8005210:	bf02      	ittt	eq
 8005212:	6e9a      	ldreq	r2, [r3, #104]	@ 0x68
 8005214:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005218:	669a      	streq	r2, [r3, #104]	@ 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800521a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800521c:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8005220:	42ba      	cmp	r2, r7
 8005222:	d1b0      	bne.n	8005186 <HAL_ADC_ConfigChannel+0xfe>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005224:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005226:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800522a:	e7d9      	b.n	80051e0 <HAL_ADC_ConfigChannel+0x158>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800522c:	2201      	movs	r2, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800522e:	2801      	cmp	r0, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005230:	fa02 f204 	lsl.w	r2, r2, r4
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005234:	d047      	beq.n	80052c6 <HAL_ADC_ConfigChannel+0x23e>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005236:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800523a:	ea21 0202 	bic.w	r2, r1, r2
 800523e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005242:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005246:	d164      	bne.n	8005312 <HAL_ADC_ConfigChannel+0x28a>
 8005248:	494b      	ldr	r1, [pc, #300]	@ (8005378 <HAL_ADC_ConfigChannel+0x2f0>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800524a:	2c10      	cmp	r4, #16
 800524c:	d166      	bne.n	800531c <HAL_ADC_ConfigChannel+0x294>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800524e:	688a      	ldr	r2, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005250:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005254:	d19f      	bne.n	8005196 <HAL_ADC_ConfigChannel+0x10e>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005256:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800525a:	4a48      	ldr	r2, [pc, #288]	@ (800537c <HAL_ADC_ConfigChannel+0x2f4>)
 800525c:	d009      	beq.n	8005272 <HAL_ADC_ConfigChannel+0x1ea>
 800525e:	4293      	cmp	r3, r2
 8005260:	d069      	beq.n	8005336 <HAL_ADC_ConfigChannel+0x2ae>
 8005262:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8005266:	4293      	cmp	r3, r2
 8005268:	4845      	ldr	r0, [pc, #276]	@ (8005380 <HAL_ADC_ConfigChannel+0x2f8>)
 800526a:	d067      	beq.n	800533c <HAL_ADC_ConfigChannel+0x2b4>
 800526c:	4283      	cmp	r3, r0
 800526e:	bf18      	it	ne
 8005270:	2200      	movne	r2, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005272:	6898      	ldr	r0, [r3, #8]
 8005274:	f000 0003 	and.w	r0, r0, #3
 8005278:	2801      	cmp	r0, #1
 800527a:	d102      	bne.n	8005282 <HAL_ADC_ConfigChannel+0x1fa>
 800527c:	6818      	ldr	r0, [r3, #0]
 800527e:	07c0      	lsls	r0, r0, #31
 8005280:	d470      	bmi.n	8005364 <HAL_ADC_ConfigChannel+0x2dc>
 8005282:	b13a      	cbz	r2, 8005294 <HAL_ADC_ConfigChannel+0x20c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005284:	6890      	ldr	r0, [r2, #8]
 8005286:	f000 0003 	and.w	r0, r0, #3
 800528a:	2801      	cmp	r0, #1
 800528c:	d102      	bne.n	8005294 <HAL_ADC_ConfigChannel+0x20c>
 800528e:	6812      	ldr	r2, [r2, #0]
 8005290:	07d2      	lsls	r2, r2, #31
 8005292:	d467      	bmi.n	8005364 <HAL_ADC_ConfigChannel+0x2dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005294:	2c10      	cmp	r4, #16
 8005296:	d153      	bne.n	8005340 <HAL_ADC_ConfigChannel+0x2b8>
 8005298:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800529c:	f47f af7b 	bne.w	8005196 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80052a0:	688b      	ldr	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80052a2:	4a38      	ldr	r2, [pc, #224]	@ (8005384 <HAL_ADC_ConfigChannel+0x2fc>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80052a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80052a8:	608b      	str	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80052aa:	4b37      	ldr	r3, [pc, #220]	@ (8005388 <HAL_ADC_ConfigChannel+0x300>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80052b2:	220a      	movs	r2, #10
 80052b4:	4353      	muls	r3, r2
            wait_loop_index--;
 80052b6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80052b8:	9b01      	ldr	r3, [sp, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f43f af6b 	beq.w	8005196 <HAL_ADC_ConfigChannel+0x10e>
            wait_loop_index--;
 80052c0:	9b01      	ldr	r3, [sp, #4]
 80052c2:	3b01      	subs	r3, #1
 80052c4:	e7f7      	b.n	80052b6 <HAL_ADC_ConfigChannel+0x22e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80052c6:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80052ca:	2c09      	cmp	r4, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80052cc:	ea42 0200 	orr.w	r2, r2, r0
 80052d0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80052d4:	6888      	ldr	r0, [r1, #8]
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80052d6:	d90c      	bls.n	80052f2 <HAL_ADC_ConfigChannel+0x26a>
        MODIFY_REG(hadc->Instance->SMPR2,
 80052d8:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80052dc:	6999      	ldr	r1, [r3, #24]
 80052de:	3a1b      	subs	r2, #27
 80052e0:	2607      	movs	r6, #7
 80052e2:	4096      	lsls	r6, r2
 80052e4:	ea21 0106 	bic.w	r1, r1, r6
 80052e8:	fa00 f202 	lsl.w	r2, r0, r2
 80052ec:	430a      	orrs	r2, r1
 80052ee:	619a      	str	r2, [r3, #24]
 80052f0:	e7a7      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ba>
        MODIFY_REG(hadc->Instance->SMPR1,
 80052f2:	1c61      	adds	r1, r4, #1
 80052f4:	695a      	ldr	r2, [r3, #20]
 80052f6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80052fa:	2607      	movs	r6, #7
 80052fc:	408e      	lsls	r6, r1
 80052fe:	ea22 0206 	bic.w	r2, r2, r6
 8005302:	fa00 f101 	lsl.w	r1, r0, r1
 8005306:	430a      	orrs	r2, r1
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005308:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 800530c:	615a      	str	r2, [r3, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800530e:	f43f af42 	beq.w	8005196 <HAL_ADC_ConfigChannel+0x10e>
 8005312:	4a1a      	ldr	r2, [pc, #104]	@ (800537c <HAL_ADC_ConfigChannel+0x2f4>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d097      	beq.n	8005248 <HAL_ADC_ConfigChannel+0x1c0>
 8005318:	491c      	ldr	r1, [pc, #112]	@ (800538c <HAL_ADC_ConfigChannel+0x304>)
 800531a:	e796      	b.n	800524a <HAL_ADC_ConfigChannel+0x1c2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800531c:	2c11      	cmp	r4, #17
 800531e:	d103      	bne.n	8005328 <HAL_ADC_ConfigChannel+0x2a0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005320:	688a      	ldr	r2, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8005322:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8005326:	e795      	b.n	8005254 <HAL_ADC_ConfigChannel+0x1cc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005328:	2c12      	cmp	r4, #18
 800532a:	f47f af34 	bne.w	8005196 <HAL_ADC_ConfigChannel+0x10e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800532e:	688a      	ldr	r2, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005330:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8005334:	e78e      	b.n	8005254 <HAL_ADC_ConfigChannel+0x1cc>
 8005336:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800533a:	e79a      	b.n	8005272 <HAL_ADC_ConfigChannel+0x1ea>
 800533c:	4602      	mov	r2, r0
 800533e:	e798      	b.n	8005272 <HAL_ADC_ConfigChannel+0x1ea>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005340:	2c11      	cmp	r4, #17
 8005342:	d108      	bne.n	8005356 <HAL_ADC_ConfigChannel+0x2ce>
 8005344:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005348:	f47f af25 	bne.w	8005196 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800534c:	688b      	ldr	r3, [r1, #8]
 800534e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8005352:	608b      	str	r3, [r1, #8]
 8005354:	e71f      	b.n	8005196 <HAL_ADC_ConfigChannel+0x10e>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005356:	2c12      	cmp	r4, #18
 8005358:	f47f af1d 	bne.w	8005196 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800535c:	688b      	ldr	r3, [r1, #8]
 800535e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005362:	e7f6      	b.n	8005352 <HAL_ADC_ConfigChannel+0x2ca>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005364:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8005366:	f043 0320 	orr.w	r3, r3, #32
 800536a:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 800536c:	2001      	movs	r0, #1
 800536e:	e713      	b.n	8005198 <HAL_ADC_ConfigChannel+0x110>
  __HAL_LOCK(hadc);
 8005370:	2002      	movs	r0, #2
 8005372:	e714      	b.n	800519e <HAL_ADC_ConfigChannel+0x116>
 8005374:	83fff000 	.word	0x83fff000
 8005378:	50000300 	.word	0x50000300
 800537c:	50000100 	.word	0x50000100
 8005380:	50000500 	.word	0x50000500
 8005384:	000f4240 	.word	0x000f4240
 8005388:	2000000c 	.word	0x2000000c
 800538c:	50000700 	.word	0x50000700

08005390 <HAL_ADCEx_MultiModeConfigChannel>:
{
 8005390:	b5f0      	push	{r4, r5, r6, r7, lr}
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005392:	6804      	ldr	r4, [r0, #0]
 8005394:	4b3c      	ldr	r3, [pc, #240]	@ (8005488 <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 8005396:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
{
 800539a:	4605      	mov	r5, r0
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800539c:	d009      	beq.n	80053b2 <HAL_ADCEx_MultiModeConfigChannel+0x22>
 800539e:	429c      	cmp	r4, r3
 80053a0:	d047      	beq.n	8005432 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
 80053a2:	4a3a      	ldr	r2, [pc, #232]	@ (800548c <HAL_ADCEx_MultiModeConfigChannel+0xfc>)
 80053a4:	4294      	cmp	r4, r2
 80053a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80053aa:	d002      	beq.n	80053b2 <HAL_ADCEx_MultiModeConfigChannel+0x22>
 80053ac:	429c      	cmp	r4, r3
 80053ae:	d166      	bne.n	800547e <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80053b0:	4613      	mov	r3, r2
  __HAL_LOCK(hadc);
 80053b2:	f895 203c 	ldrb.w	r2, [r5, #60]	@ 0x3c
 80053b6:	2a01      	cmp	r2, #1
 80053b8:	d063      	beq.n	8005482 <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 80053ba:	2201      	movs	r2, #1
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80053bc:	6808      	ldr	r0, [r1, #0]
  __HAL_LOCK(hadc);
 80053be:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80053c2:	68a2      	ldr	r2, [r4, #8]
 80053c4:	0752      	lsls	r2, r2, #29
 80053c6:	d454      	bmi.n	8005472 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80053c8:	689a      	ldr	r2, [r3, #8]
 80053ca:	0757      	lsls	r7, r2, #29
 80053cc:	d451      	bmi.n	8005472 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80053ce:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
 80053d2:	d031      	beq.n	8005438 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80053d4:	4f2c      	ldr	r7, [pc, #176]	@ (8005488 <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 80053d6:	4a2e      	ldr	r2, [pc, #184]	@ (8005490 <HAL_ADCEx_MultiModeConfigChannel+0x100>)
 80053d8:	4e2e      	ldr	r6, [pc, #184]	@ (8005494 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 80053da:	42bc      	cmp	r4, r7
 80053dc:	bf08      	it	eq
 80053de:	4632      	moveq	r2, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80053e0:	b360      	cbz	r0, 800543c <HAL_ADCEx_MultiModeConfigChannel+0xac>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80053e2:	6897      	ldr	r7, [r2, #8]
 80053e4:	f895 c030 	ldrb.w	ip, [r5, #48]	@ 0x30
 80053e8:	684e      	ldr	r6, [r1, #4]
 80053ea:	f427 4760 	bic.w	r7, r7, #57344	@ 0xe000
 80053ee:	ea46 364c 	orr.w	r6, r6, ip, lsl #13
 80053f2:	433e      	orrs	r6, r7
 80053f4:	6096      	str	r6, [r2, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80053f6:	68a6      	ldr	r6, [r4, #8]
 80053f8:	f006 0603 	and.w	r6, r6, #3
 80053fc:	2e01      	cmp	r6, #1
 80053fe:	d102      	bne.n	8005406 <HAL_ADCEx_MultiModeConfigChannel+0x76>
 8005400:	6824      	ldr	r4, [r4, #0]
 8005402:	07e6      	lsls	r6, r4, #31
 8005404:	d410      	bmi.n	8005428 <HAL_ADCEx_MultiModeConfigChannel+0x98>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005406:	689c      	ldr	r4, [r3, #8]
 8005408:	f004 0403 	and.w	r4, r4, #3
 800540c:	2c01      	cmp	r4, #1
 800540e:	d102      	bne.n	8005416 <HAL_ADCEx_MultiModeConfigChannel+0x86>
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	07dc      	lsls	r4, r3, #31
 8005414:	d408      	bmi.n	8005428 <HAL_ADCEx_MultiModeConfigChannel+0x98>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005416:	6893      	ldr	r3, [r2, #8]
 8005418:	6889      	ldr	r1, [r1, #8]
 800541a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800541e:	4308      	orrs	r0, r1
 8005420:	f023 030f 	bic.w	r3, r3, #15
 8005424:	4318      	orrs	r0, r3
 8005426:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005428:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800542a:	2300      	movs	r3, #0
 800542c:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
} 
 8005430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005432:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005436:	e7bc      	b.n	80053b2 <HAL_ADCEx_MultiModeConfigChannel+0x22>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005438:	4a16      	ldr	r2, [pc, #88]	@ (8005494 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 800543a:	e7d1      	b.n	80053e0 <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800543c:	6891      	ldr	r1, [r2, #8]
 800543e:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005442:	6091      	str	r1, [r2, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005444:	68a1      	ldr	r1, [r4, #8]
 8005446:	f001 0103 	and.w	r1, r1, #3
 800544a:	2901      	cmp	r1, #1
 800544c:	d102      	bne.n	8005454 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 800544e:	6821      	ldr	r1, [r4, #0]
 8005450:	07c9      	lsls	r1, r1, #31
 8005452:	d4e9      	bmi.n	8005428 <HAL_ADCEx_MultiModeConfigChannel+0x98>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005454:	6899      	ldr	r1, [r3, #8]
 8005456:	f001 0103 	and.w	r1, r1, #3
 800545a:	2901      	cmp	r1, #1
 800545c:	d102      	bne.n	8005464 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	07db      	lsls	r3, r3, #31
 8005462:	d4e1      	bmi.n	8005428 <HAL_ADCEx_MultiModeConfigChannel+0x98>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8005464:	6893      	ldr	r3, [r2, #8]
 8005466:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800546a:	f023 030f 	bic.w	r3, r3, #15
 800546e:	6093      	str	r3, [r2, #8]
 8005470:	e7da      	b.n	8005428 <HAL_ADCEx_MultiModeConfigChannel+0x98>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005472:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8005474:	f043 0320 	orr.w	r3, r3, #32
 8005478:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 800547a:	2001      	movs	r0, #1
 800547c:	e7d5      	b.n	800542a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
    return HAL_ERROR;
 800547e:	2001      	movs	r0, #1
 8005480:	e7d6      	b.n	8005430 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
  __HAL_LOCK(hadc);
 8005482:	2002      	movs	r0, #2
 8005484:	e7d4      	b.n	8005430 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8005486:	bf00      	nop
 8005488:	50000100 	.word	0x50000100
 800548c:	50000400 	.word	0x50000400
 8005490:	50000700 	.word	0x50000700
 8005494:	50000300 	.word	0x50000300

08005498 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005498:	4907      	ldr	r1, [pc, #28]	@ (80054b8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800549a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800549c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054a0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054a2:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054a4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054a8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80054b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80054b4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80054b6:	4770      	bx	lr
 80054b8:	e000ed00 	.word	0xe000ed00

080054bc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054bc:	4b16      	ldr	r3, [pc, #88]	@ (8005518 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054be:	b530      	push	{r4, r5, lr}
 80054c0:	68dc      	ldr	r4, [r3, #12]
 80054c2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054c6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054ca:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054cc:	2b04      	cmp	r3, #4
 80054ce:	bf28      	it	cs
 80054d0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054d2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054d4:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054d8:	bf8c      	ite	hi
 80054da:	3c03      	subhi	r4, #3
 80054dc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054de:	fa05 f303 	lsl.w	r3, r5, r3
 80054e2:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80054e6:	40a5      	lsls	r5, r4
 80054e8:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054ec:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 80054ee:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054f0:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054f4:	bfac      	ite	ge
 80054f6:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054fa:	4a08      	ldrlt	r2, [pc, #32]	@ (800551c <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054fc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005500:	bfb8      	it	lt
 8005502:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005506:	b2db      	uxtb	r3, r3
 8005508:	bfaa      	itet	ge
 800550a:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800550e:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005510:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005514:	bd30      	pop	{r4, r5, pc}
 8005516:	bf00      	nop
 8005518:	e000ed00 	.word	0xe000ed00
 800551c:	e000ed14 	.word	0xe000ed14

08005520 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005520:	2800      	cmp	r0, #0
 8005522:	db07      	blt.n	8005534 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005524:	0941      	lsrs	r1, r0, #5
 8005526:	4a04      	ldr	r2, [pc, #16]	@ (8005538 <HAL_NVIC_EnableIRQ+0x18>)
 8005528:	f000 001f 	and.w	r0, r0, #31
 800552c:	2301      	movs	r3, #1
 800552e:	4083      	lsls	r3, r0
 8005530:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	e000e100 	.word	0xe000e100

0800553c <DMA_CalcBaseAndBitshift>:
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800553c:	6802      	ldr	r2, [r0, #0]
 800553e:	4b0a      	ldr	r3, [pc, #40]	@ (8005568 <DMA_CalcBaseAndBitshift+0x2c>)
 8005540:	429a      	cmp	r2, r3
 8005542:	f04f 0114 	mov.w	r1, #20
 8005546:	d808      	bhi.n	800555a <DMA_CalcBaseAndBitshift+0x1e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005548:	4b08      	ldr	r3, [pc, #32]	@ (800556c <DMA_CalcBaseAndBitshift+0x30>)
 800554a:	4413      	add	r3, r2
 800554c:	4a08      	ldr	r2, [pc, #32]	@ (8005570 <DMA_CalcBaseAndBitshift+0x34>)
 800554e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005552:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8005554:	e9c0 230f 	strd	r2, r3, [r0, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8005558:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800555a:	4b06      	ldr	r3, [pc, #24]	@ (8005574 <DMA_CalcBaseAndBitshift+0x38>)
 800555c:	4413      	add	r3, r2
 800555e:	4a06      	ldr	r2, [pc, #24]	@ (8005578 <DMA_CalcBaseAndBitshift+0x3c>)
 8005560:	fbb3 f3f1 	udiv	r3, r3, r1
 8005564:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 8005566:	e7f5      	b.n	8005554 <DMA_CalcBaseAndBitshift+0x18>
 8005568:	40020407 	.word	0x40020407
 800556c:	bffdfff8 	.word	0xbffdfff8
 8005570:	40020000 	.word	0x40020000
 8005574:	bffdfbf8 	.word	0xbffdfbf8
 8005578:	40020400 	.word	0x40020400

0800557c <HAL_DMA_Init>:
{
 800557c:	b538      	push	{r3, r4, r5, lr}
  if(NULL == hdma)
 800557e:	4604      	mov	r4, r0
 8005580:	b1e0      	cbz	r0, 80055bc <HAL_DMA_Init+0x40>
  tmp |=  hdma->Init.Direction        |
 8005582:	e9d0 3501 	ldrd	r3, r5, [r0, #4]
 8005586:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005588:	68c5      	ldr	r5, [r0, #12]
  tmp = hdma->Instance->CCR;
 800558a:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800558c:	432b      	orrs	r3, r5
 800558e:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8005590:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005592:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005594:	6945      	ldr	r5, [r0, #20]
 8005596:	432b      	orrs	r3, r5
 8005598:	6985      	ldr	r5, [r0, #24]
 800559a:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800559c:	69c5      	ldr	r5, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800559e:	f422 527f 	bic.w	r2, r2, #16320	@ 0x3fc0
 80055a2:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 80055a6:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80055a8:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 80055aa:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 80055ac:	f7ff ffc6 	bl	800553c <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055b0:	2000      	movs	r0, #0
  hdma->Lock = HAL_UNLOCKED;
 80055b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055b6:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 80055b8:	8423      	strh	r3, [r4, #32]
}
 80055ba:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80055bc:	2001      	movs	r0, #1
 80055be:	e7fc      	b.n	80055ba <HAL_DMA_Init+0x3e>

080055c0 <HAL_DMA_Start_IT>:
{
 80055c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80055c2:	f890 4020 	ldrb.w	r4, [r0, #32]
 80055c6:	2c01      	cmp	r4, #1
 80055c8:	d033      	beq.n	8005632 <HAL_DMA_Start_IT+0x72>
  if(HAL_DMA_STATE_READY == hdma->State)
 80055ca:	f890 5021 	ldrb.w	r5, [r0, #33]	@ 0x21
  __HAL_LOCK(hdma);
 80055ce:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80055d0:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 80055d2:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80055d6:	f04f 0400 	mov.w	r4, #0
 80055da:	d128      	bne.n	800562e <HAL_DMA_Start_IT+0x6e>
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055dc:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_BUSY;
 80055de:	2602      	movs	r6, #2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80055e0:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 80055e2:	f880 6021 	strb.w	r6, [r0, #33]	@ 0x21
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80055e6:	6826      	ldr	r6, [r4, #0]
 80055e8:	f026 0601 	bic.w	r6, r6, #1
 80055ec:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80055ee:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	@ 0x3c
 80055f2:	40bd      	lsls	r5, r7
 80055f4:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80055f6:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80055f8:	6843      	ldr	r3, [r0, #4]
 80055fa:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80055fc:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = DstAddress;
 80055fe:	bf0b      	itete	eq
 8005600:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8005602:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005604:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8005606:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8005608:	b14b      	cbz	r3, 800561e <HAL_DMA_Start_IT+0x5e>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800560a:	6823      	ldr	r3, [r4, #0]
 800560c:	f043 030e 	orr.w	r3, r3, #14
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005610:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	f043 0301 	orr.w	r3, r3, #1
 8005618:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800561a:	2000      	movs	r0, #0
}
 800561c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800561e:	6823      	ldr	r3, [r4, #0]
 8005620:	f043 030a 	orr.w	r3, r3, #10
 8005624:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005626:	6823      	ldr	r3, [r4, #0]
 8005628:	f023 0304 	bic.w	r3, r3, #4
 800562c:	e7f0      	b.n	8005610 <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 800562e:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_LOCK(hdma);
 8005632:	2002      	movs	r0, #2
 8005634:	e7f2      	b.n	800561c <HAL_DMA_Start_IT+0x5c>

08005636 <HAL_DMA_Abort>:
  if(NULL == hdma)
 8005636:	b140      	cbz	r0, 800564a <HAL_DMA_Abort+0x14>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005638:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800563c:	2b02      	cmp	r3, #2
 800563e:	d006      	beq.n	800564e <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005640:	2304      	movs	r3, #4
 8005642:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8005644:	2300      	movs	r3, #0
 8005646:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 800564a:	2001      	movs	r0, #1
 800564c:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800564e:	6803      	ldr	r3, [r0, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	f022 020e 	bic.w	r2, r2, #14
 8005656:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	f022 0201 	bic.w	r2, r2, #1
 800565e:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005660:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
 8005664:	2301      	movs	r3, #1
 8005666:	408b      	lsls	r3, r1
 8005668:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hdma);
 800566a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800566e:	8403      	strh	r3, [r0, #32]
  return HAL_OK;
 8005670:	2000      	movs	r0, #0
}
 8005672:	4770      	bx	lr

08005674 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005674:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005676:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8005678:	6803      	ldr	r3, [r0, #0]
{
 800567a:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800567c:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800567e:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005680:	2404      	movs	r4, #4
 8005682:	4094      	lsls	r4, r2
 8005684:	4234      	tst	r4, r6
 8005686:	d00e      	beq.n	80056a6 <HAL_DMA_IRQHandler+0x32>
 8005688:	f015 0f04 	tst.w	r5, #4
 800568c:	d00b      	beq.n	80056a6 <HAL_DMA_IRQHandler+0x32>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	0692      	lsls	r2, r2, #26
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005692:	bf5e      	ittt	pl
 8005694:	681a      	ldrpl	r2, [r3, #0]
 8005696:	f022 0204 	bicpl.w	r2, r2, #4
 800569a:	601a      	strpl	r2, [r3, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 800569c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800569e:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 80056a0:	b363      	cbz	r3, 80056fc <HAL_DMA_IRQHandler+0x88>
}
 80056a2:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80056a4:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80056a6:	2402      	movs	r4, #2
 80056a8:	4094      	lsls	r4, r2
 80056aa:	4234      	tst	r4, r6
 80056ac:	d012      	beq.n	80056d4 <HAL_DMA_IRQHandler+0x60>
 80056ae:	f015 0f02 	tst.w	r5, #2
 80056b2:	d00f      	beq.n	80056d4 <HAL_DMA_IRQHandler+0x60>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	0695      	lsls	r5, r2, #26
 80056b8:	d406      	bmi.n	80056c8 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	f022 020a 	bic.w	r2, r2, #10
 80056c0:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80056c2:	2301      	movs	r3, #1
 80056c4:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 80056c8:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80056ca:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 80056cc:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80056d0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80056d2:	e7e5      	b.n	80056a0 <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80056d4:	2408      	movs	r4, #8
 80056d6:	4094      	lsls	r4, r2
 80056d8:	4234      	tst	r4, r6
 80056da:	d00f      	beq.n	80056fc <HAL_DMA_IRQHandler+0x88>
 80056dc:	072c      	lsls	r4, r5, #28
 80056de:	d50d      	bpl.n	80056fc <HAL_DMA_IRQHandler+0x88>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80056e0:	681c      	ldr	r4, [r3, #0]
 80056e2:	f024 040e 	bic.w	r4, r4, #14
 80056e6:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80056e8:	2301      	movs	r3, #1
 80056ea:	fa03 f202 	lsl.w	r2, r3, r2
 80056ee:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80056f0:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 80056f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80056f6:	8403      	strh	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 80056f8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80056fa:	e7d1      	b.n	80056a0 <HAL_DMA_IRQHandler+0x2c>
}
 80056fc:	bc70      	pop	{r4, r5, r6}
 80056fe:	4770      	bx	lr

08005700 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8005700:	6b80      	ldr	r0, [r0, #56]	@ 0x38
}
 8005702:	4770      	bx	lr

08005704 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005704:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005708:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 8005888 <HAL_GPIO_Init+0x184>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800570c:	4c5c      	ldr	r4, [pc, #368]	@ (8005880 <HAL_GPIO_Init+0x17c>)
  uint32_t position = 0x00u;
 800570e:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005710:	680a      	ldr	r2, [r1, #0]
 8005712:	fa32 f503 	lsrs.w	r5, r2, r3
 8005716:	d102      	bne.n	800571e <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8005718:	b003      	add	sp, #12
 800571a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800571e:	2501      	movs	r5, #1
 8005720:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8005724:	ea18 0202 	ands.w	r2, r8, r2
 8005728:	f000 80a0 	beq.w	800586c <HAL_GPIO_Init+0x168>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800572c:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800572e:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005730:	f006 0503 	and.w	r5, r6, #3
 8005734:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005738:	fa07 fc0e 	lsl.w	ip, r7, lr
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800573c:	1e6f      	subs	r7, r5, #1
 800573e:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005740:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005744:	d834      	bhi.n	80057b0 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 8005746:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005748:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 800574c:	68cf      	ldr	r7, [r1, #12]
 800574e:	fa07 f70e 	lsl.w	r7, r7, lr
 8005752:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8005756:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8005758:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800575a:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800575e:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8005762:	409f      	lsls	r7, r3
 8005764:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8005768:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800576a:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800576c:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005770:	688f      	ldr	r7, [r1, #8]
 8005772:	fa07 f70e 	lsl.w	r7, r7, lr
 8005776:	ea47 0708 	orr.w	r7, r7, r8
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800577a:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 800577c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800577e:	d119      	bne.n	80057b4 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 8005780:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8005784:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005788:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 800578c:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005790:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8005794:	f04f 0b0f 	mov.w	fp, #15
 8005798:	fa0b fb0a 	lsl.w	fp, fp, sl
 800579c:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80057a0:	690f      	ldr	r7, [r1, #16]
 80057a2:	fa07 f70a 	lsl.w	r7, r7, sl
 80057a6:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 80057aa:	f8c8 7020 	str.w	r7, [r8, #32]
 80057ae:	e001      	b.n	80057b4 <HAL_GPIO_Init+0xb0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057b0:	2d03      	cmp	r5, #3
 80057b2:	d1da      	bne.n	800576a <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 80057b4:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80057b6:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80057ba:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80057be:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80057c0:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80057c4:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80057c6:	d051      	beq.n	800586c <HAL_GPIO_Init+0x168>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057c8:	f8d9 5018 	ldr.w	r5, [r9, #24]
 80057cc:	f045 0501 	orr.w	r5, r5, #1
 80057d0:	f8c9 5018 	str.w	r5, [r9, #24]
 80057d4:	f8d9 5018 	ldr.w	r5, [r9, #24]
 80057d8:	f023 0703 	bic.w	r7, r3, #3
 80057dc:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 80057e0:	f005 0501 	and.w	r5, r5, #1
 80057e4:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
 80057e8:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80057ea:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057ee:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 80057f0:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80057f2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80057f6:	f04f 0e0f 	mov.w	lr, #15
 80057fa:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80057fe:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005802:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005806:	d033      	beq.n	8005870 <HAL_GPIO_Init+0x16c>
 8005808:	4d1e      	ldr	r5, [pc, #120]	@ (8005884 <HAL_GPIO_Init+0x180>)
 800580a:	42a8      	cmp	r0, r5
 800580c:	d032      	beq.n	8005874 <HAL_GPIO_Init+0x170>
 800580e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005812:	42a8      	cmp	r0, r5
 8005814:	d030      	beq.n	8005878 <HAL_GPIO_Init+0x174>
 8005816:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800581a:	42a8      	cmp	r0, r5
 800581c:	d02e      	beq.n	800587c <HAL_GPIO_Init+0x178>
 800581e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005822:	42a8      	cmp	r0, r5
 8005824:	bf14      	ite	ne
 8005826:	2505      	movne	r5, #5
 8005828:	2504      	moveq	r5, #4
 800582a:	fa05 f50c 	lsl.w	r5, r5, ip
 800582e:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005832:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR;
 8005834:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8005836:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005838:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 800583c:	bf0c      	ite	eq
 800583e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8005840:	4315      	orrne	r5, r2
        EXTI->RTSR = temp;
 8005842:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR;
 8005844:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005846:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 800584a:	bf0c      	ite	eq
 800584c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800584e:	4315      	orrne	r5, r2
        EXTI->FTSR = temp;
 8005850:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR;
 8005852:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005854:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 8005858:	bf0c      	ite	eq
 800585a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800585c:	4315      	orrne	r5, r2
        EXTI->EMR = temp;
 800585e:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR;
 8005860:	6825      	ldr	r5, [r4, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005862:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 8005864:	bf54      	ite	pl
 8005866:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8005868:	4315      	orrmi	r5, r2
        EXTI->IMR = temp;
 800586a:	6025      	str	r5, [r4, #0]
    position++;
 800586c:	3301      	adds	r3, #1
 800586e:	e74f      	b.n	8005710 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005870:	2500      	movs	r5, #0
 8005872:	e7da      	b.n	800582a <HAL_GPIO_Init+0x126>
 8005874:	2501      	movs	r5, #1
 8005876:	e7d8      	b.n	800582a <HAL_GPIO_Init+0x126>
 8005878:	2502      	movs	r5, #2
 800587a:	e7d6      	b.n	800582a <HAL_GPIO_Init+0x126>
 800587c:	2503      	movs	r5, #3
 800587e:	e7d4      	b.n	800582a <HAL_GPIO_Init+0x126>
 8005880:	40010400 	.word	0x40010400
 8005884:	48000400 	.word	0x48000400
 8005888:	40021000 	.word	0x40021000

0800588c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800588c:	b10a      	cbz	r2, 8005892 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800588e:	6181      	str	r1, [r0, #24]
 8005890:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005892:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8005894:	4770      	bx	lr
	...

08005898 <HAL_PWR_EnableBkUpAccess>:
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8005898:	4a02      	ldr	r2, [pc, #8]	@ (80058a4 <HAL_PWR_EnableBkUpAccess+0xc>)
 800589a:	6813      	ldr	r3, [r2, #0]
 800589c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058a0:	6013      	str	r3, [r2, #0]
}
 80058a2:	4770      	bx	lr
 80058a4:	40007000 	.word	0x40007000

080058a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058a8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058ac:	4605      	mov	r5, r0
 80058ae:	2800      	cmp	r0, #0
 80058b0:	d033      	beq.n	800591a <HAL_RCC_OscConfig+0x72>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058b2:	6803      	ldr	r3, [r0, #0]
 80058b4:	07da      	lsls	r2, r3, #31
 80058b6:	d411      	bmi.n	80058dc <HAL_RCC_OscConfig+0x34>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058b8:	682b      	ldr	r3, [r5, #0]
 80058ba:	079b      	lsls	r3, r3, #30
 80058bc:	f100 8081 	bmi.w	80059c2 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058c0:	682b      	ldr	r3, [r5, #0]
 80058c2:	071c      	lsls	r4, r3, #28
 80058c4:	f100 80eb 	bmi.w	8005a9e <HAL_RCC_OscConfig+0x1f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058c8:	682b      	ldr	r3, [r5, #0]
 80058ca:	0758      	lsls	r0, r3, #29
 80058cc:	f100 8130 	bmi.w	8005b30 <HAL_RCC_OscConfig+0x288>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058d0:	69eb      	ldr	r3, [r5, #28]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f040 81b5 	bne.w	8005c42 <HAL_RCC_OscConfig+0x39a>
        }
      }
    }
  }

  return HAL_OK;
 80058d8:	2000      	movs	r0, #0
 80058da:	e047      	b.n	800596c <HAL_RCC_OscConfig+0xc4>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80058dc:	4cb0      	ldr	r4, [pc, #704]	@ (8005ba0 <HAL_RCC_OscConfig+0x2f8>)
 80058de:	6863      	ldr	r3, [r4, #4]
 80058e0:	f003 030c 	and.w	r3, r3, #12
 80058e4:	2b04      	cmp	r3, #4
 80058e6:	d007      	beq.n	80058f8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80058e8:	6863      	ldr	r3, [r4, #4]
 80058ea:	f003 030c 	and.w	r3, r3, #12
 80058ee:	2b08      	cmp	r3, #8
 80058f0:	d115      	bne.n	800591e <HAL_RCC_OscConfig+0x76>
 80058f2:	6863      	ldr	r3, [r4, #4]
 80058f4:	03df      	lsls	r7, r3, #15
 80058f6:	d512      	bpl.n	800591e <HAL_RCC_OscConfig+0x76>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80058fc:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005900:	6821      	ldr	r1, [r4, #0]
 8005902:	fa93 f3a3 	rbit	r3, r3
 8005906:	2201      	movs	r2, #1
 8005908:	fab3 f383 	clz	r3, r3
 800590c:	fa02 f303 	lsl.w	r3, r2, r3
 8005910:	420b      	tst	r3, r1
 8005912:	d0d1      	beq.n	80058b8 <HAL_RCC_OscConfig+0x10>
 8005914:	686b      	ldr	r3, [r5, #4]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1ce      	bne.n	80058b8 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 800591a:	2001      	movs	r0, #1
 800591c:	e026      	b.n	800596c <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800591e:	686a      	ldr	r2, [r5, #4]
 8005920:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8005924:	d125      	bne.n	8005972 <HAL_RCC_OscConfig+0xca>
 8005926:	6823      	ldr	r3, [r4, #0]
 8005928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800592c:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800592e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005930:	68a9      	ldr	r1, [r5, #8]
 8005932:	f023 030f 	bic.w	r3, r3, #15
 8005936:	430b      	orrs	r3, r1
 8005938:	62e3      	str	r3, [r4, #44]	@ 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800593a:	b352      	cbz	r2, 8005992 <HAL_RCC_OscConfig+0xea>
        tickstart = HAL_GetTick();
 800593c:	f7ff f866 	bl	8004a0c <HAL_GetTick>
 8005940:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8005944:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005946:	f04f 0801 	mov.w	r8, #1
 800594a:	fa97 f3a7 	rbit	r3, r7
 800594e:	6822      	ldr	r2, [r4, #0]
 8005950:	fa97 f3a7 	rbit	r3, r7
 8005954:	fab3 f383 	clz	r3, r3
 8005958:	fa08 f303 	lsl.w	r3, r8, r3
 800595c:	4213      	tst	r3, r2
 800595e:	d1ab      	bne.n	80058b8 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005960:	f7ff f854 	bl	8004a0c <HAL_GetTick>
 8005964:	1b80      	subs	r0, r0, r6
 8005966:	2864      	cmp	r0, #100	@ 0x64
 8005968:	d9ef      	bls.n	800594a <HAL_RCC_OscConfig+0xa2>
            return HAL_TIMEOUT;
 800596a:	2003      	movs	r0, #3
}
 800596c:	b002      	add	sp, #8
 800596e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005972:	6823      	ldr	r3, [r4, #0]
 8005974:	b932      	cbnz	r2, 8005984 <HAL_RCC_OscConfig+0xdc>
 8005976:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800597a:	6023      	str	r3, [r4, #0]
 800597c:	6823      	ldr	r3, [r4, #0]
 800597e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005982:	e7d3      	b.n	800592c <HAL_RCC_OscConfig+0x84>
 8005984:	f5b2 2fa0 	cmp.w	r2, #327680	@ 0x50000
 8005988:	d1f5      	bne.n	8005976 <HAL_RCC_OscConfig+0xce>
 800598a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800598e:	6023      	str	r3, [r4, #0]
 8005990:	e7c9      	b.n	8005926 <HAL_RCC_OscConfig+0x7e>
        tickstart = HAL_GetTick();
 8005992:	f7ff f83b 	bl	8004a0c <HAL_GetTick>
 8005996:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 800599a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800599c:	f04f 0801 	mov.w	r8, #1
 80059a0:	fa97 f3a7 	rbit	r3, r7
 80059a4:	6822      	ldr	r2, [r4, #0]
 80059a6:	fa97 f3a7 	rbit	r3, r7
 80059aa:	fab3 f383 	clz	r3, r3
 80059ae:	fa08 f303 	lsl.w	r3, r8, r3
 80059b2:	4213      	tst	r3, r2
 80059b4:	d080      	beq.n	80058b8 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059b6:	f7ff f829 	bl	8004a0c <HAL_GetTick>
 80059ba:	1b80      	subs	r0, r0, r6
 80059bc:	2864      	cmp	r0, #100	@ 0x64
 80059be:	d9ef      	bls.n	80059a0 <HAL_RCC_OscConfig+0xf8>
 80059c0:	e7d3      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80059c2:	4c77      	ldr	r4, [pc, #476]	@ (8005ba0 <HAL_RCC_OscConfig+0x2f8>)
 80059c4:	6863      	ldr	r3, [r4, #4]
 80059c6:	f013 0f0c 	tst.w	r3, #12
 80059ca:	d007      	beq.n	80059dc <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80059cc:	6863      	ldr	r3, [r4, #4]
 80059ce:	f003 030c 	and.w	r3, r3, #12
 80059d2:	2b08      	cmp	r3, #8
 80059d4:	d11f      	bne.n	8005a16 <HAL_RCC_OscConfig+0x16e>
 80059d6:	6863      	ldr	r3, [r4, #4]
 80059d8:	03de      	lsls	r6, r3, #15
 80059da:	d41c      	bmi.n	8005a16 <HAL_RCC_OscConfig+0x16e>
 80059dc:	2302      	movs	r3, #2
 80059de:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059e2:	6821      	ldr	r1, [r4, #0]
 80059e4:	fa93 f3a3 	rbit	r3, r3
 80059e8:	2201      	movs	r2, #1
 80059ea:	fab3 f383 	clz	r3, r3
 80059ee:	fa02 f303 	lsl.w	r3, r2, r3
 80059f2:	420b      	tst	r3, r1
 80059f4:	d002      	beq.n	80059fc <HAL_RCC_OscConfig+0x154>
 80059f6:	692b      	ldr	r3, [r5, #16]
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d18e      	bne.n	800591a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059fc:	6821      	ldr	r1, [r4, #0]
 80059fe:	22f8      	movs	r2, #248	@ 0xf8
 8005a00:	fa92 f2a2 	rbit	r2, r2
 8005a04:	696b      	ldr	r3, [r5, #20]
 8005a06:	fab2 f282 	clz	r2, r2
 8005a0a:	4093      	lsls	r3, r2
 8005a0c:	f021 02f8 	bic.w	r2, r1, #248	@ 0xf8
 8005a10:	4313      	orrs	r3, r2
 8005a12:	6023      	str	r3, [r4, #0]
 8005a14:	e754      	b.n	80058c0 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a16:	692a      	ldr	r2, [r5, #16]
 8005a18:	2601      	movs	r6, #1
 8005a1a:	b1fa      	cbz	r2, 8005a5c <HAL_RCC_OscConfig+0x1b4>
 8005a1c:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8005a20:	fab3 f383 	clz	r3, r3
 8005a24:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005a28:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	f04f 0802 	mov.w	r8, #2
 8005a32:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8005a34:	f7fe ffea 	bl	8004a0c <HAL_GetTick>
 8005a38:	4607      	mov	r7, r0
 8005a3a:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a3e:	6822      	ldr	r2, [r4, #0]
 8005a40:	fa98 f3a8 	rbit	r3, r8
 8005a44:	fab3 f383 	clz	r3, r3
 8005a48:	fa06 f303 	lsl.w	r3, r6, r3
 8005a4c:	4213      	tst	r3, r2
 8005a4e:	d1d5      	bne.n	80059fc <HAL_RCC_OscConfig+0x154>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a50:	f7fe ffdc 	bl	8004a0c <HAL_GetTick>
 8005a54:	1bc0      	subs	r0, r0, r7
 8005a56:	2802      	cmp	r0, #2
 8005a58:	d9ef      	bls.n	8005a3a <HAL_RCC_OscConfig+0x192>
 8005a5a:	e786      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
 8005a5c:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8005a60:	fab3 f383 	clz	r3, r3
 8005a64:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005a68:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	f04f 0802 	mov.w	r8, #2
 8005a72:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005a74:	f7fe ffca 	bl	8004a0c <HAL_GetTick>
 8005a78:	4607      	mov	r7, r0
 8005a7a:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a7e:	6822      	ldr	r2, [r4, #0]
 8005a80:	fa98 f3a8 	rbit	r3, r8
 8005a84:	fab3 f383 	clz	r3, r3
 8005a88:	fa06 f303 	lsl.w	r3, r6, r3
 8005a8c:	4213      	tst	r3, r2
 8005a8e:	f43f af17 	beq.w	80058c0 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a92:	f7fe ffbb 	bl	8004a0c <HAL_GetTick>
 8005a96:	1bc0      	subs	r0, r0, r7
 8005a98:	2802      	cmp	r0, #2
 8005a9a:	d9ee      	bls.n	8005a7a <HAL_RCC_OscConfig+0x1d2>
 8005a9c:	e765      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a9e:	69aa      	ldr	r2, [r5, #24]
 8005aa0:	4e3f      	ldr	r6, [pc, #252]	@ (8005ba0 <HAL_RCC_OscConfig+0x2f8>)
 8005aa2:	4940      	ldr	r1, [pc, #256]	@ (8005ba4 <HAL_RCC_OscConfig+0x2fc>)
 8005aa4:	2401      	movs	r4, #1
 8005aa6:	b30a      	cbz	r2, 8005aec <HAL_RCC_OscConfig+0x244>
 8005aa8:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8005aac:	fab3 f383 	clz	r3, r3
 8005ab0:	440b      	add	r3, r1
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	2702      	movs	r7, #2
 8005ab6:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8005ab8:	f7fe ffa8 	bl	8004a0c <HAL_GetTick>
 8005abc:	4680      	mov	r8, r0
 8005abe:	fa97 f3a7 	rbit	r3, r7
 8005ac2:	fa97 f3a7 	rbit	r3, r7
 8005ac6:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005aca:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8005acc:	fa97 f3a7 	rbit	r3, r7
 8005ad0:	fab3 f383 	clz	r3, r3
 8005ad4:	fa04 f303 	lsl.w	r3, r4, r3
 8005ad8:	4213      	tst	r3, r2
 8005ada:	f47f aef5 	bne.w	80058c8 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ade:	f7fe ff95 	bl	8004a0c <HAL_GetTick>
 8005ae2:	eba0 0008 	sub.w	r0, r0, r8
 8005ae6:	2802      	cmp	r0, #2
 8005ae8:	d9e9      	bls.n	8005abe <HAL_RCC_OscConfig+0x216>
 8005aea:	e73e      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
 8005aec:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8005af0:	fab3 f383 	clz	r3, r3
 8005af4:	440b      	add	r3, r1
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	2702      	movs	r7, #2
 8005afa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8005afc:	f7fe ff86 	bl	8004a0c <HAL_GetTick>
 8005b00:	4680      	mov	r8, r0
 8005b02:	fa97 f3a7 	rbit	r3, r7
 8005b06:	fa97 f3a7 	rbit	r3, r7
 8005b0a:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b0e:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8005b10:	fa97 f3a7 	rbit	r3, r7
 8005b14:	fab3 f383 	clz	r3, r3
 8005b18:	fa04 f303 	lsl.w	r3, r4, r3
 8005b1c:	4213      	tst	r3, r2
 8005b1e:	f43f aed3 	beq.w	80058c8 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b22:	f7fe ff73 	bl	8004a0c <HAL_GetTick>
 8005b26:	eba0 0008 	sub.w	r0, r0, r8
 8005b2a:	2802      	cmp	r0, #2
 8005b2c:	d9e9      	bls.n	8005b02 <HAL_RCC_OscConfig+0x25a>
 8005b2e:	e71c      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b30:	4c1b      	ldr	r4, [pc, #108]	@ (8005ba0 <HAL_RCC_OscConfig+0x2f8>)
 8005b32:	69e3      	ldr	r3, [r4, #28]
 8005b34:	00d9      	lsls	r1, r3, #3
 8005b36:	d431      	bmi.n	8005b9c <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b38:	69e3      	ldr	r3, [r4, #28]
 8005b3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b3e:	61e3      	str	r3, [r4, #28]
 8005b40:	69e3      	ldr	r3, [r4, #28]
 8005b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b46:	9301      	str	r3, [sp, #4]
 8005b48:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005b4a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b4c:	4f16      	ldr	r7, [pc, #88]	@ (8005ba8 <HAL_RCC_OscConfig+0x300>)
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	05da      	lsls	r2, r3, #23
 8005b52:	d52b      	bpl.n	8005bac <HAL_RCC_OscConfig+0x304>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b54:	68eb      	ldr	r3, [r5, #12]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d139      	bne.n	8005bce <HAL_RCC_OscConfig+0x326>
 8005b5a:	6a23      	ldr	r3, [r4, #32]
 8005b5c:	f043 0301 	orr.w	r3, r3, #1
 8005b60:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8005b62:	f7fe ff53 	bl	8004a0c <HAL_GetTick>
 8005b66:	2702      	movs	r7, #2
 8005b68:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b6a:	f04f 0901 	mov.w	r9, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b6e:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8005b72:	fa97 f3a7 	rbit	r3, r7
 8005b76:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b7a:	6a22      	ldr	r2, [r4, #32]
 8005b7c:	fa97 f3a7 	rbit	r3, r7
 8005b80:	fab3 f383 	clz	r3, r3
 8005b84:	fa09 f303 	lsl.w	r3, r9, r3
 8005b88:	4213      	tst	r3, r2
 8005b8a:	d053      	beq.n	8005c34 <HAL_RCC_OscConfig+0x38c>
    if(pwrclkchanged == SET)
 8005b8c:	2e00      	cmp	r6, #0
 8005b8e:	f43f ae9f 	beq.w	80058d0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b92:	69e3      	ldr	r3, [r4, #28]
 8005b94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b98:	61e3      	str	r3, [r4, #28]
 8005b9a:	e699      	b.n	80058d0 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8005b9c:	2600      	movs	r6, #0
 8005b9e:	e7d5      	b.n	8005b4c <HAL_RCC_OscConfig+0x2a4>
 8005ba0:	40021000 	.word	0x40021000
 8005ba4:	10908120 	.word	0x10908120
 8005ba8:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bb2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8005bb4:	f7fe ff2a 	bl	8004a0c <HAL_GetTick>
 8005bb8:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	05db      	lsls	r3, r3, #23
 8005bbe:	d4c9      	bmi.n	8005b54 <HAL_RCC_OscConfig+0x2ac>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bc0:	f7fe ff24 	bl	8004a0c <HAL_GetTick>
 8005bc4:	eba0 0008 	sub.w	r0, r0, r8
 8005bc8:	2864      	cmp	r0, #100	@ 0x64
 8005bca:	d9f6      	bls.n	8005bba <HAL_RCC_OscConfig+0x312>
 8005bcc:	e6cd      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bce:	bb1b      	cbnz	r3, 8005c18 <HAL_RCC_OscConfig+0x370>
 8005bd0:	6a23      	ldr	r3, [r4, #32]
 8005bd2:	f023 0301 	bic.w	r3, r3, #1
 8005bd6:	6223      	str	r3, [r4, #32]
 8005bd8:	6a23      	ldr	r3, [r4, #32]
 8005bda:	f023 0304 	bic.w	r3, r3, #4
 8005bde:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8005be0:	f7fe ff14 	bl	8004a0c <HAL_GetTick>
 8005be4:	2702      	movs	r7, #2
 8005be6:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005be8:	f04f 0901 	mov.w	r9, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bec:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8005bf0:	fa97 f3a7 	rbit	r3, r7
 8005bf4:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bf8:	6a22      	ldr	r2, [r4, #32]
 8005bfa:	fa97 f3a7 	rbit	r3, r7
 8005bfe:	fab3 f383 	clz	r3, r3
 8005c02:	fa09 f303 	lsl.w	r3, r9, r3
 8005c06:	4213      	tst	r3, r2
 8005c08:	d0c0      	beq.n	8005b8c <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c0a:	f7fe feff 	bl	8004a0c <HAL_GetTick>
 8005c0e:	eba0 0008 	sub.w	r0, r0, r8
 8005c12:	4550      	cmp	r0, sl
 8005c14:	d9ec      	bls.n	8005bf0 <HAL_RCC_OscConfig+0x348>
 8005c16:	e6a8      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c18:	2b05      	cmp	r3, #5
 8005c1a:	6a23      	ldr	r3, [r4, #32]
 8005c1c:	d103      	bne.n	8005c26 <HAL_RCC_OscConfig+0x37e>
 8005c1e:	f043 0304 	orr.w	r3, r3, #4
 8005c22:	6223      	str	r3, [r4, #32]
 8005c24:	e799      	b.n	8005b5a <HAL_RCC_OscConfig+0x2b2>
 8005c26:	f023 0301 	bic.w	r3, r3, #1
 8005c2a:	6223      	str	r3, [r4, #32]
 8005c2c:	6a23      	ldr	r3, [r4, #32]
 8005c2e:	f023 0304 	bic.w	r3, r3, #4
 8005c32:	e795      	b.n	8005b60 <HAL_RCC_OscConfig+0x2b8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c34:	f7fe feea 	bl	8004a0c <HAL_GetTick>
 8005c38:	eba0 0008 	sub.w	r0, r0, r8
 8005c3c:	4550      	cmp	r0, sl
 8005c3e:	d998      	bls.n	8005b72 <HAL_RCC_OscConfig+0x2ca>
 8005c40:	e693      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c42:	4c46      	ldr	r4, [pc, #280]	@ (8005d5c <HAL_RCC_OscConfig+0x4b4>)
 8005c44:	6862      	ldr	r2, [r4, #4]
 8005c46:	f002 020c 	and.w	r2, r2, #12
 8005c4a:	2a08      	cmp	r2, #8
 8005c4c:	d074      	beq.n	8005d38 <HAL_RCC_OscConfig+0x490>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005c54:	d14d      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x44a>
 8005c56:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8005c5a:	fab3 f383 	clz	r3, r3
 8005c5e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005c62:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005c6c:	f7fe fece 	bl	8004a0c <HAL_GetTick>
 8005c70:	f04f 7800 	mov.w	r8, #33554432	@ 0x2000000
 8005c74:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c76:	2601      	movs	r6, #1
 8005c78:	fa98 f3a8 	rbit	r3, r8
 8005c7c:	6822      	ldr	r2, [r4, #0]
 8005c7e:	fa98 f3a8 	rbit	r3, r8
 8005c82:	fab3 f383 	clz	r3, r3
 8005c86:	fa06 f303 	lsl.w	r3, r6, r3
 8005c8a:	4213      	tst	r3, r2
 8005c8c:	d12b      	bne.n	8005ce6 <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c8e:	e9d5 1308 	ldrd	r1, r3, [r5, #32]
 8005c92:	6862      	ldr	r2, [r4, #4]
 8005c94:	430b      	orrs	r3, r1
 8005c96:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	6063      	str	r3, [r4, #4]
 8005c9e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ca2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8005ca6:	fab3 f383 	clz	r3, r3
 8005caa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005cae:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005cb2:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005cb4:	2701      	movs	r7, #1
        __HAL_RCC_PLL_ENABLE();
 8005cb6:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8005cb8:	f7fe fea8 	bl	8004a0c <HAL_GetTick>
 8005cbc:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 8005cc0:	4605      	mov	r5, r0
 8005cc2:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005cc6:	6822      	ldr	r2, [r4, #0]
 8005cc8:	fa96 f3a6 	rbit	r3, r6
 8005ccc:	fab3 f383 	clz	r3, r3
 8005cd0:	fa07 f303 	lsl.w	r3, r7, r3
 8005cd4:	4213      	tst	r3, r2
 8005cd6:	f47f adff 	bne.w	80058d8 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cda:	f7fe fe97 	bl	8004a0c <HAL_GetTick>
 8005cde:	1b40      	subs	r0, r0, r5
 8005ce0:	2802      	cmp	r0, #2
 8005ce2:	d9ee      	bls.n	8005cc2 <HAL_RCC_OscConfig+0x41a>
 8005ce4:	e641      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ce6:	f7fe fe91 	bl	8004a0c <HAL_GetTick>
 8005cea:	1bc0      	subs	r0, r0, r7
 8005cec:	2802      	cmp	r0, #2
 8005cee:	d9c3      	bls.n	8005c78 <HAL_RCC_OscConfig+0x3d0>
 8005cf0:	e63b      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
 8005cf2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8005cf6:	fab3 f383 	clz	r3, r3
 8005cfa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005cfe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	2200      	movs	r2, #0
 8005d06:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005d08:	f7fe fe80 	bl	8004a0c <HAL_GetTick>
 8005d0c:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 8005d10:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d12:	2701      	movs	r7, #1
 8005d14:	fa96 f3a6 	rbit	r3, r6
 8005d18:	6822      	ldr	r2, [r4, #0]
 8005d1a:	fa96 f3a6 	rbit	r3, r6
 8005d1e:	fab3 f383 	clz	r3, r3
 8005d22:	fa07 f303 	lsl.w	r3, r7, r3
 8005d26:	4213      	tst	r3, r2
 8005d28:	f43f add6 	beq.w	80058d8 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d2c:	f7fe fe6e 	bl	8004a0c <HAL_GetTick>
 8005d30:	1b40      	subs	r0, r0, r5
 8005d32:	2802      	cmp	r0, #2
 8005d34:	d9ee      	bls.n	8005d14 <HAL_RCC_OscConfig+0x46c>
 8005d36:	e618      	b.n	800596a <HAL_RCC_OscConfig+0xc2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	f43f adee 	beq.w	800591a <HAL_RCC_OscConfig+0x72>
        pll_config = RCC->CFGR;
 8005d3e:	6860      	ldr	r0, [r4, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005d40:	6a2b      	ldr	r3, [r5, #32]
 8005d42:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 8005d46:	429a      	cmp	r2, r3
 8005d48:	f47f ade7 	bne.w	800591a <HAL_RCC_OscConfig+0x72>
 8005d4c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005d4e:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005d52:	1ac0      	subs	r0, r0, r3
 8005d54:	bf18      	it	ne
 8005d56:	2001      	movne	r0, #1
 8005d58:	e608      	b.n	800596c <HAL_RCC_OscConfig+0xc4>
 8005d5a:	bf00      	nop
 8005d5c:	40021000 	.word	0x40021000

08005d60 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8005d60:	4b0c      	ldr	r3, [pc, #48]	@ (8005d94 <HAL_RCC_GetSysClockFreq+0x34>)
 8005d62:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005d64:	f002 010c 	and.w	r1, r2, #12
 8005d68:	2908      	cmp	r1, #8
 8005d6a:	d111      	bne.n	8005d90 <HAL_RCC_GetSysClockFreq+0x30>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8005d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005d6e:	480a      	ldr	r0, [pc, #40]	@ (8005d98 <HAL_RCC_GetSysClockFreq+0x38>)
 8005d70:	f3c2 4183 	ubfx	r1, r2, #18, #4
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005d74:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8005d76:	bf44      	itt	mi
 8005d78:	f003 030f 	andmi.w	r3, r3, #15
 8005d7c:	4a07      	ldrmi	r2, [pc, #28]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0x3c>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005d7e:	5c40      	ldrb	r0, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8005d80:	bf49      	itett	mi
 8005d82:	5cd2      	ldrbmi	r2, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005d84:	4b06      	ldrpl	r3, [pc, #24]	@ (8005da0 <HAL_RCC_GetSysClockFreq+0x40>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005d86:	4b07      	ldrmi	r3, [pc, #28]	@ (8005da4 <HAL_RCC_GetSysClockFreq+0x44>)
 8005d88:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005d8c:	4358      	muls	r0, r3
 8005d8e:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8005d90:	4804      	ldr	r0, [pc, #16]	@ (8005da4 <HAL_RCC_GetSysClockFreq+0x44>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8005d92:	4770      	bx	lr
 8005d94:	40021000 	.word	0x40021000
 8005d98:	080107c2 	.word	0x080107c2
 8005d9c:	080107b2 	.word	0x080107b2
 8005da0:	003d0900 	.word	0x003d0900
 8005da4:	007a1200 	.word	0x007a1200

08005da8 <HAL_RCC_ClockConfig>:
{
 8005da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dac:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8005dae:	4604      	mov	r4, r0
 8005db0:	b910      	cbnz	r0, 8005db8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8005db2:	2001      	movs	r0, #1
}
 8005db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005db8:	4a4a      	ldr	r2, [pc, #296]	@ (8005ee4 <HAL_RCC_ClockConfig+0x13c>)
 8005dba:	6813      	ldr	r3, [r2, #0]
 8005dbc:	f003 0307 	and.w	r3, r3, #7
 8005dc0:	428b      	cmp	r3, r1
 8005dc2:	d32e      	bcc.n	8005e22 <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dc4:	6822      	ldr	r2, [r4, #0]
 8005dc6:	0791      	lsls	r1, r2, #30
 8005dc8:	d436      	bmi.n	8005e38 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dca:	07d2      	lsls	r2, r2, #31
 8005dcc:	d43c      	bmi.n	8005e48 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005dce:	4a45      	ldr	r2, [pc, #276]	@ (8005ee4 <HAL_RCC_ClockConfig+0x13c>)
 8005dd0:	6813      	ldr	r3, [r2, #0]
 8005dd2:	f003 0307 	and.w	r3, r3, #7
 8005dd6:	42ab      	cmp	r3, r5
 8005dd8:	d870      	bhi.n	8005ebc <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dda:	6822      	ldr	r2, [r4, #0]
 8005ddc:	4d42      	ldr	r5, [pc, #264]	@ (8005ee8 <HAL_RCC_ClockConfig+0x140>)
 8005dde:	f012 0f04 	tst.w	r2, #4
 8005de2:	d177      	bne.n	8005ed4 <HAL_RCC_ClockConfig+0x12c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005de4:	0713      	lsls	r3, r2, #28
 8005de6:	d506      	bpl.n	8005df6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005de8:	686b      	ldr	r3, [r5, #4]
 8005dea:	6922      	ldr	r2, [r4, #16]
 8005dec:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8005df0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005df4:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005df6:	f7ff ffb3 	bl	8005d60 <HAL_RCC_GetSysClockFreq>
 8005dfa:	686b      	ldr	r3, [r5, #4]
 8005dfc:	22f0      	movs	r2, #240	@ 0xf0
 8005dfe:	fa92 f2a2 	rbit	r2, r2
 8005e02:	fab2 f282 	clz	r2, r2
 8005e06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e0a:	40d3      	lsrs	r3, r2
 8005e0c:	4a37      	ldr	r2, [pc, #220]	@ (8005eec <HAL_RCC_ClockConfig+0x144>)
 8005e0e:	5cd3      	ldrb	r3, [r2, r3]
 8005e10:	40d8      	lsrs	r0, r3
 8005e12:	4b37      	ldr	r3, [pc, #220]	@ (8005ef0 <HAL_RCC_ClockConfig+0x148>)
 8005e14:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8005e16:	4b37      	ldr	r3, [pc, #220]	@ (8005ef4 <HAL_RCC_ClockConfig+0x14c>)
 8005e18:	6818      	ldr	r0, [r3, #0]
 8005e1a:	f7fe fc4d 	bl	80046b8 <HAL_InitTick>
  return HAL_OK;
 8005e1e:	2000      	movs	r0, #0
 8005e20:	e7c8      	b.n	8005db4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e22:	6813      	ldr	r3, [r2, #0]
 8005e24:	f023 0307 	bic.w	r3, r3, #7
 8005e28:	430b      	orrs	r3, r1
 8005e2a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e2c:	6813      	ldr	r3, [r2, #0]
 8005e2e:	f003 0307 	and.w	r3, r3, #7
 8005e32:	428b      	cmp	r3, r1
 8005e34:	d1bd      	bne.n	8005db2 <HAL_RCC_ClockConfig+0xa>
 8005e36:	e7c5      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e38:	492b      	ldr	r1, [pc, #172]	@ (8005ee8 <HAL_RCC_ClockConfig+0x140>)
 8005e3a:	68a0      	ldr	r0, [r4, #8]
 8005e3c:	684b      	ldr	r3, [r1, #4]
 8005e3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e42:	4303      	orrs	r3, r0
 8005e44:	604b      	str	r3, [r1, #4]
 8005e46:	e7c0      	b.n	8005dca <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e48:	6862      	ldr	r2, [r4, #4]
 8005e4a:	4e27      	ldr	r6, [pc, #156]	@ (8005ee8 <HAL_RCC_ClockConfig+0x140>)
 8005e4c:	2a01      	cmp	r2, #1
 8005e4e:	d124      	bne.n	8005e9a <HAL_RCC_ClockConfig+0xf2>
 8005e50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005e54:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e58:	6831      	ldr	r1, [r6, #0]
 8005e5a:	fa93 f3a3 	rbit	r3, r3
 8005e5e:	fab3 f383 	clz	r3, r3
 8005e62:	fa02 f303 	lsl.w	r3, r2, r3
 8005e66:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e68:	d0a3      	beq.n	8005db2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e6a:	6873      	ldr	r3, [r6, #4]
 8005e6c:	f023 0303 	bic.w	r3, r3, #3
 8005e70:	4313      	orrs	r3, r2
 8005e72:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8005e74:	f7fe fdca 	bl	8004a0c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e78:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005e7c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e7e:	6873      	ldr	r3, [r6, #4]
 8005e80:	6862      	ldr	r2, [r4, #4]
 8005e82:	f003 030c 	and.w	r3, r3, #12
 8005e86:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005e8a:	d0a0      	beq.n	8005dce <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e8c:	f7fe fdbe 	bl	8004a0c <HAL_GetTick>
 8005e90:	1bc0      	subs	r0, r0, r7
 8005e92:	4540      	cmp	r0, r8
 8005e94:	d9f3      	bls.n	8005e7e <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
 8005e96:	2003      	movs	r0, #3
 8005e98:	e78c      	b.n	8005db4 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e9a:	2a02      	cmp	r2, #2
 8005e9c:	bf0c      	ite	eq
 8005e9e:	f04f 7300 	moveq.w	r3, #33554432	@ 0x2000000
 8005ea2:	2302      	movne	r3, #2
 8005ea4:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ea8:	6830      	ldr	r0, [r6, #0]
 8005eaa:	fa93 f3a3 	rbit	r3, r3
 8005eae:	2101      	movs	r1, #1
 8005eb0:	fab3 f383 	clz	r3, r3
 8005eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8005eb8:	4203      	tst	r3, r0
 8005eba:	e7d5      	b.n	8005e68 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ebc:	6813      	ldr	r3, [r2, #0]
 8005ebe:	f023 0307 	bic.w	r3, r3, #7
 8005ec2:	432b      	orrs	r3, r5
 8005ec4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec6:	6813      	ldr	r3, [r2, #0]
 8005ec8:	f003 0307 	and.w	r3, r3, #7
 8005ecc:	42ab      	cmp	r3, r5
 8005ece:	f47f af70 	bne.w	8005db2 <HAL_RCC_ClockConfig+0xa>
 8005ed2:	e782      	b.n	8005dda <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ed4:	686b      	ldr	r3, [r5, #4]
 8005ed6:	68e1      	ldr	r1, [r4, #12]
 8005ed8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005edc:	430b      	orrs	r3, r1
 8005ede:	606b      	str	r3, [r5, #4]
 8005ee0:	e780      	b.n	8005de4 <HAL_RCC_ClockConfig+0x3c>
 8005ee2:	bf00      	nop
 8005ee4:	40022000 	.word	0x40022000
 8005ee8:	40021000 	.word	0x40021000
 8005eec:	080107a2 	.word	0x080107a2
 8005ef0:	2000000c 	.word	0x2000000c
 8005ef4:	20000014 	.word	0x20000014

08005ef8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005ef8:	4b08      	ldr	r3, [pc, #32]	@ (8005f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005efa:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	fa92 f2a2 	rbit	r2, r2
 8005f04:	fab2 f282 	clz	r2, r2
 8005f08:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f0c:	40d3      	lsrs	r3, r2
 8005f0e:	4a04      	ldr	r2, [pc, #16]	@ (8005f20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f10:	5cd3      	ldrb	r3, [r2, r3]
 8005f12:	4a04      	ldr	r2, [pc, #16]	@ (8005f24 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8005f14:	6810      	ldr	r0, [r2, #0]
}    
 8005f16:	40d8      	lsrs	r0, r3
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	40021000 	.word	0x40021000
 8005f20:	0801079a 	.word	0x0801079a
 8005f24:	2000000c 	.word	0x2000000c

08005f28 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005f28:	4b08      	ldr	r3, [pc, #32]	@ (8005f4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f2a:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	fa92 f2a2 	rbit	r2, r2
 8005f34:	fab2 f282 	clz	r2, r2
 8005f38:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8005f3c:	40d3      	lsrs	r3, r2
 8005f3e:	4a04      	ldr	r2, [pc, #16]	@ (8005f50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005f40:	5cd3      	ldrb	r3, [r2, r3]
 8005f42:	4a04      	ldr	r2, [pc, #16]	@ (8005f54 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8005f44:	6810      	ldr	r0, [r2, #0]
} 
 8005f46:	40d8      	lsrs	r0, r3
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	40021000 	.word	0x40021000
 8005f50:	0801079a 	.word	0x0801079a
 8005f54:	2000000c 	.word	0x2000000c

08005f58 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005f58:	230f      	movs	r3, #15
 8005f5a:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f8c <HAL_RCC_GetClockConfig+0x34>)
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	f002 0203 	and.w	r2, r2, #3
 8005f64:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8005f66:	685a      	ldr	r2, [r3, #4]
 8005f68:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8005f6c:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8005f74:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	08db      	lsrs	r3, r3, #3
 8005f7a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f7e:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8005f80:	4b03      	ldr	r3, [pc, #12]	@ (8005f90 <HAL_RCC_GetClockConfig+0x38>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0307 	and.w	r3, r3, #7
 8005f88:	600b      	str	r3, [r1, #0]
}
 8005f8a:	4770      	bx	lr
 8005f8c:	40021000 	.word	0x40021000
 8005f90:	40022000 	.word	0x40022000

08005f94 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f94:	6803      	ldr	r3, [r0, #0]
{
 8005f96:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f9a:	03dd      	lsls	r5, r3, #15
{
 8005f9c:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f9e:	d524      	bpl.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x56>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fa0:	4d78      	ldr	r5, [pc, #480]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005fa2:	69eb      	ldr	r3, [r5, #28]
 8005fa4:	00d8      	lsls	r0, r3, #3
 8005fa6:	f100 8091 	bmi.w	80060cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005faa:	69eb      	ldr	r3, [r5, #28]
 8005fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fb0:	61eb      	str	r3, [r5, #28]
 8005fb2:	69eb      	ldr	r3, [r5, #28]
 8005fb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fb8:	9301      	str	r3, [sp, #4]
 8005fba:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005fbc:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fbe:	4f72      	ldr	r7, [pc, #456]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	05d9      	lsls	r1, r3, #23
 8005fc4:	f140 8084 	bpl.w	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005fc8:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005fca:	6862      	ldr	r2, [r4, #4]
 8005fcc:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8005fd0:	f040 8093 	bne.w	80060fa <HAL_RCCEx_PeriphCLKConfig+0x166>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005fd4:	6a2b      	ldr	r3, [r5, #32]
 8005fd6:	6862      	ldr	r2, [r4, #4]
 8005fd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005fe0:	b11e      	cbz	r6, 8005fea <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fe2:	69eb      	ldr	r3, [r5, #28]
 8005fe4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fe8:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	07df      	lsls	r7, r3, #31
 8005fee:	d506      	bpl.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ff0:	4964      	ldr	r1, [pc, #400]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005ff2:	68a0      	ldr	r0, [r4, #8]
 8005ff4:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005ff6:	f022 0203 	bic.w	r2, r2, #3
 8005ffa:	4302      	orrs	r2, r0
 8005ffc:	630a      	str	r2, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ffe:	079e      	lsls	r6, r3, #30
 8006000:	d506      	bpl.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006002:	4960      	ldr	r1, [pc, #384]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006004:	68e0      	ldr	r0, [r4, #12]
 8006006:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006008:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800600c:	4302      	orrs	r2, r0
 800600e:	630a      	str	r2, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006010:	075d      	lsls	r5, r3, #29
 8006012:	d506      	bpl.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006014:	495b      	ldr	r1, [pc, #364]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006016:	6920      	ldr	r0, [r4, #16]
 8006018:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800601a:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 800601e:	4302      	orrs	r2, r0
 8006020:	630a      	str	r2, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006022:	0698      	lsls	r0, r3, #26
 8006024:	d506      	bpl.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006026:	4957      	ldr	r1, [pc, #348]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006028:	69e0      	ldr	r0, [r4, #28]
 800602a:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800602c:	f022 0210 	bic.w	r2, r2, #16
 8006030:	4302      	orrs	r2, r0
 8006032:	630a      	str	r2, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006034:	0399      	lsls	r1, r3, #14
 8006036:	d506      	bpl.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006038:	4952      	ldr	r1, [pc, #328]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800603a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800603c:	684a      	ldr	r2, [r1, #4]
 800603e:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 8006042:	4302      	orrs	r2, r0
 8006044:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006046:	065a      	lsls	r2, r3, #25
 8006048:	d506      	bpl.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800604a:	494e      	ldr	r1, [pc, #312]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800604c:	6a20      	ldr	r0, [r4, #32]
 800604e:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006050:	f022 0220 	bic.w	r2, r2, #32
 8006054:	4302      	orrs	r2, r0
 8006056:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006058:	071f      	lsls	r7, r3, #28
 800605a:	d506      	bpl.n	800606a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800605c:	4949      	ldr	r1, [pc, #292]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800605e:	6960      	ldr	r0, [r4, #20]
 8006060:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006062:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8006066:	4302      	orrs	r2, r0
 8006068:	630a      	str	r2, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800606a:	06de      	lsls	r6, r3, #27
 800606c:	d506      	bpl.n	800607c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800606e:	4945      	ldr	r1, [pc, #276]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006070:	69a0      	ldr	r0, [r4, #24]
 8006072:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006074:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8006078:	4302      	orrs	r2, r0
 800607a:	630a      	str	r2, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800607c:	059d      	lsls	r5, r3, #22
 800607e:	d506      	bpl.n	800608e <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006080:	4940      	ldr	r1, [pc, #256]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006082:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8006084:	684a      	ldr	r2, [r1, #4]
 8006086:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 800608a:	4302      	orrs	r2, r0
 800608c:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800608e:	0618      	lsls	r0, r3, #24
 8006090:	d506      	bpl.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006092:	493c      	ldr	r1, [pc, #240]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006094:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006096:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8006098:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 800609c:	4302      	orrs	r2, r0
 800609e:	62ca      	str	r2, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80060a0:	05d9      	lsls	r1, r3, #23
 80060a2:	d506      	bpl.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80060a4:	4937      	ldr	r1, [pc, #220]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80060a6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80060a8:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80060aa:	f422 5278 	bic.w	r2, r2, #15872	@ 0x3e00
 80060ae:	4302      	orrs	r2, r0
 80060b0:	62ca      	str	r2, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80060b2:	04da      	lsls	r2, r3, #19
 80060b4:	d506      	bpl.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80060b6:	4933      	ldr	r1, [pc, #204]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80060b8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80060ba:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80060bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060c0:	4302      	orrs	r2, r0
 80060c2:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80060c4:	049b      	lsls	r3, r3, #18
 80060c6:	d454      	bmi.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80060c8:	2000      	movs	r0, #0
 80060ca:	e013      	b.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x160>
  FlagStatus       pwrclkchanged = RESET;
 80060cc:	2600      	movs	r6, #0
 80060ce:	e776      	b.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060d6:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80060d8:	f7fe fc98 	bl	8004a0c <HAL_GetTick>
 80060dc:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	05da      	lsls	r2, r3, #23
 80060e2:	f53f af71 	bmi.w	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060e6:	f7fe fc91 	bl	8004a0c <HAL_GetTick>
 80060ea:	eba0 0008 	sub.w	r0, r0, r8
 80060ee:	2864      	cmp	r0, #100	@ 0x64
 80060f0:	d9f5      	bls.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x14a>
          return HAL_TIMEOUT;
 80060f2:	2003      	movs	r0, #3
}
 80060f4:	b002      	add	sp, #8
 80060f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80060fa:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80060fe:	429a      	cmp	r2, r3
 8006100:	f43f af68 	beq.w	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x40>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006104:	6a29      	ldr	r1, [r5, #32]
 8006106:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800610a:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
 800610e:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8006112:	f8df c078 	ldr.w	ip, [pc, #120]	@ 800618c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006116:	fab2 f282 	clz	r2, r2
 800611a:	4462      	add	r2, ip
 800611c:	0092      	lsls	r2, r2, #2
 800611e:	2701      	movs	r7, #1
 8006120:	6017      	str	r7, [r2, #0]
 8006122:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006126:	fab3 f383 	clz	r3, r3
 800612a:	4463      	add	r3, ip
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	2200      	movs	r2, #0
 8006130:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006132:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8006134:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006136:	f57f af4d 	bpl.w	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x40>
        tickstart = HAL_GetTick();
 800613a:	f7fe fc67 	bl	8004a0c <HAL_GetTick>
 800613e:	f04f 0802 	mov.w	r8, #2
 8006142:	4681      	mov	r9, r0
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006144:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8006148:	fa98 f3a8 	rbit	r3, r8
 800614c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006150:	6a2a      	ldr	r2, [r5, #32]
 8006152:	fa98 f3a8 	rbit	r3, r8
 8006156:	fab3 f383 	clz	r3, r3
 800615a:	fa07 f303 	lsl.w	r3, r7, r3
 800615e:	4213      	tst	r3, r2
 8006160:	f47f af38 	bne.w	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x40>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006164:	f7fe fc52 	bl	8004a0c <HAL_GetTick>
 8006168:	eba0 0009 	sub.w	r0, r0, r9
 800616c:	4550      	cmp	r0, sl
 800616e:	d9eb      	bls.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8006170:	e7bf      	b.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006172:	4a04      	ldr	r2, [pc, #16]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006174:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006176:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006178:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800617c:	430b      	orrs	r3, r1
 800617e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006180:	e7a2      	b.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x134>
 8006182:	bf00      	nop
 8006184:	40021000 	.word	0x40021000
 8006188:	40007000 	.word	0x40007000
 800618c:	10908100 	.word	0x10908100

08006190 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006190:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006192:	6803      	ldr	r3, [r0, #0]
 8006194:	4a09      	ldr	r2, [pc, #36]	@ (80061bc <HAL_RTC_WaitForSynchro+0x2c>)
 8006196:	60da      	str	r2, [r3, #12]
{
 8006198:	4604      	mov	r4, r0

  /* Get tick */
  tickstart = HAL_GetTick();
 800619a:	f7fe fc37 	bl	8004a0c <HAL_GetTick>
 800619e:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80061a0:	6823      	ldr	r3, [r4, #0]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	069b      	lsls	r3, r3, #26
 80061a6:	d501      	bpl.n	80061ac <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80061a8:	2000      	movs	r0, #0
}
 80061aa:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80061ac:	f7fe fc2e 	bl	8004a0c <HAL_GetTick>
 80061b0:	1b40      	subs	r0, r0, r5
 80061b2:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80061b6:	d9f3      	bls.n	80061a0 <HAL_RTC_WaitForSynchro+0x10>
      return HAL_TIMEOUT;
 80061b8:	2003      	movs	r0, #3
 80061ba:	e7f6      	b.n	80061aa <HAL_RTC_WaitForSynchro+0x1a>
 80061bc:	0001ff5f 	.word	0x0001ff5f

080061c0 <RTC_EnterInitMode>:
{
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80061c0:	6803      	ldr	r3, [r0, #0]
{
 80061c2:	b570      	push	{r4, r5, r6, lr}
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80061c4:	68dc      	ldr	r4, [r3, #12]
 80061c6:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
{
 80061ca:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80061cc:	d117      	bne.n	80061fe <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80061ce:	68da      	ldr	r2, [r3, #12]
 80061d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80061d4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80061d6:	f7fe fc19 	bl	8004a0c <HAL_GetTick>
 80061da:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80061dc:	682b      	ldr	r3, [r5, #0]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	065b      	lsls	r3, r3, #25
 80061e2:	d400      	bmi.n	80061e6 <RTC_EnterInitMode+0x26>
 80061e4:	b10c      	cbz	r4, 80061ea <RTC_EnterInitMode+0x2a>
      }
    }
  }

  return status;
}
 80061e6:	4620      	mov	r0, r4
 80061e8:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80061ea:	f7fe fc0f 	bl	8004a0c <HAL_GetTick>
 80061ee:	1b80      	subs	r0, r0, r6
 80061f0:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
        hrtc->State = HAL_RTC_STATE_ERROR;
 80061f4:	bf82      	ittt	hi
 80061f6:	2304      	movhi	r3, #4
 80061f8:	776b      	strbhi	r3, [r5, #29]
        status = HAL_ERROR;
 80061fa:	2401      	movhi	r4, #1
 80061fc:	e7ee      	b.n	80061dc <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 80061fe:	2400      	movs	r4, #0
 8006200:	e7f1      	b.n	80061e6 <RTC_EnterInitMode+0x26>

08006202 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006202:	6803      	ldr	r3, [r0, #0]
 8006204:	68da      	ldr	r2, [r3, #12]
 8006206:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
{
 800620a:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800620c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	069b      	lsls	r3, r3, #26
{
 8006212:	4604      	mov	r4, r0
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006214:	d501      	bpl.n	800621a <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8006216:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8006218:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800621a:	f7ff ffb9 	bl	8006190 <HAL_RTC_WaitForSynchro>
 800621e:	2800      	cmp	r0, #0
 8006220:	d0f9      	beq.n	8006216 <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006222:	2304      	movs	r3, #4
 8006224:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8006226:	2001      	movs	r0, #1
 8006228:	e7f6      	b.n	8006218 <RTC_ExitInitMode+0x16>

0800622a <HAL_RTC_Init>:
{
 800622a:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 800622c:	4604      	mov	r4, r0
 800622e:	2800      	cmp	r0, #0
 8006230:	d041      	beq.n	80062b6 <HAL_RTC_Init+0x8c>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006232:	7f43      	ldrb	r3, [r0, #29]
 8006234:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006238:	b913      	cbnz	r3, 8006240 <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 800623a:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 800623c:	f7fe f904 	bl	8004448 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006240:	2302      	movs	r3, #2
 8006242:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006244:	6823      	ldr	r3, [r4, #0]
 8006246:	68da      	ldr	r2, [r3, #12]
 8006248:	06d2      	lsls	r2, r2, #27
 800624a:	d503      	bpl.n	8006254 <HAL_RTC_Init+0x2a>
    hrtc->State = HAL_RTC_STATE_READY;
 800624c:	2301      	movs	r3, #1
 800624e:	7763      	strb	r3, [r4, #29]
 8006250:	2000      	movs	r0, #0
}
 8006252:	bd10      	pop	{r4, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006254:	22ca      	movs	r2, #202	@ 0xca
 8006256:	625a      	str	r2, [r3, #36]	@ 0x24
 8006258:	2253      	movs	r2, #83	@ 0x53
 800625a:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 800625c:	4620      	mov	r0, r4
 800625e:	f7ff ffaf 	bl	80061c0 <RTC_EnterInitMode>
    if (status == HAL_OK)
 8006262:	bb10      	cbnz	r0, 80062aa <HAL_RTC_Init+0x80>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006264:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006266:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006268:	689a      	ldr	r2, [r3, #8]
 800626a:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 800626e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006272:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006274:	6862      	ldr	r2, [r4, #4]
 8006276:	6899      	ldr	r1, [r3, #8]
 8006278:	4302      	orrs	r2, r0
 800627a:	6960      	ldr	r0, [r4, #20]
 800627c:	4302      	orrs	r2, r0
 800627e:	430a      	orrs	r2, r1
 8006280:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006282:	68e2      	ldr	r2, [r4, #12]
 8006284:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006286:	691a      	ldr	r2, [r3, #16]
 8006288:	68a1      	ldr	r1, [r4, #8]
 800628a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800628e:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 8006290:	4620      	mov	r0, r4
 8006292:	f7ff ffb6 	bl	8006202 <RTC_ExitInitMode>
    if (status == HAL_OK)
 8006296:	b940      	cbnz	r0, 80062aa <HAL_RTC_Init+0x80>
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006298:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800629a:	69a1      	ldr	r1, [r4, #24]
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800629c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800629e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80062a2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80062a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062a6:	430a      	orrs	r2, r1
 80062a8:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	22ff      	movs	r2, #255	@ 0xff
 80062ae:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 80062b0:	2800      	cmp	r0, #0
 80062b2:	d0cb      	beq.n	800624c <HAL_RTC_Init+0x22>
 80062b4:	e7cd      	b.n	8006252 <HAL_RTC_Init+0x28>
    return HAL_ERROR;
 80062b6:	2001      	movs	r0, #1
 80062b8:	e7cb      	b.n	8006252 <HAL_RTC_Init+0x28>

080062ba <RTC_ByteToBcd2>:
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
  uint32_t bcdhigh = 0U;
 80062ba:	2300      	movs	r3, #0

  while (number >= 10U)
 80062bc:	2809      	cmp	r0, #9
 80062be:	d803      	bhi.n	80062c8 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    number -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80062c0:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 80062c4:	b2c0      	uxtb	r0, r0
 80062c6:	4770      	bx	lr
    number -= 10U;
 80062c8:	380a      	subs	r0, #10
    bcdhigh++;
 80062ca:	3301      	adds	r3, #1
    number -= 10U;
 80062cc:	b2c0      	uxtb	r0, r0
 80062ce:	e7f5      	b.n	80062bc <RTC_ByteToBcd2+0x2>

080062d0 <HAL_RTC_SetTime>:
{
 80062d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hrtc);
 80062d4:	7f03      	ldrb	r3, [r0, #28]
 80062d6:	2b01      	cmp	r3, #1
{
 80062d8:	4606      	mov	r6, r0
 80062da:	460f      	mov	r7, r1
 80062dc:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 80062e0:	d041      	beq.n	8006366 <HAL_RTC_SetTime+0x96>
 80062e2:	2301      	movs	r3, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80062e4:	6831      	ldr	r1, [r6, #0]
  __HAL_LOCK(hrtc);
 80062e6:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80062e8:	7770      	strb	r0, [r6, #29]
  if (Format == RTC_FORMAT_BIN)
 80062ea:	7838      	ldrb	r0, [r7, #0]
 80062ec:	787d      	ldrb	r5, [r7, #1]
 80062ee:	78bc      	ldrb	r4, [r7, #2]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80062f0:	688b      	ldr	r3, [r1, #8]
  if (Format == RTC_FORMAT_BIN)
 80062f2:	2a00      	cmp	r2, #0
 80062f4:	d139      	bne.n	800636a <HAL_RTC_SetTime+0x9a>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80062f6:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 80062fa:	bf08      	it	eq
 80062fc:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80062fe:	f7ff ffdc 	bl	80062ba <RTC_ByteToBcd2>
 8006302:	4680      	mov	r8, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006304:	4628      	mov	r0, r5
 8006306:	f7ff ffd8 	bl	80062ba <RTC_ByteToBcd2>
 800630a:	4602      	mov	r2, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800630c:	4620      	mov	r0, r4
 800630e:	f7ff ffd4 	bl	80062ba <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006312:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006314:	ea40 5383 	orr.w	r3, r0, r3, lsl #22
 8006318:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800631c:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006320:	23ca      	movs	r3, #202	@ 0xca
 8006322:	624b      	str	r3, [r1, #36]	@ 0x24
 8006324:	2353      	movs	r3, #83	@ 0x53
 8006326:	624b      	str	r3, [r1, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8006328:	4630      	mov	r0, r6
 800632a:	f7ff ff49 	bl	80061c0 <RTC_EnterInitMode>
  if (status == HAL_OK)
 800632e:	b9a8      	cbnz	r0, 800635c <HAL_RTC_SetTime+0x8c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006330:	6832      	ldr	r2, [r6, #0]
 8006332:	f004 347f 	and.w	r4, r4, #2139062143	@ 0x7f7f7f7f
 8006336:	f024 44fe 	bic.w	r4, r4, #2130706432	@ 0x7f000000
 800633a:	6014      	str	r4, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800633c:	6893      	ldr	r3, [r2, #8]
 800633e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006342:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006344:	e9d7 3003 	ldrd	r3, r0, [r7, #12]
 8006348:	6891      	ldr	r1, [r2, #8]
 800634a:	4303      	orrs	r3, r0
 800634c:	430b      	orrs	r3, r1
 800634e:	6093      	str	r3, [r2, #8]
    status = RTC_ExitInitMode(hrtc);
 8006350:	4630      	mov	r0, r6
 8006352:	f7ff ff56 	bl	8006202 <RTC_ExitInitMode>
  if (status == HAL_OK)
 8006356:	b908      	cbnz	r0, 800635c <HAL_RTC_SetTime+0x8c>
    hrtc->State = HAL_RTC_STATE_READY;
 8006358:	2301      	movs	r3, #1
 800635a:	7773      	strb	r3, [r6, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800635c:	6833      	ldr	r3, [r6, #0]
 800635e:	22ff      	movs	r2, #255	@ 0xff
 8006360:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 8006362:	2300      	movs	r3, #0
 8006364:	7733      	strb	r3, [r6, #28]
}
 8006366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800636a:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 800636e:	bf08      	it	eq
 8006370:	70fb      	strbeq	r3, [r7, #3]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006372:	022d      	lsls	r5, r5, #8
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006374:	78fa      	ldrb	r2, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006376:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800637a:	ea45 0304 	orr.w	r3, r5, r4
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800637e:	ea43 5482 	orr.w	r4, r3, r2, lsl #22
 8006382:	e7cd      	b.n	8006320 <HAL_RTC_SetTime+0x50>

08006384 <HAL_RTC_SetDate>:
{
 8006384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8006386:	7f03      	ldrb	r3, [r0, #28]
 8006388:	2b01      	cmp	r3, #1
{
 800638a:	4605      	mov	r5, r0
 800638c:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8006390:	d027      	beq.n	80063e2 <HAL_RTC_SetDate+0x5e>
 8006392:	2301      	movs	r3, #1
 8006394:	772b      	strb	r3, [r5, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006396:	7768      	strb	r0, [r5, #29]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006398:	780e      	ldrb	r6, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800639a:	78c8      	ldrb	r0, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800639c:	784c      	ldrb	r4, [r1, #1]
                  ((uint32_t) sDate->Date)                      | \
 800639e:	788f      	ldrb	r7, [r1, #2]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80063a0:	0376      	lsls	r6, r6, #13
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80063a2:	b1fa      	cbz	r2, 80063e4 <HAL_RTC_SetDate+0x60>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80063a4:	ea46 4300 	orr.w	r3, r6, r0, lsl #16
 80063a8:	433b      	orrs	r3, r7
 80063aa:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80063ae:	682b      	ldr	r3, [r5, #0]
 80063b0:	22ca      	movs	r2, #202	@ 0xca
 80063b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80063b4:	2253      	movs	r2, #83	@ 0x53
 80063b6:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 80063b8:	4628      	mov	r0, r5
 80063ba:	f7ff ff01 	bl	80061c0 <RTC_EnterInitMode>
  if (status == HAL_OK)
 80063be:	b958      	cbnz	r0, 80063d8 <HAL_RTC_SetDate+0x54>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80063c0:	682a      	ldr	r2, [r5, #0]
 80063c2:	f024 447f 	bic.w	r4, r4, #4278190080	@ 0xff000000
 80063c6:	f024 04c0 	bic.w	r4, r4, #192	@ 0xc0
 80063ca:	6054      	str	r4, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 80063cc:	4628      	mov	r0, r5
 80063ce:	f7ff ff18 	bl	8006202 <RTC_ExitInitMode>
  if (status == HAL_OK)
 80063d2:	b908      	cbnz	r0, 80063d8 <HAL_RTC_SetDate+0x54>
    hrtc->State = HAL_RTC_STATE_READY;
 80063d4:	2301      	movs	r3, #1
 80063d6:	776b      	strb	r3, [r5, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80063d8:	682b      	ldr	r3, [r5, #0]
 80063da:	22ff      	movs	r2, #255	@ 0xff
 80063dc:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 80063de:	2300      	movs	r3, #0
 80063e0:	772b      	strb	r3, [r5, #28]
}
 80063e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80063e4:	06e3      	lsls	r3, r4, #27
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80063e6:	bf42      	ittt	mi
 80063e8:	f024 0410 	bicmi.w	r4, r4, #16
 80063ec:	340a      	addmi	r4, #10
 80063ee:	704c      	strbmi	r4, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80063f0:	f7ff ff63 	bl	80062ba <RTC_ByteToBcd2>
 80063f4:	4604      	mov	r4, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80063f6:	7848      	ldrb	r0, [r1, #1]
 80063f8:	f7ff ff5f 	bl	80062ba <RTC_ByteToBcd2>
 80063fc:	4602      	mov	r2, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80063fe:	4638      	mov	r0, r7
 8006400:	f7ff ff5b 	bl	80062ba <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006404:	ea40 0306 	orr.w	r3, r0, r6
 8006408:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800640c:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
 8006410:	e7cd      	b.n	80063ae <HAL_RTC_SetDate+0x2a>

08006412 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
  uint32_t tens = 0U;
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8006412:	0903      	lsrs	r3, r0, #4
 8006414:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006418:	f000 000f 	and.w	r0, r0, #15
 800641c:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8006420:	b2c0      	uxtb	r0, r0
 8006422:	4770      	bx	lr

08006424 <HAL_RTC_GetTime>:
{
 8006424:	b538      	push	{r3, r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006426:	6803      	ldr	r3, [r0, #0]
 8006428:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800642a:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800642c:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800642e:	681b      	ldr	r3, [r3, #0]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006430:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006434:	f3c3 2506 	ubfx	r5, r3, #8, #7
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006438:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800643c:	6088      	str	r0, [r1, #8]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800643e:	f3c3 4005 	ubfx	r0, r3, #16, #6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006442:	f3c3 5380 	ubfx	r3, r3, #22, #1
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006446:	7008      	strb	r0, [r1, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006448:	704d      	strb	r5, [r1, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800644a:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800644c:	70cb      	strb	r3, [r1, #3]
  if (Format == RTC_FORMAT_BIN)
 800644e:	b952      	cbnz	r2, 8006466 <HAL_RTC_GetTime+0x42>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006450:	f7ff ffdf 	bl	8006412 <RTC_Bcd2ToByte>
 8006454:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006456:	4628      	mov	r0, r5
 8006458:	f7ff ffdb 	bl	8006412 <RTC_Bcd2ToByte>
 800645c:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800645e:	4620      	mov	r0, r4
 8006460:	f7ff ffd7 	bl	8006412 <RTC_Bcd2ToByte>
 8006464:	7088      	strb	r0, [r1, #2]
}
 8006466:	2000      	movs	r0, #0
 8006468:	bd38      	pop	{r3, r4, r5, pc}

0800646a <HAL_RTC_GetDate>:
{
 800646a:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800646c:	6803      	ldr	r3, [r0, #0]
 800646e:	685b      	ldr	r3, [r3, #4]
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006470:	f3c3 4007 	ubfx	r0, r3, #16, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006474:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006478:	f003 043f 	and.w	r4, r3, #63	@ 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800647c:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006480:	70c8      	strb	r0, [r1, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006482:	704d      	strb	r5, [r1, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006484:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006486:	700b      	strb	r3, [r1, #0]
  if (Format == RTC_FORMAT_BIN)
 8006488:	b952      	cbnz	r2, 80064a0 <HAL_RTC_GetDate+0x36>
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800648a:	f7ff ffc2 	bl	8006412 <RTC_Bcd2ToByte>
 800648e:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006490:	4628      	mov	r0, r5
 8006492:	f7ff ffbe 	bl	8006412 <RTC_Bcd2ToByte>
 8006496:	7048      	strb	r0, [r1, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006498:	4620      	mov	r0, r4
 800649a:	f7ff ffba 	bl	8006412 <RTC_Bcd2ToByte>
 800649e:	7088      	strb	r0, [r1, #2]
}
 80064a0:	2000      	movs	r0, #0
 80064a2:	bd38      	pop	{r3, r4, r5, pc}

080064a4 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80064a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064a6:	460e      	mov	r6, r1
 80064a8:	4614      	mov	r4, r2
 80064aa:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80064ac:	f7fe faae 	bl	8004a0c <HAL_GetTick>
 80064b0:	4434      	add	r4, r6
 80064b2:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 80064b4:	f7fe faaa 	bl	8004a0c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80064b8:	4b22      	ldr	r3, [pc, #136]	@ (8006544 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa0>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80064c0:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 80064c2:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80064c4:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064c6:	682a      	ldr	r2, [r5, #0]
 80064c8:	6890      	ldr	r0, [r2, #8]
 80064ca:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 80064ce:	d02d      	beq.n	800652c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
  {
    if (Timeout != HAL_MAX_DELAY)
 80064d0:	1c73      	adds	r3, r6, #1
 80064d2:	d0f9      	beq.n	80064c8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064d4:	f7fe fa9a 	bl	8004a0c <HAL_GetTick>
 80064d8:	1bc0      	subs	r0, r0, r7
 80064da:	42a0      	cmp	r0, r4
 80064dc:	d328      	bcc.n	8006530 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064de:	682b      	ldr	r3, [r5, #0]
 80064e0:	685a      	ldr	r2, [r3, #4]
 80064e2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80064e6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064e8:	686a      	ldr	r2, [r5, #4]
 80064ea:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80064ee:	d10a      	bne.n	8006506 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
 80064f0:	68aa      	ldr	r2, [r5, #8]
 80064f2:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80064f6:	d002      	beq.n	80064fe <SPI_WaitFlagStateUntilTimeout.constprop.0+0x5a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064f8:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80064fc:	d103      	bne.n	8006506 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006504:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006506:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8006508:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 800650c:	d107      	bne.n	800651e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
        {
          SPI_RESET_CRC(hspi);
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006514:	601a      	str	r2, [r3, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800651c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800651e:	2301      	movs	r3, #1
 8006520:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006524:	2300      	movs	r3, #0
 8006526:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800652a:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 800652c:	b003      	add	sp, #12
 800652e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8006530:	9a01      	ldr	r2, [sp, #4]
      count--;
 8006532:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8006534:	2a00      	cmp	r2, #0
      count--;
 8006536:	f103 33ff 	add.w	r3, r3, #4294967295
 800653a:	9301      	str	r3, [sp, #4]
 800653c:	bf08      	it	eq
 800653e:	4614      	moveq	r4, r2
 8006540:	e7c1      	b.n	80064c6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x22>
 8006542:	bf00      	nop
 8006544:	2000000c 	.word	0x2000000c

08006548 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8006548:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800654c:	461c      	mov	r4, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800654e:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8006550:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 8006552:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8006556:	4605      	mov	r5, r0
 8006558:	460e      	mov	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800655a:	f7fe fa57 	bl	8004a0c <HAL_GetTick>
 800655e:	443c      	add	r4, r7
 8006560:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8006562:	f7fe fa53 	bl	8004a0c <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006566:	4b29      	ldr	r3, [pc, #164]	@ (800660c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006568:	f8d5 9000 	ldr.w	r9, [r5]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2223      	movs	r2, #35	@ 0x23
 8006570:	4353      	muls	r3, r2
 8006572:	0d1b      	lsrs	r3, r3, #20
 8006574:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 8006576:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006578:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 800657a:	682a      	ldr	r2, [r5, #0]
 800657c:	6890      	ldr	r0, [r2, #8]
 800657e:	4030      	ands	r0, r6
 8006580:	d038      	beq.n	80065f4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xac>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006582:	f5b6 6fc0 	cmp.w	r6, #1536	@ 0x600
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006586:	bf01      	itttt	eq
 8006588:	f899 300c 	ldrbeq.w	r3, [r9, #12]
 800658c:	b2db      	uxtbeq	r3, r3
 800658e:	f88d 3003 	strbeq.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006592:	f89d 3003 	ldrbeq.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006596:	1c7b      	adds	r3, r7, #1
 8006598:	d0f0      	beq.n	800657c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x34>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800659a:	f7fe fa37 	bl	8004a0c <HAL_GetTick>
 800659e:	eba0 0008 	sub.w	r0, r0, r8
 80065a2:	42a0      	cmp	r0, r4
 80065a4:	d329      	bcc.n	80065fa <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065a6:	682b      	ldr	r3, [r5, #0]
 80065a8:	685a      	ldr	r2, [r3, #4]
 80065aa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80065ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065b0:	686a      	ldr	r2, [r5, #4]
 80065b2:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80065b6:	d10a      	bne.n	80065ce <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
 80065b8:	68aa      	ldr	r2, [r5, #8]
 80065ba:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80065be:	d002      	beq.n	80065c6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x7e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065c0:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80065c4:	d103      	bne.n	80065ce <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80065ce:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 80065d0:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80065d4:	d107      	bne.n	80065e6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x9e>
        {
          SPI_RESET_CRC(hspi);
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065dc:	601a      	str	r2, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80065e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065e6:	2301      	movs	r3, #1
 80065e8:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065ec:	2300      	movs	r3, #0
 80065ee:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80065f2:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 80065f4:	b003      	add	sp, #12
 80065f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (count == 0U)
 80065fa:	9a01      	ldr	r2, [sp, #4]
      count--;
 80065fc:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 80065fe:	2a00      	cmp	r2, #0
      count--;
 8006600:	f103 33ff 	add.w	r3, r3, #4294967295
 8006604:	9301      	str	r3, [sp, #4]
 8006606:	bf08      	it	eq
 8006608:	4614      	moveq	r4, r2
 800660a:	e7b6      	b.n	800657a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 800660c:	2000000c 	.word	0x2000000c

08006610 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006612:	6843      	ldr	r3, [r0, #4]
 8006614:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
{
 8006618:	4604      	mov	r4, r0
 800661a:	460e      	mov	r6, r1
 800661c:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800661e:	d10b      	bne.n	8006638 <SPI_EndRxTransaction+0x28>
 8006620:	6883      	ldr	r3, [r0, #8]
 8006622:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006626:	d002      	beq.n	800662e <SPI_EndRxTransaction+0x1e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006628:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800662c:	d104      	bne.n	8006638 <SPI_EndRxTransaction+0x28>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800662e:	6822      	ldr	r2, [r4, #0]
 8006630:	6813      	ldr	r3, [r2, #0]
 8006632:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006636:	6013      	str	r3, [r2, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006638:	463a      	mov	r2, r7
 800663a:	4631      	mov	r1, r6
 800663c:	4620      	mov	r0, r4
 800663e:	f7ff ff31 	bl	80064a4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8006642:	4605      	mov	r5, r0
 8006644:	b128      	cbz	r0, 8006652 <SPI_EndRxTransaction+0x42>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006646:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006648:	f043 0320 	orr.w	r3, r3, #32
 800664c:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800664e:	2503      	movs	r5, #3
 8006650:	e013      	b.n	800667a <SPI_EndRxTransaction+0x6a>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006652:	6863      	ldr	r3, [r4, #4]
 8006654:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006658:	d10f      	bne.n	800667a <SPI_EndRxTransaction+0x6a>
 800665a:	68a3      	ldr	r3, [r4, #8]
 800665c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006660:	d002      	beq.n	8006668 <SPI_EndRxTransaction+0x58>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006662:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006666:	d108      	bne.n	800667a <SPI_EndRxTransaction+0x6a>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006668:	463b      	mov	r3, r7
 800666a:	4632      	mov	r2, r6
 800666c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006670:	4620      	mov	r0, r4
 8006672:	f7ff ff69 	bl	8006548 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8006676:	2800      	cmp	r0, #0
 8006678:	d1e5      	bne.n	8006646 <SPI_EndRxTransaction+0x36>
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 800667a:	4628      	mov	r0, r5
 800667c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800667e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800667e:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006680:	4613      	mov	r3, r2
{
 8006682:	460d      	mov	r5, r1
 8006684:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006686:	460a      	mov	r2, r1
 8006688:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
{
 800668c:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800668e:	f7ff ff5b 	bl	8006548 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8006692:	b128      	cbz	r0, 80066a0 <SPI_EndRxTxTransaction+0x22>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006694:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006696:	f043 0320 	orr.w	r3, r3, #32
 800669a:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800669c:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800669e:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066a0:	4632      	mov	r2, r6
 80066a2:	4629      	mov	r1, r5
 80066a4:	4620      	mov	r0, r4
 80066a6:	f7ff fefd 	bl	80064a4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	d1f2      	bne.n	8006694 <SPI_EndRxTxTransaction+0x16>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066ae:	4633      	mov	r3, r6
 80066b0:	462a      	mov	r2, r5
 80066b2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80066b6:	4620      	mov	r0, r4
 80066b8:	f7ff ff46 	bl	8006548 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80066bc:	2800      	cmp	r0, #0
 80066be:	d0ee      	beq.n	800669e <SPI_EndRxTxTransaction+0x20>
 80066c0:	e7e8      	b.n	8006694 <SPI_EndRxTxTransaction+0x16>

080066c2 <HAL_SPI_Init>:
{
 80066c2:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 80066c4:	4604      	mov	r4, r0
 80066c6:	2800      	cmp	r0, #0
 80066c8:	d067      	beq.n	800679a <HAL_SPI_Init+0xd8>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066ca:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d15d      	bne.n	800678c <HAL_SPI_Init+0xca>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066d0:	6842      	ldr	r2, [r0, #4]
 80066d2:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80066d6:	d000      	beq.n	80066da <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80066d8:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066da:	2300      	movs	r3, #0
 80066dc:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80066de:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 80066e2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80066e6:	b923      	cbnz	r3, 80066f2 <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 80066e8:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 80066ec:	4620      	mov	r0, r4
 80066ee:	f7fd febf 	bl	8004470 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80066f2:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066f4:	68e0      	ldr	r0, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80066f6:	2302      	movs	r3, #2
 80066f8:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 80066fc:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066fe:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8006702:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006706:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006708:	f04f 0300 	mov.w	r3, #0
 800670c:	d942      	bls.n	8006794 <HAL_SPI_Init+0xd2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800670e:	461d      	mov	r5, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006710:	f5b0 6f70 	cmp.w	r0, #3840	@ 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006714:	bf18      	it	ne
 8006716:	62a3      	strne	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006718:	68a6      	ldr	r6, [r4, #8]
 800671a:	6863      	ldr	r3, [r4, #4]
 800671c:	69a1      	ldr	r1, [r4, #24]
 800671e:	f406 4604 	and.w	r6, r6, #33792	@ 0x8400
 8006722:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8006726:	4333      	orrs	r3, r6
 8006728:	6926      	ldr	r6, [r4, #16]
 800672a:	f006 0602 	and.w	r6, r6, #2
 800672e:	4333      	orrs	r3, r6
 8006730:	6966      	ldr	r6, [r4, #20]
 8006732:	f006 0601 	and.w	r6, r6, #1
 8006736:	4333      	orrs	r3, r6
 8006738:	f401 7600 	and.w	r6, r1, #512	@ 0x200
 800673c:	4333      	orrs	r3, r6
 800673e:	69e6      	ldr	r6, [r4, #28]
 8006740:	f006 0638 	and.w	r6, r6, #56	@ 0x38
 8006744:	4333      	orrs	r3, r6
 8006746:	6a26      	ldr	r6, [r4, #32]
 8006748:	f006 0680 	and.w	r6, r6, #128	@ 0x80
 800674c:	4333      	orrs	r3, r6
 800674e:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006750:	f406 5600 	and.w	r6, r6, #8192	@ 0x2000
 8006754:	4333      	orrs	r3, r6
 8006756:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006758:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 800675a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800675c:	f006 0608 	and.w	r6, r6, #8
 8006760:	f003 0310 	and.w	r3, r3, #16
 8006764:	f400 6070 	and.w	r0, r0, #3840	@ 0xf00
 8006768:	4333      	orrs	r3, r6
 800676a:	0c09      	lsrs	r1, r1, #16
 800676c:	4303      	orrs	r3, r0
 800676e:	f001 0104 	and.w	r1, r1, #4
 8006772:	430b      	orrs	r3, r1
 8006774:	432b      	orrs	r3, r5
 8006776:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006778:	69d3      	ldr	r3, [r2, #28]
 800677a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800677e:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006780:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8006782:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006784:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006786:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 800678a:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800678c:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800678e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006792:	e7a2      	b.n	80066da <HAL_SPI_Init+0x18>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006794:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 8006798:	e7bc      	b.n	8006714 <HAL_SPI_Init+0x52>
    return HAL_ERROR;
 800679a:	2001      	movs	r0, #1
 800679c:	e7f5      	b.n	800678a <HAL_SPI_Init+0xc8>

0800679e <HAL_SPI_Transmit>:
{
 800679e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80067a2:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 80067a4:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 80067a8:	2b01      	cmp	r3, #1
{
 80067aa:	4604      	mov	r4, r0
 80067ac:	460d      	mov	r5, r1
 80067ae:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 80067b0:	f000 80bc 	beq.w	800692c <HAL_SPI_Transmit+0x18e>
 80067b4:	2301      	movs	r3, #1
 80067b6:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 80067ba:	f7fe f927 	bl	8004a0c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80067be:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 80067c2:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 80067c4:	4682      	mov	sl, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80067c6:	fa5f f983 	uxtb.w	r9, r3
 80067ca:	f040 80ac 	bne.w	8006926 <HAL_SPI_Transmit+0x188>
  if ((pData == NULL) || (Size == 0U))
 80067ce:	2d00      	cmp	r5, #0
 80067d0:	d069      	beq.n	80068a6 <HAL_SPI_Transmit+0x108>
 80067d2:	f1b8 0f00 	cmp.w	r8, #0
 80067d6:	d066      	beq.n	80068a6 <HAL_SPI_Transmit+0x108>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80067d8:	2303      	movs	r3, #3
 80067da:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067de:	2300      	movs	r3, #0
 80067e0:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 80067e2:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->TxXferCount = Size;
 80067e6:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80067ea:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80067ec:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80067f0:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067f4:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 80067f6:	6826      	ldr	r6, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80067f8:	63a5      	str	r5, [r4, #56]	@ 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
  hspi->TxXferSize  = Size;
 80067fe:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006802:	d107      	bne.n	8006814 <HAL_SPI_Transmit+0x76>
    __HAL_SPI_DISABLE(hspi);
 8006804:	6833      	ldr	r3, [r6, #0]
 8006806:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800680a:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 800680c:	6833      	ldr	r3, [r6, #0]
 800680e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006812:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006814:	6833      	ldr	r3, [r6, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006816:	6862      	ldr	r2, [r4, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006818:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 800681a:	bf5e      	ittt	pl
 800681c:	6833      	ldrpl	r3, [r6, #0]
 800681e:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 8006822:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006824:	68e3      	ldr	r3, [r4, #12]
 8006826:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800682a:	d943      	bls.n	80068b4 <HAL_SPI_Transmit+0x116>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800682c:	b112      	cbz	r2, 8006834 <HAL_SPI_Transmit+0x96>
 800682e:	f1b8 0f01 	cmp.w	r8, #1
 8006832:	d107      	bne.n	8006844 <HAL_SPI_Transmit+0xa6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006834:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006838:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800683a:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800683c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800683e:	3b01      	subs	r3, #1
 8006840:	b29b      	uxth	r3, r3
 8006842:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8006844:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006846:	b29b      	uxth	r3, r3
 8006848:	b9b3      	cbnz	r3, 8006878 <HAL_SPI_Transmit+0xda>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800684a:	4652      	mov	r2, sl
 800684c:	4639      	mov	r1, r7
 800684e:	4620      	mov	r0, r4
 8006850:	f7ff ff15 	bl	800667e <SPI_EndRxTxTransaction>
 8006854:	2800      	cmp	r0, #0
 8006856:	d163      	bne.n	8006920 <HAL_SPI_Transmit+0x182>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006858:	68a3      	ldr	r3, [r4, #8]
 800685a:	b933      	cbnz	r3, 800686a <HAL_SPI_Transmit+0xcc>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800685c:	9301      	str	r3, [sp, #4]
 800685e:	6823      	ldr	r3, [r4, #0]
 8006860:	68da      	ldr	r2, [r3, #12]
 8006862:	9201      	str	r2, [sp, #4]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	9301      	str	r3, [sp, #4]
 8006868:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800686a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800686c:	b9db      	cbnz	r3, 80068a6 <HAL_SPI_Transmit+0x108>
    hspi->State = HAL_SPI_STATE_READY;
 800686e:	2201      	movs	r2, #1
 8006870:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006874:	4699      	mov	r9, r3
 8006876:	e016      	b.n	80068a6 <HAL_SPI_Transmit+0x108>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006878:	6822      	ldr	r2, [r4, #0]
 800687a:	6893      	ldr	r3, [r2, #8]
 800687c:	079d      	lsls	r5, r3, #30
 800687e:	d505      	bpl.n	800688c <HAL_SPI_Transmit+0xee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006880:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006882:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006886:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006888:	63a3      	str	r3, [r4, #56]	@ 0x38
 800688a:	e7d7      	b.n	800683c <HAL_SPI_Transmit+0x9e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800688c:	f7fe f8be 	bl	8004a0c <HAL_GetTick>
 8006890:	eba0 000a 	sub.w	r0, r0, sl
 8006894:	42b8      	cmp	r0, r7
 8006896:	d3d5      	bcc.n	8006844 <HAL_SPI_Transmit+0xa6>
 8006898:	1c78      	adds	r0, r7, #1
 800689a:	d0d3      	beq.n	8006844 <HAL_SPI_Transmit+0xa6>
          hspi->State = HAL_SPI_STATE_READY;
 800689c:	2301      	movs	r3, #1
 800689e:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 80068a2:	f04f 0903 	mov.w	r9, #3
  __HAL_UNLOCK(hspi);
 80068a6:	2300      	movs	r3, #0
 80068a8:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 80068ac:	4648      	mov	r0, r9
 80068ae:	b002      	add	sp, #8
 80068b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068b4:	b112      	cbz	r2, 80068bc <HAL_SPI_Transmit+0x11e>
 80068b6:	f1b8 0f01 	cmp.w	r8, #1
 80068ba:	d113      	bne.n	80068e4 <HAL_SPI_Transmit+0x146>
      if (hspi->TxXferCount > 1U)
 80068bc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80068be:	b29b      	uxth	r3, r3
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d906      	bls.n	80068d2 <HAL_SPI_Transmit+0x134>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068c4:	f835 3b02 	ldrh.w	r3, [r5], #2
 80068c8:	60f3      	str	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068ca:	63a5      	str	r5, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80068cc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80068ce:	3b02      	subs	r3, #2
 80068d0:	e006      	b.n	80068e0 <HAL_SPI_Transmit+0x142>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80068d2:	782b      	ldrb	r3, [r5, #0]
 80068d4:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr ++;
 80068d6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80068d8:	3301      	adds	r3, #1
 80068da:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80068dc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80068de:	3b01      	subs	r3, #1
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 80068e4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d0ae      	beq.n	800684a <HAL_SPI_Transmit+0xac>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068ec:	6822      	ldr	r2, [r4, #0]
 80068ee:	6893      	ldr	r3, [r2, #8]
 80068f0:	0799      	lsls	r1, r3, #30
 80068f2:	d50c      	bpl.n	800690e <HAL_SPI_Transmit+0x170>
        if (hspi->TxXferCount > 1U)
 80068f4:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068f6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 80068f8:	b289      	uxth	r1, r1
 80068fa:	2901      	cmp	r1, #1
 80068fc:	d904      	bls.n	8006908 <HAL_SPI_Transmit+0x16a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068fe:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006902:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006904:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006906:	e7e1      	b.n	80068cc <HAL_SPI_Transmit+0x12e>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006908:	781b      	ldrb	r3, [r3, #0]
 800690a:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 800690c:	e7e3      	b.n	80068d6 <HAL_SPI_Transmit+0x138>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800690e:	f7fe f87d 	bl	8004a0c <HAL_GetTick>
 8006912:	eba0 000a 	sub.w	r0, r0, sl
 8006916:	42b8      	cmp	r0, r7
 8006918:	d3e4      	bcc.n	80068e4 <HAL_SPI_Transmit+0x146>
 800691a:	1c7b      	adds	r3, r7, #1
 800691c:	d0e2      	beq.n	80068e4 <HAL_SPI_Transmit+0x146>
 800691e:	e7bd      	b.n	800689c <HAL_SPI_Transmit+0xfe>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006920:	2320      	movs	r3, #32
 8006922:	6623      	str	r3, [r4, #96]	@ 0x60
 8006924:	e798      	b.n	8006858 <HAL_SPI_Transmit+0xba>
    errorcode = HAL_BUSY;
 8006926:	f04f 0902 	mov.w	r9, #2
 800692a:	e7bc      	b.n	80068a6 <HAL_SPI_Transmit+0x108>
  __HAL_LOCK(hspi);
 800692c:	f04f 0902 	mov.w	r9, #2
 8006930:	e7bc      	b.n	80068ac <HAL_SPI_Transmit+0x10e>

08006932 <HAL_SPI_TransmitReceive>:
{
 8006932:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006936:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8006938:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
{
 800693c:	9f08      	ldr	r7, [sp, #32]
  __HAL_LOCK(hspi);
 800693e:	2b01      	cmp	r3, #1
{
 8006940:	4604      	mov	r4, r0
 8006942:	460d      	mov	r5, r1
 8006944:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8006946:	f000 8122 	beq.w	8006b8e <HAL_SPI_TransmitReceive+0x25c>
 800694a:	2301      	movs	r3, #1
 800694c:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8006950:	f7fe f85c 	bl	8004a0c <HAL_GetTick>
  tmp_state           = hspi->State;
 8006954:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 8006958:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800695a:	2a01      	cmp	r2, #1
  tickstart = HAL_GetTick();
 800695c:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 800695e:	b2d1      	uxtb	r1, r2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006960:	d00a      	beq.n	8006978 <HAL_SPI_TransmitReceive+0x46>
 8006962:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006966:	f040 8110 	bne.w	8006b8a <HAL_SPI_TransmitReceive+0x258>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800696a:	68a2      	ldr	r2, [r4, #8]
 800696c:	2a00      	cmp	r2, #0
 800696e:	f040 810c 	bne.w	8006b8a <HAL_SPI_TransmitReceive+0x258>
 8006972:	2904      	cmp	r1, #4
 8006974:	f040 8109 	bne.w	8006b8a <HAL_SPI_TransmitReceive+0x258>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006978:	b92d      	cbnz	r5, 8006986 <HAL_SPI_TransmitReceive+0x54>
    errorcode = HAL_ERROR;
 800697a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 800697c:	2300      	movs	r3, #0
 800697e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8006982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006986:	f1b9 0f00 	cmp.w	r9, #0
 800698a:	d0f6      	beq.n	800697a <HAL_SPI_TransmitReceive+0x48>
 800698c:	2e00      	cmp	r6, #0
 800698e:	d0f4      	beq.n	800697a <HAL_SPI_TransmitReceive+0x48>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006990:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006994:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006996:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006998:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800699c:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800699e:	bf1c      	itt	ne
 80069a0:	2205      	movne	r2, #5
 80069a2:	f884 205d 	strbne.w	r2, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069a6:	2200      	movs	r2, #0
 80069a8:	6622      	str	r2, [r4, #96]	@ 0x60
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80069aa:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  hspi->RxXferCount = Size;
 80069ae:	f8a4 6046 	strh.w	r6, [r4, #70]	@ 0x46
  hspi->TxXferCount = Size;
 80069b2:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80069b4:	e9c4 2213 	strd	r2, r2, [r4, #76]	@ 0x4c
  hspi->RxXferSize  = Size;
 80069b8:	f8a4 6044 	strh.w	r6, [r4, #68]	@ 0x44
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069bc:	684a      	ldr	r2, [r1, #4]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80069be:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80069c0:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80069c2:	d801      	bhi.n	80069c8 <HAL_SPI_TransmitReceive+0x96>
 80069c4:	2e01      	cmp	r6, #1
 80069c6:	d02e      	beq.n	8006a26 <HAL_SPI_TransmitReceive+0xf4>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069cc:	604a      	str	r2, [r1, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069ce:	680a      	ldr	r2, [r1, #0]
 80069d0:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80069d2:	bf5e      	ittt	pl
 80069d4:	680a      	ldrpl	r2, [r1, #0]
 80069d6:	f042 0240 	orrpl.w	r2, r2, #64	@ 0x40
 80069da:	600a      	strpl	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069dc:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
 80069e0:	d957      	bls.n	8006a92 <HAL_SPI_TransmitReceive+0x160>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069e2:	b10b      	cbz	r3, 80069e8 <HAL_SPI_TransmitReceive+0xb6>
 80069e4:	2e01      	cmp	r6, #1
 80069e6:	d107      	bne.n	80069f8 <HAL_SPI_TransmitReceive+0xc6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069e8:	f835 3b02 	ldrh.w	r3, [r5], #2
 80069ec:	60cb      	str	r3, [r1, #12]
      hspi->TxXferCount--;
 80069ee:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069f0:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 80069f2:	3b01      	subs	r3, #1
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 80069f8:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069fa:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	b9ab      	cbnz	r3, 8006a2c <HAL_SPI_TransmitReceive+0xfa>
 8006a00:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	b98b      	cbnz	r3, 8006a2c <HAL_SPI_TransmitReceive+0xfa>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a08:	4642      	mov	r2, r8
 8006a0a:	4639      	mov	r1, r7
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	f7ff fe36 	bl	800667e <SPI_EndRxTxTransaction>
 8006a12:	2800      	cmp	r0, #0
 8006a14:	f040 80b5 	bne.w	8006b82 <HAL_SPI_TransmitReceive+0x250>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a18:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d1ad      	bne.n	800697a <HAL_SPI_TransmitReceive+0x48>
    hspi->State = HAL_SPI_STATE_READY;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
 8006a24:	e7aa      	b.n	800697c <HAL_SPI_TransmitReceive+0x4a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006a2a:	e7cf      	b.n	80069cc <HAL_SPI_TransmitReceive+0x9a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a2c:	6821      	ldr	r1, [r4, #0]
 8006a2e:	688b      	ldr	r3, [r1, #8]
 8006a30:	079e      	lsls	r6, r3, #30
 8006a32:	d50d      	bpl.n	8006a50 <HAL_SPI_TransmitReceive+0x11e>
 8006a34:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	b153      	cbz	r3, 8006a50 <HAL_SPI_TransmitReceive+0x11e>
 8006a3a:	b145      	cbz	r5, 8006a4e <HAL_SPI_TransmitReceive+0x11c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a3c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a3e:	f833 2b02 	ldrh.w	r2, [r3], #2
 8006a42:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a44:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a46:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 8006a4e:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a50:	688a      	ldr	r2, [r1, #8]
 8006a52:	f012 0201 	ands.w	r2, r2, #1
 8006a56:	d00f      	beq.n	8006a78 <HAL_SPI_TransmitReceive+0x146>
 8006a58:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	b15b      	cbz	r3, 8006a78 <HAL_SPI_TransmitReceive+0x146>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a62:	68c9      	ldr	r1, [r1, #12]
 8006a64:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a68:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8006a6a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8006a76:	4615      	mov	r5, r2
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a78:	f7fd ffc8 	bl	8004a0c <HAL_GetTick>
 8006a7c:	eba0 0008 	sub.w	r0, r0, r8
 8006a80:	42b8      	cmp	r0, r7
 8006a82:	d3ba      	bcc.n	80069fa <HAL_SPI_TransmitReceive+0xc8>
 8006a84:	1c78      	adds	r0, r7, #1
 8006a86:	d0b8      	beq.n	80069fa <HAL_SPI_TransmitReceive+0xc8>
        hspi->State = HAL_SPI_STATE_READY;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        errorcode = HAL_TIMEOUT;
 8006a8e:	2003      	movs	r0, #3
 8006a90:	e774      	b.n	800697c <HAL_SPI_TransmitReceive+0x4a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a92:	b10b      	cbz	r3, 8006a98 <HAL_SPI_TransmitReceive+0x166>
 8006a94:	2e01      	cmp	r6, #1
 8006a96:	d10b      	bne.n	8006ab0 <HAL_SPI_TransmitReceive+0x17e>
      if (hspi->TxXferCount > 1U)
 8006a98:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d909      	bls.n	8006ab4 <HAL_SPI_TransmitReceive+0x182>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006aa0:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006aa4:	60cb      	str	r3, [r1, #12]
        hspi->TxXferCount -= 2U;
 8006aa6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006aa8:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006aaa:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006ab0:	2501      	movs	r5, #1
 8006ab2:	e048      	b.n	8006b46 <HAL_SPI_TransmitReceive+0x214>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006ab4:	782b      	ldrb	r3, [r5, #0]
 8006ab6:	730b      	strb	r3, [r1, #12]
        hspi->pTxBuffPtr++;
 8006ab8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006aba:	3301      	adds	r3, #1
 8006abc:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006abe:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	e7f3      	b.n	8006aac <HAL_SPI_TransmitReceive+0x17a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ac4:	6822      	ldr	r2, [r4, #0]
 8006ac6:	6893      	ldr	r3, [r2, #8]
 8006ac8:	0799      	lsls	r1, r3, #30
 8006aca:	d511      	bpl.n	8006af0 <HAL_SPI_TransmitReceive+0x1be>
 8006acc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	b173      	cbz	r3, 8006af0 <HAL_SPI_TransmitReceive+0x1be>
 8006ad2:	b165      	cbz	r5, 8006aee <HAL_SPI_TransmitReceive+0x1bc>
        if (hspi->TxXferCount > 1U)
 8006ad4:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ad6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8006ad8:	b289      	uxth	r1, r1
 8006ada:	2901      	cmp	r1, #1
 8006adc:	d93d      	bls.n	8006b5a <HAL_SPI_TransmitReceive+0x228>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ade:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006ae2:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ae4:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006ae6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ae8:	3b02      	subs	r3, #2
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 8006aee:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006af0:	6822      	ldr	r2, [r4, #0]
 8006af2:	6891      	ldr	r1, [r2, #8]
 8006af4:	f011 0101 	ands.w	r1, r1, #1
 8006af8:	d01d      	beq.n	8006b36 <HAL_SPI_TransmitReceive+0x204>
 8006afa:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	b1cb      	cbz	r3, 8006b36 <HAL_SPI_TransmitReceive+0x204>
        if (hspi->RxXferCount > 1U)
 8006b02:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b06:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8006b08:	b280      	uxth	r0, r0
 8006b0a:	2801      	cmp	r0, #1
 8006b0c:	d92d      	bls.n	8006b6a <HAL_SPI_TransmitReceive+0x238>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b0e:	68d0      	ldr	r0, [r2, #12]
 8006b10:	f823 0b02 	strh.w	r0, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b14:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006b16:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006b1a:	3b02      	subs	r3, #2
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006b22:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	2b01      	cmp	r3, #1
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b2a:	bf9e      	ittt	ls
 8006b2c:	6853      	ldrls	r3, [r2, #4]
 8006b2e:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
 8006b32:	6053      	strls	r3, [r2, #4]
        txallowed = 1U;
 8006b34:	460d      	mov	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b36:	f7fd ff69 	bl	8004a0c <HAL_GetTick>
 8006b3a:	eba0 0008 	sub.w	r0, r0, r8
 8006b3e:	42b8      	cmp	r0, r7
 8006b40:	d301      	bcc.n	8006b46 <HAL_SPI_TransmitReceive+0x214>
 8006b42:	1c7b      	adds	r3, r7, #1
 8006b44:	d1a0      	bne.n	8006a88 <HAL_SPI_TransmitReceive+0x156>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b46:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1ba      	bne.n	8006ac4 <HAL_SPI_TransmitReceive+0x192>
 8006b4e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d1b5      	bne.n	8006ac4 <HAL_SPI_TransmitReceive+0x192>
 8006b58:	e756      	b.n	8006a08 <HAL_SPI_TransmitReceive+0xd6>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8006b5e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006b60:	3301      	adds	r3, #1
 8006b62:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8006b64:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006b66:	3b01      	subs	r3, #1
 8006b68:	e7bf      	b.n	8006aea <HAL_SPI_TransmitReceive+0x1b8>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006b6a:	7b12      	ldrb	r2, [r2, #12]
 8006b6c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006b6e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b70:	3301      	adds	r3, #1
 8006b72:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8006b74:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006b78:	3b01      	subs	r3, #1
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 8006b80:	e7d8      	b.n	8006b34 <HAL_SPI_TransmitReceive+0x202>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b82:	2320      	movs	r3, #32
 8006b84:	6623      	str	r3, [r4, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8006b86:	2001      	movs	r0, #1
 8006b88:	e746      	b.n	8006a18 <HAL_SPI_TransmitReceive+0xe6>
    errorcode = HAL_BUSY;
 8006b8a:	2002      	movs	r0, #2
 8006b8c:	e6f6      	b.n	800697c <HAL_SPI_TransmitReceive+0x4a>
  __HAL_LOCK(hspi);
 8006b8e:	2002      	movs	r0, #2
 8006b90:	e6f7      	b.n	8006982 <HAL_SPI_TransmitReceive+0x50>

08006b92 <HAL_SPI_Receive>:
{
 8006b92:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b96:	461f      	mov	r7, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 8006b98:	f890 305d 	ldrb.w	r3, [r0, #93]	@ 0x5d
 8006b9c:	2b01      	cmp	r3, #1
{
 8006b9e:	4604      	mov	r4, r0
 8006ba0:	468a      	mov	sl, r1
 8006ba2:	4690      	mov	r8, r2
  if (hspi->State != HAL_SPI_STATE_READY)
 8006ba4:	b2de      	uxtb	r6, r3
 8006ba6:	f040 80a7 	bne.w	8006cf8 <HAL_SPI_Receive+0x166>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006baa:	6843      	ldr	r3, [r0, #4]
 8006bac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006bb0:	d10e      	bne.n	8006bd0 <HAL_SPI_Receive+0x3e>
 8006bb2:	6883      	ldr	r3, [r0, #8]
 8006bb4:	b963      	cbnz	r3, 8006bd0 <HAL_SPI_Receive+0x3e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006bb6:	2304      	movs	r3, #4
 8006bb8:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	9700      	str	r7, [sp, #0]
 8006bc0:	460a      	mov	r2, r1
 8006bc2:	f7ff feb6 	bl	8006932 <HAL_SPI_TransmitReceive>
 8006bc6:	4606      	mov	r6, r0
}
 8006bc8:	4630      	mov	r0, r6
 8006bca:	b002      	add	sp, #8
 8006bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hspi);
 8006bd0:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	f000 8091 	beq.w	8006cfc <HAL_SPI_Receive+0x16a>
 8006bda:	2301      	movs	r3, #1
 8006bdc:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8006be0:	f7fd ff14 	bl	8004a0c <HAL_GetTick>
 8006be4:	4681      	mov	r9, r0
  if ((pData == NULL) || (Size == 0U))
 8006be6:	f1ba 0f00 	cmp.w	sl, #0
 8006bea:	d075      	beq.n	8006cd8 <HAL_SPI_Receive+0x146>
 8006bec:	f1b8 0f00 	cmp.w	r8, #0
 8006bf0:	d072      	beq.n	8006cd8 <HAL_SPI_Receive+0x146>
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006bf2:	2500      	movs	r5, #0
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006bf4:	2304      	movs	r3, #4
 8006bf6:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->TxISR       = NULL;
 8006bfa:	e9c4 5513 	strd	r5, r5, [r4, #76]	@ 0x4c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006bfe:	6625      	str	r5, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006c00:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006c02:	f8a4 8046 	strh.w	r8, [r4, #70]	@ 0x46
  hspi->TxXferSize  = 0U;
 8006c06:	87a5      	strh	r5, [r4, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006c08:	87e5      	strh	r5, [r4, #62]	@ 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c0a:	6825      	ldr	r5, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c0c:	68e2      	ldr	r2, [r4, #12]
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c0e:	686b      	ldr	r3, [r5, #4]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006c10:	f8c4 a040 	str.w	sl, [r4, #64]	@ 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c14:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c18:	bf8c      	ite	hi
 8006c1a:	f423 5380 	bichi.w	r3, r3, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c1e:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
  hspi->RxXferSize  = Size;
 8006c22:	f8a4 8044 	strh.w	r8, [r4, #68]	@ 0x44
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c26:	606b      	str	r3, [r5, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c28:	68a3      	ldr	r3, [r4, #8]
 8006c2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c2e:	d107      	bne.n	8006c40 <HAL_SPI_Receive+0xae>
    __HAL_SPI_DISABLE(hspi);
 8006c30:	682b      	ldr	r3, [r5, #0]
 8006c32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c36:	602b      	str	r3, [r5, #0]
    SPI_1LINE_RX(hspi);
 8006c38:	682b      	ldr	r3, [r5, #0]
 8006c3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c3e:	602b      	str	r3, [r5, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c40:	682b      	ldr	r3, [r5, #0]
 8006c42:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8006c44:	bf5e      	ittt	pl
 8006c46:	682b      	ldrpl	r3, [r5, #0]
 8006c48:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 8006c4c:	602b      	strpl	r3, [r5, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006c4e:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
 8006c52:	d923      	bls.n	8006c9c <HAL_SPI_Receive+0x10a>
    while (hspi->RxXferCount > 0U)
 8006c54:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	b323      	cbz	r3, 8006ca6 <HAL_SPI_Receive+0x114>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c5c:	6823      	ldr	r3, [r4, #0]
 8006c5e:	689a      	ldr	r2, [r3, #8]
 8006c60:	07d2      	lsls	r2, r2, #31
 8006c62:	d53d      	bpl.n	8006ce0 <HAL_SPI_Receive+0x14e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c64:	68da      	ldr	r2, [r3, #12]
 8006c66:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006c68:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c6c:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8006c6e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006c72:	3b01      	subs	r3, #1
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 8006c7a:	e7eb      	b.n	8006c54 <HAL_SPI_Receive+0xc2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c7c:	6823      	ldr	r3, [r4, #0]
 8006c7e:	689a      	ldr	r2, [r3, #8]
 8006c80:	07d0      	lsls	r0, r2, #31
 8006c82:	d51d      	bpl.n	8006cc0 <HAL_SPI_Receive+0x12e>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c84:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006c86:	7b1b      	ldrb	r3, [r3, #12]
 8006c88:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006c8a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8006c90:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006c94:	3b01      	subs	r3, #1
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
    while (hspi->RxXferCount > 0U)
 8006c9c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1ea      	bne.n	8006c7c <HAL_SPI_Receive+0xea>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ca6:	464a      	mov	r2, r9
 8006ca8:	4639      	mov	r1, r7
 8006caa:	4620      	mov	r0, r4
 8006cac:	f7ff fcb0 	bl	8006610 <SPI_EndRxTransaction>
 8006cb0:	b9f8      	cbnz	r0, 8006cf2 <HAL_SPI_Receive+0x160>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cb2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006cb4:	b983      	cbnz	r3, 8006cd8 <HAL_SPI_Receive+0x146>
    hspi->State = HAL_SPI_STATE_READY;
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006cbc:	461e      	mov	r6, r3
 8006cbe:	e00b      	b.n	8006cd8 <HAL_SPI_Receive+0x146>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cc0:	f7fd fea4 	bl	8004a0c <HAL_GetTick>
 8006cc4:	eba0 0009 	sub.w	r0, r0, r9
 8006cc8:	42b8      	cmp	r0, r7
 8006cca:	d3e7      	bcc.n	8006c9c <HAL_SPI_Receive+0x10a>
 8006ccc:	1c79      	adds	r1, r7, #1
 8006cce:	d0e5      	beq.n	8006c9c <HAL_SPI_Receive+0x10a>
          hspi->State = HAL_SPI_STATE_READY;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8006cd6:	2603      	movs	r6, #3
  __HAL_UNLOCK(hspi);
 8006cd8:	2300      	movs	r3, #0
 8006cda:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  return errorcode;
 8006cde:	e773      	b.n	8006bc8 <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ce0:	f7fd fe94 	bl	8004a0c <HAL_GetTick>
 8006ce4:	eba0 0009 	sub.w	r0, r0, r9
 8006ce8:	42b8      	cmp	r0, r7
 8006cea:	d3b3      	bcc.n	8006c54 <HAL_SPI_Receive+0xc2>
 8006cec:	1c7b      	adds	r3, r7, #1
 8006cee:	d0b1      	beq.n	8006c54 <HAL_SPI_Receive+0xc2>
 8006cf0:	e7ee      	b.n	8006cd0 <HAL_SPI_Receive+0x13e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cf2:	2320      	movs	r3, #32
 8006cf4:	6623      	str	r3, [r4, #96]	@ 0x60
 8006cf6:	e7dc      	b.n	8006cb2 <HAL_SPI_Receive+0x120>
    errorcode = HAL_BUSY;
 8006cf8:	2602      	movs	r6, #2
 8006cfa:	e7ed      	b.n	8006cd8 <HAL_SPI_Receive+0x146>
  __HAL_LOCK(hspi);
 8006cfc:	2602      	movs	r6, #2
 8006cfe:	e763      	b.n	8006bc8 <HAL_SPI_Receive+0x36>

08006d00 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d00:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d127      	bne.n	8006d58 <HAL_TIM_Base_Start+0x58>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d08:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d0a:	4a14      	ldr	r2, [pc, #80]	@ (8006d5c <HAL_TIM_Base_Start+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006d0c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d10:	6803      	ldr	r3, [r0, #0]
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d012      	beq.n	8006d3c <HAL_TIM_Base_Start+0x3c>
 8006d16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d1a:	d00f      	beq.n	8006d3c <HAL_TIM_Base_Start+0x3c>
 8006d1c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d00b      	beq.n	8006d3c <HAL_TIM_Base_Start+0x3c>
 8006d24:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d007      	beq.n	8006d3c <HAL_TIM_Base_Start+0x3c>
 8006d2c:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d003      	beq.n	8006d3c <HAL_TIM_Base_Start+0x3c>
 8006d34:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d107      	bne.n	8006d4c <HAL_TIM_Base_Start+0x4c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d3c:	6899      	ldr	r1, [r3, #8]
 8006d3e:	4a08      	ldr	r2, [pc, #32]	@ (8006d60 <HAL_TIM_Base_Start+0x60>)
 8006d40:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d42:	2a06      	cmp	r2, #6
 8006d44:	d006      	beq.n	8006d54 <HAL_TIM_Base_Start+0x54>
 8006d46:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8006d4a:	d003      	beq.n	8006d54 <HAL_TIM_Base_Start+0x54>
    {
      __HAL_TIM_ENABLE(htim);
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	f042 0201 	orr.w	r2, r2, #1
 8006d52:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8006d54:	2000      	movs	r0, #0
 8006d56:	4770      	bx	lr
    return HAL_ERROR;
 8006d58:	2001      	movs	r0, #1
}
 8006d5a:	4770      	bx	lr
 8006d5c:	40012c00 	.word	0x40012c00
 8006d60:	00010007 	.word	0x00010007

08006d64 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d64:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d12b      	bne.n	8006dc4 <HAL_TIM_Base_Start_IT+0x60>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d72:	6803      	ldr	r3, [r0, #0]
 8006d74:	68da      	ldr	r2, [r3, #12]
 8006d76:	f042 0201 	orr.w	r2, r2, #1
 8006d7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d7c:	4a12      	ldr	r2, [pc, #72]	@ (8006dc8 <HAL_TIM_Base_Start_IT+0x64>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d012      	beq.n	8006da8 <HAL_TIM_Base_Start_IT+0x44>
 8006d82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d86:	d00f      	beq.n	8006da8 <HAL_TIM_Base_Start_IT+0x44>
 8006d88:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d00b      	beq.n	8006da8 <HAL_TIM_Base_Start_IT+0x44>
 8006d90:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d007      	beq.n	8006da8 <HAL_TIM_Base_Start_IT+0x44>
 8006d98:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d003      	beq.n	8006da8 <HAL_TIM_Base_Start_IT+0x44>
 8006da0:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d107      	bne.n	8006db8 <HAL_TIM_Base_Start_IT+0x54>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006da8:	6899      	ldr	r1, [r3, #8]
 8006daa:	4a08      	ldr	r2, [pc, #32]	@ (8006dcc <HAL_TIM_Base_Start_IT+0x68>)
 8006dac:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dae:	2a06      	cmp	r2, #6
 8006db0:	d006      	beq.n	8006dc0 <HAL_TIM_Base_Start_IT+0x5c>
 8006db2:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8006db6:	d003      	beq.n	8006dc0 <HAL_TIM_Base_Start_IT+0x5c>
    {
      __HAL_TIM_ENABLE(htim);
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	f042 0201 	orr.w	r2, r2, #1
 8006dbe:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8006dc0:	2000      	movs	r0, #0
 8006dc2:	4770      	bx	lr
    return HAL_ERROR;
 8006dc4:	2001      	movs	r0, #1
}
 8006dc6:	4770      	bx	lr
 8006dc8:	40012c00 	.word	0x40012c00
 8006dcc:	00010007 	.word	0x00010007

08006dd0 <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8006dd0:	4770      	bx	lr

08006dd2 <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8006dd2:	4770      	bx	lr

08006dd4 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8006dd4:	4770      	bx	lr

08006dd6 <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8006dd6:	4770      	bx	lr

08006dd8 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8006dd8:	6803      	ldr	r3, [r0, #0]
{
 8006dda:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8006ddc:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006dde:	691e      	ldr	r6, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006de0:	07b2      	lsls	r2, r6, #30
{
 8006de2:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006de4:	d50d      	bpl.n	8006e02 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006de6:	07a9      	lsls	r1, r5, #30
 8006de8:	d50b      	bpl.n	8006e02 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006dea:	f06f 0202 	mvn.w	r2, #2
 8006dee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006df0:	2201      	movs	r2, #1
 8006df2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006df4:	699b      	ldr	r3, [r3, #24]
 8006df6:	079a      	lsls	r2, r3, #30
 8006df8:	d074      	beq.n	8006ee4 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8006dfa:	f7ff ffea 	bl	8006dd2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006e02:	0773      	lsls	r3, r6, #29
 8006e04:	d510      	bpl.n	8006e28 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006e06:	0768      	lsls	r0, r5, #29
 8006e08:	d50e      	bpl.n	8006e28 <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006e0a:	6823      	ldr	r3, [r4, #0]
 8006e0c:	f06f 0204 	mvn.w	r2, #4
 8006e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e12:	2202      	movs	r2, #2
 8006e14:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006e1c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e1e:	d067      	beq.n	8006ef0 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8006e20:	f7ff ffd7 	bl	8006dd2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e24:	2300      	movs	r3, #0
 8006e26:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e28:	0731      	lsls	r1, r6, #28
 8006e2a:	d50f      	bpl.n	8006e4c <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e2c:	072a      	lsls	r2, r5, #28
 8006e2e:	d50d      	bpl.n	8006e4c <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e30:	6823      	ldr	r3, [r4, #0]
 8006e32:	f06f 0208 	mvn.w	r2, #8
 8006e36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e38:	2204      	movs	r2, #4
 8006e3a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8006e40:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e42:	d05b      	beq.n	8006efc <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8006e44:	f7ff ffc5 	bl	8006dd2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e4c:	06f0      	lsls	r0, r6, #27
 8006e4e:	d510      	bpl.n	8006e72 <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e50:	06e9      	lsls	r1, r5, #27
 8006e52:	d50e      	bpl.n	8006e72 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006e54:	6823      	ldr	r3, [r4, #0]
 8006e56:	f06f 0210 	mvn.w	r2, #16
 8006e5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e5c:	2208      	movs	r2, #8
 8006e5e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e60:	69db      	ldr	r3, [r3, #28]
 8006e62:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006e66:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e68:	d04e      	beq.n	8006f08 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8006e6a:	f7ff ffb2 	bl	8006dd2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006e72:	07f2      	lsls	r2, r6, #31
 8006e74:	d508      	bpl.n	8006e88 <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e76:	07eb      	lsls	r3, r5, #31
 8006e78:	d506      	bpl.n	8006e88 <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e7a:	6823      	ldr	r3, [r4, #0]
 8006e7c:	f06f 0201 	mvn.w	r2, #1
 8006e80:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e82:	4620      	mov	r0, r4
 8006e84:	f7fc fb76 	bl	8003574 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006e88:	0630      	lsls	r0, r6, #24
 8006e8a:	d508      	bpl.n	8006e9e <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e8c:	0629      	lsls	r1, r5, #24
 8006e8e:	d506      	bpl.n	8006e9e <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006e96:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006e98:	4620      	mov	r0, r4
 8006e9a:	f000 f9b8 	bl	800720e <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006e9e:	05f2      	lsls	r2, r6, #23
 8006ea0:	d508      	bpl.n	8006eb4 <HAL_TIM_IRQHandler+0xdc>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ea2:	062b      	lsls	r3, r5, #24
 8006ea4:	d506      	bpl.n	8006eb4 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006ea6:	6823      	ldr	r3, [r4, #0]
 8006ea8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006eac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006eae:	4620      	mov	r0, r4
 8006eb0:	f000 f9ae 	bl	8007210 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006eb4:	0670      	lsls	r0, r6, #25
 8006eb6:	d508      	bpl.n	8006eca <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006eb8:	0669      	lsls	r1, r5, #25
 8006eba:	d506      	bpl.n	8006eca <HAL_TIM_IRQHandler+0xf2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006ebc:	6823      	ldr	r3, [r4, #0]
 8006ebe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006ec2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	f7ff ff86 	bl	8006dd6 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006eca:	06b2      	lsls	r2, r6, #26
 8006ecc:	d522      	bpl.n	8006f14 <HAL_TIM_IRQHandler+0x13c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006ece:	06ab      	lsls	r3, r5, #26
 8006ed0:	d520      	bpl.n	8006f14 <HAL_TIM_IRQHandler+0x13c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006ed2:	6823      	ldr	r3, [r4, #0]
 8006ed4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8006ed8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006eda:	611a      	str	r2, [r3, #16]
}
 8006edc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 8006ee0:	f000 b994 	b.w	800720c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ee4:	f7ff ff74 	bl	8006dd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f7ff ff73 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
 8006eee:	e786      	b.n	8006dfe <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ef0:	f7ff ff6e 	bl	8006dd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	f7ff ff6d 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
 8006efa:	e793      	b.n	8006e24 <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006efc:	f7ff ff68 	bl	8006dd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f00:	4620      	mov	r0, r4
 8006f02:	f7ff ff67 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
 8006f06:	e79f      	b.n	8006e48 <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f08:	f7ff ff62 	bl	8006dd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	f7ff ff61 	bl	8006dd4 <HAL_TIM_PWM_PulseFinishedCallback>
 8006f12:	e7ac      	b.n	8006e6e <HAL_TIM_IRQHandler+0x96>
}
 8006f14:	bd70      	pop	{r4, r5, r6, pc}
	...

08006f18 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f18:	4a2f      	ldr	r2, [pc, #188]	@ (8006fd8 <TIM_Base_SetConfig+0xc0>)
  tmpcr1 = TIMx->CR1;
 8006f1a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f1c:	4290      	cmp	r0, r2
 8006f1e:	d00e      	beq.n	8006f3e <TIM_Base_SetConfig+0x26>
 8006f20:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006f24:	d00b      	beq.n	8006f3e <TIM_Base_SetConfig+0x26>
 8006f26:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006f2a:	4290      	cmp	r0, r2
 8006f2c:	d007      	beq.n	8006f3e <TIM_Base_SetConfig+0x26>
 8006f2e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f32:	4290      	cmp	r0, r2
 8006f34:	d003      	beq.n	8006f3e <TIM_Base_SetConfig+0x26>
 8006f36:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006f3a:	4290      	cmp	r0, r2
 8006f3c:	d115      	bne.n	8006f6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8006f3e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006f44:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f46:	4a24      	ldr	r2, [pc, #144]	@ (8006fd8 <TIM_Base_SetConfig+0xc0>)
 8006f48:	4290      	cmp	r0, r2
 8006f4a:	d019      	beq.n	8006f80 <TIM_Base_SetConfig+0x68>
 8006f4c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006f50:	d016      	beq.n	8006f80 <TIM_Base_SetConfig+0x68>
 8006f52:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006f56:	4290      	cmp	r0, r2
 8006f58:	d012      	beq.n	8006f80 <TIM_Base_SetConfig+0x68>
 8006f5a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f5e:	4290      	cmp	r0, r2
 8006f60:	d00e      	beq.n	8006f80 <TIM_Base_SetConfig+0x68>
 8006f62:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006f66:	4290      	cmp	r0, r2
 8006f68:	d00a      	beq.n	8006f80 <TIM_Base_SetConfig+0x68>
 8006f6a:	4a1c      	ldr	r2, [pc, #112]	@ (8006fdc <TIM_Base_SetConfig+0xc4>)
 8006f6c:	4290      	cmp	r0, r2
 8006f6e:	d007      	beq.n	8006f80 <TIM_Base_SetConfig+0x68>
 8006f70:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f74:	4290      	cmp	r0, r2
 8006f76:	d003      	beq.n	8006f80 <TIM_Base_SetConfig+0x68>
 8006f78:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f7c:	4290      	cmp	r0, r2
 8006f7e:	d103      	bne.n	8006f88 <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f80:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f86:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f88:	694a      	ldr	r2, [r1, #20]
 8006f8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f8e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8006f90:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f92:	688b      	ldr	r3, [r1, #8]
 8006f94:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f96:	680b      	ldr	r3, [r1, #0]
 8006f98:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8006fd8 <TIM_Base_SetConfig+0xc0>)
 8006f9c:	4298      	cmp	r0, r3
 8006f9e:	d00f      	beq.n	8006fc0 <TIM_Base_SetConfig+0xa8>
 8006fa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fa4:	4298      	cmp	r0, r3
 8006fa6:	d00b      	beq.n	8006fc0 <TIM_Base_SetConfig+0xa8>
 8006fa8:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8006fac:	4298      	cmp	r0, r3
 8006fae:	d007      	beq.n	8006fc0 <TIM_Base_SetConfig+0xa8>
 8006fb0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006fb4:	4298      	cmp	r0, r3
 8006fb6:	d003      	beq.n	8006fc0 <TIM_Base_SetConfig+0xa8>
 8006fb8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006fbc:	4298      	cmp	r0, r3
 8006fbe:	d101      	bne.n	8006fc4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fc0:	690b      	ldr	r3, [r1, #16]
 8006fc2:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006fc8:	6903      	ldr	r3, [r0, #16]
 8006fca:	07db      	lsls	r3, r3, #31
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006fcc:	bf42      	ittt	mi
 8006fce:	6903      	ldrmi	r3, [r0, #16]
 8006fd0:	f023 0301 	bicmi.w	r3, r3, #1
 8006fd4:	6103      	strmi	r3, [r0, #16]
  }
}
 8006fd6:	4770      	bx	lr
 8006fd8:	40012c00 	.word	0x40012c00
 8006fdc:	40014000 	.word	0x40014000

08006fe0 <HAL_TIM_Base_Init>:
{
 8006fe0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8006fe2:	4604      	mov	r4, r0
 8006fe4:	b350      	cbz	r0, 800703c <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006fe6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006fea:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006fee:	b91b      	cbnz	r3, 8006ff8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8006ff0:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006ff4:	f7fd fa8c 	bl	8004510 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8006ff8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ffa:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006ffc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007000:	1d21      	adds	r1, r4, #4
 8007002:	f7ff ff89 	bl	8006f18 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007006:	2301      	movs	r3, #1
 8007008:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 800700c:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800700e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007012:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007016:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800701a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800701e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007022:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007026:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800702a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800702e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007032:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007036:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800703a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800703c:	2001      	movs	r0, #1
 800703e:	e7fc      	b.n	800703a <HAL_TIM_Base_Init+0x5a>

08007040 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007040:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007042:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007044:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007046:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800704a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800704e:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007050:	6082      	str	r2, [r0, #8]
}
 8007052:	bd10      	pop	{r4, pc}

08007054 <HAL_TIM_ConfigClockSource>:
{
 8007054:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8007056:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800705a:	2b01      	cmp	r3, #1
{
 800705c:	4604      	mov	r4, r0
 800705e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8007062:	f000 808c 	beq.w	800717e <HAL_TIM_ConfigClockSource+0x12a>
  htim->State = HAL_TIM_STATE_BUSY;
 8007066:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_LOCK(htim);
 800706a:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 800706c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800706e:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8007072:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007074:	4b43      	ldr	r3, [pc, #268]	@ (8007184 <HAL_TIM_ConfigClockSource+0x130>)
 8007076:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8007078:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800707a:	680b      	ldr	r3, [r1, #0]
 800707c:	2b60      	cmp	r3, #96	@ 0x60
 800707e:	d04f      	beq.n	8007120 <HAL_TIM_ConfigClockSource+0xcc>
 8007080:	d832      	bhi.n	80070e8 <HAL_TIM_ConfigClockSource+0x94>
 8007082:	2b40      	cmp	r3, #64	@ 0x40
 8007084:	d064      	beq.n	8007150 <HAL_TIM_ConfigClockSource+0xfc>
 8007086:	d816      	bhi.n	80070b6 <HAL_TIM_ConfigClockSource+0x62>
 8007088:	2b20      	cmp	r3, #32
 800708a:	d00d      	beq.n	80070a8 <HAL_TIM_ConfigClockSource+0x54>
 800708c:	d80a      	bhi.n	80070a4 <HAL_TIM_ConfigClockSource+0x50>
 800708e:	f033 0110 	bics.w	r1, r3, #16
 8007092:	d009      	beq.n	80070a8 <HAL_TIM_ConfigClockSource+0x54>
  htim->State = HAL_TIM_STATE_READY;
 8007094:	2301      	movs	r3, #1
 8007096:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800709a:	2300      	movs	r3, #0
 800709c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80070a0:	4610      	mov	r0, r2
 80070a2:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 80070a4:	2b30      	cmp	r3, #48	@ 0x30
 80070a6:	d1f5      	bne.n	8007094 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr = TIMx->SMCR;
 80070a8:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80070aa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070ae:	4313      	orrs	r3, r2
 80070b0:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80070b4:	e028      	b.n	8007108 <HAL_TIM_ConfigClockSource+0xb4>
  switch (sClockSourceConfig->ClockSource)
 80070b6:	2b50      	cmp	r3, #80	@ 0x50
 80070b8:	d1ec      	bne.n	8007094 <HAL_TIM_ConfigClockSource+0x40>
                               sClockSourceConfig->ClockPolarity,
 80070ba:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80070bc:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80070be:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070c0:	6a03      	ldr	r3, [r0, #32]
 80070c2:	f023 0301 	bic.w	r3, r3, #1
 80070c6:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070c8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070ca:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070d2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 80070d6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80070d8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80070da:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80070dc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80070de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070e2:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 80070e6:	e00f      	b.n	8007108 <HAL_TIM_ConfigClockSource+0xb4>
  switch (sClockSourceConfig->ClockSource)
 80070e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070ec:	d00d      	beq.n	800710a <HAL_TIM_ConfigClockSource+0xb6>
 80070ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070f2:	d00c      	beq.n	800710e <HAL_TIM_ConfigClockSource+0xba>
 80070f4:	2b70      	cmp	r3, #112	@ 0x70
 80070f6:	d1cd      	bne.n	8007094 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 80070f8:	68cb      	ldr	r3, [r1, #12]
 80070fa:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80070fe:	f7ff ff9f 	bl	8007040 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007102:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007104:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8007108:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800710a:	2200      	movs	r2, #0
 800710c:	e7c2      	b.n	8007094 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 800710e:	68cb      	ldr	r3, [r1, #12]
 8007110:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8007114:	f7ff ff94 	bl	8007040 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007118:	6883      	ldr	r3, [r0, #8]
 800711a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800711e:	e7f3      	b.n	8007108 <HAL_TIM_ConfigClockSource+0xb4>
  tmpccer = TIMx->CCER;
 8007120:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007122:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8007124:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8007126:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007128:	f022 0210 	bic.w	r2, r2, #16
 800712c:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800712e:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007130:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007134:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8007138:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800713c:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8007140:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8007142:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8007144:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007146:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800714a:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800714e:	e7db      	b.n	8007108 <HAL_TIM_ConfigClockSource+0xb4>
                               sClockSourceConfig->ClockPolarity,
 8007150:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8007152:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8007154:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007156:	6a03      	ldr	r3, [r0, #32]
 8007158:	f023 0301 	bic.w	r3, r3, #1
 800715c:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800715e:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007160:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007164:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007168:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 800716c:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800716e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8007170:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8007172:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007174:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007178:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 800717c:	e7c4      	b.n	8007108 <HAL_TIM_ConfigClockSource+0xb4>
  __HAL_LOCK(htim);
 800717e:	4602      	mov	r2, r0
 8007180:	e78e      	b.n	80070a0 <HAL_TIM_ConfigClockSource+0x4c>
 8007182:	bf00      	nop
 8007184:	fffe0088 	.word	0xfffe0088

08007188 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007188:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800718a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800718e:	2b01      	cmp	r3, #1
{
 8007190:	4604      	mov	r4, r0
 8007192:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8007196:	d032      	beq.n	80071fe <HAL_TIMEx_MasterConfigSynchronization+0x76>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007198:	6823      	ldr	r3, [r4, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800719a:	4d19      	ldr	r5, [pc, #100]	@ (8007200 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 800719c:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80071a0:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 80071a2:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80071a4:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80071a6:	d002      	beq.n	80071ae <HAL_TIMEx_MasterConfigSynchronization+0x26>
 80071a8:	4e16      	ldr	r6, [pc, #88]	@ (8007204 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 80071aa:	42b3      	cmp	r3, r6
 80071ac:	d103      	bne.n	80071b6 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80071ae:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80071b0:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80071b4:	4332      	orrs	r2, r6
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071b6:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80071b8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071bc:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071be:	42ab      	cmp	r3, r5
  htim->Instance->CR2 = tmpcr2;
 80071c0:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071c2:	d011      	beq.n	80071e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80071c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071c8:	d00e      	beq.n	80071e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80071ca:	4a0f      	ldr	r2, [pc, #60]	@ (8007208 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d00b      	beq.n	80071e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80071d0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d007      	beq.n	80071e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80071d8:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 80071dc:	4293      	cmp	r3, r2
 80071de:	d003      	beq.n	80071e8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80071e0:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d104      	bne.n	80071f2 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071e8:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071ea:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071ee:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071f0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071f2:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80071f4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80071f6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80071fa:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 80071fe:	bd70      	pop	{r4, r5, r6, pc}
 8007200:	40012c00 	.word	0x40012c00
 8007204:	40013400 	.word	0x40013400
 8007208:	40000400 	.word	0x40000400

0800720c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 800720c:	4770      	bx	lr

0800720e <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800720e:	4770      	bx	lr

08007210 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8007210:	4770      	bx	lr

08007212 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007212:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007214:	e852 3f00 	ldrex	r3, [r2]
 8007218:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8007220:	6802      	ldr	r2, [r0, #0]
 8007222:	2900      	cmp	r1, #0
 8007224:	d1f5      	bne.n	8007212 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007226:	f102 0308 	add.w	r3, r2, #8
 800722a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800722e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007232:	f102 0c08 	add.w	ip, r2, #8
 8007236:	e84c 3100 	strex	r1, r3, [ip]
 800723a:	2900      	cmp	r1, #0
 800723c:	d1f3      	bne.n	8007226 <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800723e:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8007240:	2b01      	cmp	r3, #1
 8007242:	d107      	bne.n	8007254 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007244:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007248:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800724c:	e842 3100 	strex	r1, r3, [r2]
 8007250:	2900      	cmp	r1, #0
 8007252:	d1f7      	bne.n	8007244 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007254:	2320      	movs	r3, #32
 8007256:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800725a:	2300      	movs	r3, #0
 800725c:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800725e:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8007260:	4770      	bx	lr

08007262 <HAL_UART_Abort>:
{
 8007262:	b510      	push	{r4, lr}
 8007264:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8007266:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007268:	e852 3f00 	ldrex	r3, [r2]
 800726c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007270:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8007274:	6823      	ldr	r3, [r4, #0]
 8007276:	2900      	cmp	r1, #0
 8007278:	d1f5      	bne.n	8007266 <HAL_UART_Abort+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727a:	f103 0208 	add.w	r2, r3, #8
 800727e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007282:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007286:	f103 0008 	add.w	r0, r3, #8
 800728a:	e840 2100 	strex	r1, r2, [r0]
 800728e:	2900      	cmp	r1, #0
 8007290:	d1f3      	bne.n	800727a <HAL_UART_Abort+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007292:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8007294:	2a01      	cmp	r2, #1
 8007296:	d107      	bne.n	80072a8 <HAL_UART_Abort+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007298:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800729c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a0:	e843 2100 	strex	r1, r2, [r3]
 80072a4:	2900      	cmp	r1, #0
 80072a6:	d1f7      	bne.n	8007298 <HAL_UART_Abort+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80072a8:	689a      	ldr	r2, [r3, #8]
 80072aa:	0612      	lsls	r2, r2, #24
 80072ac:	d51b      	bpl.n	80072e6 <HAL_UART_Abort+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ae:	f103 0208 	add.w	r2, r3, #8
 80072b2:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80072b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ba:	f103 0008 	add.w	r0, r3, #8
 80072be:	e840 2100 	strex	r1, r2, [r0]
 80072c2:	2900      	cmp	r1, #0
 80072c4:	d1f3      	bne.n	80072ae <HAL_UART_Abort+0x4c>
    if (huart->hdmatx != NULL)
 80072c6:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80072c8:	b168      	cbz	r0, 80072e6 <HAL_UART_Abort+0x84>
      huart->hdmatx->XferAbortCallback = NULL;
 80072ca:	6341      	str	r1, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80072cc:	f7fe f9b3 	bl	8005636 <HAL_DMA_Abort>
 80072d0:	b148      	cbz	r0, 80072e6 <HAL_UART_Abort+0x84>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80072d2:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80072d4:	f7fe fa14 	bl	8005700 <HAL_DMA_GetError>
 80072d8:	2820      	cmp	r0, #32
 80072da:	d104      	bne.n	80072e6 <HAL_UART_Abort+0x84>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80072dc:	2310      	movs	r3, #16
 80072de:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 80072e2:	2003      	movs	r0, #3
}
 80072e4:	bd10      	pop	{r4, pc}
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072e6:	6822      	ldr	r2, [r4, #0]
 80072e8:	6893      	ldr	r3, [r2, #8]
 80072ea:	065b      	lsls	r3, r3, #25
 80072ec:	d516      	bpl.n	800731c <HAL_UART_Abort+0xba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ee:	f102 0308 	add.w	r3, r2, #8
 80072f2:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072fa:	f102 0008 	add.w	r0, r2, #8
 80072fe:	e840 3100 	strex	r1, r3, [r0]
 8007302:	2900      	cmp	r1, #0
 8007304:	d1f3      	bne.n	80072ee <HAL_UART_Abort+0x8c>
    if (huart->hdmarx != NULL)
 8007306:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8007308:	b140      	cbz	r0, 800731c <HAL_UART_Abort+0xba>
      huart->hdmarx->XferAbortCallback = NULL;
 800730a:	6341      	str	r1, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800730c:	f7fe f993 	bl	8005636 <HAL_DMA_Abort>
 8007310:	b120      	cbz	r0, 800731c <HAL_UART_Abort+0xba>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007312:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8007314:	f7fe f9f4 	bl	8005700 <HAL_DMA_GetError>
 8007318:	2820      	cmp	r0, #32
 800731a:	d0df      	beq.n	80072dc <HAL_UART_Abort+0x7a>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800731c:	6823      	ldr	r3, [r4, #0]
  huart->TxXferCount = 0U;
 800731e:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007320:	220f      	movs	r2, #15
  huart->TxXferCount = 0U;
 8007322:	f8a4 0052 	strh.w	r0, [r4, #82]	@ 0x52
  huart->RxXferCount = 0U;
 8007326:	f8a4 005a 	strh.w	r0, [r4, #90]	@ 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800732a:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800732c:	699a      	ldr	r2, [r3, #24]
 800732e:	f042 0208 	orr.w	r2, r2, #8
 8007332:	619a      	str	r2, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8007334:	2320      	movs	r3, #32
 8007336:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007338:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800733c:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800733e:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  return HAL_OK;
 8007342:	e7cf      	b.n	80072e4 <HAL_UART_Abort+0x82>

08007344 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 8007344:	4770      	bx	lr

08007346 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8007346:	4770      	bx	lr

08007348 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8007348:	4770      	bx	lr

0800734a <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800734a:	6a40      	ldr	r0, [r0, #36]	@ 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800734c:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800734e:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007350:	f8d0 1080 	ldr.w	r1, [r0, #128]	@ 0x80
{
 8007354:	b510      	push	{r4, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007356:	689c      	ldr	r4, [r3, #8]
 8007358:	0624      	lsls	r4, r4, #24
 800735a:	d50e      	bpl.n	800737a <UART_DMAError+0x30>
 800735c:	2a21      	cmp	r2, #33	@ 0x21
 800735e:	d10c      	bne.n	800737a <UART_DMAError+0x30>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007360:	2200      	movs	r2, #0
 8007362:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007366:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800736a:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736e:	e843 2400 	strex	r4, r2, [r3]
 8007372:	2c00      	cmp	r4, #0
 8007374:	d1f7      	bne.n	8007366 <UART_DMAError+0x1c>
  huart->gState = HAL_UART_STATE_READY;
 8007376:	2220      	movs	r2, #32
 8007378:	67c2      	str	r2, [r0, #124]	@ 0x7c
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	065b      	lsls	r3, r3, #25
 800737e:	d506      	bpl.n	800738e <UART_DMAError+0x44>
 8007380:	2922      	cmp	r1, #34	@ 0x22
 8007382:	d104      	bne.n	800738e <UART_DMAError+0x44>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007384:	2300      	movs	r3, #0
 8007386:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800738a:	f7ff ff42 	bl	8007212 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800738e:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 8007392:	f043 0310 	orr.w	r3, r3, #16
 8007396:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800739a:	f7ff ffd5 	bl	8007348 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800739e:	bd10      	pop	{r4, pc}

080073a0 <HAL_UARTEx_RxEventCallback>:
}
 80073a0:	4770      	bx	lr

080073a2 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80073a2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 80073a4:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80073a6:	2301      	movs	r3, #1
 80073a8:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073aa:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d105      	bne.n	80073bc <UART_DMARxHalfCplt+0x1a>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80073b0:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 80073b4:	0849      	lsrs	r1, r1, #1
 80073b6:	f7ff fff3 	bl	80073a0 <HAL_UARTEx_RxEventCallback>
}
 80073ba:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 80073bc:	f7ff ffc3 	bl	8007346 <HAL_UART_RxHalfCpltCallback>
}
 80073c0:	e7fb      	b.n	80073ba <UART_DMARxHalfCplt+0x18>

080073c2 <UART_DMAReceiveCplt>:
{
 80073c2:	b508      	push	{r3, lr}
 80073c4:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80073c6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80073c8:	699b      	ldr	r3, [r3, #24]
 80073ca:	2b20      	cmp	r3, #32
 80073cc:	d032      	beq.n	8007434 <UART_DMAReceiveCplt+0x72>
    huart->RxXferCount = 0U;
 80073ce:	2300      	movs	r3, #0
 80073d0:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073d4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d6:	e852 3f00 	ldrex	r3, [r2]
 80073da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073de:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80073e2:	6803      	ldr	r3, [r0, #0]
 80073e4:	2900      	cmp	r1, #0
 80073e6:	d1f5      	bne.n	80073d4 <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e8:	f103 0208 	add.w	r2, r3, #8
 80073ec:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073f0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f4:	f103 0c08 	add.w	ip, r3, #8
 80073f8:	e84c 2100 	strex	r1, r2, [ip]
 80073fc:	2900      	cmp	r1, #0
 80073fe:	d1f3      	bne.n	80073e8 <UART_DMAReceiveCplt+0x26>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007400:	f103 0208 	add.w	r2, r3, #8
 8007404:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007408:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740c:	f103 0c08 	add.w	ip, r3, #8
 8007410:	e84c 2100 	strex	r1, r2, [ip]
 8007414:	2900      	cmp	r1, #0
 8007416:	d1f3      	bne.n	8007400 <UART_DMAReceiveCplt+0x3e>
    huart->RxState = HAL_UART_STATE_READY;
 8007418:	2220      	movs	r2, #32
 800741a:	f8c0 2080 	str.w	r2, [r0, #128]	@ 0x80
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800741e:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8007420:	2a01      	cmp	r2, #1
 8007422:	d107      	bne.n	8007434 <UART_DMAReceiveCplt+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007424:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007428:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742c:	e843 2100 	strex	r1, r2, [r3]
 8007430:	2900      	cmp	r1, #0
 8007432:	d1f7      	bne.n	8007424 <UART_DMAReceiveCplt+0x62>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007434:	2300      	movs	r3, #0
 8007436:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007438:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800743a:	2b01      	cmp	r3, #1
 800743c:	d104      	bne.n	8007448 <UART_DMAReceiveCplt+0x86>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800743e:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 8007442:	f7ff ffad 	bl	80073a0 <HAL_UARTEx_RxEventCallback>
}
 8007446:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 8007448:	f7ff ff7c 	bl	8007344 <HAL_UART_RxCpltCallback>
}
 800744c:	e7fb      	b.n	8007446 <UART_DMAReceiveCplt+0x84>
	...

08007450 <UART_SetConfig>:
{
 8007450:	b538      	push	{r3, r4, r5, lr}
 8007452:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007454:	69c0      	ldr	r0, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007456:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007458:	6925      	ldr	r5, [r4, #16]
 800745a:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800745c:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800745e:	432a      	orrs	r2, r5
 8007460:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007462:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007466:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007468:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800746c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800746e:	430a      	orrs	r2, r1
 8007470:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007472:	685a      	ldr	r2, [r3, #4]
 8007474:	68e1      	ldr	r1, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8007476:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007478:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800747c:	430a      	orrs	r2, r1
 800747e:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007480:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007482:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007484:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8007488:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800748a:	430a      	orrs	r2, r1
 800748c:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800748e:	4a56      	ldr	r2, [pc, #344]	@ (80075e8 <UART_SetConfig+0x198>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d112      	bne.n	80074ba <UART_SetConfig+0x6a>
 8007494:	4b55      	ldr	r3, [pc, #340]	@ (80075ec <UART_SetConfig+0x19c>)
 8007496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007498:	f003 0303 	and.w	r3, r3, #3
 800749c:	2b02      	cmp	r3, #2
 800749e:	f000 8091 	beq.w	80075c4 <UART_SetConfig+0x174>
 80074a2:	2b03      	cmp	r3, #3
 80074a4:	d022      	beq.n	80074ec <UART_SetConfig+0x9c>
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	f040 8092 	bne.w	80075d0 <UART_SetConfig+0x180>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074ac:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80074b0:	f040 8085 	bne.w	80075be <UART_SetConfig+0x16e>
        pclk = HAL_RCC_GetSysClockFreq();
 80074b4:	f7fe fc54 	bl	8005d60 <HAL_RCC_GetSysClockFreq>
        break;
 80074b8:	e06b      	b.n	8007592 <UART_SetConfig+0x142>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074ba:	4a4d      	ldr	r2, [pc, #308]	@ (80075f0 <UART_SetConfig+0x1a0>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d12e      	bne.n	800751e <UART_SetConfig+0xce>
 80074c0:	4b4a      	ldr	r3, [pc, #296]	@ (80075ec <UART_SetConfig+0x19c>)
 80074c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80074c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074cc:	d07a      	beq.n	80075c4 <UART_SetConfig+0x174>
 80074ce:	d80a      	bhi.n	80074e6 <UART_SetConfig+0x96>
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f000 8083 	beq.w	80075dc <UART_SetConfig+0x18c>
 80074d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074da:	d0e7      	beq.n	80074ac <UART_SetConfig+0x5c>
        ret = HAL_ERROR;
 80074dc:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80074de:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80074e0:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 80074e4:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074e6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074ea:	d1f7      	bne.n	80074dc <UART_SetConfig+0x8c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074ec:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80074f0:	4840      	ldr	r0, [pc, #256]	@ (80075f4 <UART_SetConfig+0x1a4>)
 80074f2:	d156      	bne.n	80075a2 <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80074f4:	6862      	ldr	r2, [r4, #4]
 80074f6:	0853      	lsrs	r3, r2, #1
 80074f8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80074fc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007500:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007504:	f1a3 0110 	sub.w	r1, r3, #16
 8007508:	4291      	cmp	r1, r2
 800750a:	d8e7      	bhi.n	80074dc <UART_SetConfig+0x8c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800750c:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8007510:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007512:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007514:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8007518:	4313      	orrs	r3, r2
 800751a:	60cb      	str	r3, [r1, #12]
 800751c:	e03b      	b.n	8007596 <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800751e:	4a36      	ldr	r2, [pc, #216]	@ (80075f8 <UART_SetConfig+0x1a8>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d10f      	bne.n	8007544 <UART_SetConfig+0xf4>
 8007524:	4b31      	ldr	r3, [pc, #196]	@ (80075ec <UART_SetConfig+0x19c>)
 8007526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007528:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800752c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007530:	d048      	beq.n	80075c4 <UART_SetConfig+0x174>
 8007532:	d804      	bhi.n	800753e <UART_SetConfig+0xee>
 8007534:	2b00      	cmp	r3, #0
 8007536:	d051      	beq.n	80075dc <UART_SetConfig+0x18c>
 8007538:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800753c:	e7cd      	b.n	80074da <UART_SetConfig+0x8a>
 800753e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007542:	e7d2      	b.n	80074ea <UART_SetConfig+0x9a>
 8007544:	4a2d      	ldr	r2, [pc, #180]	@ (80075fc <UART_SetConfig+0x1ac>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d10f      	bne.n	800756a <UART_SetConfig+0x11a>
 800754a:	4b28      	ldr	r3, [pc, #160]	@ (80075ec <UART_SetConfig+0x19c>)
 800754c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800754e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007552:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007556:	d035      	beq.n	80075c4 <UART_SetConfig+0x174>
 8007558:	d804      	bhi.n	8007564 <UART_SetConfig+0x114>
 800755a:	2b00      	cmp	r3, #0
 800755c:	d03e      	beq.n	80075dc <UART_SetConfig+0x18c>
 800755e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007562:	e7ba      	b.n	80074da <UART_SetConfig+0x8a>
 8007564:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007568:	e7bf      	b.n	80074ea <UART_SetConfig+0x9a>
 800756a:	4a25      	ldr	r2, [pc, #148]	@ (8007600 <UART_SetConfig+0x1b0>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d1b5      	bne.n	80074dc <UART_SetConfig+0x8c>
 8007570:	4b1e      	ldr	r3, [pc, #120]	@ (80075ec <UART_SetConfig+0x19c>)
 8007572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007574:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007578:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800757c:	d022      	beq.n	80075c4 <UART_SetConfig+0x174>
 800757e:	d803      	bhi.n	8007588 <UART_SetConfig+0x138>
 8007580:	b363      	cbz	r3, 80075dc <UART_SetConfig+0x18c>
 8007582:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007586:	e7a8      	b.n	80074da <UART_SetConfig+0x8a>
 8007588:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800758c:	e7ad      	b.n	80074ea <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800758e:	f7fe fccb 	bl	8005f28 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8007592:	2800      	cmp	r0, #0
 8007594:	d1ae      	bne.n	80074f4 <UART_SetConfig+0xa4>
        pclk = (uint32_t) HSI_VALUE;
 8007596:	2000      	movs	r0, #0
 8007598:	e7a1      	b.n	80074de <UART_SetConfig+0x8e>
        pclk = HAL_RCC_GetPCLK1Freq();
 800759a:	f7fe fcad 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800759e:	2800      	cmp	r0, #0
 80075a0:	d0f9      	beq.n	8007596 <UART_SetConfig+0x146>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80075a2:	6862      	ldr	r2, [r4, #4]
 80075a4:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80075a8:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075ac:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80075b0:	f1a3 0110 	sub.w	r1, r3, #16
 80075b4:	4291      	cmp	r1, r2
 80075b6:	d891      	bhi.n	80074dc <UART_SetConfig+0x8c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075b8:	6822      	ldr	r2, [r4, #0]
 80075ba:	60d3      	str	r3, [r2, #12]
 80075bc:	e7eb      	b.n	8007596 <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetSysClockFreq();
 80075be:	f7fe fbcf 	bl	8005d60 <HAL_RCC_GetSysClockFreq>
        break;
 80075c2:	e7ec      	b.n	800759e <UART_SetConfig+0x14e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075c4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80075c8:	d094      	beq.n	80074f4 <UART_SetConfig+0xa4>
 80075ca:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80075ce:	e7e8      	b.n	80075a2 <UART_SetConfig+0x152>
 80075d0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80075d4:	d0db      	beq.n	800758e <UART_SetConfig+0x13e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80075d6:	f7fe fca7 	bl	8005f28 <HAL_RCC_GetPCLK2Freq>
        break;
 80075da:	e7e0      	b.n	800759e <UART_SetConfig+0x14e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075dc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80075e0:	d1db      	bne.n	800759a <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetPCLK1Freq();
 80075e2:	f7fe fc89 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
        break;
 80075e6:	e7d4      	b.n	8007592 <UART_SetConfig+0x142>
 80075e8:	40013800 	.word	0x40013800
 80075ec:	40021000 	.word	0x40021000
 80075f0:	40004400 	.word	0x40004400
 80075f4:	007a1200 	.word	0x007a1200
 80075f8:	40004800 	.word	0x40004800
 80075fc:	40004c00 	.word	0x40004c00
 8007600:	40005000 	.word	0x40005000

08007604 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007604:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8007606:	071a      	lsls	r2, r3, #28
{
 8007608:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800760a:	d506      	bpl.n	800761a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800760c:	6801      	ldr	r1, [r0, #0]
 800760e:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8007610:	684a      	ldr	r2, [r1, #4]
 8007612:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007616:	4322      	orrs	r2, r4
 8007618:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800761a:	07dc      	lsls	r4, r3, #31
 800761c:	d506      	bpl.n	800762c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800761e:	6801      	ldr	r1, [r0, #0]
 8007620:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8007622:	684a      	ldr	r2, [r1, #4]
 8007624:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007628:	4322      	orrs	r2, r4
 800762a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800762c:	0799      	lsls	r1, r3, #30
 800762e:	d506      	bpl.n	800763e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007630:	6801      	ldr	r1, [r0, #0]
 8007632:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8007634:	684a      	ldr	r2, [r1, #4]
 8007636:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800763a:	4322      	orrs	r2, r4
 800763c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800763e:	075a      	lsls	r2, r3, #29
 8007640:	d506      	bpl.n	8007650 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007642:	6801      	ldr	r1, [r0, #0]
 8007644:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8007646:	684a      	ldr	r2, [r1, #4]
 8007648:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800764c:	4322      	orrs	r2, r4
 800764e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007650:	06dc      	lsls	r4, r3, #27
 8007652:	d506      	bpl.n	8007662 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007654:	6801      	ldr	r1, [r0, #0]
 8007656:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8007658:	688a      	ldr	r2, [r1, #8]
 800765a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800765e:	4322      	orrs	r2, r4
 8007660:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007662:	0699      	lsls	r1, r3, #26
 8007664:	d506      	bpl.n	8007674 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007666:	6801      	ldr	r1, [r0, #0]
 8007668:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800766a:	688a      	ldr	r2, [r1, #8]
 800766c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007670:	4322      	orrs	r2, r4
 8007672:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007674:	065a      	lsls	r2, r3, #25
 8007676:	d50f      	bpl.n	8007698 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007678:	6801      	ldr	r1, [r0, #0]
 800767a:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800767c:	684a      	ldr	r2, [r1, #4]
 800767e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8007682:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007684:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007688:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800768a:	d105      	bne.n	8007698 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800768c:	684a      	ldr	r2, [r1, #4]
 800768e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8007690:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8007694:	4322      	orrs	r2, r4
 8007696:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007698:	061b      	lsls	r3, r3, #24
 800769a:	d506      	bpl.n	80076aa <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800769c:	6802      	ldr	r2, [r0, #0]
 800769e:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80076a0:	6853      	ldr	r3, [r2, #4]
 80076a2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80076a6:	430b      	orrs	r3, r1
 80076a8:	6053      	str	r3, [r2, #4]
}
 80076aa:	bd10      	pop	{r4, pc}

080076ac <UART_WaitOnFlagUntilTimeout>:
{
 80076ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076b4:	4604      	mov	r4, r0
 80076b6:	460d      	mov	r5, r1
 80076b8:	4617      	mov	r7, r2
 80076ba:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076bc:	6822      	ldr	r2, [r4, #0]
 80076be:	69d3      	ldr	r3, [r2, #28]
 80076c0:	ea35 0303 	bics.w	r3, r5, r3
 80076c4:	bf0c      	ite	eq
 80076c6:	2301      	moveq	r3, #1
 80076c8:	2300      	movne	r3, #0
 80076ca:	42bb      	cmp	r3, r7
 80076cc:	d001      	beq.n	80076d2 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80076ce:	2000      	movs	r0, #0
 80076d0:	e022      	b.n	8007718 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80076d2:	f1b9 3fff 	cmp.w	r9, #4294967295
 80076d6:	d0f2      	beq.n	80076be <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076d8:	f7fd f998 	bl	8004a0c <HAL_GetTick>
 80076dc:	eba0 0008 	sub.w	r0, r0, r8
 80076e0:	4548      	cmp	r0, r9
 80076e2:	d829      	bhi.n	8007738 <UART_WaitOnFlagUntilTimeout+0x8c>
 80076e4:	f1b9 0f00 	cmp.w	r9, #0
 80076e8:	d026      	beq.n	8007738 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80076ea:	6821      	ldr	r1, [r4, #0]
 80076ec:	680b      	ldr	r3, [r1, #0]
 80076ee:	075a      	lsls	r2, r3, #29
 80076f0:	d5e4      	bpl.n	80076bc <UART_WaitOnFlagUntilTimeout+0x10>
 80076f2:	2d80      	cmp	r5, #128	@ 0x80
 80076f4:	d0e2      	beq.n	80076bc <UART_WaitOnFlagUntilTimeout+0x10>
 80076f6:	2d40      	cmp	r5, #64	@ 0x40
 80076f8:	d0e0      	beq.n	80076bc <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80076fa:	69ce      	ldr	r6, [r1, #28]
 80076fc:	f016 0608 	ands.w	r6, r6, #8
 8007700:	d00c      	beq.n	800771c <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007702:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8007704:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007706:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8007708:	f7ff fd83 	bl	8007212 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 800770c:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800770e:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8007712:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          return HAL_ERROR;
 8007716:	2001      	movs	r0, #1
}
 8007718:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800771c:	69cb      	ldr	r3, [r1, #28]
 800771e:	051b      	lsls	r3, r3, #20
 8007720:	d5cc      	bpl.n	80076bc <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007722:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007726:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8007728:	4620      	mov	r0, r4
 800772a:	f7ff fd72 	bl	8007212 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800772e:	2320      	movs	r3, #32
 8007730:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8007734:	f884 6078 	strb.w	r6, [r4, #120]	@ 0x78
        return HAL_TIMEOUT;
 8007738:	2003      	movs	r0, #3
 800773a:	e7ed      	b.n	8007718 <UART_WaitOnFlagUntilTimeout+0x6c>

0800773c <HAL_UART_Transmit>:
{
 800773c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007740:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8007742:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8007744:	2b20      	cmp	r3, #32
{
 8007746:	4604      	mov	r4, r0
 8007748:	460e      	mov	r6, r1
 800774a:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800774c:	d143      	bne.n	80077d6 <HAL_UART_Transmit+0x9a>
    if ((pData == NULL) || (Size == 0U))
 800774e:	2900      	cmp	r1, #0
 8007750:	d043      	beq.n	80077da <HAL_UART_Transmit+0x9e>
 8007752:	2a00      	cmp	r2, #0
 8007754:	d041      	beq.n	80077da <HAL_UART_Transmit+0x9e>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007756:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007758:	2500      	movs	r5, #0
 800775a:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800775e:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8007760:	f7fd f954 	bl	8004a0c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007764:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8007766:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800776a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 800776e:	4681      	mov	r9, r0
    huart->TxXferCount = Size;
 8007770:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007774:	d103      	bne.n	800777e <HAL_UART_Transmit+0x42>
 8007776:	6923      	ldr	r3, [r4, #16]
 8007778:	b90b      	cbnz	r3, 800777e <HAL_UART_Transmit+0x42>
 800777a:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 800777c:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 800777e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007782:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8007786:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007788:	464b      	mov	r3, r9
    while (huart->TxXferCount > 0U)
 800778a:	b93a      	cbnz	r2, 800779c <HAL_UART_Transmit+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800778c:	2140      	movs	r1, #64	@ 0x40
 800778e:	4620      	mov	r0, r4
 8007790:	f7ff ff8c 	bl	80076ac <UART_WaitOnFlagUntilTimeout>
 8007794:	2320      	movs	r3, #32
 8007796:	b940      	cbnz	r0, 80077aa <HAL_UART_Transmit+0x6e>
    huart->gState = HAL_UART_STATE_READY;
 8007798:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 800779a:	e008      	b.n	80077ae <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800779c:	2200      	movs	r2, #0
 800779e:	2180      	movs	r1, #128	@ 0x80
 80077a0:	4620      	mov	r0, r4
 80077a2:	f7ff ff83 	bl	80076ac <UART_WaitOnFlagUntilTimeout>
 80077a6:	b128      	cbz	r0, 80077b4 <HAL_UART_Transmit+0x78>
        huart->gState = HAL_UART_STATE_READY;
 80077a8:	2320      	movs	r3, #32
 80077aa:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 80077ac:	2003      	movs	r0, #3
}
 80077ae:	b003      	add	sp, #12
 80077b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077b4:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80077b6:	b95e      	cbnz	r6, 80077d0 <HAL_UART_Transmit+0x94>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077b8:	f835 3b02 	ldrh.w	r3, [r5], #2
 80077bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80077c0:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80077c2:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80077c6:	3a01      	subs	r2, #1
 80077c8:	b292      	uxth	r2, r2
 80077ca:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
 80077ce:	e7d6      	b.n	800777e <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80077d0:	f816 3b01 	ldrb.w	r3, [r6], #1
 80077d4:	e7f4      	b.n	80077c0 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 80077d6:	2002      	movs	r0, #2
 80077d8:	e7e9      	b.n	80077ae <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 80077da:	2001      	movs	r0, #1
 80077dc:	e7e7      	b.n	80077ae <HAL_UART_Transmit+0x72>

080077de <UART_CheckIdleState>:
{
 80077de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80077e0:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077e2:	2600      	movs	r6, #0
 80077e4:	f8c0 6084 	str.w	r6, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 80077e8:	f7fd f910 	bl	8004a0c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077ec:	6823      	ldr	r3, [r4, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80077f2:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077f4:	d51b      	bpl.n	800782e <UART_CheckIdleState+0x50>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077f6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077fa:	9300      	str	r3, [sp, #0]
 80077fc:	4632      	mov	r2, r6
 80077fe:	4603      	mov	r3, r0
 8007800:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007804:	4620      	mov	r0, r4
 8007806:	f7ff ff51 	bl	80076ac <UART_WaitOnFlagUntilTimeout>
 800780a:	b180      	cbz	r0, 800782e <UART_CheckIdleState+0x50>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800780c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780e:	e852 3f00 	ldrex	r3, [r2]
 8007812:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007816:	e842 3100 	strex	r1, r3, [r2]
 800781a:	2900      	cmp	r1, #0
 800781c:	d1f6      	bne.n	800780c <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 800781e:	2320      	movs	r3, #32
 8007820:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8007822:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8007824:	2300      	movs	r3, #0
 8007826:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 800782a:	b002      	add	sp, #8
 800782c:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800782e:	6823      	ldr	r3, [r4, #0]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	075b      	lsls	r3, r3, #29
 8007834:	d524      	bpl.n	8007880 <UART_CheckIdleState+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007836:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800783a:	9300      	str	r3, [sp, #0]
 800783c:	2200      	movs	r2, #0
 800783e:	462b      	mov	r3, r5
 8007840:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007844:	4620      	mov	r0, r4
 8007846:	f7ff ff31 	bl	80076ac <UART_WaitOnFlagUntilTimeout>
 800784a:	b1c8      	cbz	r0, 8007880 <UART_CheckIdleState+0xa2>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800784c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784e:	e852 3f00 	ldrex	r3, [r2]
 8007852:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007856:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800785a:	6822      	ldr	r2, [r4, #0]
 800785c:	2900      	cmp	r1, #0
 800785e:	d1f5      	bne.n	800784c <UART_CheckIdleState+0x6e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007860:	f102 0308 	add.w	r3, r2, #8
 8007864:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007868:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786c:	f102 0008 	add.w	r0, r2, #8
 8007870:	e840 3100 	strex	r1, r3, [r0]
 8007874:	2900      	cmp	r1, #0
 8007876:	d1f3      	bne.n	8007860 <UART_CheckIdleState+0x82>
      huart->RxState = HAL_UART_STATE_READY;
 8007878:	2320      	movs	r3, #32
 800787a:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_TIMEOUT;
 800787e:	e7d0      	b.n	8007822 <UART_CheckIdleState+0x44>
  huart->gState = HAL_UART_STATE_READY;
 8007880:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007882:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8007884:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007886:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800788a:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800788c:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 800788e:	e7c9      	b.n	8007824 <UART_CheckIdleState+0x46>

08007890 <HAL_UART_Init>:
{
 8007890:	b510      	push	{r4, lr}
  if (huart == NULL)
 8007892:	4604      	mov	r4, r0
 8007894:	b340      	cbz	r0, 80078e8 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8007896:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8007898:	b91b      	cbnz	r3, 80078a2 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 800789a:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 800789e:	f7fc fe57 	bl	8004550 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80078a2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80078a4:	2324      	movs	r3, #36	@ 0x24
 80078a6:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 80078a8:	6813      	ldr	r3, [r2, #0]
 80078aa:	f023 0301 	bic.w	r3, r3, #1
 80078ae:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80078b0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80078b2:	b113      	cbz	r3, 80078ba <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 80078b4:	4620      	mov	r0, r4
 80078b6:	f7ff fea5 	bl	8007604 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80078ba:	4620      	mov	r0, r4
 80078bc:	f7ff fdc8 	bl	8007450 <UART_SetConfig>
 80078c0:	2801      	cmp	r0, #1
 80078c2:	d011      	beq.n	80078e8 <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078c4:	6823      	ldr	r3, [r4, #0]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078ce:	689a      	ldr	r2, [r3, #8]
 80078d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80078d4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80078dc:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80078de:	601a      	str	r2, [r3, #0]
}
 80078e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80078e4:	f7ff bf7b 	b.w	80077de <UART_CheckIdleState>
}
 80078e8:	2001      	movs	r0, #1
 80078ea:	bd10      	pop	{r4, pc}

080078ec <UART_Start_Receive_DMA>:
{
 80078ec:	b570      	push	{r4, r5, r6, lr}
 80078ee:	4613      	mov	r3, r2
 80078f0:	4604      	mov	r4, r0
  huart->RxXferSize = Size;
 80078f2:	f8a0 2058 	strh.w	r2, [r0, #88]	@ 0x58
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078f6:	2200      	movs	r2, #0
  huart->pRxBuffPtr = pData;
 80078f8:	6541      	str	r1, [r0, #84]	@ 0x54
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078fa:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80078fe:	2022      	movs	r0, #34	@ 0x22
 8007900:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  if (huart->hdmarx != NULL)
 8007904:	6f60      	ldr	r0, [r4, #116]	@ 0x74
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007906:	6825      	ldr	r5, [r4, #0]
  if (huart->hdmarx != NULL)
 8007908:	b1a0      	cbz	r0, 8007934 <UART_Start_Receive_DMA+0x48>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800790a:	4e1c      	ldr	r6, [pc, #112]	@ (800797c <UART_Start_Receive_DMA+0x90>)
 800790c:	6286      	str	r6, [r0, #40]	@ 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800790e:	4e1c      	ldr	r6, [pc, #112]	@ (8007980 <UART_Start_Receive_DMA+0x94>)
 8007910:	62c6      	str	r6, [r0, #44]	@ 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007912:	4e1c      	ldr	r6, [pc, #112]	@ (8007984 <UART_Start_Receive_DMA+0x98>)
    huart->hdmarx->XferAbortCallback = NULL;
 8007914:	e9c0 620c 	strd	r6, r2, [r0, #48]	@ 0x30
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007918:	460a      	mov	r2, r1
 800791a:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 800791e:	f7fd fe4f 	bl	80055c0 <HAL_DMA_Start_IT>
 8007922:	b138      	cbz	r0, 8007934 <UART_Start_Receive_DMA+0x48>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007924:	2310      	movs	r3, #16
 8007926:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      huart->RxState = HAL_UART_STATE_READY;
 800792a:	2320      	movs	r3, #32
 800792c:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_ERROR;
 8007930:	2001      	movs	r0, #1
}
 8007932:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007934:	6922      	ldr	r2, [r4, #16]
 8007936:	6823      	ldr	r3, [r4, #0]
 8007938:	b13a      	cbz	r2, 800794a <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800793a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800793e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007942:	e843 2100 	strex	r1, r2, [r3]
 8007946:	2900      	cmp	r1, #0
 8007948:	d1f7      	bne.n	800793a <UART_Start_Receive_DMA+0x4e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794a:	f103 0208 	add.w	r2, r3, #8
 800794e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007952:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007956:	f103 0008 	add.w	r0, r3, #8
 800795a:	e840 2100 	strex	r1, r2, [r0]
 800795e:	2900      	cmp	r1, #0
 8007960:	d1f3      	bne.n	800794a <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007962:	f103 0208 	add.w	r2, r3, #8
 8007966:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800796a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796e:	f103 0108 	add.w	r1, r3, #8
 8007972:	e841 2000 	strex	r0, r2, [r1]
 8007976:	2800      	cmp	r0, #0
 8007978:	d1f3      	bne.n	8007962 <UART_Start_Receive_DMA+0x76>
 800797a:	e7da      	b.n	8007932 <UART_Start_Receive_DMA+0x46>
 800797c:	080073c3 	.word	0x080073c3
 8007980:	080073a3 	.word	0x080073a3
 8007984:	0800734b 	.word	0x0800734b

08007988 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8007988:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 800798c:	2b20      	cmp	r3, #32
{
 800798e:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8007990:	d112      	bne.n	80079b8 <HAL_UART_Receive_DMA+0x30>
    if ((pData == NULL) || (Size == 0U))
 8007992:	b1a1      	cbz	r1, 80079be <HAL_UART_Receive_DMA+0x36>
 8007994:	b19a      	cbz	r2, 80079be <HAL_UART_Receive_DMA+0x36>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007996:	2300      	movs	r3, #0
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007998:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800799a:	6603      	str	r3, [r0, #96]	@ 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800799c:	6863      	ldr	r3, [r4, #4]
 800799e:	021b      	lsls	r3, r3, #8
 80079a0:	d507      	bpl.n	80079b2 <HAL_UART_Receive_DMA+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a2:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079aa:	e844 3500 	strex	r5, r3, [r4]
 80079ae:	2d00      	cmp	r5, #0
 80079b0:	d1f7      	bne.n	80079a2 <HAL_UART_Receive_DMA+0x1a>
}
 80079b2:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 80079b4:	f7ff bf9a 	b.w	80078ec <UART_Start_Receive_DMA>
    return HAL_BUSY;
 80079b8:	2002      	movs	r0, #2
}
 80079ba:	bc30      	pop	{r4, r5}
 80079bc:	4770      	bx	lr
      return HAL_ERROR;
 80079be:	2001      	movs	r0, #1
 80079c0:	e7fb      	b.n	80079ba <HAL_UART_Receive_DMA+0x32>

080079c2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80079c2:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80079c4:	f000 fe32 	bl	800862c <vTaskStartScheduler>
  
  return osOK;
}
 80079c8:	2000      	movs	r0, #0
 80079ca:	bd08      	pop	{r3, pc}

080079cc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80079cc:	b570      	push	{r4, r5, r6, lr}
 80079ce:	4605      	mov	r5, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80079d0:	6946      	ldr	r6, [r0, #20]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80079d2:	692a      	ldr	r2, [r5, #16]
 80079d4:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
{
 80079d8:	460b      	mov	r3, r1
 80079da:	b086      	sub	sp, #24
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80079dc:	e9d0 1000 	ldrd	r1, r0, [r0]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80079e0:	b176      	cbz	r6, 8007a00 <osThreadCreate+0x34>
 80079e2:	69ad      	ldr	r5, [r5, #24]
 80079e4:	b165      	cbz	r5, 8007a00 <osThreadCreate+0x34>
  if (priority != osPriorityError) {
 80079e6:	2c84      	cmp	r4, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 80079e8:	bf14      	ite	ne
 80079ea:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80079ec:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80079ee:	e9cd 6501 	strd	r6, r5, [sp, #4]
 80079f2:	9400      	str	r4, [sp, #0]
 80079f4:	f000 fdb5 	bl	8008562 <xTaskCreateStatic>
 80079f8:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80079fa:	9805      	ldr	r0, [sp, #20]
}
 80079fc:	b006      	add	sp, #24
 80079fe:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8007a00:	2c84      	cmp	r4, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8007a02:	bf14      	ite	ne
 8007a04:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007a06:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a08:	ad05      	add	r5, sp, #20
 8007a0a:	e9cd 4500 	strd	r4, r5, [sp]
 8007a0e:	b292      	uxth	r2, r2
 8007a10:	f000 fdde 	bl	80085d0 <xTaskCreate>
 8007a14:	2801      	cmp	r0, #1
 8007a16:	d0f0      	beq.n	80079fa <osThreadCreate+0x2e>
      return NULL;
 8007a18:	2000      	movs	r0, #0
 8007a1a:	e7ef      	b.n	80079fc <osThreadCreate+0x30>

08007a1c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007a1c:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007a1e:	2801      	cmp	r0, #1
 8007a20:	bf38      	it	cc
 8007a22:	2001      	movcc	r0, #1
 8007a24:	f000 ff50 	bl	80088c8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007a28:	2000      	movs	r0, #0
 8007a2a:	bd08      	pop	{r3, pc}

08007a2c <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8007a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8007a2e:	6847      	ldr	r7, [r0, #4]
{
 8007a30:	4606      	mov	r6, r0
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8007a32:	2014      	movs	r0, #20
 8007a34:	f001 fa7c 	bl	8008f30 <pvPortMalloc>

  
  if (thePool) {
 8007a38:	4604      	mov	r4, r0
 8007a3a:	b1b8      	cbz	r0, 8007a6c <osPoolCreate+0x40>
    thePool->pool_sz = pool_def->pool_sz;
 8007a3c:	6830      	ldr	r0, [r6, #0]
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8007a3e:	3703      	adds	r7, #3
 8007a40:	f027 0703 	bic.w	r7, r7, #3
    thePool->item_sz = itemSize;
    thePool->currentIndex = 0;
 8007a44:	2500      	movs	r5, #0
    thePool->item_sz = itemSize;
 8007a46:	e9c4 0702 	strd	r0, r7, [r4, #8]
    thePool->currentIndex = 0;
 8007a4a:	6125      	str	r5, [r4, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8007a4c:	f001 fa70 	bl	8008f30 <pvPortMalloc>
 8007a50:	6060      	str	r0, [r4, #4]
   
    if (thePool->markers) {
 8007a52:	b140      	cbz	r0, 8007a66 <osPoolCreate+0x3a>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8007a54:	6830      	ldr	r0, [r6, #0]
 8007a56:	4378      	muls	r0, r7
 8007a58:	f001 fa6a 	bl	8008f30 <pvPortMalloc>
 8007a5c:	6020      	str	r0, [r4, #0]
      
      if (thePool->pool) {
 8007a5e:	b978      	cbnz	r0, 8007a80 <osPoolCreate+0x54>
        for (i = 0; i < pool_def->pool_sz; i++) {
          thePool->markers[i] = 0;
        }
      }
      else {
        vPortFree(thePool->markers);
 8007a60:	6860      	ldr	r0, [r4, #4]
 8007a62:	f001 faf7 	bl	8009054 <vPortFree>
        vPortFree(thePool);
 8007a66:	4620      	mov	r0, r4
 8007a68:	f001 faf4 	bl	8009054 <vPortFree>
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8007a6c:	2400      	movs	r4, #0
 8007a6e:	e005      	b.n	8007a7c <osPoolCreate+0x50>
          thePool->markers[i] = 0;
 8007a70:	6862      	ldr	r2, [r4, #4]
 8007a72:	54d1      	strb	r1, [r2, r3]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8007a74:	3301      	adds	r3, #1
 8007a76:	6832      	ldr	r2, [r6, #0]
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d8f9      	bhi.n	8007a70 <osPoolCreate+0x44>
  return thePool;
 
#else
  return NULL;
#endif
}
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0; i < pool_def->pool_sz; i++) {
 8007a80:	462b      	mov	r3, r5
          thePool->markers[i] = 0;
 8007a82:	4629      	mov	r1, r5
 8007a84:	e7f7      	b.n	8007a76 <osPoolCreate+0x4a>

08007a86 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8007a86:	b570      	push	{r4, r5, r6, lr}
 8007a88:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a8a:	f3ef 8605 	mrs	r6, IPSR
  int dummy = 0;
  void *p = NULL;
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8007a8e:	b186      	cbz	r6, 8007ab2 <osPoolAlloc+0x2c>
	__asm volatile
 8007a90:	f3ef 8511 	mrs	r5, BASEPRI
 8007a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a98:	f383 8811 	msr	BASEPRI, r3
 8007a9c:	f3bf 8f6f 	isb	sy
 8007aa0:	f3bf 8f4f 	dsb	sy
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8007aa4:	462e      	mov	r6, r5
  }
  else {
    vPortEnterCritical();
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8007aa6:	68a1      	ldr	r1, [r4, #8]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	4291      	cmp	r1, r2
 8007aac:	d104      	bne.n	8007ab8 <osPoolAlloc+0x32>
  void *p = NULL;
 8007aae:	2500      	movs	r5, #0
 8007ab0:	e012      	b.n	8007ad8 <osPoolAlloc+0x52>
    vPortEnterCritical();
 8007ab2:	f001 f8d7 	bl	8008c64 <vPortEnterCritical>
 8007ab6:	e7f6      	b.n	8007aa6 <osPoolAlloc+0x20>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8007ab8:	6923      	ldr	r3, [r4, #16]
 8007aba:	4413      	add	r3, r2
 8007abc:	fbb3 f0f1 	udiv	r0, r3, r1
 8007ac0:	fb01 3310 	mls	r3, r1, r0, r3
    
    if (pool_id->markers[index] == 0) {
 8007ac4:	6860      	ldr	r0, [r4, #4]
 8007ac6:	5cc5      	ldrb	r5, [r0, r3]
 8007ac8:	b96d      	cbnz	r5, 8007ae6 <osPoolAlloc+0x60>
      pool_id->markers[index] = 1;
 8007aca:	2201      	movs	r2, #1
 8007acc:	54c2      	strb	r2, [r0, r3]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8007ace:	68e2      	ldr	r2, [r4, #12]
 8007ad0:	6825      	ldr	r5, [r4, #0]
      pool_id->currentIndex = index;
 8007ad2:	6123      	str	r3, [r4, #16]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8007ad4:	fb02 5503 	mla	r5, r2, r3, r5
 8007ad8:	f3ef 8305 	mrs	r3, IPSR
      break;
    }
  }
  
  if (inHandlerMode()) {
 8007adc:	b12b      	cbz	r3, 8007aea <osPoolAlloc+0x64>
	__asm volatile
 8007ade:	f386 8811 	msr	BASEPRI, r6
  else {
    vPortExitCritical();
  }
  
  return p;
}
 8007ae2:	4628      	mov	r0, r5
 8007ae4:	bd70      	pop	{r4, r5, r6, pc}
  for (i = 0; i < pool_id->pool_sz; i++) {
 8007ae6:	3201      	adds	r2, #1
 8007ae8:	e7df      	b.n	8007aaa <osPoolAlloc+0x24>
    vPortExitCritical();
 8007aea:	f001 f8db 	bl	8008ca4 <vPortExitCritical>
  return p;
 8007aee:	e7f8      	b.n	8007ae2 <osPoolAlloc+0x5c>

08007af0 <osPoolFree>:
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
  uint32_t index;
  
  if (pool_id == NULL) {
 8007af0:	4603      	mov	r3, r0
 8007af2:	b180      	cbz	r0, 8007b16 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  if (block == NULL) {
 8007af4:	b179      	cbz	r1, 8007b16 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  if (block < pool_id->pool) {
 8007af6:	6802      	ldr	r2, [r0, #0]
 8007af8:	428a      	cmp	r2, r1
 8007afa:	d80c      	bhi.n	8007b16 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
  if (index % pool_id->item_sz) {
 8007afc:	68c0      	ldr	r0, [r0, #12]
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8007afe:	1a89      	subs	r1, r1, r2
  if (index % pool_id->item_sz) {
 8007b00:	fbb1 f2f0 	udiv	r2, r1, r0
 8007b04:	fb00 1012 	mls	r0, r0, r2, r1
 8007b08:	b928      	cbnz	r0, 8007b16 <osPoolFree+0x26>
    return osErrorParameter;
  }
  index = index / pool_id->item_sz;
  if (index >= pool_id->pool_sz) {
 8007b0a:	6899      	ldr	r1, [r3, #8]
 8007b0c:	4291      	cmp	r1, r2
 8007b0e:	d902      	bls.n	8007b16 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  pool_id->markers[index] = 0;
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	5498      	strb	r0, [r3, r2]
  
  return osOK;
 8007b14:	4770      	bx	lr
    return osErrorParameter;
 8007b16:	2080      	movs	r0, #128	@ 0x80
}
 8007b18:	4770      	bx	lr

08007b1a <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 8007b1a:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007b1c:	6803      	ldr	r3, [r0, #0]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8007b1e:	6885      	ldr	r5, [r0, #8]
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007b20:	9301      	str	r3, [sp, #4]
{
 8007b22:	4604      	mov	r4, r0
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007b24:	6843      	ldr	r3, [r0, #4]
 8007b26:	9302      	str	r3, [sp, #8]
 8007b28:	2600      	movs	r6, #0
  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8007b2a:	200c      	movs	r0, #12
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007b2c:	9603      	str	r6, [sp, #12]
  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8007b2e:	f001 f9ff 	bl	8008f30 <pvPortMalloc>

  if (*(queue_def->cb) == NULL) {
 8007b32:	68a3      	ldr	r3, [r4, #8]
  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8007b34:	6028      	str	r0, [r5, #0]
  if (*(queue_def->cb) == NULL) {
 8007b36:	681d      	ldr	r5, [r3, #0]
 8007b38:	b16d      	cbz	r5, 8007b56 <osMailCreate+0x3c>
    return NULL;
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8007b3a:	602c      	str	r4, [r5, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8007b3c:	6820      	ldr	r0, [r4, #0]
 8007b3e:	4632      	mov	r2, r6
 8007b40:	2104      	movs	r1, #4
 8007b42:	f000 f98f 	bl	8007e64 <xQueueGenericCreate>


  if ((*(queue_def->cb))->handle == NULL) {
 8007b46:	68a3      	ldr	r3, [r4, #8]
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8007b48:	6068      	str	r0, [r5, #4]
  if ((*(queue_def->cb))->handle == NULL) {
 8007b4a:	681d      	ldr	r5, [r3, #0]
 8007b4c:	686b      	ldr	r3, [r5, #4]
 8007b4e:	b92b      	cbnz	r3, 8007b5c <osMailCreate+0x42>
    vPortFree(*(queue_def->cb));
 8007b50:	4628      	mov	r0, r5
 8007b52:	f001 fa7f 	bl	8009054 <vPortFree>
    return NULL;
 8007b56:	2000      	movs	r0, #0
  
  return *(queue_def->cb);
#else
  return NULL;
#endif
}
 8007b58:	b004      	add	sp, #16
 8007b5a:	bd70      	pop	{r4, r5, r6, pc}
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8007b5c:	a801      	add	r0, sp, #4
 8007b5e:	f7ff ff65 	bl	8007a2c <osPoolCreate>
  if ((*(queue_def->cb))->pool == NULL) {
 8007b62:	68a3      	ldr	r3, [r4, #8]
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8007b64:	60a8      	str	r0, [r5, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8007b66:	6818      	ldr	r0, [r3, #0]
 8007b68:	6883      	ldr	r3, [r0, #8]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1f4      	bne.n	8007b58 <osMailCreate+0x3e>
 8007b6e:	e7f0      	b.n	8007b52 <osMailCreate+0x38>

08007b70 <osMailAlloc>:
{
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8007b70:	b110      	cbz	r0, 8007b78 <osMailAlloc+0x8>
    return NULL;
  }
  
  p = osPoolAlloc(queue_id->pool);
 8007b72:	6880      	ldr	r0, [r0, #8]
 8007b74:	f7ff bf87 	b.w	8007a86 <osPoolAlloc>
  
  return p;
}
 8007b78:	4770      	bx	lr

08007b7a <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8007b7a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b7c:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 8007b7e:	b328      	cbz	r0, 8007bcc <osMailPut+0x52>
    return osErrorParameter;
  }
  
  taskWoken = pdFALSE;
 8007b80:	2200      	movs	r2, #0
 8007b82:	9203      	str	r2, [sp, #12]
 8007b84:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8007b88:	6840      	ldr	r0, [r0, #4]
  if (inHandlerMode()) {
 8007b8a:	b1c3      	cbz	r3, 8007bbe <osMailPut+0x44>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8007b8c:	4613      	mov	r3, r2
 8007b8e:	a901      	add	r1, sp, #4
 8007b90:	aa03      	add	r2, sp, #12
 8007b92:	f000 fa3d 	bl	8008010 <xQueueGenericSendFromISR>
 8007b96:	2801      	cmp	r0, #1
 8007b98:	d003      	beq.n	8007ba2 <osMailPut+0x28>
      return osErrorOS;
 8007b9a:	20ff      	movs	r0, #255	@ 0xff
      return osErrorOS;
    }
  }
  
  return osOK;
}
 8007b9c:	b005      	add	sp, #20
 8007b9e:	f85d fb04 	ldr.w	pc, [sp], #4
    portEND_SWITCHING_ISR(taskWoken);
 8007ba2:	9b03      	ldr	r3, [sp, #12]
 8007ba4:	b14b      	cbz	r3, 8007bba <osMailPut+0x40>
 8007ba6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bae:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007bb2:	f3bf 8f4f 	dsb	sy
 8007bb6:	f3bf 8f6f 	isb	sy
  return osOK;
 8007bba:	2000      	movs	r0, #0
 8007bbc:	e7ee      	b.n	8007b9c <osMailPut+0x22>
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	a901      	add	r1, sp, #4
 8007bc2:	f000 f973 	bl	8007eac <xQueueGenericSend>
 8007bc6:	2801      	cmp	r0, #1
 8007bc8:	d0f7      	beq.n	8007bba <osMailPut+0x40>
 8007bca:	e7e6      	b.n	8007b9a <osMailPut+0x20>
    return osErrorParameter;
 8007bcc:	2080      	movs	r0, #128	@ 0x80
 8007bce:	e7e5      	b.n	8007b9c <osMailPut+0x22>

08007bd0 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 8007bd0:	b530      	push	{r4, r5, lr}
 8007bd2:	b085      	sub	sp, #20
 8007bd4:	4605      	mov	r5, r0
 8007bd6:	4614      	mov	r4, r2
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 8007bd8:	9103      	str	r1, [sp, #12]
  
  if (queue_id == NULL) {
 8007bda:	b911      	cbnz	r1, 8007be2 <osMailGet+0x12>
    event.status = osErrorParameter;
 8007bdc:	2380      	movs	r3, #128	@ 0x80
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
      /* We have mail */
      event.status = osEventMail;
 8007bde:	9301      	str	r3, [sp, #4]
 8007be0:	e01a      	b.n	8007c18 <osMailGet+0x48>
  taskWoken = pdFALSE;
 8007be2:	2300      	movs	r3, #0
 8007be4:	9300      	str	r3, [sp, #0]
 8007be6:	f3ef 8305 	mrs	r3, IPSR
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8007bea:	6848      	ldr	r0, [r1, #4]
  if (inHandlerMode()) {
 8007bec:	b1e3      	cbz	r3, 8007c28 <osMailGet+0x58>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8007bee:	466a      	mov	r2, sp
 8007bf0:	a902      	add	r1, sp, #8
 8007bf2:	f000 fb07 	bl	8008204 <xQueueReceiveFromISR>
 8007bf6:	1e43      	subs	r3, r0, #1
 8007bf8:	4258      	negs	r0, r3
 8007bfa:	4158      	adcs	r0, r3
    portEND_SWITCHING_ISR(taskWoken);
 8007bfc:	9b00      	ldr	r3, [sp, #0]
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8007bfe:	0140      	lsls	r0, r0, #5
 8007c00:	9001      	str	r0, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8007c02:	b14b      	cbz	r3, 8007c18 <osMailGet+0x48>
 8007c04:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007c08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c0c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	f3bf 8f6f 	isb	sy
    return event;
 8007c18:	ab04      	add	r3, sp, #16
 8007c1a:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8007c1e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
      event.status = (ticks == 0) ? osOK : osEventTimeout;
    }
  }
  
  return event;
}
 8007c22:	4628      	mov	r0, r5
 8007c24:	b005      	add	sp, #20
 8007c26:	bd30      	pop	{r4, r5, pc}
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8007c28:	a902      	add	r1, sp, #8
 8007c2a:	f000 fa4d 	bl	80080c8 <xQueueReceive>
 8007c2e:	2801      	cmp	r0, #1
 8007c30:	d101      	bne.n	8007c36 <osMailGet+0x66>
      event.status = osEventMail;
 8007c32:	2320      	movs	r3, #32
 8007c34:	e7d3      	b.n	8007bde <osMailGet+0xe>
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8007c36:	3c00      	subs	r4, #0
 8007c38:	bf18      	it	ne
 8007c3a:	2401      	movne	r4, #1
 8007c3c:	01a4      	lsls	r4, r4, #6
 8007c3e:	9401      	str	r4, [sp, #4]
  return event;
 8007c40:	e7ea      	b.n	8007c18 <osMailGet+0x48>

08007c42 <osMailFree>:
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
  if (queue_id == NULL) {
 8007c42:	b110      	cbz	r0, 8007c4a <osMailFree+0x8>
    return osErrorParameter;
  }
  
  return osPoolFree(queue_id->pool, mail);
 8007c44:	6880      	ldr	r0, [r0, #8]
 8007c46:	f7ff bf53 	b.w	8007af0 <osPoolFree>
}
 8007c4a:	2080      	movs	r0, #128	@ 0x80
 8007c4c:	4770      	bx	lr

08007c4e <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c4e:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007c52:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c56:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c5a:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c5c:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007c62:	4770      	bx	lr

08007c64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8007c64:	2300      	movs	r3, #0
 8007c66:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c68:	4770      	bx	lr

08007c6a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8007c6a:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007c6c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007c6e:	689a      	ldr	r2, [r3, #8]
 8007c70:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007c72:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007c74:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8007c76:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007c78:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	6003      	str	r3, [r0, #0]
}
 8007c7e:	4770      	bx	lr

08007c80 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c80:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c82:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c84:	1c63      	adds	r3, r4, #1
 8007c86:	d10a      	bne.n	8007c9e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c88:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007c8a:	685a      	ldr	r2, [r3, #4]
 8007c8c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007c8e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007c90:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8007c92:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8007c94:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007c96:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8007c98:	3301      	adds	r3, #1
 8007c9a:	6003      	str	r3, [r0, #0]
}
 8007c9c:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c9e:	f100 0208 	add.w	r2, r0, #8
 8007ca2:	4613      	mov	r3, r2
 8007ca4:	6852      	ldr	r2, [r2, #4]
 8007ca6:	6815      	ldr	r5, [r2, #0]
 8007ca8:	42a5      	cmp	r5, r4
 8007caa:	d9fa      	bls.n	8007ca2 <vListInsert+0x22>
 8007cac:	e7ed      	b.n	8007c8a <vListInsert+0xa>

08007cae <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007cae:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8007cb2:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007cb4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007cb6:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007cb8:	6859      	ldr	r1, [r3, #4]
 8007cba:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007cbc:	bf08      	it	eq
 8007cbe:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	3a01      	subs	r2, #1
 8007cc8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007cca:	6818      	ldr	r0, [r3, #0]
}
 8007ccc:	4770      	bx	lr

08007cce <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007cce:	b510      	push	{r4, lr}
 8007cd0:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007cd2:	f000 ffc7 	bl	8008c64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007cd6:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8007cd8:	f000 ffe4 	bl	8008ca4 <vPortExitCritical>

	return xReturn;
}
 8007cdc:	fab4 f084 	clz	r0, r4
 8007ce0:	0940      	lsrs	r0, r0, #5
 8007ce2:	bd10      	pop	{r4, pc}

08007ce4 <prvCopyDataToQueue>:
{
 8007ce4:	b570      	push	{r4, r5, r6, lr}
 8007ce6:	4616      	mov	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007ce8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cea:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 8007cec:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007cee:	b942      	cbnz	r2, 8007d02 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007cf0:	6806      	ldr	r6, [r0, #0]
 8007cf2:	b99e      	cbnz	r6, 8007d1c <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8007cf4:	6840      	ldr	r0, [r0, #4]
 8007cf6:	f000 feff 	bl	8008af8 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8007cfa:	6066      	str	r6, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007cfc:	3501      	adds	r5, #1
 8007cfe:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8007d00:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8007d02:	b96e      	cbnz	r6, 8007d20 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007d04:	6880      	ldr	r0, [r0, #8]
 8007d06:	f003 ffad 	bl	800bc64 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007d0a:	68a3      	ldr	r3, [r4, #8]
 8007d0c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8007d0e:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d10:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007d12:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d14:	4293      	cmp	r3, r2
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d16:	bf24      	itt	cs
 8007d18:	6823      	ldrcs	r3, [r4, #0]
 8007d1a:	60a3      	strcs	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8007d1c:	2000      	movs	r0, #0
 8007d1e:	e7ed      	b.n	8007cfc <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d20:	68c0      	ldr	r0, [r0, #12]
 8007d22:	f003 ff9f 	bl	800bc64 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8007d26:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8007d28:	68e3      	ldr	r3, [r4, #12]
 8007d2a:	4251      	negs	r1, r2
 8007d2c:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d2e:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8007d30:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d32:	4293      	cmp	r3, r2
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007d34:	bf3e      	ittt	cc
 8007d36:	6863      	ldrcc	r3, [r4, #4]
 8007d38:	185b      	addcc	r3, r3, r1
 8007d3a:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8007d3c:	2e02      	cmp	r6, #2
 8007d3e:	d1ed      	bne.n	8007d1c <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d40:	b10d      	cbz	r5, 8007d46 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8007d42:	3d01      	subs	r5, #1
 8007d44:	e7ea      	b.n	8007d1c <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8007d46:	4628      	mov	r0, r5
 8007d48:	e7d8      	b.n	8007cfc <prvCopyDataToQueue+0x18>

08007d4a <prvCopyDataFromQueue>:
{
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 8007d50:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d52:	b16a      	cbz	r2, 8007d70 <prvCopyDataFromQueue+0x26>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007d54:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007d56:	6859      	ldr	r1, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007d58:	4414      	add	r4, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007d5a:	428c      	cmp	r4, r1
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007d5c:	bf28      	it	cs
 8007d5e:	6819      	ldrcs	r1, [r3, #0]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007d60:	60dc      	str	r4, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007d62:	bf28      	it	cs
 8007d64:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007d66:	68d9      	ldr	r1, [r3, #12]
}
 8007d68:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007d6c:	f003 bf7a 	b.w	800bc64 <memcpy>
}
 8007d70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d74:	4770      	bx	lr

08007d76 <prvUnlockQueue>:
{
 8007d76:	b570      	push	{r4, r5, r6, lr}
 8007d78:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8007d7a:	f000 ff73 	bl	8008c64 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007d7e:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d82:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8007d86:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d88:	2d00      	cmp	r5, #0
 8007d8a:	dc14      	bgt.n	8007db6 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 8007d8c:	23ff      	movs	r3, #255	@ 0xff
 8007d8e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8007d92:	f000 ff87 	bl	8008ca4 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007d96:	f000 ff65 	bl	8008c64 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007d9a:	f894 5044 	ldrb.w	r5, [r4, #68]	@ 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d9e:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8007da2:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007da4:	2d00      	cmp	r5, #0
 8007da6:	dc12      	bgt.n	8007dce <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 8007da8:	23ff      	movs	r3, #255	@ 0xff
 8007daa:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 8007dae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8007db2:	f000 bf77 	b.w	8008ca4 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007db6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d0e7      	beq.n	8007d8c <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	f000 fdfb 	bl	80089b8 <xTaskRemoveFromEventList>
 8007dc2:	b108      	cbz	r0, 8007dc8 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8007dc4:	f000 fe82 	bl	8008acc <vTaskMissedYield>
			--cTxLock;
 8007dc8:	3d01      	subs	r5, #1
 8007dca:	b26d      	sxtb	r5, r5
 8007dcc:	e7dc      	b.n	8007d88 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007dce:	6923      	ldr	r3, [r4, #16]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d0e9      	beq.n	8007da8 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007dd4:	4630      	mov	r0, r6
 8007dd6:	f000 fdef 	bl	80089b8 <xTaskRemoveFromEventList>
 8007dda:	b108      	cbz	r0, 8007de0 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8007ddc:	f000 fe76 	bl	8008acc <vTaskMissedYield>
				--cRxLock;
 8007de0:	3d01      	subs	r5, #1
 8007de2:	b26d      	sxtb	r5, r5
 8007de4:	e7de      	b.n	8007da4 <prvUnlockQueue+0x2e>

08007de6 <xQueueGenericReset>:
{
 8007de6:	b538      	push	{r3, r4, r5, lr}
 8007de8:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8007dea:	4604      	mov	r4, r0
 8007dec:	b940      	cbnz	r0, 8007e00 <xQueueGenericReset+0x1a>
	__asm volatile
 8007dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df2:	f383 8811 	msr	BASEPRI, r3
 8007df6:	f3bf 8f6f 	isb	sy
 8007dfa:	f3bf 8f4f 	dsb	sy
 8007dfe:	e7fe      	b.n	8007dfe <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8007e00:	f000 ff30 	bl	8008c64 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007e04:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
 8007e08:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007e0a:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007e0c:	434b      	muls	r3, r1
 8007e0e:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007e10:	1a5b      	subs	r3, r3, r1
 8007e12:	441a      	add	r2, r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007e14:	6060      	str	r0, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8007e16:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007e18:	2000      	movs	r0, #0
 8007e1a:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007e1c:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007e1e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007e22:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8007e26:	b9a5      	cbnz	r5, 8007e52 <xQueueGenericReset+0x6c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e28:	6923      	ldr	r3, [r4, #16]
 8007e2a:	b173      	cbz	r3, 8007e4a <xQueueGenericReset+0x64>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e2c:	f104 0010 	add.w	r0, r4, #16
 8007e30:	f000 fdc2 	bl	80089b8 <xTaskRemoveFromEventList>
 8007e34:	b148      	cbz	r0, 8007e4a <xQueueGenericReset+0x64>
					queueYIELD_IF_USING_PREEMPTION();
 8007e36:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007e3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e3e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007e42:	f3bf 8f4f 	dsb	sy
 8007e46:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8007e4a:	f000 ff2b 	bl	8008ca4 <vPortExitCritical>
}
 8007e4e:	2001      	movs	r0, #1
 8007e50:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007e52:	f104 0010 	add.w	r0, r4, #16
 8007e56:	f7ff fefa 	bl	8007c4e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007e5a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007e5e:	f7ff fef6 	bl	8007c4e <vListInitialise>
 8007e62:	e7f2      	b.n	8007e4a <xQueueGenericReset+0x64>

08007e64 <xQueueGenericCreate>:
	{
 8007e64:	b570      	push	{r4, r5, r6, lr}
 8007e66:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007e68:	4606      	mov	r6, r0
 8007e6a:	b940      	cbnz	r0, 8007e7e <xQueueGenericCreate+0x1a>
 8007e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e70:	f383 8811 	msr	BASEPRI, r3
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	e7fe      	b.n	8007e7c <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e7e:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8007e80:	3048      	adds	r0, #72	@ 0x48
 8007e82:	f001 f855 	bl	8008f30 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8007e86:	4604      	mov	r4, r0
 8007e88:	b160      	cbz	r0, 8007ea4 <xQueueGenericCreate+0x40>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8007e90:	b155      	cbz	r5, 8007ea8 <xQueueGenericCreate+0x44>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8007e92:	f100 0348 	add.w	r3, r0, #72	@ 0x48
	pxNewQueue->uxItemSize = uxItemSize;
 8007e96:	e9c4 650f 	strd	r6, r5, [r4, #60]	@ 0x3c
 8007e9a:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007e9c:	2101      	movs	r1, #1
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f7ff ffa1 	bl	8007de6 <xQueueGenericReset>
	}
 8007ea4:	4620      	mov	r0, r4
 8007ea6:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	e7f4      	b.n	8007e96 <xQueueGenericCreate+0x32>

08007eac <xQueueGenericSend>:
{
 8007eac:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8007eb0:	460f      	mov	r7, r1
 8007eb2:	9201      	str	r2, [sp, #4]
 8007eb4:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	b940      	cbnz	r0, 8007ecc <xQueueGenericSend+0x20>
 8007eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ebe:	f383 8811 	msr	BASEPRI, r3
 8007ec2:	f3bf 8f6f 	isb	sy
 8007ec6:	f3bf 8f4f 	dsb	sy
 8007eca:	e7fe      	b.n	8007eca <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ecc:	b951      	cbnz	r1, 8007ee4 <xQueueGenericSend+0x38>
 8007ece:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007ed0:	b143      	cbz	r3, 8007ee4 <xQueueGenericSend+0x38>
 8007ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ed6:	f383 8811 	msr	BASEPRI, r3
 8007eda:	f3bf 8f6f 	isb	sy
 8007ede:	f3bf 8f4f 	dsb	sy
 8007ee2:	e7fe      	b.n	8007ee2 <xQueueGenericSend+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ee4:	2e02      	cmp	r6, #2
 8007ee6:	d10b      	bne.n	8007f00 <xQueueGenericSend+0x54>
 8007ee8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d008      	beq.n	8007f00 <xQueueGenericSend+0x54>
 8007eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef2:	f383 8811 	msr	BASEPRI, r3
 8007ef6:	f3bf 8f6f 	isb	sy
 8007efa:	f3bf 8f4f 	dsb	sy
 8007efe:	e7fe      	b.n	8007efe <xQueueGenericSend+0x52>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f00:	f000 fdea 	bl	8008ad8 <xTaskGetSchedulerState>
 8007f04:	4605      	mov	r5, r0
 8007f06:	b330      	cbz	r0, 8007f56 <xQueueGenericSend+0xaa>
 8007f08:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 8007f0a:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8007f0e:	f000 fea9 	bl	8008c64 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f12:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007f14:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007f16:	429a      	cmp	r2, r3
 8007f18:	d301      	bcc.n	8007f1e <xQueueGenericSend+0x72>
 8007f1a:	2e02      	cmp	r6, #2
 8007f1c:	d127      	bne.n	8007f6e <xQueueGenericSend+0xc2>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f1e:	4632      	mov	r2, r6
 8007f20:	4639      	mov	r1, r7
 8007f22:	4620      	mov	r0, r4
 8007f24:	f7ff fede 	bl	8007ce4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f28:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007f2a:	b11b      	cbz	r3, 8007f34 <xQueueGenericSend+0x88>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f2c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007f30:	f000 fd42 	bl	80089b8 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8007f34:	b148      	cbz	r0, 8007f4a <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 8007f36:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007f3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f3e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007f42:	f3bf 8f4f 	dsb	sy
 8007f46:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8007f4a:	f000 feab 	bl	8008ca4 <vPortExitCritical>
				return pdPASS;
 8007f4e:	2001      	movs	r0, #1
}
 8007f50:	b004      	add	sp, #16
 8007f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f56:	9b01      	ldr	r3, [sp, #4]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d0d6      	beq.n	8007f0a <xQueueGenericSend+0x5e>
 8007f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f60:	f383 8811 	msr	BASEPRI, r3
 8007f64:	f3bf 8f6f 	isb	sy
 8007f68:	f3bf 8f4f 	dsb	sy
 8007f6c:	e7fe      	b.n	8007f6c <xQueueGenericSend+0xc0>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f6e:	9b01      	ldr	r3, [sp, #4]
 8007f70:	b91b      	cbnz	r3, 8007f7a <xQueueGenericSend+0xce>
					taskEXIT_CRITICAL();
 8007f72:	f000 fe97 	bl	8008ca4 <vPortExitCritical>
					return errQUEUE_FULL;
 8007f76:	2000      	movs	r0, #0
 8007f78:	e7ea      	b.n	8007f50 <xQueueGenericSend+0xa4>
				else if( xEntryTimeSet == pdFALSE )
 8007f7a:	b915      	cbnz	r5, 8007f82 <xQueueGenericSend+0xd6>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f7c:	a802      	add	r0, sp, #8
 8007f7e:	f000 fd5d 	bl	8008a3c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8007f82:	f000 fe8f 	bl	8008ca4 <vPortExitCritical>
		vTaskSuspendAll();
 8007f86:	f000 fb89 	bl	800869c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f8a:	f000 fe6b 	bl	8008c64 <vPortEnterCritical>
 8007f8e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007f92:	2bff      	cmp	r3, #255	@ 0xff
 8007f94:	bf08      	it	eq
 8007f96:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8007f9a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007f9e:	2bff      	cmp	r3, #255	@ 0xff
 8007fa0:	bf08      	it	eq
 8007fa2:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8007fa6:	f000 fe7d 	bl	8008ca4 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007faa:	a901      	add	r1, sp, #4
 8007fac:	a802      	add	r0, sp, #8
 8007fae:	f000 fd51 	bl	8008a54 <xTaskCheckForTimeOut>
 8007fb2:	bb38      	cbnz	r0, 8008004 <xQueueGenericSend+0x158>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007fb4:	f000 fe56 	bl	8008c64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007fb8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007fba:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d10e      	bne.n	8007fde <xQueueGenericSend+0x132>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8007fc0:	f000 fe70 	bl	8008ca4 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007fc4:	9901      	ldr	r1, [sp, #4]
 8007fc6:	f104 0010 	add.w	r0, r4, #16
 8007fca:	f000 fcdb 	bl	8008984 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007fce:	4620      	mov	r0, r4
 8007fd0:	f7ff fed1 	bl	8007d76 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007fd4:	f000 fc02 	bl	80087dc <xTaskResumeAll>
 8007fd8:	b148      	cbz	r0, 8007fee <xQueueGenericSend+0x142>
 8007fda:	2501      	movs	r5, #1
 8007fdc:	e797      	b.n	8007f0e <xQueueGenericSend+0x62>
	taskEXIT_CRITICAL();
 8007fde:	f000 fe61 	bl	8008ca4 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	f7ff fec7 	bl	8007d76 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007fe8:	f000 fbf8 	bl	80087dc <xTaskResumeAll>
 8007fec:	e7f5      	b.n	8007fda <xQueueGenericSend+0x12e>
					portYIELD_WITHIN_API();
 8007fee:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007ff2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ff6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007ffa:	f3bf 8f4f 	dsb	sy
 8007ffe:	f3bf 8f6f 	isb	sy
 8008002:	e7ea      	b.n	8007fda <xQueueGenericSend+0x12e>
			prvUnlockQueue( pxQueue );
 8008004:	4620      	mov	r0, r4
 8008006:	f7ff feb6 	bl	8007d76 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800800a:	f000 fbe7 	bl	80087dc <xTaskResumeAll>
			return errQUEUE_FULL;
 800800e:	e7b2      	b.n	8007f76 <xQueueGenericSend+0xca>

08008010 <xQueueGenericSendFromISR>:
{
 8008010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008014:	4689      	mov	r9, r1
 8008016:	4617      	mov	r7, r2
 8008018:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 800801a:	4604      	mov	r4, r0
 800801c:	b940      	cbnz	r0, 8008030 <xQueueGenericSendFromISR+0x20>
 800801e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008022:	f383 8811 	msr	BASEPRI, r3
 8008026:	f3bf 8f6f 	isb	sy
 800802a:	f3bf 8f4f 	dsb	sy
 800802e:	e7fe      	b.n	800802e <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008030:	b951      	cbnz	r1, 8008048 <xQueueGenericSendFromISR+0x38>
 8008032:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008034:	b143      	cbz	r3, 8008048 <xQueueGenericSendFromISR+0x38>
 8008036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800803a:	f383 8811 	msr	BASEPRI, r3
 800803e:	f3bf 8f6f 	isb	sy
 8008042:	f3bf 8f4f 	dsb	sy
 8008046:	e7fe      	b.n	8008046 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008048:	2e02      	cmp	r6, #2
 800804a:	d10b      	bne.n	8008064 <xQueueGenericSendFromISR+0x54>
 800804c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800804e:	2b01      	cmp	r3, #1
 8008050:	d008      	beq.n	8008064 <xQueueGenericSendFromISR+0x54>
 8008052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008056:	f383 8811 	msr	BASEPRI, r3
 800805a:	f3bf 8f6f 	isb	sy
 800805e:	f3bf 8f4f 	dsb	sy
 8008062:	e7fe      	b.n	8008062 <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008064:	f000 ff10 	bl	8008e88 <vPortValidateInterruptPriority>
	__asm volatile
 8008068:	f3ef 8811 	mrs	r8, BASEPRI
 800806c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008070:	f383 8811 	msr	BASEPRI, r3
 8008074:	f3bf 8f6f 	isb	sy
 8008078:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800807c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800807e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008080:	429a      	cmp	r2, r3
 8008082:	d301      	bcc.n	8008088 <xQueueGenericSendFromISR+0x78>
 8008084:	2e02      	cmp	r6, #2
 8008086:	d11d      	bne.n	80080c4 <xQueueGenericSendFromISR+0xb4>
			const int8_t cTxLock = pxQueue->cTxLock;
 8008088:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800808c:	4632      	mov	r2, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 800808e:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008090:	4649      	mov	r1, r9
 8008092:	4620      	mov	r0, r4
 8008094:	f7ff fe26 	bl	8007ce4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8008098:	1c6b      	adds	r3, r5, #1
 800809a:	d10e      	bne.n	80080ba <xQueueGenericSendFromISR+0xaa>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800809c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800809e:	b13b      	cbz	r3, 80080b0 <xQueueGenericSendFromISR+0xa0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080a0:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80080a4:	f000 fc88 	bl	80089b8 <xTaskRemoveFromEventList>
 80080a8:	b110      	cbz	r0, 80080b0 <xQueueGenericSendFromISR+0xa0>
							if( pxHigherPriorityTaskWoken != NULL )
 80080aa:	b10f      	cbz	r7, 80080b0 <xQueueGenericSendFromISR+0xa0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80080ac:	2301      	movs	r3, #1
 80080ae:	603b      	str	r3, [r7, #0]
			xReturn = pdPASS;
 80080b0:	2001      	movs	r0, #1
	__asm volatile
 80080b2:	f388 8811 	msr	BASEPRI, r8
}
 80080b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80080ba:	3501      	adds	r5, #1
 80080bc:	b26d      	sxtb	r5, r5
 80080be:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 80080c2:	e7f5      	b.n	80080b0 <xQueueGenericSendFromISR+0xa0>
			xReturn = errQUEUE_FULL;
 80080c4:	2000      	movs	r0, #0
 80080c6:	e7f4      	b.n	80080b2 <xQueueGenericSendFromISR+0xa2>

080080c8 <xQueueReceive>:
{
 80080c8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80080cc:	460e      	mov	r6, r1
 80080ce:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80080d0:	4604      	mov	r4, r0
 80080d2:	b940      	cbnz	r0, 80080e6 <xQueueReceive+0x1e>
	__asm volatile
 80080d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d8:	f383 8811 	msr	BASEPRI, r3
 80080dc:	f3bf 8f6f 	isb	sy
 80080e0:	f3bf 8f4f 	dsb	sy
 80080e4:	e7fe      	b.n	80080e4 <xQueueReceive+0x1c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080e6:	b951      	cbnz	r1, 80080fe <xQueueReceive+0x36>
 80080e8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80080ea:	b143      	cbz	r3, 80080fe <xQueueReceive+0x36>
 80080ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f0:	f383 8811 	msr	BASEPRI, r3
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	e7fe      	b.n	80080fc <xQueueReceive+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080fe:	f000 fceb 	bl	8008ad8 <xTaskGetSchedulerState>
 8008102:	4605      	mov	r5, r0
 8008104:	b318      	cbz	r0, 800814e <xQueueReceive+0x86>
 8008106:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 8008108:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 800810c:	f000 fdaa 	bl	8008c64 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008110:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008112:	b347      	cbz	r7, 8008166 <xQueueReceive+0x9e>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008114:	4631      	mov	r1, r6
 8008116:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008118:	3f01      	subs	r7, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800811a:	f7ff fe16 	bl	8007d4a <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800811e:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008120:	6923      	ldr	r3, [r4, #16]
 8008122:	b173      	cbz	r3, 8008142 <xQueueReceive+0x7a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008124:	f104 0010 	add.w	r0, r4, #16
 8008128:	f000 fc46 	bl	80089b8 <xTaskRemoveFromEventList>
 800812c:	b148      	cbz	r0, 8008142 <xQueueReceive+0x7a>
						queueYIELD_IF_USING_PREEMPTION();
 800812e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008132:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008136:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8008142:	f000 fdaf 	bl	8008ca4 <vPortExitCritical>
				return pdPASS;
 8008146:	2001      	movs	r0, #1
}
 8008148:	b004      	add	sp, #16
 800814a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800814e:	9b01      	ldr	r3, [sp, #4]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d0d9      	beq.n	8008108 <xQueueReceive+0x40>
 8008154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008158:	f383 8811 	msr	BASEPRI, r3
 800815c:	f3bf 8f6f 	isb	sy
 8008160:	f3bf 8f4f 	dsb	sy
 8008164:	e7fe      	b.n	8008164 <xQueueReceive+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008166:	9b01      	ldr	r3, [sp, #4]
 8008168:	b91b      	cbnz	r3, 8008172 <xQueueReceive+0xaa>
					taskEXIT_CRITICAL();
 800816a:	f000 fd9b 	bl	8008ca4 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800816e:	2000      	movs	r0, #0
 8008170:	e7ea      	b.n	8008148 <xQueueReceive+0x80>
				else if( xEntryTimeSet == pdFALSE )
 8008172:	b915      	cbnz	r5, 800817a <xQueueReceive+0xb2>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008174:	a802      	add	r0, sp, #8
 8008176:	f000 fc61 	bl	8008a3c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 800817a:	f000 fd93 	bl	8008ca4 <vPortExitCritical>
		vTaskSuspendAll();
 800817e:	f000 fa8d 	bl	800869c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008182:	f000 fd6f 	bl	8008c64 <vPortEnterCritical>
 8008186:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800818a:	2bff      	cmp	r3, #255	@ 0xff
 800818c:	bf08      	it	eq
 800818e:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8008192:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008196:	2bff      	cmp	r3, #255	@ 0xff
 8008198:	bf08      	it	eq
 800819a:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 800819e:	f000 fd81 	bl	8008ca4 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80081a2:	a901      	add	r1, sp, #4
 80081a4:	a802      	add	r0, sp, #8
 80081a6:	f000 fc55 	bl	8008a54 <xTaskCheckForTimeOut>
 80081aa:	bb00      	cbnz	r0, 80081ee <xQueueReceive+0x126>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081ac:	4620      	mov	r0, r4
 80081ae:	f7ff fd8e 	bl	8007cce <prvIsQueueEmpty>
 80081b2:	b1b0      	cbz	r0, 80081e2 <xQueueReceive+0x11a>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80081b4:	9901      	ldr	r1, [sp, #4]
 80081b6:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80081ba:	f000 fbe3 	bl	8008984 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80081be:	4620      	mov	r0, r4
 80081c0:	f7ff fdd9 	bl	8007d76 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80081c4:	f000 fb0a 	bl	80087dc <xTaskResumeAll>
 80081c8:	b948      	cbnz	r0, 80081de <xQueueReceive+0x116>
					portYIELD_WITHIN_API();
 80081ca:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80081ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081d2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	f3bf 8f6f 	isb	sy
 80081de:	2501      	movs	r5, #1
 80081e0:	e794      	b.n	800810c <xQueueReceive+0x44>
				prvUnlockQueue( pxQueue );
 80081e2:	4620      	mov	r0, r4
 80081e4:	f7ff fdc7 	bl	8007d76 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80081e8:	f000 faf8 	bl	80087dc <xTaskResumeAll>
 80081ec:	e7f7      	b.n	80081de <xQueueReceive+0x116>
			prvUnlockQueue( pxQueue );
 80081ee:	4620      	mov	r0, r4
 80081f0:	f7ff fdc1 	bl	8007d76 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80081f4:	f000 faf2 	bl	80087dc <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081f8:	4620      	mov	r0, r4
 80081fa:	f7ff fd68 	bl	8007cce <prvIsQueueEmpty>
 80081fe:	2800      	cmp	r0, #0
 8008200:	d0ed      	beq.n	80081de <xQueueReceive+0x116>
 8008202:	e7b4      	b.n	800816e <xQueueReceive+0xa6>

08008204 <xQueueReceiveFromISR>:
{
 8008204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008208:	4689      	mov	r9, r1
 800820a:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 800820c:	4604      	mov	r4, r0
 800820e:	b940      	cbnz	r0, 8008222 <xQueueReceiveFromISR+0x1e>
 8008210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008214:	f383 8811 	msr	BASEPRI, r3
 8008218:	f3bf 8f6f 	isb	sy
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	e7fe      	b.n	8008220 <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008222:	b951      	cbnz	r1, 800823a <xQueueReceiveFromISR+0x36>
 8008224:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008226:	b143      	cbz	r3, 800823a <xQueueReceiveFromISR+0x36>
 8008228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800822c:	f383 8811 	msr	BASEPRI, r3
 8008230:	f3bf 8f6f 	isb	sy
 8008234:	f3bf 8f4f 	dsb	sy
 8008238:	e7fe      	b.n	8008238 <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800823a:	f000 fe25 	bl	8008e88 <vPortValidateInterruptPriority>
	__asm volatile
 800823e:	f3ef 8711 	mrs	r7, BASEPRI
 8008242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008246:	f383 8811 	msr	BASEPRI, r3
 800824a:	f3bf 8f6f 	isb	sy
 800824e:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008252:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008254:	b30d      	cbz	r5, 800829a <xQueueReceiveFromISR+0x96>
			const int8_t cRxLock = pxQueue->cRxLock;
 8008256:	f894 6044 	ldrb.w	r6, [r4, #68]	@ 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800825a:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 800825c:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800825e:	4620      	mov	r0, r4
 8008260:	f7ff fd73 	bl	8007d4a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008264:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 8008266:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008268:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 800826a:	d111      	bne.n	8008290 <xQueueReceiveFromISR+0x8c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800826c:	6923      	ldr	r3, [r4, #16]
 800826e:	b153      	cbz	r3, 8008286 <xQueueReceiveFromISR+0x82>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008270:	f104 0010 	add.w	r0, r4, #16
 8008274:	f000 fba0 	bl	80089b8 <xTaskRemoveFromEventList>
 8008278:	b128      	cbz	r0, 8008286 <xQueueReceiveFromISR+0x82>
						if( pxHigherPriorityTaskWoken != NULL )
 800827a:	f1b8 0f00 	cmp.w	r8, #0
 800827e:	d002      	beq.n	8008286 <xQueueReceiveFromISR+0x82>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008280:	2301      	movs	r3, #1
 8008282:	f8c8 3000 	str.w	r3, [r8]
			xReturn = pdPASS;
 8008286:	2001      	movs	r0, #1
	__asm volatile
 8008288:	f387 8811 	msr	BASEPRI, r7
}
 800828c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008290:	3601      	adds	r6, #1
 8008292:	b276      	sxtb	r6, r6
 8008294:	f884 6044 	strb.w	r6, [r4, #68]	@ 0x44
 8008298:	e7f5      	b.n	8008286 <xQueueReceiveFromISR+0x82>
			xReturn = pdFAIL;
 800829a:	4628      	mov	r0, r5
 800829c:	e7f4      	b.n	8008288 <xQueueReceiveFromISR+0x84>
	...

080082a0 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80082a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082a4:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80082a6:	f000 fcdd 	bl	8008c64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80082aa:	4b2f      	ldr	r3, [pc, #188]	@ (8008368 <prvAddNewTaskToReadyList+0xc8>)
		if( pxCurrentTCB == NULL )
 80082ac:	4e2f      	ldr	r6, [pc, #188]	@ (800836c <prvAddNewTaskToReadyList+0xcc>)
		uxCurrentNumberOfTasks++;
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	4f2f      	ldr	r7, [pc, #188]	@ (8008370 <prvAddNewTaskToReadyList+0xd0>)
 80082b2:	3201      	adds	r2, #1
 80082b4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80082b6:	6835      	ldr	r5, [r6, #0]
 80082b8:	2d00      	cmp	r5, #0
 80082ba:	d14a      	bne.n	8008352 <prvAddNewTaskToReadyList+0xb2>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80082bc:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d11f      	bne.n	8008304 <prvAddNewTaskToReadyList+0x64>
 80082c4:	46b8      	mov	r8, r7
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80082c6:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082c8:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80082ca:	f7ff fcc0 	bl	8007c4e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082ce:	2d07      	cmp	r5, #7
 80082d0:	f108 0814 	add.w	r8, r8, #20
 80082d4:	d1f7      	bne.n	80082c6 <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 80082d6:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 8008398 <prvAddNewTaskToReadyList+0xf8>
	vListInitialise( &xDelayedTaskList2 );
 80082da:	4d26      	ldr	r5, [pc, #152]	@ (8008374 <prvAddNewTaskToReadyList+0xd4>)
	vListInitialise( &xDelayedTaskList1 );
 80082dc:	4640      	mov	r0, r8
 80082de:	f7ff fcb6 	bl	8007c4e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80082e2:	4628      	mov	r0, r5
 80082e4:	f7ff fcb3 	bl	8007c4e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80082e8:	4823      	ldr	r0, [pc, #140]	@ (8008378 <prvAddNewTaskToReadyList+0xd8>)
 80082ea:	f7ff fcb0 	bl	8007c4e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80082ee:	4823      	ldr	r0, [pc, #140]	@ (800837c <prvAddNewTaskToReadyList+0xdc>)
 80082f0:	f7ff fcad 	bl	8007c4e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80082f4:	4822      	ldr	r0, [pc, #136]	@ (8008380 <prvAddNewTaskToReadyList+0xe0>)
 80082f6:	f7ff fcaa 	bl	8007c4e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80082fa:	4b22      	ldr	r3, [pc, #136]	@ (8008384 <prvAddNewTaskToReadyList+0xe4>)
 80082fc:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008300:	4b21      	ldr	r3, [pc, #132]	@ (8008388 <prvAddNewTaskToReadyList+0xe8>)
 8008302:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8008304:	4a21      	ldr	r2, [pc, #132]	@ (800838c <prvAddNewTaskToReadyList+0xec>)
		prvAddTaskToReadyList( pxNewTCB );
 8008306:	4922      	ldr	r1, [pc, #136]	@ (8008390 <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 8008308:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800830a:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 800830c:	3301      	adds	r3, #1
 800830e:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8008310:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008312:	2301      	movs	r3, #1
 8008314:	4093      	lsls	r3, r2
 8008316:	4303      	orrs	r3, r0
 8008318:	2014      	movs	r0, #20
 800831a:	600b      	str	r3, [r1, #0]
 800831c:	fb00 7002 	mla	r0, r0, r2, r7
 8008320:	1d21      	adds	r1, r4, #4
 8008322:	f7ff fca2 	bl	8007c6a <vListInsertEnd>
	taskEXIT_CRITICAL();
 8008326:	f000 fcbd 	bl	8008ca4 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800832a:	4b1a      	ldr	r3, [pc, #104]	@ (8008394 <prvAddNewTaskToReadyList+0xf4>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	b173      	cbz	r3, 800834e <prvAddNewTaskToReadyList+0xae>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008330:	6833      	ldr	r3, [r6, #0]
 8008332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008334:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008336:	429a      	cmp	r2, r3
 8008338:	d209      	bcs.n	800834e <prvAddNewTaskToReadyList+0xae>
			taskYIELD_IF_USING_PREEMPTION();
 800833a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800833e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008342:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008346:	f3bf 8f4f 	dsb	sy
 800834a:	f3bf 8f6f 	isb	sy
}
 800834e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8008352:	4b10      	ldr	r3, [pc, #64]	@ (8008394 <prvAddNewTaskToReadyList+0xf4>)
 8008354:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008356:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8008358:	2a00      	cmp	r2, #0
 800835a:	d1d3      	bne.n	8008304 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800835c:	6832      	ldr	r2, [r6, #0]
 800835e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008360:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8008362:	bf98      	it	ls
 8008364:	6034      	strls	r4, [r6, #0]
 8008366:	e7cd      	b.n	8008304 <prvAddNewTaskToReadyList+0x64>
 8008368:	200028a4 	.word	0x200028a4
 800836c:	200029a4 	.word	0x200029a4
 8008370:	20002918 	.word	0x20002918
 8008374:	200028f0 	.word	0x200028f0
 8008378:	200028d4 	.word	0x200028d4
 800837c:	200028c0 	.word	0x200028c0
 8008380:	200028a8 	.word	0x200028a8
 8008384:	200028ec 	.word	0x200028ec
 8008388:	200028e8 	.word	0x200028e8
 800838c:	20002888 	.word	0x20002888
 8008390:	2000289c 	.word	0x2000289c
 8008394:	20002898 	.word	0x20002898
 8008398:	20002904 	.word	0x20002904

0800839c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800839c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800839e:	4b1a      	ldr	r3, [pc, #104]	@ (8008408 <prvAddCurrentTaskToDelayedList+0x6c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083a0:	4d1a      	ldr	r5, [pc, #104]	@ (800840c <prvAddCurrentTaskToDelayedList+0x70>)
const TickType_t xConstTickCount = xTickCount;
 80083a2:	681c      	ldr	r4, [r3, #0]
{
 80083a4:	4606      	mov	r6, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083a6:	6828      	ldr	r0, [r5, #0]
 80083a8:	3004      	adds	r0, #4
{
 80083aa:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083ac:	f7ff fc7f 	bl	8007cae <uxListRemove>
 80083b0:	b940      	cbnz	r0, 80083c4 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80083b2:	682a      	ldr	r2, [r5, #0]
 80083b4:	4916      	ldr	r1, [pc, #88]	@ (8008410 <prvAddCurrentTaskToDelayedList+0x74>)
 80083b6:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 80083b8:	680b      	ldr	r3, [r1, #0]
 80083ba:	2201      	movs	r2, #1
 80083bc:	4082      	lsls	r2, r0
 80083be:	ea23 0302 	bic.w	r3, r3, r2
 80083c2:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80083c4:	1c73      	adds	r3, r6, #1
 80083c6:	d107      	bne.n	80083d8 <prvAddCurrentTaskToDelayedList+0x3c>
 80083c8:	b137      	cbz	r7, 80083d8 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083ca:	6829      	ldr	r1, [r5, #0]
 80083cc:	4811      	ldr	r0, [pc, #68]	@ (8008414 <prvAddCurrentTaskToDelayedList+0x78>)

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80083ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083d2:	3104      	adds	r1, #4
 80083d4:	f7ff bc49 	b.w	8007c6a <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80083d8:	682b      	ldr	r3, [r5, #0]
 80083da:	19a4      	adds	r4, r4, r6
 80083dc:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80083de:	d307      	bcc.n	80083f0 <prvAddCurrentTaskToDelayedList+0x54>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083e0:	4b0d      	ldr	r3, [pc, #52]	@ (8008418 <prvAddCurrentTaskToDelayedList+0x7c>)
 80083e2:	6818      	ldr	r0, [r3, #0]
 80083e4:	6829      	ldr	r1, [r5, #0]
}
 80083e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083ea:	3104      	adds	r1, #4
 80083ec:	f7ff bc48 	b.w	8007c80 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083f0:	4b0a      	ldr	r3, [pc, #40]	@ (800841c <prvAddCurrentTaskToDelayedList+0x80>)
 80083f2:	6818      	ldr	r0, [r3, #0]
 80083f4:	6829      	ldr	r1, [r5, #0]
 80083f6:	3104      	adds	r1, #4
 80083f8:	f7ff fc42 	bl	8007c80 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80083fc:	4b08      	ldr	r3, [pc, #32]	@ (8008420 <prvAddCurrentTaskToDelayedList+0x84>)
 80083fe:	681a      	ldr	r2, [r3, #0]
 8008400:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8008402:	bf88      	it	hi
 8008404:	601c      	strhi	r4, [r3, #0]
}
 8008406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008408:	200028a0 	.word	0x200028a0
 800840c:	200029a4 	.word	0x200029a4
 8008410:	2000289c 	.word	0x2000289c
 8008414:	200028a8 	.word	0x200028a8
 8008418:	200028e8 	.word	0x200028e8
 800841c:	200028ec 	.word	0x200028ec
 8008420:	20002884 	.word	0x20002884

08008424 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008424:	4a06      	ldr	r2, [pc, #24]	@ (8008440 <prvResetNextTaskUnblockTime+0x1c>)
 8008426:	6813      	ldr	r3, [r2, #0]
 8008428:	6819      	ldr	r1, [r3, #0]
 800842a:	4b06      	ldr	r3, [pc, #24]	@ (8008444 <prvResetNextTaskUnblockTime+0x20>)
 800842c:	b919      	cbnz	r1, 8008436 <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 800842e:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008432:	601a      	str	r2, [r3, #0]
}
 8008434:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008436:	6812      	ldr	r2, [r2, #0]
 8008438:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800843a:	68d2      	ldr	r2, [r2, #12]
 800843c:	6852      	ldr	r2, [r2, #4]
 800843e:	e7f8      	b.n	8008432 <prvResetNextTaskUnblockTime+0xe>
 8008440:	200028ec 	.word	0x200028ec
 8008444:	20002884 	.word	0x20002884

08008448 <prvDeleteTCB>:
	{
 8008448:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800844a:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
	{
 800844e:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008450:	b93b      	cbnz	r3, 8008462 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 8008452:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8008454:	f000 fdfe 	bl	8009054 <vPortFree>
				vPortFree( pxTCB );
 8008458:	4620      	mov	r0, r4
	}
 800845a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 800845e:	f000 bdf9 	b.w	8009054 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008462:	2b01      	cmp	r3, #1
 8008464:	d0f9      	beq.n	800845a <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008466:	2b02      	cmp	r3, #2
 8008468:	d008      	beq.n	800847c <prvDeleteTCB+0x34>
	__asm volatile
 800846a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846e:	f383 8811 	msr	BASEPRI, r3
 8008472:	f3bf 8f6f 	isb	sy
 8008476:	f3bf 8f4f 	dsb	sy
 800847a:	e7fe      	b.n	800847a <prvDeleteTCB+0x32>
	}
 800847c:	bd10      	pop	{r4, pc}
	...

08008480 <prvIdleTask>:
{
 8008480:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008482:	4c13      	ldr	r4, [pc, #76]	@ (80084d0 <prvIdleTask+0x50>)
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008484:	4f13      	ldr	r7, [pc, #76]	@ (80084d4 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8008486:	4d14      	ldr	r5, [pc, #80]	@ (80084d8 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008488:	6823      	ldr	r3, [r4, #0]
 800848a:	b973      	cbnz	r3, 80084aa <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800848c:	4b13      	ldr	r3, [pc, #76]	@ (80084dc <prvIdleTask+0x5c>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b01      	cmp	r3, #1
 8008492:	d9f8      	bls.n	8008486 <prvIdleTask+0x6>
				taskYIELD();
 8008494:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008498:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800849c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80084a0:	f3bf 8f4f 	dsb	sy
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	e7ed      	b.n	8008486 <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 80084aa:	f000 fbdb 	bl	8008c64 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084b2:	1d30      	adds	r0, r6, #4
 80084b4:	f7ff fbfb 	bl	8007cae <uxListRemove>
				--uxCurrentNumberOfTasks;
 80084b8:	682b      	ldr	r3, [r5, #0]
 80084ba:	3b01      	subs	r3, #1
 80084bc:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 80084be:	6823      	ldr	r3, [r4, #0]
 80084c0:	3b01      	subs	r3, #1
 80084c2:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80084c4:	f000 fbee 	bl	8008ca4 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80084c8:	4630      	mov	r0, r6
 80084ca:	f7ff ffbd 	bl	8008448 <prvDeleteTCB>
 80084ce:	e7db      	b.n	8008488 <prvIdleTask+0x8>
 80084d0:	200028bc 	.word	0x200028bc
 80084d4:	200028c0 	.word	0x200028c0
 80084d8:	200028a4 	.word	0x200028a4
 80084dc:	20002918 	.word	0x20002918

080084e0 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80084e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084e4:	e9dd 8409 	ldrd	r8, r4, [sp, #36]	@ 0x24
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80084e8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80084ec:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 80084ee:	3a01      	subs	r2, #1
 80084f0:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80084f4:	4699      	mov	r9, r3
 80084f6:	4607      	mov	r7, r0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80084f8:	1e4b      	subs	r3, r1, #1
 80084fa:	f026 0607 	bic.w	r6, r6, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084fe:	f104 0233 	add.w	r2, r4, #51	@ 0x33
 8008502:	310f      	adds	r1, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008504:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 8008508:	f802 0f01 	strb.w	r0, [r2, #1]!
		if( pcName[ x ] == 0x00 )
 800850c:	b108      	cbz	r0, 8008512 <prvInitialiseNewTask.constprop.0+0x32>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800850e:	428b      	cmp	r3, r1
 8008510:	d1f8      	bne.n	8008504 <prvInitialiseNewTask.constprop.0+0x24>
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008512:	9d08      	ldr	r5, [sp, #32]
 8008514:	2d06      	cmp	r5, #6
 8008516:	bf28      	it	cs
 8008518:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800851a:	f04f 0a00 	mov.w	sl, #0
		pxNewTCB->uxMutexesHeld = 0;
 800851e:	e9c4 5a11 	strd	r5, sl, [r4, #68]	@ 0x44
	pxNewTCB->uxPriority = uxPriority;
 8008522:	62e5      	str	r5, [r4, #44]	@ 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008524:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008526:	f884 a043 	strb.w	sl, [r4, #67]	@ 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800852a:	f7ff fb9b 	bl	8007c64 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800852e:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008532:	f104 0018 	add.w	r0, r4, #24
 8008536:	f7ff fb95 	bl	8007c64 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 800853a:	f8c4 a04c 	str.w	sl, [r4, #76]	@ 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800853e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008540:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008542:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008544:	f884 a050 	strb.w	sl, [r4, #80]	@ 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008548:	464a      	mov	r2, r9
 800854a:	4639      	mov	r1, r7
 800854c:	4630      	mov	r0, r6
 800854e:	f000 fb61 	bl	8008c14 <pxPortInitialiseStack>
 8008552:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8008554:	f1b8 0f00 	cmp.w	r8, #0
 8008558:	d001      	beq.n	800855e <prvInitialiseNewTask.constprop.0+0x7e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800855a:	f8c8 4000 	str.w	r4, [r8]
}
 800855e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008562 <xTaskCreateStatic>:
	{
 8008562:	b570      	push	{r4, r5, r6, lr}
 8008564:	b086      	sub	sp, #24
 8008566:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 800856a:	b945      	cbnz	r5, 800857e <xTaskCreateStatic+0x1c>
 800856c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008570:	f383 8811 	msr	BASEPRI, r3
 8008574:	f3bf 8f6f 	isb	sy
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	e7fe      	b.n	800857c <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 800857e:	b944      	cbnz	r4, 8008592 <xTaskCreateStatic+0x30>
 8008580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008584:	f383 8811 	msr	BASEPRI, r3
 8008588:	f3bf 8f6f 	isb	sy
 800858c:	f3bf 8f4f 	dsb	sy
 8008590:	e7fe      	b.n	8008590 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8008592:	2654      	movs	r6, #84	@ 0x54
 8008594:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008596:	9e05      	ldr	r6, [sp, #20]
 8008598:	2e54      	cmp	r6, #84	@ 0x54
 800859a:	d008      	beq.n	80085ae <xTaskCreateStatic+0x4c>
 800859c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a0:	f383 8811 	msr	BASEPRI, r3
 80085a4:	f3bf 8f6f 	isb	sy
 80085a8:	f3bf 8f4f 	dsb	sy
 80085ac:	e7fe      	b.n	80085ac <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80085ae:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80085b0:	2502      	movs	r5, #2
 80085b2:	f884 5051 	strb.w	r5, [r4, #81]	@ 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80085b6:	ad04      	add	r5, sp, #16
 80085b8:	9501      	str	r5, [sp, #4]
 80085ba:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80085bc:	9402      	str	r4, [sp, #8]
 80085be:	9500      	str	r5, [sp, #0]
 80085c0:	f7ff ff8e 	bl	80084e0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80085c4:	4620      	mov	r0, r4
 80085c6:	f7ff fe6b 	bl	80082a0 <prvAddNewTaskToReadyList>
	}
 80085ca:	9804      	ldr	r0, [sp, #16]
 80085cc:	b006      	add	sp, #24
 80085ce:	bd70      	pop	{r4, r5, r6, pc}

080085d0 <xTaskCreate>:
	{
 80085d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80085d4:	4607      	mov	r7, r0
 80085d6:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085d8:	0090      	lsls	r0, r2, #2
	{
 80085da:	4688      	mov	r8, r1
 80085dc:	4616      	mov	r6, r2
 80085de:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085e0:	f000 fca6 	bl	8008f30 <pvPortMalloc>
			if( pxStack != NULL )
 80085e4:	4605      	mov	r5, r0
 80085e6:	b920      	cbnz	r0, 80085f2 <xTaskCreate+0x22>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80085e8:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80085ec:	b005      	add	sp, #20
 80085ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80085f2:	2054      	movs	r0, #84	@ 0x54
 80085f4:	f000 fc9c 	bl	8008f30 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80085f8:	4604      	mov	r4, r0
 80085fa:	b198      	cbz	r0, 8008624 <xTaskCreate+0x54>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80085fc:	2300      	movs	r3, #0
 80085fe:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008602:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
					pxNewTCB->pxStack = pxStack;
 8008604:	6305      	str	r5, [r0, #48]	@ 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008606:	9301      	str	r3, [sp, #4]
 8008608:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800860a:	9002      	str	r0, [sp, #8]
 800860c:	9300      	str	r3, [sp, #0]
 800860e:	4632      	mov	r2, r6
 8008610:	464b      	mov	r3, r9
 8008612:	4641      	mov	r1, r8
 8008614:	4638      	mov	r0, r7
 8008616:	f7ff ff63 	bl	80084e0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 800861a:	4620      	mov	r0, r4
 800861c:	f7ff fe40 	bl	80082a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008620:	2001      	movs	r0, #1
 8008622:	e7e3      	b.n	80085ec <xTaskCreate+0x1c>
					vPortFree( pxStack );
 8008624:	4628      	mov	r0, r5
 8008626:	f000 fd15 	bl	8009054 <vPortFree>
		if( pxNewTCB != NULL )
 800862a:	e7dd      	b.n	80085e8 <xTaskCreate+0x18>

0800862c <vTaskStartScheduler>:
{
 800862c:	b510      	push	{r4, lr}
 800862e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008630:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008632:	aa07      	add	r2, sp, #28
 8008634:	a906      	add	r1, sp, #24
 8008636:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008638:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800863c:	f7fa fce4 	bl	8003008 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008640:	9b05      	ldr	r3, [sp, #20]
 8008642:	9302      	str	r3, [sp, #8]
 8008644:	9b06      	ldr	r3, [sp, #24]
 8008646:	9a07      	ldr	r2, [sp, #28]
 8008648:	490f      	ldr	r1, [pc, #60]	@ (8008688 <vTaskStartScheduler+0x5c>)
 800864a:	4810      	ldr	r0, [pc, #64]	@ (800868c <vTaskStartScheduler+0x60>)
 800864c:	e9cd 4300 	strd	r4, r3, [sp]
 8008650:	4623      	mov	r3, r4
 8008652:	f7ff ff86 	bl	8008562 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8008656:	b1a8      	cbz	r0, 8008684 <vTaskStartScheduler+0x58>
 8008658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800865c:	f383 8811 	msr	BASEPRI, r3
 8008660:	f3bf 8f6f 	isb	sy
 8008664:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8008668:	4b09      	ldr	r3, [pc, #36]	@ (8008690 <vTaskStartScheduler+0x64>)
 800866a:	f04f 32ff 	mov.w	r2, #4294967295
 800866e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008670:	4b08      	ldr	r3, [pc, #32]	@ (8008694 <vTaskStartScheduler+0x68>)
 8008672:	2201      	movs	r2, #1
 8008674:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008676:	4b08      	ldr	r3, [pc, #32]	@ (8008698 <vTaskStartScheduler+0x6c>)
 8008678:	601c      	str	r4, [r3, #0]
}
 800867a:	b008      	add	sp, #32
 800867c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8008680:	f000 bb80 	b.w	8008d84 <xPortStartScheduler>
}
 8008684:	b008      	add	sp, #32
 8008686:	bd10      	pop	{r4, pc}
 8008688:	080107d2 	.word	0x080107d2
 800868c:	08008481 	.word	0x08008481
 8008690:	20002884 	.word	0x20002884
 8008694:	20002898 	.word	0x20002898
 8008698:	200028a0 	.word	0x200028a0

0800869c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800869c:	4a02      	ldr	r2, [pc, #8]	@ (80086a8 <vTaskSuspendAll+0xc>)
 800869e:	6813      	ldr	r3, [r2, #0]
 80086a0:	3301      	adds	r3, #1
 80086a2:	6013      	str	r3, [r2, #0]
}
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop
 80086a8:	20002880 	.word	0x20002880

080086ac <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086ac:	4b40      	ldr	r3, [pc, #256]	@ (80087b0 <xTaskIncrementTick+0x104>)
 80086ae:	681b      	ldr	r3, [r3, #0]
{
 80086b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d174      	bne.n	80087a2 <xTaskIncrementTick+0xf6>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80086b8:	4b3e      	ldr	r3, [pc, #248]	@ (80087b4 <xTaskIncrementTick+0x108>)
 80086ba:	681c      	ldr	r4, [r3, #0]
 80086bc:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80086be:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80086c0:	b9bc      	cbnz	r4, 80086f2 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80086c2:	4b3d      	ldr	r3, [pc, #244]	@ (80087b8 <xTaskIncrementTick+0x10c>)
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	6812      	ldr	r2, [r2, #0]
 80086c8:	b142      	cbz	r2, 80086dc <xTaskIncrementTick+0x30>
 80086ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ce:	f383 8811 	msr	BASEPRI, r3
 80086d2:	f3bf 8f6f 	isb	sy
 80086d6:	f3bf 8f4f 	dsb	sy
 80086da:	e7fe      	b.n	80086da <xTaskIncrementTick+0x2e>
 80086dc:	4a37      	ldr	r2, [pc, #220]	@ (80087bc <xTaskIncrementTick+0x110>)
 80086de:	6819      	ldr	r1, [r3, #0]
 80086e0:	6810      	ldr	r0, [r2, #0]
 80086e2:	6018      	str	r0, [r3, #0]
 80086e4:	6011      	str	r1, [r2, #0]
 80086e6:	4a36      	ldr	r2, [pc, #216]	@ (80087c0 <xTaskIncrementTick+0x114>)
 80086e8:	6813      	ldr	r3, [r2, #0]
 80086ea:	3301      	adds	r3, #1
 80086ec:	6013      	str	r3, [r2, #0]
 80086ee:	f7ff fe99 	bl	8008424 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80086f2:	4d34      	ldr	r5, [pc, #208]	@ (80087c4 <xTaskIncrementTick+0x118>)
 80086f4:	4e34      	ldr	r6, [pc, #208]	@ (80087c8 <xTaskIncrementTick+0x11c>)
 80086f6:	682b      	ldr	r3, [r5, #0]
 80086f8:	4f34      	ldr	r7, [pc, #208]	@ (80087cc <xTaskIncrementTick+0x120>)
 80086fa:	42a3      	cmp	r3, r4
BaseType_t xSwitchRequired = pdFALSE;
 80086fc:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008700:	d911      	bls.n	8008726 <xTaskIncrementTick+0x7a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008702:	683a      	ldr	r2, [r7, #0]
 8008704:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008706:	2114      	movs	r1, #20
 8008708:	434a      	muls	r2, r1
 800870a:	58b2      	ldr	r2, [r6, r2]
				xSwitchRequired = pdTRUE;
 800870c:	2a02      	cmp	r2, #2
 800870e:	bf28      	it	cs
 8008710:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8008714:	4a2e      	ldr	r2, [pc, #184]	@ (80087d0 <xTaskIncrementTick+0x124>)
 8008716:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8008718:	2a00      	cmp	r2, #0
}
 800871a:	bf0c      	ite	eq
 800871c:	4658      	moveq	r0, fp
 800871e:	2001      	movne	r0, #1
 8008720:	b003      	add	sp, #12
 8008722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008726:	f8df a090 	ldr.w	sl, [pc, #144]	@ 80087b8 <xTaskIncrementTick+0x10c>
					prvAddTaskToReadyList( pxTCB );
 800872a:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 80087d8 <xTaskIncrementTick+0x12c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800872e:	f8da 2000 	ldr.w	r2, [sl]
 8008732:	6812      	ldr	r2, [r2, #0]
 8008734:	b91a      	cbnz	r2, 800873e <xTaskIncrementTick+0x92>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008736:	f04f 32ff 	mov.w	r2, #4294967295
 800873a:	602a      	str	r2, [r5, #0]
					break;
 800873c:	e7e1      	b.n	8008702 <xTaskIncrementTick+0x56>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800873e:	f8da 2000 	ldr.w	r2, [sl]
 8008742:	68d2      	ldr	r2, [r2, #12]
 8008744:	f8d2 800c 	ldr.w	r8, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008748:	f8d8 1004 	ldr.w	r1, [r8, #4]
					if( xConstTickCount < xItemValue )
 800874c:	428c      	cmp	r4, r1
 800874e:	d201      	bcs.n	8008754 <xTaskIncrementTick+0xa8>
						xNextTaskUnblockTime = xItemValue;
 8008750:	6029      	str	r1, [r5, #0]
						break;
 8008752:	e7d6      	b.n	8008702 <xTaskIncrementTick+0x56>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008754:	f108 0304 	add.w	r3, r8, #4
 8008758:	4618      	mov	r0, r3
 800875a:	9301      	str	r3, [sp, #4]
 800875c:	f7ff faa7 	bl	8007cae <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008760:	f8d8 1028 	ldr.w	r1, [r8, #40]	@ 0x28
 8008764:	b119      	cbz	r1, 800876e <xTaskIncrementTick+0xc2>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008766:	f108 0018 	add.w	r0, r8, #24
 800876a:	f7ff faa0 	bl	8007cae <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800876e:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 8008772:	f8d9 3000 	ldr.w	r3, [r9]
 8008776:	2201      	movs	r2, #1
 8008778:	fa02 f100 	lsl.w	r1, r2, r0
 800877c:	4319      	orrs	r1, r3
 800877e:	f04f 0c14 	mov.w	ip, #20
 8008782:	f8c9 1000 	str.w	r1, [r9]
 8008786:	fb0c 6000 	mla	r0, ip, r0, r6
 800878a:	9901      	ldr	r1, [sp, #4]
 800878c:	f7ff fa6d 	bl	8007c6a <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008790:	6838      	ldr	r0, [r7, #0]
 8008792:	f8d8 102c 	ldr.w	r1, [r8, #44]	@ 0x2c
 8008796:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8008798:	4291      	cmp	r1, r2
 800879a:	bf28      	it	cs
 800879c:	f04f 0b01 	movcs.w	fp, #1
 80087a0:	e7c5      	b.n	800872e <xTaskIncrementTick+0x82>
		++uxPendedTicks;
 80087a2:	4a0c      	ldr	r2, [pc, #48]	@ (80087d4 <xTaskIncrementTick+0x128>)
 80087a4:	6813      	ldr	r3, [r2, #0]
 80087a6:	3301      	adds	r3, #1
 80087a8:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80087aa:	f04f 0b00 	mov.w	fp, #0
 80087ae:	e7b1      	b.n	8008714 <xTaskIncrementTick+0x68>
 80087b0:	20002880 	.word	0x20002880
 80087b4:	200028a0 	.word	0x200028a0
 80087b8:	200028ec 	.word	0x200028ec
 80087bc:	200028e8 	.word	0x200028e8
 80087c0:	2000288c 	.word	0x2000288c
 80087c4:	20002884 	.word	0x20002884
 80087c8:	20002918 	.word	0x20002918
 80087cc:	200029a4 	.word	0x200029a4
 80087d0:	20002890 	.word	0x20002890
 80087d4:	20002894 	.word	0x20002894
 80087d8:	2000289c 	.word	0x2000289c

080087dc <xTaskResumeAll>:
{
 80087dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80087e0:	4c31      	ldr	r4, [pc, #196]	@ (80088a8 <xTaskResumeAll+0xcc>)
 80087e2:	6823      	ldr	r3, [r4, #0]
 80087e4:	b943      	cbnz	r3, 80087f8 <xTaskResumeAll+0x1c>
 80087e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ea:	f383 8811 	msr	BASEPRI, r3
 80087ee:	f3bf 8f6f 	isb	sy
 80087f2:	f3bf 8f4f 	dsb	sy
 80087f6:	e7fe      	b.n	80087f6 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 80087f8:	f000 fa34 	bl	8008c64 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80087fc:	6823      	ldr	r3, [r4, #0]
 80087fe:	3b01      	subs	r3, #1
 8008800:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008802:	6824      	ldr	r4, [r4, #0]
 8008804:	b12c      	cbz	r4, 8008812 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8008806:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8008808:	f000 fa4c 	bl	8008ca4 <vPortExitCritical>
}
 800880c:	4620      	mov	r0, r4
 800880e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008812:	4b26      	ldr	r3, [pc, #152]	@ (80088ac <xTaskResumeAll+0xd0>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d0f5      	beq.n	8008806 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800881a:	4d25      	ldr	r5, [pc, #148]	@ (80088b0 <xTaskResumeAll+0xd4>)
					prvAddTaskToReadyList( pxTCB );
 800881c:	4e25      	ldr	r6, [pc, #148]	@ (80088b4 <xTaskResumeAll+0xd8>)
 800881e:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 80088c4 <xTaskResumeAll+0xe8>
 8008822:	e01f      	b.n	8008864 <xTaskResumeAll+0x88>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008824:	68eb      	ldr	r3, [r5, #12]
 8008826:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008828:	f104 0904 	add.w	r9, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800882c:	f104 0018 	add.w	r0, r4, #24
 8008830:	f7ff fa3d 	bl	8007cae <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008834:	4648      	mov	r0, r9
 8008836:	f7ff fa3a 	bl	8007cae <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800883a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800883c:	6831      	ldr	r1, [r6, #0]
 800883e:	2701      	movs	r7, #1
 8008840:	fa07 f302 	lsl.w	r3, r7, r2
 8008844:	2014      	movs	r0, #20
 8008846:	430b      	orrs	r3, r1
 8008848:	fb00 8002 	mla	r0, r0, r2, r8
 800884c:	4649      	mov	r1, r9
 800884e:	6033      	str	r3, [r6, #0]
 8008850:	f7ff fa0b 	bl	8007c6a <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008854:	4b18      	ldr	r3, [pc, #96]	@ (80088b8 <xTaskResumeAll+0xdc>)
 8008856:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800885c:	429a      	cmp	r2, r3
 800885e:	d301      	bcc.n	8008864 <xTaskResumeAll+0x88>
						xYieldPending = pdTRUE;
 8008860:	4b16      	ldr	r3, [pc, #88]	@ (80088bc <xTaskResumeAll+0xe0>)
 8008862:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008864:	682b      	ldr	r3, [r5, #0]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d1dc      	bne.n	8008824 <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 800886a:	b10c      	cbz	r4, 8008870 <xTaskResumeAll+0x94>
					prvResetNextTaskUnblockTime();
 800886c:	f7ff fdda 	bl	8008424 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008870:	4d13      	ldr	r5, [pc, #76]	@ (80088c0 <xTaskResumeAll+0xe4>)
 8008872:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008874:	b144      	cbz	r4, 8008888 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
 8008876:	4e11      	ldr	r6, [pc, #68]	@ (80088bc <xTaskResumeAll+0xe0>)
 8008878:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800887a:	f7ff ff17 	bl	80086ac <xTaskIncrementTick>
 800887e:	b100      	cbz	r0, 8008882 <xTaskResumeAll+0xa6>
								xYieldPending = pdTRUE;
 8008880:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008882:	3c01      	subs	r4, #1
 8008884:	d1f9      	bne.n	800887a <xTaskResumeAll+0x9e>
						uxPendedTicks = 0;
 8008886:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8008888:	4b0c      	ldr	r3, [pc, #48]	@ (80088bc <xTaskResumeAll+0xe0>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d0ba      	beq.n	8008806 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8008890:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008894:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008898:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800889c:	f3bf 8f4f 	dsb	sy
 80088a0:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80088a4:	2401      	movs	r4, #1
 80088a6:	e7af      	b.n	8008808 <xTaskResumeAll+0x2c>
 80088a8:	20002880 	.word	0x20002880
 80088ac:	200028a4 	.word	0x200028a4
 80088b0:	200028d4 	.word	0x200028d4
 80088b4:	2000289c 	.word	0x2000289c
 80088b8:	200029a4 	.word	0x200029a4
 80088bc:	20002890 	.word	0x20002890
 80088c0:	20002894 	.word	0x20002894
 80088c4:	20002918 	.word	0x20002918

080088c8 <vTaskDelay>:
	{
 80088c8:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80088ca:	b950      	cbnz	r0, 80088e2 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 80088cc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80088d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088d4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80088d8:	f3bf 8f4f 	dsb	sy
 80088dc:	f3bf 8f6f 	isb	sy
	}
 80088e0:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80088e2:	4b0a      	ldr	r3, [pc, #40]	@ (800890c <vTaskDelay+0x44>)
 80088e4:	6819      	ldr	r1, [r3, #0]
 80088e6:	b141      	cbz	r1, 80088fa <vTaskDelay+0x32>
 80088e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ec:	f383 8811 	msr	BASEPRI, r3
 80088f0:	f3bf 8f6f 	isb	sy
 80088f4:	f3bf 8f4f 	dsb	sy
 80088f8:	e7fe      	b.n	80088f8 <vTaskDelay+0x30>
			vTaskSuspendAll();
 80088fa:	f7ff fecf 	bl	800869c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80088fe:	f7ff fd4d 	bl	800839c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8008902:	f7ff ff6b 	bl	80087dc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8008906:	2800      	cmp	r0, #0
 8008908:	d0e0      	beq.n	80088cc <vTaskDelay+0x4>
 800890a:	e7e9      	b.n	80088e0 <vTaskDelay+0x18>
 800890c:	20002880 	.word	0x20002880

08008910 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008910:	4b17      	ldr	r3, [pc, #92]	@ (8008970 <vTaskSwitchContext+0x60>)
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	4b17      	ldr	r3, [pc, #92]	@ (8008974 <vTaskSwitchContext+0x64>)
{
 8008916:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008918:	b112      	cbz	r2, 8008920 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800891a:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800891c:	601a      	str	r2, [r3, #0]
}
 800891e:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8008920:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008922:	4b15      	ldr	r3, [pc, #84]	@ (8008978 <vTaskSwitchContext+0x68>)
 8008924:	681a      	ldr	r2, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008926:	fab2 f282 	clz	r2, r2
 800892a:	b2d2      	uxtb	r2, r2
 800892c:	f1c2 021f 	rsb	r2, r2, #31
 8008930:	2314      	movs	r3, #20
 8008932:	4912      	ldr	r1, [pc, #72]	@ (800897c <vTaskSwitchContext+0x6c>)
 8008934:	4353      	muls	r3, r2
 8008936:	18c8      	adds	r0, r1, r3
 8008938:	58cc      	ldr	r4, [r1, r3]
 800893a:	b944      	cbnz	r4, 800894e <vTaskSwitchContext+0x3e>
	__asm volatile
 800893c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008940:	f383 8811 	msr	BASEPRI, r3
 8008944:	f3bf 8f6f 	isb	sy
 8008948:	f3bf 8f4f 	dsb	sy
 800894c:	e7fe      	b.n	800894c <vTaskSwitchContext+0x3c>
 800894e:	6844      	ldr	r4, [r0, #4]
 8008950:	3308      	adds	r3, #8
 8008952:	6864      	ldr	r4, [r4, #4]
 8008954:	6044      	str	r4, [r0, #4]
 8008956:	440b      	add	r3, r1
 8008958:	429c      	cmp	r4, r3
 800895a:	bf04      	itt	eq
 800895c:	6863      	ldreq	r3, [r4, #4]
 800895e:	6043      	streq	r3, [r0, #4]
 8008960:	2314      	movs	r3, #20
 8008962:	fb03 1102 	mla	r1, r3, r2, r1
 8008966:	684b      	ldr	r3, [r1, #4]
 8008968:	68da      	ldr	r2, [r3, #12]
 800896a:	4b05      	ldr	r3, [pc, #20]	@ (8008980 <vTaskSwitchContext+0x70>)
 800896c:	e7d6      	b.n	800891c <vTaskSwitchContext+0xc>
 800896e:	bf00      	nop
 8008970:	20002880 	.word	0x20002880
 8008974:	20002890 	.word	0x20002890
 8008978:	2000289c 	.word	0x2000289c
 800897c:	20002918 	.word	0x20002918
 8008980:	200029a4 	.word	0x200029a4

08008984 <vTaskPlaceOnEventList>:
{
 8008984:	b510      	push	{r4, lr}
 8008986:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8008988:	b940      	cbnz	r0, 800899c <vTaskPlaceOnEventList+0x18>
 800898a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800898e:	f383 8811 	msr	BASEPRI, r3
 8008992:	f3bf 8f6f 	isb	sy
 8008996:	f3bf 8f4f 	dsb	sy
 800899a:	e7fe      	b.n	800899a <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800899c:	4b05      	ldr	r3, [pc, #20]	@ (80089b4 <vTaskPlaceOnEventList+0x30>)
 800899e:	6819      	ldr	r1, [r3, #0]
 80089a0:	3118      	adds	r1, #24
 80089a2:	f7ff f96d 	bl	8007c80 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80089a6:	4620      	mov	r0, r4
 80089a8:	2101      	movs	r1, #1
}
 80089aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80089ae:	f7ff bcf5 	b.w	800839c <prvAddCurrentTaskToDelayedList>
 80089b2:	bf00      	nop
 80089b4:	200029a4 	.word	0x200029a4

080089b8 <xTaskRemoveFromEventList>:
{
 80089b8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80089ba:	68c3      	ldr	r3, [r0, #12]
 80089bc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80089be:	b944      	cbnz	r4, 80089d2 <xTaskRemoveFromEventList+0x1a>
 80089c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	e7fe      	b.n	80089d0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80089d2:	f104 0518 	add.w	r5, r4, #24
 80089d6:	4628      	mov	r0, r5
 80089d8:	f7ff f969 	bl	8007cae <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089dc:	4b11      	ldr	r3, [pc, #68]	@ (8008a24 <xTaskRemoveFromEventList+0x6c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	b9e3      	cbnz	r3, 8008a1c <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80089e2:	1d25      	adds	r5, r4, #4
 80089e4:	4628      	mov	r0, r5
 80089e6:	f7ff f962 	bl	8007cae <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80089ea:	490f      	ldr	r1, [pc, #60]	@ (8008a28 <xTaskRemoveFromEventList+0x70>)
 80089ec:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80089ee:	6808      	ldr	r0, [r1, #0]
 80089f0:	2301      	movs	r3, #1
 80089f2:	4093      	lsls	r3, r2
 80089f4:	4303      	orrs	r3, r0
 80089f6:	600b      	str	r3, [r1, #0]
 80089f8:	4b0c      	ldr	r3, [pc, #48]	@ (8008a2c <xTaskRemoveFromEventList+0x74>)
 80089fa:	2014      	movs	r0, #20
 80089fc:	4629      	mov	r1, r5
 80089fe:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008a02:	f7ff f932 	bl	8007c6a <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008a06:	4b0a      	ldr	r3, [pc, #40]	@ (8008a30 <xTaskRemoveFromEventList+0x78>)
 8008a08:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a0e:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8008a10:	bf83      	ittte	hi
 8008a12:	4b08      	ldrhi	r3, [pc, #32]	@ (8008a34 <xTaskRemoveFromEventList+0x7c>)
 8008a14:	2001      	movhi	r0, #1
 8008a16:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8008a18:	2000      	movls	r0, #0
}
 8008a1a:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008a1c:	4806      	ldr	r0, [pc, #24]	@ (8008a38 <xTaskRemoveFromEventList+0x80>)
 8008a1e:	4629      	mov	r1, r5
 8008a20:	e7ef      	b.n	8008a02 <xTaskRemoveFromEventList+0x4a>
 8008a22:	bf00      	nop
 8008a24:	20002880 	.word	0x20002880
 8008a28:	2000289c 	.word	0x2000289c
 8008a2c:	20002918 	.word	0x20002918
 8008a30:	200029a4 	.word	0x200029a4
 8008a34:	20002890 	.word	0x20002890
 8008a38:	200028d4 	.word	0x200028d4

08008a3c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008a3c:	4b03      	ldr	r3, [pc, #12]	@ (8008a4c <vTaskInternalSetTimeOutState+0x10>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008a42:	4b03      	ldr	r3, [pc, #12]	@ (8008a50 <vTaskInternalSetTimeOutState+0x14>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	6043      	str	r3, [r0, #4]
}
 8008a48:	4770      	bx	lr
 8008a4a:	bf00      	nop
 8008a4c:	2000288c 	.word	0x2000288c
 8008a50:	200028a0 	.word	0x200028a0

08008a54 <xTaskCheckForTimeOut>:
{
 8008a54:	b570      	push	{r4, r5, r6, lr}
 8008a56:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8008a58:	4605      	mov	r5, r0
 8008a5a:	b940      	cbnz	r0, 8008a6e <xTaskCheckForTimeOut+0x1a>
 8008a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a60:	f383 8811 	msr	BASEPRI, r3
 8008a64:	f3bf 8f6f 	isb	sy
 8008a68:	f3bf 8f4f 	dsb	sy
 8008a6c:	e7fe      	b.n	8008a6c <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8008a6e:	b941      	cbnz	r1, 8008a82 <xTaskCheckForTimeOut+0x2e>
 8008a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a74:	f383 8811 	msr	BASEPRI, r3
 8008a78:	f3bf 8f6f 	isb	sy
 8008a7c:	f3bf 8f4f 	dsb	sy
 8008a80:	e7fe      	b.n	8008a80 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8008a82:	f000 f8ef 	bl	8008c64 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8008a86:	4b0f      	ldr	r3, [pc, #60]	@ (8008ac4 <xTaskCheckForTimeOut+0x70>)
 8008a88:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8008a8a:	6823      	ldr	r3, [r4, #0]
 8008a8c:	1c5a      	adds	r2, r3, #1
 8008a8e:	d010      	beq.n	8008ab2 <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008a90:	480d      	ldr	r0, [pc, #52]	@ (8008ac8 <xTaskCheckForTimeOut+0x74>)
 8008a92:	682e      	ldr	r6, [r5, #0]
 8008a94:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008a96:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008a98:	4286      	cmp	r6, r0
 8008a9a:	d001      	beq.n	8008aa0 <xTaskCheckForTimeOut+0x4c>
 8008a9c:	428a      	cmp	r2, r1
 8008a9e:	d90f      	bls.n	8008ac0 <xTaskCheckForTimeOut+0x6c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008aa0:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008aa2:	4283      	cmp	r3, r0
 8008aa4:	d90a      	bls.n	8008abc <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 8008aa6:	1a5b      	subs	r3, r3, r1
 8008aa8:	4413      	add	r3, r2
 8008aaa:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008aac:	4628      	mov	r0, r5
 8008aae:	f7ff ffc5 	bl	8008a3c <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8008ab2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8008ab4:	f000 f8f6 	bl	8008ca4 <vPortExitCritical>
}
 8008ab8:	4620      	mov	r0, r4
 8008aba:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8008abc:	2300      	movs	r3, #0
 8008abe:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8008ac0:	2401      	movs	r4, #1
 8008ac2:	e7f7      	b.n	8008ab4 <xTaskCheckForTimeOut+0x60>
 8008ac4:	200028a0 	.word	0x200028a0
 8008ac8:	2000288c 	.word	0x2000288c

08008acc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8008acc:	4b01      	ldr	r3, [pc, #4]	@ (8008ad4 <vTaskMissedYield+0x8>)
 8008ace:	2201      	movs	r2, #1
 8008ad0:	601a      	str	r2, [r3, #0]
}
 8008ad2:	4770      	bx	lr
 8008ad4:	20002890 	.word	0x20002890

08008ad8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8008ad8:	4b05      	ldr	r3, [pc, #20]	@ (8008af0 <xTaskGetSchedulerState+0x18>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	b133      	cbz	r3, 8008aec <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ade:	4b05      	ldr	r3, [pc, #20]	@ (8008af4 <xTaskGetSchedulerState+0x1c>)
 8008ae0:	6818      	ldr	r0, [r3, #0]
 8008ae2:	fab0 f080 	clz	r0, r0
 8008ae6:	0940      	lsrs	r0, r0, #5
 8008ae8:	0040      	lsls	r0, r0, #1
 8008aea:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008aec:	2001      	movs	r0, #1
	}
 8008aee:	4770      	bx	lr
 8008af0:	20002898 	.word	0x20002898
 8008af4:	20002880 	.word	0x20002880

08008af8 <xTaskPriorityDisinherit>:
	{
 8008af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8008afa:	4604      	mov	r4, r0
 8008afc:	b908      	cbnz	r0, 8008b02 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8008afe:	2000      	movs	r0, #0
	}
 8008b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8008b02:	4b22      	ldr	r3, [pc, #136]	@ (8008b8c <xTaskPriorityDisinherit+0x94>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4283      	cmp	r3, r0
 8008b08:	d008      	beq.n	8008b1c <xTaskPriorityDisinherit+0x24>
 8008b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b0e:	f383 8811 	msr	BASEPRI, r3
 8008b12:	f3bf 8f6f 	isb	sy
 8008b16:	f3bf 8f4f 	dsb	sy
 8008b1a:	e7fe      	b.n	8008b1a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8008b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b1e:	b943      	cbnz	r3, 8008b32 <xTaskPriorityDisinherit+0x3a>
 8008b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b24:	f383 8811 	msr	BASEPRI, r3
 8008b28:	f3bf 8f6f 	isb	sy
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	e7fe      	b.n	8008b30 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008b32:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008b34:	6c42      	ldr	r2, [r0, #68]	@ 0x44
			( pxTCB->uxMutexesHeld )--;
 8008b36:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008b38:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8008b3a:	6483      	str	r3, [r0, #72]	@ 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008b3c:	d0df      	beq.n	8008afe <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d1dd      	bne.n	8008afe <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b42:	1d06      	adds	r6, r0, #4
 8008b44:	4630      	mov	r0, r6
 8008b46:	f7ff f8b2 	bl	8007cae <uxListRemove>
 8008b4a:	4f11      	ldr	r7, [pc, #68]	@ (8008b90 <xTaskPriorityDisinherit+0x98>)
 8008b4c:	4a11      	ldr	r2, [pc, #68]	@ (8008b94 <xTaskPriorityDisinherit+0x9c>)
 8008b4e:	b950      	cbnz	r0, 8008b66 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008b50:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008b52:	2314      	movs	r3, #20
 8008b54:	434b      	muls	r3, r1
 8008b56:	58fb      	ldr	r3, [r7, r3]
 8008b58:	b92b      	cbnz	r3, 8008b66 <xTaskPriorityDisinherit+0x6e>
 8008b5a:	6813      	ldr	r3, [r2, #0]
 8008b5c:	2501      	movs	r5, #1
 8008b5e:	408d      	lsls	r5, r1
 8008b60:	ea23 0305 	bic.w	r3, r3, r5
 8008b64:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008b66:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8008b68:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b6a:	f1c3 0107 	rsb	r1, r3, #7
 8008b6e:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8008b70:	6811      	ldr	r1, [r2, #0]
 8008b72:	2401      	movs	r4, #1
 8008b74:	fa04 f503 	lsl.w	r5, r4, r3
 8008b78:	2014      	movs	r0, #20
 8008b7a:	430d      	orrs	r5, r1
 8008b7c:	fb00 7003 	mla	r0, r0, r3, r7
 8008b80:	4631      	mov	r1, r6
 8008b82:	6015      	str	r5, [r2, #0]
 8008b84:	f7ff f871 	bl	8007c6a <vListInsertEnd>
					xReturn = pdTRUE;
 8008b88:	4620      	mov	r0, r4
		return xReturn;
 8008b8a:	e7b9      	b.n	8008b00 <xTaskPriorityDisinherit+0x8>
 8008b8c:	200029a4 	.word	0x200029a4
 8008b90:	20002918 	.word	0x20002918
 8008b94:	2000289c 	.word	0x2000289c

08008b98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008b98:	4808      	ldr	r0, [pc, #32]	@ (8008bbc <prvPortStartFirstTask+0x24>)
 8008b9a:	6800      	ldr	r0, [r0, #0]
 8008b9c:	6800      	ldr	r0, [r0, #0]
 8008b9e:	f380 8808 	msr	MSP, r0
 8008ba2:	f04f 0000 	mov.w	r0, #0
 8008ba6:	f380 8814 	msr	CONTROL, r0
 8008baa:	b662      	cpsie	i
 8008bac:	b661      	cpsie	f
 8008bae:	f3bf 8f4f 	dsb	sy
 8008bb2:	f3bf 8f6f 	isb	sy
 8008bb6:	df00      	svc	0
 8008bb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008bba:	0000      	.short	0x0000
 8008bbc:	e000ed08 	.word	0xe000ed08

08008bc0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008bc0:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008bd0 <vPortEnableVFP+0x10>
 8008bc4:	6801      	ldr	r1, [r0, #0]
 8008bc6:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008bca:	6001      	str	r1, [r0, #0]
 8008bcc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008bce:	0000      	.short	0x0000
 8008bd0:	e000ed88 	.word	0xe000ed88

08008bd4 <prvTaskExitError>:
{
 8008bd4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8008bda:	4b0d      	ldr	r3, [pc, #52]	@ (8008c10 <prvTaskExitError+0x3c>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	3301      	adds	r3, #1
 8008be0:	d008      	beq.n	8008bf4 <prvTaskExitError+0x20>
 8008be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be6:	f383 8811 	msr	BASEPRI, r3
 8008bea:	f3bf 8f6f 	isb	sy
 8008bee:	f3bf 8f4f 	dsb	sy
 8008bf2:	e7fe      	b.n	8008bf2 <prvTaskExitError+0x1e>
 8008bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf8:	f383 8811 	msr	BASEPRI, r3
 8008bfc:	f3bf 8f6f 	isb	sy
 8008c00:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8008c04:	9b01      	ldr	r3, [sp, #4]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d0fc      	beq.n	8008c04 <prvTaskExitError+0x30>
}
 8008c0a:	b002      	add	sp, #8
 8008c0c:	4770      	bx	lr
 8008c0e:	bf00      	nop
 8008c10:	20000018 	.word	0x20000018

08008c14 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008c18:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008c1c:	4b07      	ldr	r3, [pc, #28]	@ (8008c3c <pxPortInitialiseStack+0x28>)
 8008c1e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c22:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008c26:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c2a:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008c2e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008c32:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8008c36:	3844      	subs	r0, #68	@ 0x44
 8008c38:	4770      	bx	lr
 8008c3a:	bf00      	nop
 8008c3c:	08008bd5 	.word	0x08008bd5

08008c40 <SVC_Handler>:
	__asm volatile (
 8008c40:	4b07      	ldr	r3, [pc, #28]	@ (8008c60 <pxCurrentTCBConst2>)
 8008c42:	6819      	ldr	r1, [r3, #0]
 8008c44:	6808      	ldr	r0, [r1, #0]
 8008c46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c4a:	f380 8809 	msr	PSP, r0
 8008c4e:	f3bf 8f6f 	isb	sy
 8008c52:	f04f 0000 	mov.w	r0, #0
 8008c56:	f380 8811 	msr	BASEPRI, r0
 8008c5a:	4770      	bx	lr
 8008c5c:	f3af 8000 	nop.w

08008c60 <pxCurrentTCBConst2>:
 8008c60:	200029a4 	.word	0x200029a4

08008c64 <vPortEnterCritical>:
 8008c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c68:	f383 8811 	msr	BASEPRI, r3
 8008c6c:	f3bf 8f6f 	isb	sy
 8008c70:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8008c74:	4a0a      	ldr	r2, [pc, #40]	@ (8008ca0 <vPortEnterCritical+0x3c>)
 8008c76:	6813      	ldr	r3, [r2, #0]
 8008c78:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8008c7a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8008c7c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8008c7e:	d10e      	bne.n	8008c9e <vPortEnterCritical+0x3a>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008c80:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008c84:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8008c88:	b2db      	uxtb	r3, r3
 8008c8a:	b143      	cbz	r3, 8008c9e <vPortEnterCritical+0x3a>
 8008c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c90:	f383 8811 	msr	BASEPRI, r3
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	f3bf 8f4f 	dsb	sy
 8008c9c:	e7fe      	b.n	8008c9c <vPortEnterCritical+0x38>
}
 8008c9e:	4770      	bx	lr
 8008ca0:	20000018 	.word	0x20000018

08008ca4 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8008ca4:	4a08      	ldr	r2, [pc, #32]	@ (8008cc8 <vPortExitCritical+0x24>)
 8008ca6:	6813      	ldr	r3, [r2, #0]
 8008ca8:	b943      	cbnz	r3, 8008cbc <vPortExitCritical+0x18>
 8008caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cae:	f383 8811 	msr	BASEPRI, r3
 8008cb2:	f3bf 8f6f 	isb	sy
 8008cb6:	f3bf 8f4f 	dsb	sy
 8008cba:	e7fe      	b.n	8008cba <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008cc0:	b90b      	cbnz	r3, 8008cc6 <vPortExitCritical+0x22>
	__asm volatile
 8008cc2:	f383 8811 	msr	BASEPRI, r3
}
 8008cc6:	4770      	bx	lr
 8008cc8:	20000018 	.word	0x20000018
 8008ccc:	00000000 	.word	0x00000000

08008cd0 <PendSV_Handler>:
	__asm volatile
 8008cd0:	f3ef 8009 	mrs	r0, PSP
 8008cd4:	f3bf 8f6f 	isb	sy
 8008cd8:	4b15      	ldr	r3, [pc, #84]	@ (8008d30 <pxCurrentTCBConst>)
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	f01e 0f10 	tst.w	lr, #16
 8008ce0:	bf08      	it	eq
 8008ce2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ce6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cea:	6010      	str	r0, [r2, #0]
 8008cec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008cf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008cf4:	f380 8811 	msr	BASEPRI, r0
 8008cf8:	f3bf 8f4f 	dsb	sy
 8008cfc:	f3bf 8f6f 	isb	sy
 8008d00:	f7ff fe06 	bl	8008910 <vTaskSwitchContext>
 8008d04:	f04f 0000 	mov.w	r0, #0
 8008d08:	f380 8811 	msr	BASEPRI, r0
 8008d0c:	bc09      	pop	{r0, r3}
 8008d0e:	6819      	ldr	r1, [r3, #0]
 8008d10:	6808      	ldr	r0, [r1, #0]
 8008d12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d16:	f01e 0f10 	tst.w	lr, #16
 8008d1a:	bf08      	it	eq
 8008d1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008d20:	f380 8809 	msr	PSP, r0
 8008d24:	f3bf 8f6f 	isb	sy
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	f3af 8000 	nop.w

08008d30 <pxCurrentTCBConst>:
 8008d30:	200029a4 	.word	0x200029a4

08008d34 <SysTick_Handler>:
{
 8008d34:	b508      	push	{r3, lr}
	__asm volatile
 8008d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8008d46:	f7ff fcb1 	bl	80086ac <xTaskIncrementTick>
 8008d4a:	b128      	cbz	r0, 8008d58 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008d4c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d54:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8008d58:	2300      	movs	r3, #0
 8008d5a:	f383 8811 	msr	BASEPRI, r3
}
 8008d5e:	bd08      	pop	{r3, pc}

08008d60 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008d60:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8008d64:	2300      	movs	r3, #0
 8008d66:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008d68:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008d6a:	4b05      	ldr	r3, [pc, #20]	@ (8008d80 <vPortSetupTimerInterrupt+0x20>)
 8008d6c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d76:	3b01      	subs	r3, #1
 8008d78:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008d7a:	2307      	movs	r3, #7
 8008d7c:	6113      	str	r3, [r2, #16]
}
 8008d7e:	4770      	bx	lr
 8008d80:	2000000c 	.word	0x2000000c

08008d84 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d84:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
{
 8008d88:	b537      	push	{r0, r1, r2, r4, r5, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d8a:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 8008d8e:	4a38      	ldr	r2, [pc, #224]	@ (8008e70 <xPortStartScheduler+0xec>)
 8008d90:	4291      	cmp	r1, r2
 8008d92:	d108      	bne.n	8008da6 <xPortStartScheduler+0x22>
	__asm volatile
 8008d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d98:	f383 8811 	msr	BASEPRI, r3
 8008d9c:	f3bf 8f6f 	isb	sy
 8008da0:	f3bf 8f4f 	dsb	sy
 8008da4:	e7fe      	b.n	8008da4 <xPortStartScheduler+0x20>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008da6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8008daa:	4b32      	ldr	r3, [pc, #200]	@ (8008e74 <xPortStartScheduler+0xf0>)
 8008dac:	429a      	cmp	r2, r3
 8008dae:	d108      	bne.n	8008dc2 <xPortStartScheduler+0x3e>
 8008db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db4:	f383 8811 	msr	BASEPRI, r3
 8008db8:	f3bf 8f6f 	isb	sy
 8008dbc:	f3bf 8f4f 	dsb	sy
 8008dc0:	e7fe      	b.n	8008dc0 <xPortStartScheduler+0x3c>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8008e78 <xPortStartScheduler+0xf4>)
 8008dc4:	781a      	ldrb	r2, [r3, #0]
 8008dc6:	b2d2      	uxtb	r2, r2
 8008dc8:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008dca:	22ff      	movs	r2, #255	@ 0xff
 8008dcc:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008dce:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008dd0:	4a2a      	ldr	r2, [pc, #168]	@ (8008e7c <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008dd8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008ddc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008de0:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008de2:	4a27      	ldr	r2, [pc, #156]	@ (8008e80 <xPortStartScheduler+0xfc>)
 8008de4:	2307      	movs	r3, #7
 8008de6:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008de8:	f89d 1003 	ldrb.w	r1, [sp, #3]
			ulMaxPRIGROUPValue--;
 8008dec:	6813      	ldr	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008dee:	0609      	lsls	r1, r1, #24
 8008df0:	d40a      	bmi.n	8008e08 <xPortStartScheduler+0x84>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008df2:	2b03      	cmp	r3, #3
 8008df4:	d011      	beq.n	8008e1a <xPortStartScheduler+0x96>
 8008df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dfa:	f383 8811 	msr	BASEPRI, r3
 8008dfe:	f3bf 8f6f 	isb	sy
 8008e02:	f3bf 8f4f 	dsb	sy
 8008e06:	e7fe      	b.n	8008e06 <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
 8008e08:	3b01      	subs	r3, #1
 8008e0a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e0c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008e10:	005b      	lsls	r3, r3, #1
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	f88d 3003 	strb.w	r3, [sp, #3]
 8008e18:	e7e6      	b.n	8008de8 <xPortStartScheduler+0x64>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008e1e:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e20:	9b01      	ldr	r3, [sp, #4]
 8008e22:	4a15      	ldr	r2, [pc, #84]	@ (8008e78 <xPortStartScheduler+0xf4>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e24:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e2c:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8008e30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008e34:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e38:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8008e3c:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008e40:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8008e44:	f7ff ff8c 	bl	8008d60 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8008e48:	4b0e      	ldr	r3, [pc, #56]	@ (8008e84 <xPortStartScheduler+0x100>)
 8008e4a:	2500      	movs	r5, #0
 8008e4c:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8008e4e:	f7ff feb7 	bl	8008bc0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e52:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8008e56:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008e5a:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8008e5e:	f7ff fe9b 	bl	8008b98 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8008e62:	f7ff fd55 	bl	8008910 <vTaskSwitchContext>
	prvTaskExitError();
 8008e66:	f7ff feb5 	bl	8008bd4 <prvTaskExitError>
}
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	b003      	add	sp, #12
 8008e6e:	bd30      	pop	{r4, r5, pc}
 8008e70:	410fc271 	.word	0x410fc271
 8008e74:	410fc270 	.word	0x410fc270
 8008e78:	e000e400 	.word	0xe000e400
 8008e7c:	200029ac 	.word	0x200029ac
 8008e80:	200029a8 	.word	0x200029a8
 8008e84:	20000018 	.word	0x20000018

08008e88 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e88:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e8c:	2b0f      	cmp	r3, #15
 8008e8e:	d90e      	bls.n	8008eae <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e90:	4a11      	ldr	r2, [pc, #68]	@ (8008ed8 <vPortValidateInterruptPriority+0x50>)
 8008e92:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e94:	4a11      	ldr	r2, [pc, #68]	@ (8008edc <vPortValidateInterruptPriority+0x54>)
 8008e96:	7812      	ldrb	r2, [r2, #0]
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d908      	bls.n	8008eae <vPortValidateInterruptPriority+0x26>
 8008e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea0:	f383 8811 	msr	BASEPRI, r3
 8008ea4:	f3bf 8f6f 	isb	sy
 8008ea8:	f3bf 8f4f 	dsb	sy
 8008eac:	e7fe      	b.n	8008eac <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008eae:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008eb2:	4a0b      	ldr	r2, [pc, #44]	@ (8008ee0 <vPortValidateInterruptPriority+0x58>)
 8008eb4:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8008eb8:	6812      	ldr	r2, [r2, #0]
 8008eba:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d908      	bls.n	8008ed4 <vPortValidateInterruptPriority+0x4c>
 8008ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec6:	f383 8811 	msr	BASEPRI, r3
 8008eca:	f3bf 8f6f 	isb	sy
 8008ece:	f3bf 8f4f 	dsb	sy
 8008ed2:	e7fe      	b.n	8008ed2 <vPortValidateInterruptPriority+0x4a>
	}
 8008ed4:	4770      	bx	lr
 8008ed6:	bf00      	nop
 8008ed8:	e000e3f0 	.word	0xe000e3f0
 8008edc:	200029ac 	.word	0x200029ac
 8008ee0:	200029a8 	.word	0x200029a8

08008ee4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008ee4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008ee6:	4b10      	ldr	r3, [pc, #64]	@ (8008f28 <prvInsertBlockIntoFreeList+0x44>)
 8008ee8:	461a      	mov	r2, r3
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4283      	cmp	r3, r0
 8008eee:	d3fb      	bcc.n	8008ee8 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008ef0:	6854      	ldr	r4, [r2, #4]
 8008ef2:	1911      	adds	r1, r2, r4
 8008ef4:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008ef6:	bf01      	itttt	eq
 8008ef8:	6841      	ldreq	r1, [r0, #4]
 8008efa:	4610      	moveq	r0, r2
 8008efc:	1909      	addeq	r1, r1, r4
 8008efe:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f00:	6844      	ldr	r4, [r0, #4]
 8008f02:	1901      	adds	r1, r0, r4
 8008f04:	428b      	cmp	r3, r1
 8008f06:	d10c      	bne.n	8008f22 <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008f08:	4908      	ldr	r1, [pc, #32]	@ (8008f2c <prvInsertBlockIntoFreeList+0x48>)
 8008f0a:	6809      	ldr	r1, [r1, #0]
 8008f0c:	428b      	cmp	r3, r1
 8008f0e:	d003      	beq.n	8008f18 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008f10:	6859      	ldr	r1, [r3, #4]
 8008f12:	4421      	add	r1, r4
 8008f14:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008f16:	6819      	ldr	r1, [r3, #0]
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008f18:	6001      	str	r1, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008f1a:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f1c:	bf18      	it	ne
 8008f1e:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f20:	bd10      	pop	{r4, pc}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f22:	4619      	mov	r1, r3
 8008f24:	e7f8      	b.n	8008f18 <prvInsertBlockIntoFreeList+0x34>
 8008f26:	bf00      	nop
 8008f28:	200029c0 	.word	0x200029c0
 8008f2c:	200029bc 	.word	0x200029bc

08008f30 <pvPortMalloc>:
{
 8008f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f34:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8008f36:	f7ff fbb1 	bl	800869c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8008f3a:	493f      	ldr	r1, [pc, #252]	@ (8009038 <pvPortMalloc+0x108>)
 8008f3c:	4d3f      	ldr	r5, [pc, #252]	@ (800903c <pvPortMalloc+0x10c>)
 8008f3e:	680b      	ldr	r3, [r1, #0]
 8008f40:	b9fb      	cbnz	r3, 8008f82 <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8008f42:	4a3f      	ldr	r2, [pc, #252]	@ (8009040 <pvPortMalloc+0x110>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008f44:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008f46:	bf1c      	itt	ne
 8008f48:	3207      	addne	r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008f4a:	4b3e      	ldrne	r3, [pc, #248]	@ (8009044 <pvPortMalloc+0x114>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008f4c:	4e3e      	ldr	r6, [pc, #248]	@ (8009048 <pvPortMalloc+0x118>)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f4e:	bf1a      	itte	ne
 8008f50:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008f54:	1a9b      	subne	r3, r3, r2
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008f56:	f646 6328 	movweq	r3, #28200	@ 0x6e28
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008f5a:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8008f5c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f5e:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8008f62:	2000      	movs	r0, #0
 8008f64:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008f66:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8008f68:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008f6c:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008f6e:	e9c2 3000 	strd	r3, r0, [r2]
	pxEnd = ( void * ) uxAddress;
 8008f72:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f74:	4b35      	ldr	r3, [pc, #212]	@ (800904c <pvPortMalloc+0x11c>)
 8008f76:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f78:	4b35      	ldr	r3, [pc, #212]	@ (8009050 <pvPortMalloc+0x120>)
 8008f7a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008f7c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008f80:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008f82:	682e      	ldr	r6, [r5, #0]
 8008f84:	4226      	tst	r6, r4
 8008f86:	d152      	bne.n	800902e <pvPortMalloc+0xfe>
			if( xWantedSize > 0 )
 8008f88:	2c00      	cmp	r4, #0
 8008f8a:	d043      	beq.n	8009014 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8008f8c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f90:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f92:	bf1c      	itt	ne
 8008f94:	f023 0307 	bicne.w	r3, r3, #7
 8008f98:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d047      	beq.n	800902e <pvPortMalloc+0xfe>
 8008f9e:	4f2c      	ldr	r7, [pc, #176]	@ (8009050 <pvPortMalloc+0x120>)
 8008fa0:	683c      	ldr	r4, [r7, #0]
 8008fa2:	429c      	cmp	r4, r3
 8008fa4:	d343      	bcc.n	800902e <pvPortMalloc+0xfe>
				pxBlock = xStart.pxNextFreeBlock;
 8008fa6:	4a28      	ldr	r2, [pc, #160]	@ (8009048 <pvPortMalloc+0x118>)
 8008fa8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008faa:	6868      	ldr	r0, [r5, #4]
 8008fac:	4298      	cmp	r0, r3
 8008fae:	d204      	bcs.n	8008fba <pvPortMalloc+0x8a>
 8008fb0:	f8d5 c000 	ldr.w	ip, [r5]
 8008fb4:	f1bc 0f00 	cmp.w	ip, #0
 8008fb8:	d115      	bne.n	8008fe6 <pvPortMalloc+0xb6>
				if( pxBlock != pxEnd )
 8008fba:	6809      	ldr	r1, [r1, #0]
 8008fbc:	42a9      	cmp	r1, r5
 8008fbe:	d036      	beq.n	800902e <pvPortMalloc+0xfe>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008fc0:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008fc2:	f8d2 8000 	ldr.w	r8, [r2]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008fc6:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008fc8:	1ac2      	subs	r2, r0, r3
 8008fca:	2a10      	cmp	r2, #16
 8008fcc:	d912      	bls.n	8008ff4 <pvPortMalloc+0xc4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008fce:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fd0:	0741      	lsls	r1, r0, #29
 8008fd2:	d00b      	beq.n	8008fec <pvPortMalloc+0xbc>
 8008fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd8:	f383 8811 	msr	BASEPRI, r3
 8008fdc:	f3bf 8f6f 	isb	sy
 8008fe0:	f3bf 8f4f 	dsb	sy
 8008fe4:	e7fe      	b.n	8008fe4 <pvPortMalloc+0xb4>
 8008fe6:	462a      	mov	r2, r5
 8008fe8:	4665      	mov	r5, ip
 8008fea:	e7de      	b.n	8008faa <pvPortMalloc+0x7a>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008fec:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008fee:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008ff0:	f7ff ff78 	bl	8008ee4 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ff4:	4915      	ldr	r1, [pc, #84]	@ (800904c <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ff6:	686a      	ldr	r2, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ff8:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ffa:	1aa4      	subs	r4, r4, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ffc:	4284      	cmp	r4, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008ffe:	ea46 0602 	orr.w	r6, r6, r2
					pxBlock->pxNextFreeBlock = NULL;
 8009002:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009006:	603c      	str	r4, [r7, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009008:	bf38      	it	cc
 800900a:	600c      	strcc	r4, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800900c:	606e      	str	r6, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800900e:	f108 0408 	add.w	r4, r8, #8
					pxBlock->pxNextFreeBlock = NULL;
 8009012:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8009014:	f7ff fbe2 	bl	80087dc <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009018:	0763      	lsls	r3, r4, #29
 800901a:	d00a      	beq.n	8009032 <pvPortMalloc+0x102>
 800901c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009020:	f383 8811 	msr	BASEPRI, r3
 8009024:	f3bf 8f6f 	isb	sy
 8009028:	f3bf 8f4f 	dsb	sy
 800902c:	e7fe      	b.n	800902c <pvPortMalloc+0xfc>
void *pvReturn = NULL;
 800902e:	2400      	movs	r4, #0
 8009030:	e7f0      	b.n	8009014 <pvPortMalloc+0xe4>
}
 8009032:	4620      	mov	r0, r4
 8009034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009038:	200029bc 	.word	0x200029bc
 800903c:	200029b0 	.word	0x200029b0
 8009040:	200029c8 	.word	0x200029c8
 8009044:	200097f0 	.word	0x200097f0
 8009048:	200029c0 	.word	0x200029c0
 800904c:	200029b4 	.word	0x200029b4
 8009050:	200029b8 	.word	0x200029b8

08009054 <vPortFree>:
{
 8009054:	b510      	push	{r4, lr}
	if( pv != NULL )
 8009056:	4604      	mov	r4, r0
 8009058:	b370      	cbz	r0, 80090b8 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800905a:	4a18      	ldr	r2, [pc, #96]	@ (80090bc <vPortFree+0x68>)
 800905c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8009060:	6812      	ldr	r2, [r2, #0]
 8009062:	4213      	tst	r3, r2
 8009064:	d108      	bne.n	8009078 <vPortFree+0x24>
 8009066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800906a:	f383 8811 	msr	BASEPRI, r3
 800906e:	f3bf 8f6f 	isb	sy
 8009072:	f3bf 8f4f 	dsb	sy
 8009076:	e7fe      	b.n	8009076 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009078:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800907c:	b141      	cbz	r1, 8009090 <vPortFree+0x3c>
 800907e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009082:	f383 8811 	msr	BASEPRI, r3
 8009086:	f3bf 8f6f 	isb	sy
 800908a:	f3bf 8f4f 	dsb	sy
 800908e:	e7fe      	b.n	800908e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009090:	ea23 0302 	bic.w	r3, r3, r2
 8009094:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8009098:	f7ff fb00 	bl	800869c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800909c:	4a08      	ldr	r2, [pc, #32]	@ (80090c0 <vPortFree+0x6c>)
 800909e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80090a2:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80090a4:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80090a8:	440b      	add	r3, r1
 80090aa:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80090ac:	f7ff ff1a 	bl	8008ee4 <prvInsertBlockIntoFreeList>
}
 80090b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80090b4:	f7ff bb92 	b.w	80087dc <xTaskResumeAll>
}
 80090b8:	bd10      	pop	{r4, pc}
 80090ba:	bf00      	nop
 80090bc:	200029b0 	.word	0x200029b0
 80090c0:	200029b8 	.word	0x200029b8

080090c4 <atoi>:
 80090c4:	220a      	movs	r2, #10
 80090c6:	2100      	movs	r1, #0
 80090c8:	f000 bf44 	b.w	8009f54 <strtol>

080090cc <malloc>:
 80090cc:	4b02      	ldr	r3, [pc, #8]	@ (80090d8 <malloc+0xc>)
 80090ce:	4601      	mov	r1, r0
 80090d0:	6818      	ldr	r0, [r3, #0]
 80090d2:	f000 b82d 	b.w	8009130 <_malloc_r>
 80090d6:	bf00      	nop
 80090d8:	2000019c 	.word	0x2000019c

080090dc <free>:
 80090dc:	4b02      	ldr	r3, [pc, #8]	@ (80090e8 <free+0xc>)
 80090de:	4601      	mov	r1, r0
 80090e0:	6818      	ldr	r0, [r3, #0]
 80090e2:	f003 bc31 	b.w	800c948 <_free_r>
 80090e6:	bf00      	nop
 80090e8:	2000019c 	.word	0x2000019c

080090ec <sbrk_aligned>:
 80090ec:	b570      	push	{r4, r5, r6, lr}
 80090ee:	4e0f      	ldr	r6, [pc, #60]	@ (800912c <sbrk_aligned+0x40>)
 80090f0:	460c      	mov	r4, r1
 80090f2:	6831      	ldr	r1, [r6, #0]
 80090f4:	4605      	mov	r5, r0
 80090f6:	b911      	cbnz	r1, 80090fe <sbrk_aligned+0x12>
 80090f8:	f002 fd60 	bl	800bbbc <_sbrk_r>
 80090fc:	6030      	str	r0, [r6, #0]
 80090fe:	4621      	mov	r1, r4
 8009100:	4628      	mov	r0, r5
 8009102:	f002 fd5b 	bl	800bbbc <_sbrk_r>
 8009106:	1c43      	adds	r3, r0, #1
 8009108:	d103      	bne.n	8009112 <sbrk_aligned+0x26>
 800910a:	f04f 34ff 	mov.w	r4, #4294967295
 800910e:	4620      	mov	r0, r4
 8009110:	bd70      	pop	{r4, r5, r6, pc}
 8009112:	1cc4      	adds	r4, r0, #3
 8009114:	f024 0403 	bic.w	r4, r4, #3
 8009118:	42a0      	cmp	r0, r4
 800911a:	d0f8      	beq.n	800910e <sbrk_aligned+0x22>
 800911c:	1a21      	subs	r1, r4, r0
 800911e:	4628      	mov	r0, r5
 8009120:	f002 fd4c 	bl	800bbbc <_sbrk_r>
 8009124:	3001      	adds	r0, #1
 8009126:	d1f2      	bne.n	800910e <sbrk_aligned+0x22>
 8009128:	e7ef      	b.n	800910a <sbrk_aligned+0x1e>
 800912a:	bf00      	nop
 800912c:	200097f0 	.word	0x200097f0

08009130 <_malloc_r>:
 8009130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009134:	1ccd      	adds	r5, r1, #3
 8009136:	f025 0503 	bic.w	r5, r5, #3
 800913a:	3508      	adds	r5, #8
 800913c:	2d0c      	cmp	r5, #12
 800913e:	bf38      	it	cc
 8009140:	250c      	movcc	r5, #12
 8009142:	2d00      	cmp	r5, #0
 8009144:	4606      	mov	r6, r0
 8009146:	db01      	blt.n	800914c <_malloc_r+0x1c>
 8009148:	42a9      	cmp	r1, r5
 800914a:	d904      	bls.n	8009156 <_malloc_r+0x26>
 800914c:	230c      	movs	r3, #12
 800914e:	6033      	str	r3, [r6, #0]
 8009150:	2000      	movs	r0, #0
 8009152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009156:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800922c <_malloc_r+0xfc>
 800915a:	f000 f869 	bl	8009230 <__malloc_lock>
 800915e:	f8d8 3000 	ldr.w	r3, [r8]
 8009162:	461c      	mov	r4, r3
 8009164:	bb44      	cbnz	r4, 80091b8 <_malloc_r+0x88>
 8009166:	4629      	mov	r1, r5
 8009168:	4630      	mov	r0, r6
 800916a:	f7ff ffbf 	bl	80090ec <sbrk_aligned>
 800916e:	1c43      	adds	r3, r0, #1
 8009170:	4604      	mov	r4, r0
 8009172:	d158      	bne.n	8009226 <_malloc_r+0xf6>
 8009174:	f8d8 4000 	ldr.w	r4, [r8]
 8009178:	4627      	mov	r7, r4
 800917a:	2f00      	cmp	r7, #0
 800917c:	d143      	bne.n	8009206 <_malloc_r+0xd6>
 800917e:	2c00      	cmp	r4, #0
 8009180:	d04b      	beq.n	800921a <_malloc_r+0xea>
 8009182:	6823      	ldr	r3, [r4, #0]
 8009184:	4639      	mov	r1, r7
 8009186:	4630      	mov	r0, r6
 8009188:	eb04 0903 	add.w	r9, r4, r3
 800918c:	f002 fd16 	bl	800bbbc <_sbrk_r>
 8009190:	4581      	cmp	r9, r0
 8009192:	d142      	bne.n	800921a <_malloc_r+0xea>
 8009194:	6821      	ldr	r1, [r4, #0]
 8009196:	1a6d      	subs	r5, r5, r1
 8009198:	4629      	mov	r1, r5
 800919a:	4630      	mov	r0, r6
 800919c:	f7ff ffa6 	bl	80090ec <sbrk_aligned>
 80091a0:	3001      	adds	r0, #1
 80091a2:	d03a      	beq.n	800921a <_malloc_r+0xea>
 80091a4:	6823      	ldr	r3, [r4, #0]
 80091a6:	442b      	add	r3, r5
 80091a8:	6023      	str	r3, [r4, #0]
 80091aa:	f8d8 3000 	ldr.w	r3, [r8]
 80091ae:	685a      	ldr	r2, [r3, #4]
 80091b0:	bb62      	cbnz	r2, 800920c <_malloc_r+0xdc>
 80091b2:	f8c8 7000 	str.w	r7, [r8]
 80091b6:	e00f      	b.n	80091d8 <_malloc_r+0xa8>
 80091b8:	6822      	ldr	r2, [r4, #0]
 80091ba:	1b52      	subs	r2, r2, r5
 80091bc:	d420      	bmi.n	8009200 <_malloc_r+0xd0>
 80091be:	2a0b      	cmp	r2, #11
 80091c0:	d917      	bls.n	80091f2 <_malloc_r+0xc2>
 80091c2:	1961      	adds	r1, r4, r5
 80091c4:	42a3      	cmp	r3, r4
 80091c6:	6025      	str	r5, [r4, #0]
 80091c8:	bf18      	it	ne
 80091ca:	6059      	strne	r1, [r3, #4]
 80091cc:	6863      	ldr	r3, [r4, #4]
 80091ce:	bf08      	it	eq
 80091d0:	f8c8 1000 	streq.w	r1, [r8]
 80091d4:	5162      	str	r2, [r4, r5]
 80091d6:	604b      	str	r3, [r1, #4]
 80091d8:	4630      	mov	r0, r6
 80091da:	f000 f82f 	bl	800923c <__malloc_unlock>
 80091de:	f104 000b 	add.w	r0, r4, #11
 80091e2:	1d23      	adds	r3, r4, #4
 80091e4:	f020 0007 	bic.w	r0, r0, #7
 80091e8:	1ac2      	subs	r2, r0, r3
 80091ea:	bf1c      	itt	ne
 80091ec:	1a1b      	subne	r3, r3, r0
 80091ee:	50a3      	strne	r3, [r4, r2]
 80091f0:	e7af      	b.n	8009152 <_malloc_r+0x22>
 80091f2:	6862      	ldr	r2, [r4, #4]
 80091f4:	42a3      	cmp	r3, r4
 80091f6:	bf0c      	ite	eq
 80091f8:	f8c8 2000 	streq.w	r2, [r8]
 80091fc:	605a      	strne	r2, [r3, #4]
 80091fe:	e7eb      	b.n	80091d8 <_malloc_r+0xa8>
 8009200:	4623      	mov	r3, r4
 8009202:	6864      	ldr	r4, [r4, #4]
 8009204:	e7ae      	b.n	8009164 <_malloc_r+0x34>
 8009206:	463c      	mov	r4, r7
 8009208:	687f      	ldr	r7, [r7, #4]
 800920a:	e7b6      	b.n	800917a <_malloc_r+0x4a>
 800920c:	461a      	mov	r2, r3
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	42a3      	cmp	r3, r4
 8009212:	d1fb      	bne.n	800920c <_malloc_r+0xdc>
 8009214:	2300      	movs	r3, #0
 8009216:	6053      	str	r3, [r2, #4]
 8009218:	e7de      	b.n	80091d8 <_malloc_r+0xa8>
 800921a:	230c      	movs	r3, #12
 800921c:	6033      	str	r3, [r6, #0]
 800921e:	4630      	mov	r0, r6
 8009220:	f000 f80c 	bl	800923c <__malloc_unlock>
 8009224:	e794      	b.n	8009150 <_malloc_r+0x20>
 8009226:	6005      	str	r5, [r0, #0]
 8009228:	e7d6      	b.n	80091d8 <_malloc_r+0xa8>
 800922a:	bf00      	nop
 800922c:	200097f4 	.word	0x200097f4

08009230 <__malloc_lock>:
 8009230:	4801      	ldr	r0, [pc, #4]	@ (8009238 <__malloc_lock+0x8>)
 8009232:	f7fb bbbe 	b.w	80049b2 <__retarget_lock_acquire_recursive>
 8009236:	bf00      	nop
 8009238:	20002864 	.word	0x20002864

0800923c <__malloc_unlock>:
 800923c:	4801      	ldr	r0, [pc, #4]	@ (8009244 <__malloc_unlock+0x8>)
 800923e:	f7fb bbc4 	b.w	80049ca <__retarget_lock_release_recursive>
 8009242:	bf00      	nop
 8009244:	20002864 	.word	0x20002864

08009248 <sulp>:
 8009248:	b570      	push	{r4, r5, r6, lr}
 800924a:	4604      	mov	r4, r0
 800924c:	460d      	mov	r5, r1
 800924e:	ec45 4b10 	vmov	d0, r4, r5
 8009252:	4616      	mov	r6, r2
 8009254:	f004 fac6 	bl	800d7e4 <__ulp>
 8009258:	ec51 0b10 	vmov	r0, r1, d0
 800925c:	b17e      	cbz	r6, 800927e <sulp+0x36>
 800925e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009262:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009266:	2b00      	cmp	r3, #0
 8009268:	dd09      	ble.n	800927e <sulp+0x36>
 800926a:	051b      	lsls	r3, r3, #20
 800926c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009270:	2400      	movs	r4, #0
 8009272:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009276:	4622      	mov	r2, r4
 8009278:	462b      	mov	r3, r5
 800927a:	f7f7 f9cd 	bl	8000618 <__aeabi_dmul>
 800927e:	ec41 0b10 	vmov	d0, r0, r1
 8009282:	bd70      	pop	{r4, r5, r6, pc}
 8009284:	0000      	movs	r0, r0
	...

08009288 <_strtod_l>:
 8009288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800928c:	b09f      	sub	sp, #124	@ 0x7c
 800928e:	460c      	mov	r4, r1
 8009290:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009292:	2200      	movs	r2, #0
 8009294:	921a      	str	r2, [sp, #104]	@ 0x68
 8009296:	9005      	str	r0, [sp, #20]
 8009298:	f04f 0a00 	mov.w	sl, #0
 800929c:	f04f 0b00 	mov.w	fp, #0
 80092a0:	460a      	mov	r2, r1
 80092a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80092a4:	7811      	ldrb	r1, [r2, #0]
 80092a6:	292b      	cmp	r1, #43	@ 0x2b
 80092a8:	d04a      	beq.n	8009340 <_strtod_l+0xb8>
 80092aa:	d838      	bhi.n	800931e <_strtod_l+0x96>
 80092ac:	290d      	cmp	r1, #13
 80092ae:	d832      	bhi.n	8009316 <_strtod_l+0x8e>
 80092b0:	2908      	cmp	r1, #8
 80092b2:	d832      	bhi.n	800931a <_strtod_l+0x92>
 80092b4:	2900      	cmp	r1, #0
 80092b6:	d03b      	beq.n	8009330 <_strtod_l+0xa8>
 80092b8:	2200      	movs	r2, #0
 80092ba:	920b      	str	r2, [sp, #44]	@ 0x2c
 80092bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80092be:	782a      	ldrb	r2, [r5, #0]
 80092c0:	2a30      	cmp	r2, #48	@ 0x30
 80092c2:	f040 80b3 	bne.w	800942c <_strtod_l+0x1a4>
 80092c6:	786a      	ldrb	r2, [r5, #1]
 80092c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80092cc:	2a58      	cmp	r2, #88	@ 0x58
 80092ce:	d16e      	bne.n	80093ae <_strtod_l+0x126>
 80092d0:	9302      	str	r3, [sp, #8]
 80092d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092d4:	9301      	str	r3, [sp, #4]
 80092d6:	ab1a      	add	r3, sp, #104	@ 0x68
 80092d8:	9300      	str	r3, [sp, #0]
 80092da:	4a8e      	ldr	r2, [pc, #568]	@ (8009514 <_strtod_l+0x28c>)
 80092dc:	9805      	ldr	r0, [sp, #20]
 80092de:	ab1b      	add	r3, sp, #108	@ 0x6c
 80092e0:	a919      	add	r1, sp, #100	@ 0x64
 80092e2:	f003 fbe3 	bl	800caac <__gethex>
 80092e6:	f010 060f 	ands.w	r6, r0, #15
 80092ea:	4604      	mov	r4, r0
 80092ec:	d005      	beq.n	80092fa <_strtod_l+0x72>
 80092ee:	2e06      	cmp	r6, #6
 80092f0:	d128      	bne.n	8009344 <_strtod_l+0xbc>
 80092f2:	3501      	adds	r5, #1
 80092f4:	2300      	movs	r3, #0
 80092f6:	9519      	str	r5, [sp, #100]	@ 0x64
 80092f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80092fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	f040 858e 	bne.w	8009e1e <_strtod_l+0xb96>
 8009302:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009304:	b1cb      	cbz	r3, 800933a <_strtod_l+0xb2>
 8009306:	4652      	mov	r2, sl
 8009308:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800930c:	ec43 2b10 	vmov	d0, r2, r3
 8009310:	b01f      	add	sp, #124	@ 0x7c
 8009312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009316:	2920      	cmp	r1, #32
 8009318:	d1ce      	bne.n	80092b8 <_strtod_l+0x30>
 800931a:	3201      	adds	r2, #1
 800931c:	e7c1      	b.n	80092a2 <_strtod_l+0x1a>
 800931e:	292d      	cmp	r1, #45	@ 0x2d
 8009320:	d1ca      	bne.n	80092b8 <_strtod_l+0x30>
 8009322:	2101      	movs	r1, #1
 8009324:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009326:	1c51      	adds	r1, r2, #1
 8009328:	9119      	str	r1, [sp, #100]	@ 0x64
 800932a:	7852      	ldrb	r2, [r2, #1]
 800932c:	2a00      	cmp	r2, #0
 800932e:	d1c5      	bne.n	80092bc <_strtod_l+0x34>
 8009330:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009332:	9419      	str	r4, [sp, #100]	@ 0x64
 8009334:	2b00      	cmp	r3, #0
 8009336:	f040 8570 	bne.w	8009e1a <_strtod_l+0xb92>
 800933a:	4652      	mov	r2, sl
 800933c:	465b      	mov	r3, fp
 800933e:	e7e5      	b.n	800930c <_strtod_l+0x84>
 8009340:	2100      	movs	r1, #0
 8009342:	e7ef      	b.n	8009324 <_strtod_l+0x9c>
 8009344:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009346:	b13a      	cbz	r2, 8009358 <_strtod_l+0xd0>
 8009348:	2135      	movs	r1, #53	@ 0x35
 800934a:	a81c      	add	r0, sp, #112	@ 0x70
 800934c:	f004 fb44 	bl	800d9d8 <__copybits>
 8009350:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009352:	9805      	ldr	r0, [sp, #20]
 8009354:	f003 ff12 	bl	800d17c <_Bfree>
 8009358:	3e01      	subs	r6, #1
 800935a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800935c:	2e04      	cmp	r6, #4
 800935e:	d806      	bhi.n	800936e <_strtod_l+0xe6>
 8009360:	e8df f006 	tbb	[pc, r6]
 8009364:	201d0314 	.word	0x201d0314
 8009368:	14          	.byte	0x14
 8009369:	00          	.byte	0x00
 800936a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800936e:	05e1      	lsls	r1, r4, #23
 8009370:	bf48      	it	mi
 8009372:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009376:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800937a:	0d1b      	lsrs	r3, r3, #20
 800937c:	051b      	lsls	r3, r3, #20
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1bb      	bne.n	80092fa <_strtod_l+0x72>
 8009382:	f002 fc3d 	bl	800bc00 <__errno>
 8009386:	2322      	movs	r3, #34	@ 0x22
 8009388:	6003      	str	r3, [r0, #0]
 800938a:	e7b6      	b.n	80092fa <_strtod_l+0x72>
 800938c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009390:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009394:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009398:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800939c:	e7e7      	b.n	800936e <_strtod_l+0xe6>
 800939e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800951c <_strtod_l+0x294>
 80093a2:	e7e4      	b.n	800936e <_strtod_l+0xe6>
 80093a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80093a8:	f04f 3aff 	mov.w	sl, #4294967295
 80093ac:	e7df      	b.n	800936e <_strtod_l+0xe6>
 80093ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80093b0:	1c5a      	adds	r2, r3, #1
 80093b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80093b4:	785b      	ldrb	r3, [r3, #1]
 80093b6:	2b30      	cmp	r3, #48	@ 0x30
 80093b8:	d0f9      	beq.n	80093ae <_strtod_l+0x126>
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d09d      	beq.n	80092fa <_strtod_l+0x72>
 80093be:	2301      	movs	r3, #1
 80093c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80093c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80093c4:	930c      	str	r3, [sp, #48]	@ 0x30
 80093c6:	2300      	movs	r3, #0
 80093c8:	9308      	str	r3, [sp, #32]
 80093ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80093cc:	461f      	mov	r7, r3
 80093ce:	220a      	movs	r2, #10
 80093d0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80093d2:	7805      	ldrb	r5, [r0, #0]
 80093d4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80093d8:	b2d9      	uxtb	r1, r3
 80093da:	2909      	cmp	r1, #9
 80093dc:	d928      	bls.n	8009430 <_strtod_l+0x1a8>
 80093de:	494e      	ldr	r1, [pc, #312]	@ (8009518 <_strtod_l+0x290>)
 80093e0:	2201      	movs	r2, #1
 80093e2:	f001 fe00 	bl	800afe6 <strncmp>
 80093e6:	2800      	cmp	r0, #0
 80093e8:	d032      	beq.n	8009450 <_strtod_l+0x1c8>
 80093ea:	2000      	movs	r0, #0
 80093ec:	462a      	mov	r2, r5
 80093ee:	4681      	mov	r9, r0
 80093f0:	463d      	mov	r5, r7
 80093f2:	4603      	mov	r3, r0
 80093f4:	2a65      	cmp	r2, #101	@ 0x65
 80093f6:	d001      	beq.n	80093fc <_strtod_l+0x174>
 80093f8:	2a45      	cmp	r2, #69	@ 0x45
 80093fa:	d114      	bne.n	8009426 <_strtod_l+0x19e>
 80093fc:	b91d      	cbnz	r5, 8009406 <_strtod_l+0x17e>
 80093fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009400:	4302      	orrs	r2, r0
 8009402:	d095      	beq.n	8009330 <_strtod_l+0xa8>
 8009404:	2500      	movs	r5, #0
 8009406:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009408:	1c62      	adds	r2, r4, #1
 800940a:	9219      	str	r2, [sp, #100]	@ 0x64
 800940c:	7862      	ldrb	r2, [r4, #1]
 800940e:	2a2b      	cmp	r2, #43	@ 0x2b
 8009410:	d077      	beq.n	8009502 <_strtod_l+0x27a>
 8009412:	2a2d      	cmp	r2, #45	@ 0x2d
 8009414:	d07b      	beq.n	800950e <_strtod_l+0x286>
 8009416:	f04f 0c00 	mov.w	ip, #0
 800941a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800941e:	2909      	cmp	r1, #9
 8009420:	f240 8082 	bls.w	8009528 <_strtod_l+0x2a0>
 8009424:	9419      	str	r4, [sp, #100]	@ 0x64
 8009426:	f04f 0800 	mov.w	r8, #0
 800942a:	e0a2      	b.n	8009572 <_strtod_l+0x2ea>
 800942c:	2300      	movs	r3, #0
 800942e:	e7c7      	b.n	80093c0 <_strtod_l+0x138>
 8009430:	2f08      	cmp	r7, #8
 8009432:	bfd5      	itete	le
 8009434:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009436:	9908      	ldrgt	r1, [sp, #32]
 8009438:	fb02 3301 	mlale	r3, r2, r1, r3
 800943c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009440:	f100 0001 	add.w	r0, r0, #1
 8009444:	bfd4      	ite	le
 8009446:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009448:	9308      	strgt	r3, [sp, #32]
 800944a:	3701      	adds	r7, #1
 800944c:	9019      	str	r0, [sp, #100]	@ 0x64
 800944e:	e7bf      	b.n	80093d0 <_strtod_l+0x148>
 8009450:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009452:	1c5a      	adds	r2, r3, #1
 8009454:	9219      	str	r2, [sp, #100]	@ 0x64
 8009456:	785a      	ldrb	r2, [r3, #1]
 8009458:	b37f      	cbz	r7, 80094ba <_strtod_l+0x232>
 800945a:	4681      	mov	r9, r0
 800945c:	463d      	mov	r5, r7
 800945e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009462:	2b09      	cmp	r3, #9
 8009464:	d912      	bls.n	800948c <_strtod_l+0x204>
 8009466:	2301      	movs	r3, #1
 8009468:	e7c4      	b.n	80093f4 <_strtod_l+0x16c>
 800946a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800946c:	1c5a      	adds	r2, r3, #1
 800946e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009470:	785a      	ldrb	r2, [r3, #1]
 8009472:	3001      	adds	r0, #1
 8009474:	2a30      	cmp	r2, #48	@ 0x30
 8009476:	d0f8      	beq.n	800946a <_strtod_l+0x1e2>
 8009478:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800947c:	2b08      	cmp	r3, #8
 800947e:	f200 84d3 	bhi.w	8009e28 <_strtod_l+0xba0>
 8009482:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009484:	930c      	str	r3, [sp, #48]	@ 0x30
 8009486:	4681      	mov	r9, r0
 8009488:	2000      	movs	r0, #0
 800948a:	4605      	mov	r5, r0
 800948c:	3a30      	subs	r2, #48	@ 0x30
 800948e:	f100 0301 	add.w	r3, r0, #1
 8009492:	d02a      	beq.n	80094ea <_strtod_l+0x262>
 8009494:	4499      	add	r9, r3
 8009496:	eb00 0c05 	add.w	ip, r0, r5
 800949a:	462b      	mov	r3, r5
 800949c:	210a      	movs	r1, #10
 800949e:	4563      	cmp	r3, ip
 80094a0:	d10d      	bne.n	80094be <_strtod_l+0x236>
 80094a2:	1c69      	adds	r1, r5, #1
 80094a4:	4401      	add	r1, r0
 80094a6:	4428      	add	r0, r5
 80094a8:	2808      	cmp	r0, #8
 80094aa:	dc16      	bgt.n	80094da <_strtod_l+0x252>
 80094ac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80094ae:	230a      	movs	r3, #10
 80094b0:	fb03 2300 	mla	r3, r3, r0, r2
 80094b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80094b6:	2300      	movs	r3, #0
 80094b8:	e018      	b.n	80094ec <_strtod_l+0x264>
 80094ba:	4638      	mov	r0, r7
 80094bc:	e7da      	b.n	8009474 <_strtod_l+0x1ec>
 80094be:	2b08      	cmp	r3, #8
 80094c0:	f103 0301 	add.w	r3, r3, #1
 80094c4:	dc03      	bgt.n	80094ce <_strtod_l+0x246>
 80094c6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80094c8:	434e      	muls	r6, r1
 80094ca:	960a      	str	r6, [sp, #40]	@ 0x28
 80094cc:	e7e7      	b.n	800949e <_strtod_l+0x216>
 80094ce:	2b10      	cmp	r3, #16
 80094d0:	bfde      	ittt	le
 80094d2:	9e08      	ldrle	r6, [sp, #32]
 80094d4:	434e      	mulle	r6, r1
 80094d6:	9608      	strle	r6, [sp, #32]
 80094d8:	e7e1      	b.n	800949e <_strtod_l+0x216>
 80094da:	280f      	cmp	r0, #15
 80094dc:	dceb      	bgt.n	80094b6 <_strtod_l+0x22e>
 80094de:	9808      	ldr	r0, [sp, #32]
 80094e0:	230a      	movs	r3, #10
 80094e2:	fb03 2300 	mla	r3, r3, r0, r2
 80094e6:	9308      	str	r3, [sp, #32]
 80094e8:	e7e5      	b.n	80094b6 <_strtod_l+0x22e>
 80094ea:	4629      	mov	r1, r5
 80094ec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80094ee:	1c50      	adds	r0, r2, #1
 80094f0:	9019      	str	r0, [sp, #100]	@ 0x64
 80094f2:	7852      	ldrb	r2, [r2, #1]
 80094f4:	4618      	mov	r0, r3
 80094f6:	460d      	mov	r5, r1
 80094f8:	e7b1      	b.n	800945e <_strtod_l+0x1d6>
 80094fa:	f04f 0900 	mov.w	r9, #0
 80094fe:	2301      	movs	r3, #1
 8009500:	e77d      	b.n	80093fe <_strtod_l+0x176>
 8009502:	f04f 0c00 	mov.w	ip, #0
 8009506:	1ca2      	adds	r2, r4, #2
 8009508:	9219      	str	r2, [sp, #100]	@ 0x64
 800950a:	78a2      	ldrb	r2, [r4, #2]
 800950c:	e785      	b.n	800941a <_strtod_l+0x192>
 800950e:	f04f 0c01 	mov.w	ip, #1
 8009512:	e7f8      	b.n	8009506 <_strtod_l+0x27e>
 8009514:	080107f0 	.word	0x080107f0
 8009518:	080107d7 	.word	0x080107d7
 800951c:	7ff00000 	.word	0x7ff00000
 8009520:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009522:	1c51      	adds	r1, r2, #1
 8009524:	9119      	str	r1, [sp, #100]	@ 0x64
 8009526:	7852      	ldrb	r2, [r2, #1]
 8009528:	2a30      	cmp	r2, #48	@ 0x30
 800952a:	d0f9      	beq.n	8009520 <_strtod_l+0x298>
 800952c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009530:	2908      	cmp	r1, #8
 8009532:	f63f af78 	bhi.w	8009426 <_strtod_l+0x19e>
 8009536:	3a30      	subs	r2, #48	@ 0x30
 8009538:	920e      	str	r2, [sp, #56]	@ 0x38
 800953a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800953c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800953e:	f04f 080a 	mov.w	r8, #10
 8009542:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009544:	1c56      	adds	r6, r2, #1
 8009546:	9619      	str	r6, [sp, #100]	@ 0x64
 8009548:	7852      	ldrb	r2, [r2, #1]
 800954a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800954e:	f1be 0f09 	cmp.w	lr, #9
 8009552:	d939      	bls.n	80095c8 <_strtod_l+0x340>
 8009554:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009556:	1a76      	subs	r6, r6, r1
 8009558:	2e08      	cmp	r6, #8
 800955a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800955e:	dc03      	bgt.n	8009568 <_strtod_l+0x2e0>
 8009560:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009562:	4588      	cmp	r8, r1
 8009564:	bfa8      	it	ge
 8009566:	4688      	movge	r8, r1
 8009568:	f1bc 0f00 	cmp.w	ip, #0
 800956c:	d001      	beq.n	8009572 <_strtod_l+0x2ea>
 800956e:	f1c8 0800 	rsb	r8, r8, #0
 8009572:	2d00      	cmp	r5, #0
 8009574:	d14e      	bne.n	8009614 <_strtod_l+0x38c>
 8009576:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009578:	4308      	orrs	r0, r1
 800957a:	f47f aebe 	bne.w	80092fa <_strtod_l+0x72>
 800957e:	2b00      	cmp	r3, #0
 8009580:	f47f aed6 	bne.w	8009330 <_strtod_l+0xa8>
 8009584:	2a69      	cmp	r2, #105	@ 0x69
 8009586:	d028      	beq.n	80095da <_strtod_l+0x352>
 8009588:	dc25      	bgt.n	80095d6 <_strtod_l+0x34e>
 800958a:	2a49      	cmp	r2, #73	@ 0x49
 800958c:	d025      	beq.n	80095da <_strtod_l+0x352>
 800958e:	2a4e      	cmp	r2, #78	@ 0x4e
 8009590:	f47f aece 	bne.w	8009330 <_strtod_l+0xa8>
 8009594:	499b      	ldr	r1, [pc, #620]	@ (8009804 <_strtod_l+0x57c>)
 8009596:	a819      	add	r0, sp, #100	@ 0x64
 8009598:	f003 fcaa 	bl	800cef0 <__match>
 800959c:	2800      	cmp	r0, #0
 800959e:	f43f aec7 	beq.w	8009330 <_strtod_l+0xa8>
 80095a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	2b28      	cmp	r3, #40	@ 0x28
 80095a8:	d12e      	bne.n	8009608 <_strtod_l+0x380>
 80095aa:	4997      	ldr	r1, [pc, #604]	@ (8009808 <_strtod_l+0x580>)
 80095ac:	aa1c      	add	r2, sp, #112	@ 0x70
 80095ae:	a819      	add	r0, sp, #100	@ 0x64
 80095b0:	f003 fcb2 	bl	800cf18 <__hexnan>
 80095b4:	2805      	cmp	r0, #5
 80095b6:	d127      	bne.n	8009608 <_strtod_l+0x380>
 80095b8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80095ba:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80095be:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80095c2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80095c6:	e698      	b.n	80092fa <_strtod_l+0x72>
 80095c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80095ca:	fb08 2101 	mla	r1, r8, r1, r2
 80095ce:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80095d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80095d4:	e7b5      	b.n	8009542 <_strtod_l+0x2ba>
 80095d6:	2a6e      	cmp	r2, #110	@ 0x6e
 80095d8:	e7da      	b.n	8009590 <_strtod_l+0x308>
 80095da:	498c      	ldr	r1, [pc, #560]	@ (800980c <_strtod_l+0x584>)
 80095dc:	a819      	add	r0, sp, #100	@ 0x64
 80095de:	f003 fc87 	bl	800cef0 <__match>
 80095e2:	2800      	cmp	r0, #0
 80095e4:	f43f aea4 	beq.w	8009330 <_strtod_l+0xa8>
 80095e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095ea:	4989      	ldr	r1, [pc, #548]	@ (8009810 <_strtod_l+0x588>)
 80095ec:	3b01      	subs	r3, #1
 80095ee:	a819      	add	r0, sp, #100	@ 0x64
 80095f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80095f2:	f003 fc7d 	bl	800cef0 <__match>
 80095f6:	b910      	cbnz	r0, 80095fe <_strtod_l+0x376>
 80095f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095fa:	3301      	adds	r3, #1
 80095fc:	9319      	str	r3, [sp, #100]	@ 0x64
 80095fe:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009820 <_strtod_l+0x598>
 8009602:	f04f 0a00 	mov.w	sl, #0
 8009606:	e678      	b.n	80092fa <_strtod_l+0x72>
 8009608:	4882      	ldr	r0, [pc, #520]	@ (8009814 <_strtod_l+0x58c>)
 800960a:	f002 fb39 	bl	800bc80 <nan>
 800960e:	ec5b ab10 	vmov	sl, fp, d0
 8009612:	e672      	b.n	80092fa <_strtod_l+0x72>
 8009614:	eba8 0309 	sub.w	r3, r8, r9
 8009618:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800961a:	9309      	str	r3, [sp, #36]	@ 0x24
 800961c:	2f00      	cmp	r7, #0
 800961e:	bf08      	it	eq
 8009620:	462f      	moveq	r7, r5
 8009622:	2d10      	cmp	r5, #16
 8009624:	462c      	mov	r4, r5
 8009626:	bfa8      	it	ge
 8009628:	2410      	movge	r4, #16
 800962a:	f7f6 ff7b 	bl	8000524 <__aeabi_ui2d>
 800962e:	2d09      	cmp	r5, #9
 8009630:	4682      	mov	sl, r0
 8009632:	468b      	mov	fp, r1
 8009634:	dc13      	bgt.n	800965e <_strtod_l+0x3d6>
 8009636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009638:	2b00      	cmp	r3, #0
 800963a:	f43f ae5e 	beq.w	80092fa <_strtod_l+0x72>
 800963e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009640:	dd78      	ble.n	8009734 <_strtod_l+0x4ac>
 8009642:	2b16      	cmp	r3, #22
 8009644:	dc5f      	bgt.n	8009706 <_strtod_l+0x47e>
 8009646:	4974      	ldr	r1, [pc, #464]	@ (8009818 <_strtod_l+0x590>)
 8009648:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800964c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009650:	4652      	mov	r2, sl
 8009652:	465b      	mov	r3, fp
 8009654:	f7f6 ffe0 	bl	8000618 <__aeabi_dmul>
 8009658:	4682      	mov	sl, r0
 800965a:	468b      	mov	fp, r1
 800965c:	e64d      	b.n	80092fa <_strtod_l+0x72>
 800965e:	4b6e      	ldr	r3, [pc, #440]	@ (8009818 <_strtod_l+0x590>)
 8009660:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009664:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009668:	f7f6 ffd6 	bl	8000618 <__aeabi_dmul>
 800966c:	4682      	mov	sl, r0
 800966e:	9808      	ldr	r0, [sp, #32]
 8009670:	468b      	mov	fp, r1
 8009672:	f7f6 ff57 	bl	8000524 <__aeabi_ui2d>
 8009676:	4602      	mov	r2, r0
 8009678:	460b      	mov	r3, r1
 800967a:	4650      	mov	r0, sl
 800967c:	4659      	mov	r1, fp
 800967e:	f7f6 fe15 	bl	80002ac <__adddf3>
 8009682:	2d0f      	cmp	r5, #15
 8009684:	4682      	mov	sl, r0
 8009686:	468b      	mov	fp, r1
 8009688:	ddd5      	ble.n	8009636 <_strtod_l+0x3ae>
 800968a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800968c:	1b2c      	subs	r4, r5, r4
 800968e:	441c      	add	r4, r3
 8009690:	2c00      	cmp	r4, #0
 8009692:	f340 8096 	ble.w	80097c2 <_strtod_l+0x53a>
 8009696:	f014 030f 	ands.w	r3, r4, #15
 800969a:	d00a      	beq.n	80096b2 <_strtod_l+0x42a>
 800969c:	495e      	ldr	r1, [pc, #376]	@ (8009818 <_strtod_l+0x590>)
 800969e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80096a2:	4652      	mov	r2, sl
 80096a4:	465b      	mov	r3, fp
 80096a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096aa:	f7f6 ffb5 	bl	8000618 <__aeabi_dmul>
 80096ae:	4682      	mov	sl, r0
 80096b0:	468b      	mov	fp, r1
 80096b2:	f034 040f 	bics.w	r4, r4, #15
 80096b6:	d073      	beq.n	80097a0 <_strtod_l+0x518>
 80096b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80096bc:	dd48      	ble.n	8009750 <_strtod_l+0x4c8>
 80096be:	2400      	movs	r4, #0
 80096c0:	46a0      	mov	r8, r4
 80096c2:	940a      	str	r4, [sp, #40]	@ 0x28
 80096c4:	46a1      	mov	r9, r4
 80096c6:	9a05      	ldr	r2, [sp, #20]
 80096c8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009820 <_strtod_l+0x598>
 80096cc:	2322      	movs	r3, #34	@ 0x22
 80096ce:	6013      	str	r3, [r2, #0]
 80096d0:	f04f 0a00 	mov.w	sl, #0
 80096d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f43f ae0f 	beq.w	80092fa <_strtod_l+0x72>
 80096dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096de:	9805      	ldr	r0, [sp, #20]
 80096e0:	f003 fd4c 	bl	800d17c <_Bfree>
 80096e4:	9805      	ldr	r0, [sp, #20]
 80096e6:	4649      	mov	r1, r9
 80096e8:	f003 fd48 	bl	800d17c <_Bfree>
 80096ec:	9805      	ldr	r0, [sp, #20]
 80096ee:	4641      	mov	r1, r8
 80096f0:	f003 fd44 	bl	800d17c <_Bfree>
 80096f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096f6:	9805      	ldr	r0, [sp, #20]
 80096f8:	f003 fd40 	bl	800d17c <_Bfree>
 80096fc:	9805      	ldr	r0, [sp, #20]
 80096fe:	4621      	mov	r1, r4
 8009700:	f003 fd3c 	bl	800d17c <_Bfree>
 8009704:	e5f9      	b.n	80092fa <_strtod_l+0x72>
 8009706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009708:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800970c:	4293      	cmp	r3, r2
 800970e:	dbbc      	blt.n	800968a <_strtod_l+0x402>
 8009710:	4c41      	ldr	r4, [pc, #260]	@ (8009818 <_strtod_l+0x590>)
 8009712:	f1c5 050f 	rsb	r5, r5, #15
 8009716:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800971a:	4652      	mov	r2, sl
 800971c:	465b      	mov	r3, fp
 800971e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009722:	f7f6 ff79 	bl	8000618 <__aeabi_dmul>
 8009726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009728:	1b5d      	subs	r5, r3, r5
 800972a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800972e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009732:	e78f      	b.n	8009654 <_strtod_l+0x3cc>
 8009734:	3316      	adds	r3, #22
 8009736:	dba8      	blt.n	800968a <_strtod_l+0x402>
 8009738:	4b37      	ldr	r3, [pc, #220]	@ (8009818 <_strtod_l+0x590>)
 800973a:	eba9 0808 	sub.w	r8, r9, r8
 800973e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009742:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009746:	4650      	mov	r0, sl
 8009748:	4659      	mov	r1, fp
 800974a:	f7f7 f88f 	bl	800086c <__aeabi_ddiv>
 800974e:	e783      	b.n	8009658 <_strtod_l+0x3d0>
 8009750:	4b32      	ldr	r3, [pc, #200]	@ (800981c <_strtod_l+0x594>)
 8009752:	9308      	str	r3, [sp, #32]
 8009754:	2300      	movs	r3, #0
 8009756:	1124      	asrs	r4, r4, #4
 8009758:	4650      	mov	r0, sl
 800975a:	4659      	mov	r1, fp
 800975c:	461e      	mov	r6, r3
 800975e:	2c01      	cmp	r4, #1
 8009760:	dc21      	bgt.n	80097a6 <_strtod_l+0x51e>
 8009762:	b10b      	cbz	r3, 8009768 <_strtod_l+0x4e0>
 8009764:	4682      	mov	sl, r0
 8009766:	468b      	mov	fp, r1
 8009768:	492c      	ldr	r1, [pc, #176]	@ (800981c <_strtod_l+0x594>)
 800976a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800976e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009772:	4652      	mov	r2, sl
 8009774:	465b      	mov	r3, fp
 8009776:	e9d1 0100 	ldrd	r0, r1, [r1]
 800977a:	f7f6 ff4d 	bl	8000618 <__aeabi_dmul>
 800977e:	4b28      	ldr	r3, [pc, #160]	@ (8009820 <_strtod_l+0x598>)
 8009780:	460a      	mov	r2, r1
 8009782:	400b      	ands	r3, r1
 8009784:	4927      	ldr	r1, [pc, #156]	@ (8009824 <_strtod_l+0x59c>)
 8009786:	428b      	cmp	r3, r1
 8009788:	4682      	mov	sl, r0
 800978a:	d898      	bhi.n	80096be <_strtod_l+0x436>
 800978c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009790:	428b      	cmp	r3, r1
 8009792:	bf86      	itte	hi
 8009794:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009828 <_strtod_l+0x5a0>
 8009798:	f04f 3aff 	movhi.w	sl, #4294967295
 800979c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80097a0:	2300      	movs	r3, #0
 80097a2:	9308      	str	r3, [sp, #32]
 80097a4:	e07a      	b.n	800989c <_strtod_l+0x614>
 80097a6:	07e2      	lsls	r2, r4, #31
 80097a8:	d505      	bpl.n	80097b6 <_strtod_l+0x52e>
 80097aa:	9b08      	ldr	r3, [sp, #32]
 80097ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b0:	f7f6 ff32 	bl	8000618 <__aeabi_dmul>
 80097b4:	2301      	movs	r3, #1
 80097b6:	9a08      	ldr	r2, [sp, #32]
 80097b8:	3208      	adds	r2, #8
 80097ba:	3601      	adds	r6, #1
 80097bc:	1064      	asrs	r4, r4, #1
 80097be:	9208      	str	r2, [sp, #32]
 80097c0:	e7cd      	b.n	800975e <_strtod_l+0x4d6>
 80097c2:	d0ed      	beq.n	80097a0 <_strtod_l+0x518>
 80097c4:	4264      	negs	r4, r4
 80097c6:	f014 020f 	ands.w	r2, r4, #15
 80097ca:	d00a      	beq.n	80097e2 <_strtod_l+0x55a>
 80097cc:	4b12      	ldr	r3, [pc, #72]	@ (8009818 <_strtod_l+0x590>)
 80097ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097d2:	4650      	mov	r0, sl
 80097d4:	4659      	mov	r1, fp
 80097d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097da:	f7f7 f847 	bl	800086c <__aeabi_ddiv>
 80097de:	4682      	mov	sl, r0
 80097e0:	468b      	mov	fp, r1
 80097e2:	1124      	asrs	r4, r4, #4
 80097e4:	d0dc      	beq.n	80097a0 <_strtod_l+0x518>
 80097e6:	2c1f      	cmp	r4, #31
 80097e8:	dd20      	ble.n	800982c <_strtod_l+0x5a4>
 80097ea:	2400      	movs	r4, #0
 80097ec:	46a0      	mov	r8, r4
 80097ee:	940a      	str	r4, [sp, #40]	@ 0x28
 80097f0:	46a1      	mov	r9, r4
 80097f2:	9a05      	ldr	r2, [sp, #20]
 80097f4:	2322      	movs	r3, #34	@ 0x22
 80097f6:	f04f 0a00 	mov.w	sl, #0
 80097fa:	f04f 0b00 	mov.w	fp, #0
 80097fe:	6013      	str	r3, [r2, #0]
 8009800:	e768      	b.n	80096d4 <_strtod_l+0x44c>
 8009802:	bf00      	nop
 8009804:	0801093e 	.word	0x0801093e
 8009808:	080107dc 	.word	0x080107dc
 800980c:	08010936 	.word	0x08010936
 8009810:	08010a1f 	.word	0x08010a1f
 8009814:	0800fd44 	.word	0x0800fd44
 8009818:	08010b98 	.word	0x08010b98
 800981c:	08010b70 	.word	0x08010b70
 8009820:	7ff00000 	.word	0x7ff00000
 8009824:	7ca00000 	.word	0x7ca00000
 8009828:	7fefffff 	.word	0x7fefffff
 800982c:	f014 0310 	ands.w	r3, r4, #16
 8009830:	bf18      	it	ne
 8009832:	236a      	movne	r3, #106	@ 0x6a
 8009834:	4ea9      	ldr	r6, [pc, #676]	@ (8009adc <_strtod_l+0x854>)
 8009836:	9308      	str	r3, [sp, #32]
 8009838:	4650      	mov	r0, sl
 800983a:	4659      	mov	r1, fp
 800983c:	2300      	movs	r3, #0
 800983e:	07e2      	lsls	r2, r4, #31
 8009840:	d504      	bpl.n	800984c <_strtod_l+0x5c4>
 8009842:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009846:	f7f6 fee7 	bl	8000618 <__aeabi_dmul>
 800984a:	2301      	movs	r3, #1
 800984c:	1064      	asrs	r4, r4, #1
 800984e:	f106 0608 	add.w	r6, r6, #8
 8009852:	d1f4      	bne.n	800983e <_strtod_l+0x5b6>
 8009854:	b10b      	cbz	r3, 800985a <_strtod_l+0x5d2>
 8009856:	4682      	mov	sl, r0
 8009858:	468b      	mov	fp, r1
 800985a:	9b08      	ldr	r3, [sp, #32]
 800985c:	b1b3      	cbz	r3, 800988c <_strtod_l+0x604>
 800985e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009862:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009866:	2b00      	cmp	r3, #0
 8009868:	4659      	mov	r1, fp
 800986a:	dd0f      	ble.n	800988c <_strtod_l+0x604>
 800986c:	2b1f      	cmp	r3, #31
 800986e:	dd55      	ble.n	800991c <_strtod_l+0x694>
 8009870:	2b34      	cmp	r3, #52	@ 0x34
 8009872:	bfde      	ittt	le
 8009874:	f04f 33ff 	movle.w	r3, #4294967295
 8009878:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800987c:	4093      	lslle	r3, r2
 800987e:	f04f 0a00 	mov.w	sl, #0
 8009882:	bfcc      	ite	gt
 8009884:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009888:	ea03 0b01 	andle.w	fp, r3, r1
 800988c:	2200      	movs	r2, #0
 800988e:	2300      	movs	r3, #0
 8009890:	4650      	mov	r0, sl
 8009892:	4659      	mov	r1, fp
 8009894:	f7f7 f928 	bl	8000ae8 <__aeabi_dcmpeq>
 8009898:	2800      	cmp	r0, #0
 800989a:	d1a6      	bne.n	80097ea <_strtod_l+0x562>
 800989c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800989e:	9300      	str	r3, [sp, #0]
 80098a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80098a2:	9805      	ldr	r0, [sp, #20]
 80098a4:	462b      	mov	r3, r5
 80098a6:	463a      	mov	r2, r7
 80098a8:	f003 fcd0 	bl	800d24c <__s2b>
 80098ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80098ae:	2800      	cmp	r0, #0
 80098b0:	f43f af05 	beq.w	80096be <_strtod_l+0x436>
 80098b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098b6:	2a00      	cmp	r2, #0
 80098b8:	eba9 0308 	sub.w	r3, r9, r8
 80098bc:	bfa8      	it	ge
 80098be:	2300      	movge	r3, #0
 80098c0:	9312      	str	r3, [sp, #72]	@ 0x48
 80098c2:	2400      	movs	r4, #0
 80098c4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80098c8:	9316      	str	r3, [sp, #88]	@ 0x58
 80098ca:	46a0      	mov	r8, r4
 80098cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098ce:	9805      	ldr	r0, [sp, #20]
 80098d0:	6859      	ldr	r1, [r3, #4]
 80098d2:	f003 fc13 	bl	800d0fc <_Balloc>
 80098d6:	4681      	mov	r9, r0
 80098d8:	2800      	cmp	r0, #0
 80098da:	f43f aef4 	beq.w	80096c6 <_strtod_l+0x43e>
 80098de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098e0:	691a      	ldr	r2, [r3, #16]
 80098e2:	3202      	adds	r2, #2
 80098e4:	f103 010c 	add.w	r1, r3, #12
 80098e8:	0092      	lsls	r2, r2, #2
 80098ea:	300c      	adds	r0, #12
 80098ec:	f002 f9ba 	bl	800bc64 <memcpy>
 80098f0:	ec4b ab10 	vmov	d0, sl, fp
 80098f4:	9805      	ldr	r0, [sp, #20]
 80098f6:	aa1c      	add	r2, sp, #112	@ 0x70
 80098f8:	a91b      	add	r1, sp, #108	@ 0x6c
 80098fa:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80098fe:	f003 ffe1 	bl	800d8c4 <__d2b>
 8009902:	901a      	str	r0, [sp, #104]	@ 0x68
 8009904:	2800      	cmp	r0, #0
 8009906:	f43f aede 	beq.w	80096c6 <_strtod_l+0x43e>
 800990a:	9805      	ldr	r0, [sp, #20]
 800990c:	2101      	movs	r1, #1
 800990e:	f003 fd33 	bl	800d378 <__i2b>
 8009912:	4680      	mov	r8, r0
 8009914:	b948      	cbnz	r0, 800992a <_strtod_l+0x6a2>
 8009916:	f04f 0800 	mov.w	r8, #0
 800991a:	e6d4      	b.n	80096c6 <_strtod_l+0x43e>
 800991c:	f04f 32ff 	mov.w	r2, #4294967295
 8009920:	fa02 f303 	lsl.w	r3, r2, r3
 8009924:	ea03 0a0a 	and.w	sl, r3, sl
 8009928:	e7b0      	b.n	800988c <_strtod_l+0x604>
 800992a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800992c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800992e:	2d00      	cmp	r5, #0
 8009930:	bfab      	itete	ge
 8009932:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009934:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009936:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009938:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800993a:	bfac      	ite	ge
 800993c:	18ef      	addge	r7, r5, r3
 800993e:	1b5e      	sublt	r6, r3, r5
 8009940:	9b08      	ldr	r3, [sp, #32]
 8009942:	1aed      	subs	r5, r5, r3
 8009944:	4415      	add	r5, r2
 8009946:	4b66      	ldr	r3, [pc, #408]	@ (8009ae0 <_strtod_l+0x858>)
 8009948:	3d01      	subs	r5, #1
 800994a:	429d      	cmp	r5, r3
 800994c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009950:	da50      	bge.n	80099f4 <_strtod_l+0x76c>
 8009952:	1b5b      	subs	r3, r3, r5
 8009954:	2b1f      	cmp	r3, #31
 8009956:	eba2 0203 	sub.w	r2, r2, r3
 800995a:	f04f 0101 	mov.w	r1, #1
 800995e:	dc3d      	bgt.n	80099dc <_strtod_l+0x754>
 8009960:	fa01 f303 	lsl.w	r3, r1, r3
 8009964:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009966:	2300      	movs	r3, #0
 8009968:	9310      	str	r3, [sp, #64]	@ 0x40
 800996a:	18bd      	adds	r5, r7, r2
 800996c:	9b08      	ldr	r3, [sp, #32]
 800996e:	42af      	cmp	r7, r5
 8009970:	4416      	add	r6, r2
 8009972:	441e      	add	r6, r3
 8009974:	463b      	mov	r3, r7
 8009976:	bfa8      	it	ge
 8009978:	462b      	movge	r3, r5
 800997a:	42b3      	cmp	r3, r6
 800997c:	bfa8      	it	ge
 800997e:	4633      	movge	r3, r6
 8009980:	2b00      	cmp	r3, #0
 8009982:	bfc2      	ittt	gt
 8009984:	1aed      	subgt	r5, r5, r3
 8009986:	1af6      	subgt	r6, r6, r3
 8009988:	1aff      	subgt	r7, r7, r3
 800998a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800998c:	2b00      	cmp	r3, #0
 800998e:	dd16      	ble.n	80099be <_strtod_l+0x736>
 8009990:	4641      	mov	r1, r8
 8009992:	9805      	ldr	r0, [sp, #20]
 8009994:	461a      	mov	r2, r3
 8009996:	f003 fdaf 	bl	800d4f8 <__pow5mult>
 800999a:	4680      	mov	r8, r0
 800999c:	2800      	cmp	r0, #0
 800999e:	d0ba      	beq.n	8009916 <_strtod_l+0x68e>
 80099a0:	4601      	mov	r1, r0
 80099a2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80099a4:	9805      	ldr	r0, [sp, #20]
 80099a6:	f003 fcfd 	bl	800d3a4 <__multiply>
 80099aa:	900e      	str	r0, [sp, #56]	@ 0x38
 80099ac:	2800      	cmp	r0, #0
 80099ae:	f43f ae8a 	beq.w	80096c6 <_strtod_l+0x43e>
 80099b2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80099b4:	9805      	ldr	r0, [sp, #20]
 80099b6:	f003 fbe1 	bl	800d17c <_Bfree>
 80099ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80099be:	2d00      	cmp	r5, #0
 80099c0:	dc1d      	bgt.n	80099fe <_strtod_l+0x776>
 80099c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	dd23      	ble.n	8009a10 <_strtod_l+0x788>
 80099c8:	4649      	mov	r1, r9
 80099ca:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80099cc:	9805      	ldr	r0, [sp, #20]
 80099ce:	f003 fd93 	bl	800d4f8 <__pow5mult>
 80099d2:	4681      	mov	r9, r0
 80099d4:	b9e0      	cbnz	r0, 8009a10 <_strtod_l+0x788>
 80099d6:	f04f 0900 	mov.w	r9, #0
 80099da:	e674      	b.n	80096c6 <_strtod_l+0x43e>
 80099dc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80099e0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80099e4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80099e8:	35e2      	adds	r5, #226	@ 0xe2
 80099ea:	fa01 f305 	lsl.w	r3, r1, r5
 80099ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80099f0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80099f2:	e7ba      	b.n	800996a <_strtod_l+0x6e2>
 80099f4:	2300      	movs	r3, #0
 80099f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80099f8:	2301      	movs	r3, #1
 80099fa:	9313      	str	r3, [sp, #76]	@ 0x4c
 80099fc:	e7b5      	b.n	800996a <_strtod_l+0x6e2>
 80099fe:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009a00:	9805      	ldr	r0, [sp, #20]
 8009a02:	462a      	mov	r2, r5
 8009a04:	f003 fdd2 	bl	800d5ac <__lshift>
 8009a08:	901a      	str	r0, [sp, #104]	@ 0x68
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	d1d9      	bne.n	80099c2 <_strtod_l+0x73a>
 8009a0e:	e65a      	b.n	80096c6 <_strtod_l+0x43e>
 8009a10:	2e00      	cmp	r6, #0
 8009a12:	dd07      	ble.n	8009a24 <_strtod_l+0x79c>
 8009a14:	4649      	mov	r1, r9
 8009a16:	9805      	ldr	r0, [sp, #20]
 8009a18:	4632      	mov	r2, r6
 8009a1a:	f003 fdc7 	bl	800d5ac <__lshift>
 8009a1e:	4681      	mov	r9, r0
 8009a20:	2800      	cmp	r0, #0
 8009a22:	d0d8      	beq.n	80099d6 <_strtod_l+0x74e>
 8009a24:	2f00      	cmp	r7, #0
 8009a26:	dd08      	ble.n	8009a3a <_strtod_l+0x7b2>
 8009a28:	4641      	mov	r1, r8
 8009a2a:	9805      	ldr	r0, [sp, #20]
 8009a2c:	463a      	mov	r2, r7
 8009a2e:	f003 fdbd 	bl	800d5ac <__lshift>
 8009a32:	4680      	mov	r8, r0
 8009a34:	2800      	cmp	r0, #0
 8009a36:	f43f ae46 	beq.w	80096c6 <_strtod_l+0x43e>
 8009a3a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009a3c:	9805      	ldr	r0, [sp, #20]
 8009a3e:	464a      	mov	r2, r9
 8009a40:	f003 fe3c 	bl	800d6bc <__mdiff>
 8009a44:	4604      	mov	r4, r0
 8009a46:	2800      	cmp	r0, #0
 8009a48:	f43f ae3d 	beq.w	80096c6 <_strtod_l+0x43e>
 8009a4c:	68c3      	ldr	r3, [r0, #12]
 8009a4e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009a50:	2300      	movs	r3, #0
 8009a52:	60c3      	str	r3, [r0, #12]
 8009a54:	4641      	mov	r1, r8
 8009a56:	f003 fe15 	bl	800d684 <__mcmp>
 8009a5a:	2800      	cmp	r0, #0
 8009a5c:	da46      	bge.n	8009aec <_strtod_l+0x864>
 8009a5e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a60:	ea53 030a 	orrs.w	r3, r3, sl
 8009a64:	d16c      	bne.n	8009b40 <_strtod_l+0x8b8>
 8009a66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d168      	bne.n	8009b40 <_strtod_l+0x8b8>
 8009a6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009a72:	0d1b      	lsrs	r3, r3, #20
 8009a74:	051b      	lsls	r3, r3, #20
 8009a76:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009a7a:	d961      	bls.n	8009b40 <_strtod_l+0x8b8>
 8009a7c:	6963      	ldr	r3, [r4, #20]
 8009a7e:	b913      	cbnz	r3, 8009a86 <_strtod_l+0x7fe>
 8009a80:	6923      	ldr	r3, [r4, #16]
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	dd5c      	ble.n	8009b40 <_strtod_l+0x8b8>
 8009a86:	4621      	mov	r1, r4
 8009a88:	2201      	movs	r2, #1
 8009a8a:	9805      	ldr	r0, [sp, #20]
 8009a8c:	f003 fd8e 	bl	800d5ac <__lshift>
 8009a90:	4641      	mov	r1, r8
 8009a92:	4604      	mov	r4, r0
 8009a94:	f003 fdf6 	bl	800d684 <__mcmp>
 8009a98:	2800      	cmp	r0, #0
 8009a9a:	dd51      	ble.n	8009b40 <_strtod_l+0x8b8>
 8009a9c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009aa0:	9a08      	ldr	r2, [sp, #32]
 8009aa2:	0d1b      	lsrs	r3, r3, #20
 8009aa4:	051b      	lsls	r3, r3, #20
 8009aa6:	2a00      	cmp	r2, #0
 8009aa8:	d06b      	beq.n	8009b82 <_strtod_l+0x8fa>
 8009aaa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009aae:	d868      	bhi.n	8009b82 <_strtod_l+0x8fa>
 8009ab0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009ab4:	f67f ae9d 	bls.w	80097f2 <_strtod_l+0x56a>
 8009ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8009ae4 <_strtod_l+0x85c>)
 8009aba:	4650      	mov	r0, sl
 8009abc:	4659      	mov	r1, fp
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f7f6 fdaa 	bl	8000618 <__aeabi_dmul>
 8009ac4:	4b08      	ldr	r3, [pc, #32]	@ (8009ae8 <_strtod_l+0x860>)
 8009ac6:	400b      	ands	r3, r1
 8009ac8:	4682      	mov	sl, r0
 8009aca:	468b      	mov	fp, r1
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	f47f ae05 	bne.w	80096dc <_strtod_l+0x454>
 8009ad2:	9a05      	ldr	r2, [sp, #20]
 8009ad4:	2322      	movs	r3, #34	@ 0x22
 8009ad6:	6013      	str	r3, [r2, #0]
 8009ad8:	e600      	b.n	80096dc <_strtod_l+0x454>
 8009ada:	bf00      	nop
 8009adc:	08010808 	.word	0x08010808
 8009ae0:	fffffc02 	.word	0xfffffc02
 8009ae4:	39500000 	.word	0x39500000
 8009ae8:	7ff00000 	.word	0x7ff00000
 8009aec:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009af0:	d165      	bne.n	8009bbe <_strtod_l+0x936>
 8009af2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009af4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009af8:	b35a      	cbz	r2, 8009b52 <_strtod_l+0x8ca>
 8009afa:	4a9f      	ldr	r2, [pc, #636]	@ (8009d78 <_strtod_l+0xaf0>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d12b      	bne.n	8009b58 <_strtod_l+0x8d0>
 8009b00:	9b08      	ldr	r3, [sp, #32]
 8009b02:	4651      	mov	r1, sl
 8009b04:	b303      	cbz	r3, 8009b48 <_strtod_l+0x8c0>
 8009b06:	4b9d      	ldr	r3, [pc, #628]	@ (8009d7c <_strtod_l+0xaf4>)
 8009b08:	465a      	mov	r2, fp
 8009b0a:	4013      	ands	r3, r2
 8009b0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009b10:	f04f 32ff 	mov.w	r2, #4294967295
 8009b14:	d81b      	bhi.n	8009b4e <_strtod_l+0x8c6>
 8009b16:	0d1b      	lsrs	r3, r3, #20
 8009b18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8009b20:	4299      	cmp	r1, r3
 8009b22:	d119      	bne.n	8009b58 <_strtod_l+0x8d0>
 8009b24:	4b96      	ldr	r3, [pc, #600]	@ (8009d80 <_strtod_l+0xaf8>)
 8009b26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	d102      	bne.n	8009b32 <_strtod_l+0x8aa>
 8009b2c:	3101      	adds	r1, #1
 8009b2e:	f43f adca 	beq.w	80096c6 <_strtod_l+0x43e>
 8009b32:	4b92      	ldr	r3, [pc, #584]	@ (8009d7c <_strtod_l+0xaf4>)
 8009b34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b36:	401a      	ands	r2, r3
 8009b38:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009b3c:	f04f 0a00 	mov.w	sl, #0
 8009b40:	9b08      	ldr	r3, [sp, #32]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d1b8      	bne.n	8009ab8 <_strtod_l+0x830>
 8009b46:	e5c9      	b.n	80096dc <_strtod_l+0x454>
 8009b48:	f04f 33ff 	mov.w	r3, #4294967295
 8009b4c:	e7e8      	b.n	8009b20 <_strtod_l+0x898>
 8009b4e:	4613      	mov	r3, r2
 8009b50:	e7e6      	b.n	8009b20 <_strtod_l+0x898>
 8009b52:	ea53 030a 	orrs.w	r3, r3, sl
 8009b56:	d0a1      	beq.n	8009a9c <_strtod_l+0x814>
 8009b58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b5a:	b1db      	cbz	r3, 8009b94 <_strtod_l+0x90c>
 8009b5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b5e:	4213      	tst	r3, r2
 8009b60:	d0ee      	beq.n	8009b40 <_strtod_l+0x8b8>
 8009b62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b64:	9a08      	ldr	r2, [sp, #32]
 8009b66:	4650      	mov	r0, sl
 8009b68:	4659      	mov	r1, fp
 8009b6a:	b1bb      	cbz	r3, 8009b9c <_strtod_l+0x914>
 8009b6c:	f7ff fb6c 	bl	8009248 <sulp>
 8009b70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009b74:	ec53 2b10 	vmov	r2, r3, d0
 8009b78:	f7f6 fb98 	bl	80002ac <__adddf3>
 8009b7c:	4682      	mov	sl, r0
 8009b7e:	468b      	mov	fp, r1
 8009b80:	e7de      	b.n	8009b40 <_strtod_l+0x8b8>
 8009b82:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009b86:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009b8a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009b8e:	f04f 3aff 	mov.w	sl, #4294967295
 8009b92:	e7d5      	b.n	8009b40 <_strtod_l+0x8b8>
 8009b94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009b96:	ea13 0f0a 	tst.w	r3, sl
 8009b9a:	e7e1      	b.n	8009b60 <_strtod_l+0x8d8>
 8009b9c:	f7ff fb54 	bl	8009248 <sulp>
 8009ba0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ba4:	ec53 2b10 	vmov	r2, r3, d0
 8009ba8:	f7f6 fb7e 	bl	80002a8 <__aeabi_dsub>
 8009bac:	2200      	movs	r2, #0
 8009bae:	2300      	movs	r3, #0
 8009bb0:	4682      	mov	sl, r0
 8009bb2:	468b      	mov	fp, r1
 8009bb4:	f7f6 ff98 	bl	8000ae8 <__aeabi_dcmpeq>
 8009bb8:	2800      	cmp	r0, #0
 8009bba:	d0c1      	beq.n	8009b40 <_strtod_l+0x8b8>
 8009bbc:	e619      	b.n	80097f2 <_strtod_l+0x56a>
 8009bbe:	4641      	mov	r1, r8
 8009bc0:	4620      	mov	r0, r4
 8009bc2:	f003 fed7 	bl	800d974 <__ratio>
 8009bc6:	ec57 6b10 	vmov	r6, r7, d0
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009bd0:	4630      	mov	r0, r6
 8009bd2:	4639      	mov	r1, r7
 8009bd4:	f7f6 ff9c 	bl	8000b10 <__aeabi_dcmple>
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	d06f      	beq.n	8009cbc <_strtod_l+0xa34>
 8009bdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d17a      	bne.n	8009cd8 <_strtod_l+0xa50>
 8009be2:	f1ba 0f00 	cmp.w	sl, #0
 8009be6:	d158      	bne.n	8009c9a <_strtod_l+0xa12>
 8009be8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009bea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d15a      	bne.n	8009ca8 <_strtod_l+0xa20>
 8009bf2:	4b64      	ldr	r3, [pc, #400]	@ (8009d84 <_strtod_l+0xafc>)
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	4630      	mov	r0, r6
 8009bf8:	4639      	mov	r1, r7
 8009bfa:	f7f6 ff7f 	bl	8000afc <__aeabi_dcmplt>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d159      	bne.n	8009cb6 <_strtod_l+0xa2e>
 8009c02:	4630      	mov	r0, r6
 8009c04:	4639      	mov	r1, r7
 8009c06:	4b60      	ldr	r3, [pc, #384]	@ (8009d88 <_strtod_l+0xb00>)
 8009c08:	2200      	movs	r2, #0
 8009c0a:	f7f6 fd05 	bl	8000618 <__aeabi_dmul>
 8009c0e:	4606      	mov	r6, r0
 8009c10:	460f      	mov	r7, r1
 8009c12:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009c16:	9606      	str	r6, [sp, #24]
 8009c18:	9307      	str	r3, [sp, #28]
 8009c1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009c1e:	4d57      	ldr	r5, [pc, #348]	@ (8009d7c <_strtod_l+0xaf4>)
 8009c20:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009c24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c26:	401d      	ands	r5, r3
 8009c28:	4b58      	ldr	r3, [pc, #352]	@ (8009d8c <_strtod_l+0xb04>)
 8009c2a:	429d      	cmp	r5, r3
 8009c2c:	f040 80b2 	bne.w	8009d94 <_strtod_l+0xb0c>
 8009c30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c32:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009c36:	ec4b ab10 	vmov	d0, sl, fp
 8009c3a:	f003 fdd3 	bl	800d7e4 <__ulp>
 8009c3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009c42:	ec51 0b10 	vmov	r0, r1, d0
 8009c46:	f7f6 fce7 	bl	8000618 <__aeabi_dmul>
 8009c4a:	4652      	mov	r2, sl
 8009c4c:	465b      	mov	r3, fp
 8009c4e:	f7f6 fb2d 	bl	80002ac <__adddf3>
 8009c52:	460b      	mov	r3, r1
 8009c54:	4949      	ldr	r1, [pc, #292]	@ (8009d7c <_strtod_l+0xaf4>)
 8009c56:	4a4e      	ldr	r2, [pc, #312]	@ (8009d90 <_strtod_l+0xb08>)
 8009c58:	4019      	ands	r1, r3
 8009c5a:	4291      	cmp	r1, r2
 8009c5c:	4682      	mov	sl, r0
 8009c5e:	d942      	bls.n	8009ce6 <_strtod_l+0xa5e>
 8009c60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009c62:	4b47      	ldr	r3, [pc, #284]	@ (8009d80 <_strtod_l+0xaf8>)
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d103      	bne.n	8009c70 <_strtod_l+0x9e8>
 8009c68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	f43f ad2b 	beq.w	80096c6 <_strtod_l+0x43e>
 8009c70:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009d80 <_strtod_l+0xaf8>
 8009c74:	f04f 3aff 	mov.w	sl, #4294967295
 8009c78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c7a:	9805      	ldr	r0, [sp, #20]
 8009c7c:	f003 fa7e 	bl	800d17c <_Bfree>
 8009c80:	9805      	ldr	r0, [sp, #20]
 8009c82:	4649      	mov	r1, r9
 8009c84:	f003 fa7a 	bl	800d17c <_Bfree>
 8009c88:	9805      	ldr	r0, [sp, #20]
 8009c8a:	4641      	mov	r1, r8
 8009c8c:	f003 fa76 	bl	800d17c <_Bfree>
 8009c90:	9805      	ldr	r0, [sp, #20]
 8009c92:	4621      	mov	r1, r4
 8009c94:	f003 fa72 	bl	800d17c <_Bfree>
 8009c98:	e618      	b.n	80098cc <_strtod_l+0x644>
 8009c9a:	f1ba 0f01 	cmp.w	sl, #1
 8009c9e:	d103      	bne.n	8009ca8 <_strtod_l+0xa20>
 8009ca0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	f43f ada5 	beq.w	80097f2 <_strtod_l+0x56a>
 8009ca8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009d58 <_strtod_l+0xad0>
 8009cac:	4f35      	ldr	r7, [pc, #212]	@ (8009d84 <_strtod_l+0xafc>)
 8009cae:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009cb2:	2600      	movs	r6, #0
 8009cb4:	e7b1      	b.n	8009c1a <_strtod_l+0x992>
 8009cb6:	4f34      	ldr	r7, [pc, #208]	@ (8009d88 <_strtod_l+0xb00>)
 8009cb8:	2600      	movs	r6, #0
 8009cba:	e7aa      	b.n	8009c12 <_strtod_l+0x98a>
 8009cbc:	4b32      	ldr	r3, [pc, #200]	@ (8009d88 <_strtod_l+0xb00>)
 8009cbe:	4630      	mov	r0, r6
 8009cc0:	4639      	mov	r1, r7
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f7f6 fca8 	bl	8000618 <__aeabi_dmul>
 8009cc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cca:	4606      	mov	r6, r0
 8009ccc:	460f      	mov	r7, r1
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d09f      	beq.n	8009c12 <_strtod_l+0x98a>
 8009cd2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009cd6:	e7a0      	b.n	8009c1a <_strtod_l+0x992>
 8009cd8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009d60 <_strtod_l+0xad8>
 8009cdc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ce0:	ec57 6b17 	vmov	r6, r7, d7
 8009ce4:	e799      	b.n	8009c1a <_strtod_l+0x992>
 8009ce6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009cea:	9b08      	ldr	r3, [sp, #32]
 8009cec:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d1c1      	bne.n	8009c78 <_strtod_l+0x9f0>
 8009cf4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009cf8:	0d1b      	lsrs	r3, r3, #20
 8009cfa:	051b      	lsls	r3, r3, #20
 8009cfc:	429d      	cmp	r5, r3
 8009cfe:	d1bb      	bne.n	8009c78 <_strtod_l+0x9f0>
 8009d00:	4630      	mov	r0, r6
 8009d02:	4639      	mov	r1, r7
 8009d04:	f7f6 ffd0 	bl	8000ca8 <__aeabi_d2lz>
 8009d08:	f7f6 fc58 	bl	80005bc <__aeabi_l2d>
 8009d0c:	4602      	mov	r2, r0
 8009d0e:	460b      	mov	r3, r1
 8009d10:	4630      	mov	r0, r6
 8009d12:	4639      	mov	r1, r7
 8009d14:	f7f6 fac8 	bl	80002a8 <__aeabi_dsub>
 8009d18:	460b      	mov	r3, r1
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009d20:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009d24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d26:	ea46 060a 	orr.w	r6, r6, sl
 8009d2a:	431e      	orrs	r6, r3
 8009d2c:	d06f      	beq.n	8009e0e <_strtod_l+0xb86>
 8009d2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009d68 <_strtod_l+0xae0>)
 8009d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d34:	f7f6 fee2 	bl	8000afc <__aeabi_dcmplt>
 8009d38:	2800      	cmp	r0, #0
 8009d3a:	f47f accf 	bne.w	80096dc <_strtod_l+0x454>
 8009d3e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009d70 <_strtod_l+0xae8>)
 8009d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d48:	f7f6 fef6 	bl	8000b38 <__aeabi_dcmpgt>
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	d093      	beq.n	8009c78 <_strtod_l+0x9f0>
 8009d50:	e4c4      	b.n	80096dc <_strtod_l+0x454>
 8009d52:	bf00      	nop
 8009d54:	f3af 8000 	nop.w
 8009d58:	00000000 	.word	0x00000000
 8009d5c:	bff00000 	.word	0xbff00000
 8009d60:	00000000 	.word	0x00000000
 8009d64:	3ff00000 	.word	0x3ff00000
 8009d68:	94a03595 	.word	0x94a03595
 8009d6c:	3fdfffff 	.word	0x3fdfffff
 8009d70:	35afe535 	.word	0x35afe535
 8009d74:	3fe00000 	.word	0x3fe00000
 8009d78:	000fffff 	.word	0x000fffff
 8009d7c:	7ff00000 	.word	0x7ff00000
 8009d80:	7fefffff 	.word	0x7fefffff
 8009d84:	3ff00000 	.word	0x3ff00000
 8009d88:	3fe00000 	.word	0x3fe00000
 8009d8c:	7fe00000 	.word	0x7fe00000
 8009d90:	7c9fffff 	.word	0x7c9fffff
 8009d94:	9b08      	ldr	r3, [sp, #32]
 8009d96:	b323      	cbz	r3, 8009de2 <_strtod_l+0xb5a>
 8009d98:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009d9c:	d821      	bhi.n	8009de2 <_strtod_l+0xb5a>
 8009d9e:	a328      	add	r3, pc, #160	@ (adr r3, 8009e40 <_strtod_l+0xbb8>)
 8009da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009da4:	4630      	mov	r0, r6
 8009da6:	4639      	mov	r1, r7
 8009da8:	f7f6 feb2 	bl	8000b10 <__aeabi_dcmple>
 8009dac:	b1a0      	cbz	r0, 8009dd8 <_strtod_l+0xb50>
 8009dae:	4639      	mov	r1, r7
 8009db0:	4630      	mov	r0, r6
 8009db2:	f7f6 ff09 	bl	8000bc8 <__aeabi_d2uiz>
 8009db6:	2801      	cmp	r0, #1
 8009db8:	bf38      	it	cc
 8009dba:	2001      	movcc	r0, #1
 8009dbc:	f7f6 fbb2 	bl	8000524 <__aeabi_ui2d>
 8009dc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dc2:	4606      	mov	r6, r0
 8009dc4:	460f      	mov	r7, r1
 8009dc6:	b9fb      	cbnz	r3, 8009e08 <_strtod_l+0xb80>
 8009dc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009dcc:	9014      	str	r0, [sp, #80]	@ 0x50
 8009dce:	9315      	str	r3, [sp, #84]	@ 0x54
 8009dd0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009dd4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009dd8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009dda:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009dde:	1b5b      	subs	r3, r3, r5
 8009de0:	9311      	str	r3, [sp, #68]	@ 0x44
 8009de2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009de6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009dea:	f003 fcfb 	bl	800d7e4 <__ulp>
 8009dee:	4650      	mov	r0, sl
 8009df0:	ec53 2b10 	vmov	r2, r3, d0
 8009df4:	4659      	mov	r1, fp
 8009df6:	f7f6 fc0f 	bl	8000618 <__aeabi_dmul>
 8009dfa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009dfe:	f7f6 fa55 	bl	80002ac <__adddf3>
 8009e02:	4682      	mov	sl, r0
 8009e04:	468b      	mov	fp, r1
 8009e06:	e770      	b.n	8009cea <_strtod_l+0xa62>
 8009e08:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009e0c:	e7e0      	b.n	8009dd0 <_strtod_l+0xb48>
 8009e0e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009e48 <_strtod_l+0xbc0>)
 8009e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e14:	f7f6 fe72 	bl	8000afc <__aeabi_dcmplt>
 8009e18:	e798      	b.n	8009d4c <_strtod_l+0xac4>
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e1e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009e20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e22:	6013      	str	r3, [r2, #0]
 8009e24:	f7ff ba6d 	b.w	8009302 <_strtod_l+0x7a>
 8009e28:	2a65      	cmp	r2, #101	@ 0x65
 8009e2a:	f43f ab66 	beq.w	80094fa <_strtod_l+0x272>
 8009e2e:	2a45      	cmp	r2, #69	@ 0x45
 8009e30:	f43f ab63 	beq.w	80094fa <_strtod_l+0x272>
 8009e34:	2301      	movs	r3, #1
 8009e36:	f7ff bb9e 	b.w	8009576 <_strtod_l+0x2ee>
 8009e3a:	bf00      	nop
 8009e3c:	f3af 8000 	nop.w
 8009e40:	ffc00000 	.word	0xffc00000
 8009e44:	41dfffff 	.word	0x41dfffff
 8009e48:	94a03595 	.word	0x94a03595
 8009e4c:	3fcfffff 	.word	0x3fcfffff

08009e50 <_strtod_r>:
 8009e50:	4b01      	ldr	r3, [pc, #4]	@ (8009e58 <_strtod_r+0x8>)
 8009e52:	f7ff ba19 	b.w	8009288 <_strtod_l>
 8009e56:	bf00      	nop
 8009e58:	20000030 	.word	0x20000030

08009e5c <_strtol_l.constprop.0>:
 8009e5c:	2b24      	cmp	r3, #36	@ 0x24
 8009e5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e62:	4686      	mov	lr, r0
 8009e64:	4690      	mov	r8, r2
 8009e66:	d801      	bhi.n	8009e6c <_strtol_l.constprop.0+0x10>
 8009e68:	2b01      	cmp	r3, #1
 8009e6a:	d106      	bne.n	8009e7a <_strtol_l.constprop.0+0x1e>
 8009e6c:	f001 fec8 	bl	800bc00 <__errno>
 8009e70:	2316      	movs	r3, #22
 8009e72:	6003      	str	r3, [r0, #0]
 8009e74:	2000      	movs	r0, #0
 8009e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e7a:	4834      	ldr	r0, [pc, #208]	@ (8009f4c <_strtol_l.constprop.0+0xf0>)
 8009e7c:	460d      	mov	r5, r1
 8009e7e:	462a      	mov	r2, r5
 8009e80:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e84:	5d06      	ldrb	r6, [r0, r4]
 8009e86:	f016 0608 	ands.w	r6, r6, #8
 8009e8a:	d1f8      	bne.n	8009e7e <_strtol_l.constprop.0+0x22>
 8009e8c:	2c2d      	cmp	r4, #45	@ 0x2d
 8009e8e:	d12d      	bne.n	8009eec <_strtol_l.constprop.0+0x90>
 8009e90:	782c      	ldrb	r4, [r5, #0]
 8009e92:	2601      	movs	r6, #1
 8009e94:	1c95      	adds	r5, r2, #2
 8009e96:	f033 0210 	bics.w	r2, r3, #16
 8009e9a:	d109      	bne.n	8009eb0 <_strtol_l.constprop.0+0x54>
 8009e9c:	2c30      	cmp	r4, #48	@ 0x30
 8009e9e:	d12a      	bne.n	8009ef6 <_strtol_l.constprop.0+0x9a>
 8009ea0:	782a      	ldrb	r2, [r5, #0]
 8009ea2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009ea6:	2a58      	cmp	r2, #88	@ 0x58
 8009ea8:	d125      	bne.n	8009ef6 <_strtol_l.constprop.0+0x9a>
 8009eaa:	786c      	ldrb	r4, [r5, #1]
 8009eac:	2310      	movs	r3, #16
 8009eae:	3502      	adds	r5, #2
 8009eb0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009eb4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009eb8:	2200      	movs	r2, #0
 8009eba:	fbbc f9f3 	udiv	r9, ip, r3
 8009ebe:	4610      	mov	r0, r2
 8009ec0:	fb03 ca19 	mls	sl, r3, r9, ip
 8009ec4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009ec8:	2f09      	cmp	r7, #9
 8009eca:	d81b      	bhi.n	8009f04 <_strtol_l.constprop.0+0xa8>
 8009ecc:	463c      	mov	r4, r7
 8009ece:	42a3      	cmp	r3, r4
 8009ed0:	dd27      	ble.n	8009f22 <_strtol_l.constprop.0+0xc6>
 8009ed2:	1c57      	adds	r7, r2, #1
 8009ed4:	d007      	beq.n	8009ee6 <_strtol_l.constprop.0+0x8a>
 8009ed6:	4581      	cmp	r9, r0
 8009ed8:	d320      	bcc.n	8009f1c <_strtol_l.constprop.0+0xc0>
 8009eda:	d101      	bne.n	8009ee0 <_strtol_l.constprop.0+0x84>
 8009edc:	45a2      	cmp	sl, r4
 8009ede:	db1d      	blt.n	8009f1c <_strtol_l.constprop.0+0xc0>
 8009ee0:	fb00 4003 	mla	r0, r0, r3, r4
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009eea:	e7eb      	b.n	8009ec4 <_strtol_l.constprop.0+0x68>
 8009eec:	2c2b      	cmp	r4, #43	@ 0x2b
 8009eee:	bf04      	itt	eq
 8009ef0:	782c      	ldrbeq	r4, [r5, #0]
 8009ef2:	1c95      	addeq	r5, r2, #2
 8009ef4:	e7cf      	b.n	8009e96 <_strtol_l.constprop.0+0x3a>
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d1da      	bne.n	8009eb0 <_strtol_l.constprop.0+0x54>
 8009efa:	2c30      	cmp	r4, #48	@ 0x30
 8009efc:	bf0c      	ite	eq
 8009efe:	2308      	moveq	r3, #8
 8009f00:	230a      	movne	r3, #10
 8009f02:	e7d5      	b.n	8009eb0 <_strtol_l.constprop.0+0x54>
 8009f04:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009f08:	2f19      	cmp	r7, #25
 8009f0a:	d801      	bhi.n	8009f10 <_strtol_l.constprop.0+0xb4>
 8009f0c:	3c37      	subs	r4, #55	@ 0x37
 8009f0e:	e7de      	b.n	8009ece <_strtol_l.constprop.0+0x72>
 8009f10:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009f14:	2f19      	cmp	r7, #25
 8009f16:	d804      	bhi.n	8009f22 <_strtol_l.constprop.0+0xc6>
 8009f18:	3c57      	subs	r4, #87	@ 0x57
 8009f1a:	e7d8      	b.n	8009ece <_strtol_l.constprop.0+0x72>
 8009f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f20:	e7e1      	b.n	8009ee6 <_strtol_l.constprop.0+0x8a>
 8009f22:	1c53      	adds	r3, r2, #1
 8009f24:	d108      	bne.n	8009f38 <_strtol_l.constprop.0+0xdc>
 8009f26:	2322      	movs	r3, #34	@ 0x22
 8009f28:	f8ce 3000 	str.w	r3, [lr]
 8009f2c:	4660      	mov	r0, ip
 8009f2e:	f1b8 0f00 	cmp.w	r8, #0
 8009f32:	d0a0      	beq.n	8009e76 <_strtol_l.constprop.0+0x1a>
 8009f34:	1e69      	subs	r1, r5, #1
 8009f36:	e006      	b.n	8009f46 <_strtol_l.constprop.0+0xea>
 8009f38:	b106      	cbz	r6, 8009f3c <_strtol_l.constprop.0+0xe0>
 8009f3a:	4240      	negs	r0, r0
 8009f3c:	f1b8 0f00 	cmp.w	r8, #0
 8009f40:	d099      	beq.n	8009e76 <_strtol_l.constprop.0+0x1a>
 8009f42:	2a00      	cmp	r2, #0
 8009f44:	d1f6      	bne.n	8009f34 <_strtol_l.constprop.0+0xd8>
 8009f46:	f8c8 1000 	str.w	r1, [r8]
 8009f4a:	e794      	b.n	8009e76 <_strtol_l.constprop.0+0x1a>
 8009f4c:	08010831 	.word	0x08010831

08009f50 <_strtol_r>:
 8009f50:	f7ff bf84 	b.w	8009e5c <_strtol_l.constprop.0>

08009f54 <strtol>:
 8009f54:	4613      	mov	r3, r2
 8009f56:	460a      	mov	r2, r1
 8009f58:	4601      	mov	r1, r0
 8009f5a:	4802      	ldr	r0, [pc, #8]	@ (8009f64 <strtol+0x10>)
 8009f5c:	6800      	ldr	r0, [r0, #0]
 8009f5e:	f7ff bf7d 	b.w	8009e5c <_strtol_l.constprop.0>
 8009f62:	bf00      	nop
 8009f64:	2000019c 	.word	0x2000019c

08009f68 <__cvt>:
 8009f68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f6c:	ec57 6b10 	vmov	r6, r7, d0
 8009f70:	2f00      	cmp	r7, #0
 8009f72:	460c      	mov	r4, r1
 8009f74:	4619      	mov	r1, r3
 8009f76:	463b      	mov	r3, r7
 8009f78:	bfbb      	ittet	lt
 8009f7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009f7e:	461f      	movlt	r7, r3
 8009f80:	2300      	movge	r3, #0
 8009f82:	232d      	movlt	r3, #45	@ 0x2d
 8009f84:	700b      	strb	r3, [r1, #0]
 8009f86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009f8c:	4691      	mov	r9, r2
 8009f8e:	f023 0820 	bic.w	r8, r3, #32
 8009f92:	bfbc      	itt	lt
 8009f94:	4632      	movlt	r2, r6
 8009f96:	4616      	movlt	r6, r2
 8009f98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009f9c:	d005      	beq.n	8009faa <__cvt+0x42>
 8009f9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009fa2:	d100      	bne.n	8009fa6 <__cvt+0x3e>
 8009fa4:	3401      	adds	r4, #1
 8009fa6:	2102      	movs	r1, #2
 8009fa8:	e000      	b.n	8009fac <__cvt+0x44>
 8009faa:	2103      	movs	r1, #3
 8009fac:	ab03      	add	r3, sp, #12
 8009fae:	9301      	str	r3, [sp, #4]
 8009fb0:	ab02      	add	r3, sp, #8
 8009fb2:	9300      	str	r3, [sp, #0]
 8009fb4:	ec47 6b10 	vmov	d0, r6, r7
 8009fb8:	4653      	mov	r3, sl
 8009fba:	4622      	mov	r2, r4
 8009fbc:	f001 ff00 	bl	800bdc0 <_dtoa_r>
 8009fc0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009fc4:	4605      	mov	r5, r0
 8009fc6:	d119      	bne.n	8009ffc <__cvt+0x94>
 8009fc8:	f019 0f01 	tst.w	r9, #1
 8009fcc:	d00e      	beq.n	8009fec <__cvt+0x84>
 8009fce:	eb00 0904 	add.w	r9, r0, r4
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	4630      	mov	r0, r6
 8009fd8:	4639      	mov	r1, r7
 8009fda:	f7f6 fd85 	bl	8000ae8 <__aeabi_dcmpeq>
 8009fde:	b108      	cbz	r0, 8009fe4 <__cvt+0x7c>
 8009fe0:	f8cd 900c 	str.w	r9, [sp, #12]
 8009fe4:	2230      	movs	r2, #48	@ 0x30
 8009fe6:	9b03      	ldr	r3, [sp, #12]
 8009fe8:	454b      	cmp	r3, r9
 8009fea:	d31e      	bcc.n	800a02a <__cvt+0xc2>
 8009fec:	9b03      	ldr	r3, [sp, #12]
 8009fee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ff0:	1b5b      	subs	r3, r3, r5
 8009ff2:	4628      	mov	r0, r5
 8009ff4:	6013      	str	r3, [r2, #0]
 8009ff6:	b004      	add	sp, #16
 8009ff8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ffc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a000:	eb00 0904 	add.w	r9, r0, r4
 800a004:	d1e5      	bne.n	8009fd2 <__cvt+0x6a>
 800a006:	7803      	ldrb	r3, [r0, #0]
 800a008:	2b30      	cmp	r3, #48	@ 0x30
 800a00a:	d10a      	bne.n	800a022 <__cvt+0xba>
 800a00c:	2200      	movs	r2, #0
 800a00e:	2300      	movs	r3, #0
 800a010:	4630      	mov	r0, r6
 800a012:	4639      	mov	r1, r7
 800a014:	f7f6 fd68 	bl	8000ae8 <__aeabi_dcmpeq>
 800a018:	b918      	cbnz	r0, 800a022 <__cvt+0xba>
 800a01a:	f1c4 0401 	rsb	r4, r4, #1
 800a01e:	f8ca 4000 	str.w	r4, [sl]
 800a022:	f8da 3000 	ldr.w	r3, [sl]
 800a026:	4499      	add	r9, r3
 800a028:	e7d3      	b.n	8009fd2 <__cvt+0x6a>
 800a02a:	1c59      	adds	r1, r3, #1
 800a02c:	9103      	str	r1, [sp, #12]
 800a02e:	701a      	strb	r2, [r3, #0]
 800a030:	e7d9      	b.n	8009fe6 <__cvt+0x7e>

0800a032 <__exponent>:
 800a032:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a034:	2900      	cmp	r1, #0
 800a036:	bfba      	itte	lt
 800a038:	4249      	neglt	r1, r1
 800a03a:	232d      	movlt	r3, #45	@ 0x2d
 800a03c:	232b      	movge	r3, #43	@ 0x2b
 800a03e:	2909      	cmp	r1, #9
 800a040:	7002      	strb	r2, [r0, #0]
 800a042:	7043      	strb	r3, [r0, #1]
 800a044:	dd29      	ble.n	800a09a <__exponent+0x68>
 800a046:	f10d 0307 	add.w	r3, sp, #7
 800a04a:	461d      	mov	r5, r3
 800a04c:	270a      	movs	r7, #10
 800a04e:	461a      	mov	r2, r3
 800a050:	fbb1 f6f7 	udiv	r6, r1, r7
 800a054:	fb07 1416 	mls	r4, r7, r6, r1
 800a058:	3430      	adds	r4, #48	@ 0x30
 800a05a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a05e:	460c      	mov	r4, r1
 800a060:	2c63      	cmp	r4, #99	@ 0x63
 800a062:	f103 33ff 	add.w	r3, r3, #4294967295
 800a066:	4631      	mov	r1, r6
 800a068:	dcf1      	bgt.n	800a04e <__exponent+0x1c>
 800a06a:	3130      	adds	r1, #48	@ 0x30
 800a06c:	1e94      	subs	r4, r2, #2
 800a06e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a072:	1c41      	adds	r1, r0, #1
 800a074:	4623      	mov	r3, r4
 800a076:	42ab      	cmp	r3, r5
 800a078:	d30a      	bcc.n	800a090 <__exponent+0x5e>
 800a07a:	f10d 0309 	add.w	r3, sp, #9
 800a07e:	1a9b      	subs	r3, r3, r2
 800a080:	42ac      	cmp	r4, r5
 800a082:	bf88      	it	hi
 800a084:	2300      	movhi	r3, #0
 800a086:	3302      	adds	r3, #2
 800a088:	4403      	add	r3, r0
 800a08a:	1a18      	subs	r0, r3, r0
 800a08c:	b003      	add	sp, #12
 800a08e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a090:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a094:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a098:	e7ed      	b.n	800a076 <__exponent+0x44>
 800a09a:	2330      	movs	r3, #48	@ 0x30
 800a09c:	3130      	adds	r1, #48	@ 0x30
 800a09e:	7083      	strb	r3, [r0, #2]
 800a0a0:	70c1      	strb	r1, [r0, #3]
 800a0a2:	1d03      	adds	r3, r0, #4
 800a0a4:	e7f1      	b.n	800a08a <__exponent+0x58>
	...

0800a0a8 <_printf_float>:
 800a0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ac:	b08d      	sub	sp, #52	@ 0x34
 800a0ae:	460c      	mov	r4, r1
 800a0b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a0b4:	4616      	mov	r6, r2
 800a0b6:	461f      	mov	r7, r3
 800a0b8:	4605      	mov	r5, r0
 800a0ba:	f001 fd47 	bl	800bb4c <_localeconv_r>
 800a0be:	6803      	ldr	r3, [r0, #0]
 800a0c0:	9304      	str	r3, [sp, #16]
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f7f6 f8e4 	bl	8000290 <strlen>
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0cc:	f8d8 3000 	ldr.w	r3, [r8]
 800a0d0:	9005      	str	r0, [sp, #20]
 800a0d2:	3307      	adds	r3, #7
 800a0d4:	f023 0307 	bic.w	r3, r3, #7
 800a0d8:	f103 0208 	add.w	r2, r3, #8
 800a0dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a0e0:	f8d4 b000 	ldr.w	fp, [r4]
 800a0e4:	f8c8 2000 	str.w	r2, [r8]
 800a0e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a0ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a0f0:	9307      	str	r3, [sp, #28]
 800a0f2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a0f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a0fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a0fe:	4b9c      	ldr	r3, [pc, #624]	@ (800a370 <_printf_float+0x2c8>)
 800a100:	f04f 32ff 	mov.w	r2, #4294967295
 800a104:	f7f6 fd22 	bl	8000b4c <__aeabi_dcmpun>
 800a108:	bb70      	cbnz	r0, 800a168 <_printf_float+0xc0>
 800a10a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a10e:	4b98      	ldr	r3, [pc, #608]	@ (800a370 <_printf_float+0x2c8>)
 800a110:	f04f 32ff 	mov.w	r2, #4294967295
 800a114:	f7f6 fcfc 	bl	8000b10 <__aeabi_dcmple>
 800a118:	bb30      	cbnz	r0, 800a168 <_printf_float+0xc0>
 800a11a:	2200      	movs	r2, #0
 800a11c:	2300      	movs	r3, #0
 800a11e:	4640      	mov	r0, r8
 800a120:	4649      	mov	r1, r9
 800a122:	f7f6 fceb 	bl	8000afc <__aeabi_dcmplt>
 800a126:	b110      	cbz	r0, 800a12e <_printf_float+0x86>
 800a128:	232d      	movs	r3, #45	@ 0x2d
 800a12a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a12e:	4a91      	ldr	r2, [pc, #580]	@ (800a374 <_printf_float+0x2cc>)
 800a130:	4b91      	ldr	r3, [pc, #580]	@ (800a378 <_printf_float+0x2d0>)
 800a132:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a136:	bf94      	ite	ls
 800a138:	4690      	movls	r8, r2
 800a13a:	4698      	movhi	r8, r3
 800a13c:	2303      	movs	r3, #3
 800a13e:	6123      	str	r3, [r4, #16]
 800a140:	f02b 0304 	bic.w	r3, fp, #4
 800a144:	6023      	str	r3, [r4, #0]
 800a146:	f04f 0900 	mov.w	r9, #0
 800a14a:	9700      	str	r7, [sp, #0]
 800a14c:	4633      	mov	r3, r6
 800a14e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a150:	4621      	mov	r1, r4
 800a152:	4628      	mov	r0, r5
 800a154:	f000 f9d2 	bl	800a4fc <_printf_common>
 800a158:	3001      	adds	r0, #1
 800a15a:	f040 808d 	bne.w	800a278 <_printf_float+0x1d0>
 800a15e:	f04f 30ff 	mov.w	r0, #4294967295
 800a162:	b00d      	add	sp, #52	@ 0x34
 800a164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a168:	4642      	mov	r2, r8
 800a16a:	464b      	mov	r3, r9
 800a16c:	4640      	mov	r0, r8
 800a16e:	4649      	mov	r1, r9
 800a170:	f7f6 fcec 	bl	8000b4c <__aeabi_dcmpun>
 800a174:	b140      	cbz	r0, 800a188 <_printf_float+0xe0>
 800a176:	464b      	mov	r3, r9
 800a178:	2b00      	cmp	r3, #0
 800a17a:	bfbc      	itt	lt
 800a17c:	232d      	movlt	r3, #45	@ 0x2d
 800a17e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a182:	4a7e      	ldr	r2, [pc, #504]	@ (800a37c <_printf_float+0x2d4>)
 800a184:	4b7e      	ldr	r3, [pc, #504]	@ (800a380 <_printf_float+0x2d8>)
 800a186:	e7d4      	b.n	800a132 <_printf_float+0x8a>
 800a188:	6863      	ldr	r3, [r4, #4]
 800a18a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a18e:	9206      	str	r2, [sp, #24]
 800a190:	1c5a      	adds	r2, r3, #1
 800a192:	d13b      	bne.n	800a20c <_printf_float+0x164>
 800a194:	2306      	movs	r3, #6
 800a196:	6063      	str	r3, [r4, #4]
 800a198:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a19c:	2300      	movs	r3, #0
 800a19e:	6022      	str	r2, [r4, #0]
 800a1a0:	9303      	str	r3, [sp, #12]
 800a1a2:	ab0a      	add	r3, sp, #40	@ 0x28
 800a1a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a1a8:	ab09      	add	r3, sp, #36	@ 0x24
 800a1aa:	9300      	str	r3, [sp, #0]
 800a1ac:	6861      	ldr	r1, [r4, #4]
 800a1ae:	ec49 8b10 	vmov	d0, r8, r9
 800a1b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	f7ff fed6 	bl	8009f68 <__cvt>
 800a1bc:	9b06      	ldr	r3, [sp, #24]
 800a1be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a1c0:	2b47      	cmp	r3, #71	@ 0x47
 800a1c2:	4680      	mov	r8, r0
 800a1c4:	d129      	bne.n	800a21a <_printf_float+0x172>
 800a1c6:	1cc8      	adds	r0, r1, #3
 800a1c8:	db02      	blt.n	800a1d0 <_printf_float+0x128>
 800a1ca:	6863      	ldr	r3, [r4, #4]
 800a1cc:	4299      	cmp	r1, r3
 800a1ce:	dd41      	ble.n	800a254 <_printf_float+0x1ac>
 800a1d0:	f1aa 0a02 	sub.w	sl, sl, #2
 800a1d4:	fa5f fa8a 	uxtb.w	sl, sl
 800a1d8:	3901      	subs	r1, #1
 800a1da:	4652      	mov	r2, sl
 800a1dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a1e0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a1e2:	f7ff ff26 	bl	800a032 <__exponent>
 800a1e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1e8:	1813      	adds	r3, r2, r0
 800a1ea:	2a01      	cmp	r2, #1
 800a1ec:	4681      	mov	r9, r0
 800a1ee:	6123      	str	r3, [r4, #16]
 800a1f0:	dc02      	bgt.n	800a1f8 <_printf_float+0x150>
 800a1f2:	6822      	ldr	r2, [r4, #0]
 800a1f4:	07d2      	lsls	r2, r2, #31
 800a1f6:	d501      	bpl.n	800a1fc <_printf_float+0x154>
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	6123      	str	r3, [r4, #16]
 800a1fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a200:	2b00      	cmp	r3, #0
 800a202:	d0a2      	beq.n	800a14a <_printf_float+0xa2>
 800a204:	232d      	movs	r3, #45	@ 0x2d
 800a206:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a20a:	e79e      	b.n	800a14a <_printf_float+0xa2>
 800a20c:	9a06      	ldr	r2, [sp, #24]
 800a20e:	2a47      	cmp	r2, #71	@ 0x47
 800a210:	d1c2      	bne.n	800a198 <_printf_float+0xf0>
 800a212:	2b00      	cmp	r3, #0
 800a214:	d1c0      	bne.n	800a198 <_printf_float+0xf0>
 800a216:	2301      	movs	r3, #1
 800a218:	e7bd      	b.n	800a196 <_printf_float+0xee>
 800a21a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a21e:	d9db      	bls.n	800a1d8 <_printf_float+0x130>
 800a220:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a224:	d118      	bne.n	800a258 <_printf_float+0x1b0>
 800a226:	2900      	cmp	r1, #0
 800a228:	6863      	ldr	r3, [r4, #4]
 800a22a:	dd0b      	ble.n	800a244 <_printf_float+0x19c>
 800a22c:	6121      	str	r1, [r4, #16]
 800a22e:	b913      	cbnz	r3, 800a236 <_printf_float+0x18e>
 800a230:	6822      	ldr	r2, [r4, #0]
 800a232:	07d0      	lsls	r0, r2, #31
 800a234:	d502      	bpl.n	800a23c <_printf_float+0x194>
 800a236:	3301      	adds	r3, #1
 800a238:	440b      	add	r3, r1
 800a23a:	6123      	str	r3, [r4, #16]
 800a23c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a23e:	f04f 0900 	mov.w	r9, #0
 800a242:	e7db      	b.n	800a1fc <_printf_float+0x154>
 800a244:	b913      	cbnz	r3, 800a24c <_printf_float+0x1a4>
 800a246:	6822      	ldr	r2, [r4, #0]
 800a248:	07d2      	lsls	r2, r2, #31
 800a24a:	d501      	bpl.n	800a250 <_printf_float+0x1a8>
 800a24c:	3302      	adds	r3, #2
 800a24e:	e7f4      	b.n	800a23a <_printf_float+0x192>
 800a250:	2301      	movs	r3, #1
 800a252:	e7f2      	b.n	800a23a <_printf_float+0x192>
 800a254:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a258:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a25a:	4299      	cmp	r1, r3
 800a25c:	db05      	blt.n	800a26a <_printf_float+0x1c2>
 800a25e:	6823      	ldr	r3, [r4, #0]
 800a260:	6121      	str	r1, [r4, #16]
 800a262:	07d8      	lsls	r0, r3, #31
 800a264:	d5ea      	bpl.n	800a23c <_printf_float+0x194>
 800a266:	1c4b      	adds	r3, r1, #1
 800a268:	e7e7      	b.n	800a23a <_printf_float+0x192>
 800a26a:	2900      	cmp	r1, #0
 800a26c:	bfd4      	ite	le
 800a26e:	f1c1 0202 	rsble	r2, r1, #2
 800a272:	2201      	movgt	r2, #1
 800a274:	4413      	add	r3, r2
 800a276:	e7e0      	b.n	800a23a <_printf_float+0x192>
 800a278:	6823      	ldr	r3, [r4, #0]
 800a27a:	055a      	lsls	r2, r3, #21
 800a27c:	d407      	bmi.n	800a28e <_printf_float+0x1e6>
 800a27e:	6923      	ldr	r3, [r4, #16]
 800a280:	4642      	mov	r2, r8
 800a282:	4631      	mov	r1, r6
 800a284:	4628      	mov	r0, r5
 800a286:	47b8      	blx	r7
 800a288:	3001      	adds	r0, #1
 800a28a:	d12b      	bne.n	800a2e4 <_printf_float+0x23c>
 800a28c:	e767      	b.n	800a15e <_printf_float+0xb6>
 800a28e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a292:	f240 80dd 	bls.w	800a450 <_printf_float+0x3a8>
 800a296:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a29a:	2200      	movs	r2, #0
 800a29c:	2300      	movs	r3, #0
 800a29e:	f7f6 fc23 	bl	8000ae8 <__aeabi_dcmpeq>
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	d033      	beq.n	800a30e <_printf_float+0x266>
 800a2a6:	4a37      	ldr	r2, [pc, #220]	@ (800a384 <_printf_float+0x2dc>)
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	4631      	mov	r1, r6
 800a2ac:	4628      	mov	r0, r5
 800a2ae:	47b8      	blx	r7
 800a2b0:	3001      	adds	r0, #1
 800a2b2:	f43f af54 	beq.w	800a15e <_printf_float+0xb6>
 800a2b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a2ba:	4543      	cmp	r3, r8
 800a2bc:	db02      	blt.n	800a2c4 <_printf_float+0x21c>
 800a2be:	6823      	ldr	r3, [r4, #0]
 800a2c0:	07d8      	lsls	r0, r3, #31
 800a2c2:	d50f      	bpl.n	800a2e4 <_printf_float+0x23c>
 800a2c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2c8:	4631      	mov	r1, r6
 800a2ca:	4628      	mov	r0, r5
 800a2cc:	47b8      	blx	r7
 800a2ce:	3001      	adds	r0, #1
 800a2d0:	f43f af45 	beq.w	800a15e <_printf_float+0xb6>
 800a2d4:	f04f 0900 	mov.w	r9, #0
 800a2d8:	f108 38ff 	add.w	r8, r8, #4294967295
 800a2dc:	f104 0a1a 	add.w	sl, r4, #26
 800a2e0:	45c8      	cmp	r8, r9
 800a2e2:	dc09      	bgt.n	800a2f8 <_printf_float+0x250>
 800a2e4:	6823      	ldr	r3, [r4, #0]
 800a2e6:	079b      	lsls	r3, r3, #30
 800a2e8:	f100 8103 	bmi.w	800a4f2 <_printf_float+0x44a>
 800a2ec:	68e0      	ldr	r0, [r4, #12]
 800a2ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a2f0:	4298      	cmp	r0, r3
 800a2f2:	bfb8      	it	lt
 800a2f4:	4618      	movlt	r0, r3
 800a2f6:	e734      	b.n	800a162 <_printf_float+0xba>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	4652      	mov	r2, sl
 800a2fc:	4631      	mov	r1, r6
 800a2fe:	4628      	mov	r0, r5
 800a300:	47b8      	blx	r7
 800a302:	3001      	adds	r0, #1
 800a304:	f43f af2b 	beq.w	800a15e <_printf_float+0xb6>
 800a308:	f109 0901 	add.w	r9, r9, #1
 800a30c:	e7e8      	b.n	800a2e0 <_printf_float+0x238>
 800a30e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a310:	2b00      	cmp	r3, #0
 800a312:	dc39      	bgt.n	800a388 <_printf_float+0x2e0>
 800a314:	4a1b      	ldr	r2, [pc, #108]	@ (800a384 <_printf_float+0x2dc>)
 800a316:	2301      	movs	r3, #1
 800a318:	4631      	mov	r1, r6
 800a31a:	4628      	mov	r0, r5
 800a31c:	47b8      	blx	r7
 800a31e:	3001      	adds	r0, #1
 800a320:	f43f af1d 	beq.w	800a15e <_printf_float+0xb6>
 800a324:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a328:	ea59 0303 	orrs.w	r3, r9, r3
 800a32c:	d102      	bne.n	800a334 <_printf_float+0x28c>
 800a32e:	6823      	ldr	r3, [r4, #0]
 800a330:	07d9      	lsls	r1, r3, #31
 800a332:	d5d7      	bpl.n	800a2e4 <_printf_float+0x23c>
 800a334:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a338:	4631      	mov	r1, r6
 800a33a:	4628      	mov	r0, r5
 800a33c:	47b8      	blx	r7
 800a33e:	3001      	adds	r0, #1
 800a340:	f43f af0d 	beq.w	800a15e <_printf_float+0xb6>
 800a344:	f04f 0a00 	mov.w	sl, #0
 800a348:	f104 0b1a 	add.w	fp, r4, #26
 800a34c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a34e:	425b      	negs	r3, r3
 800a350:	4553      	cmp	r3, sl
 800a352:	dc01      	bgt.n	800a358 <_printf_float+0x2b0>
 800a354:	464b      	mov	r3, r9
 800a356:	e793      	b.n	800a280 <_printf_float+0x1d8>
 800a358:	2301      	movs	r3, #1
 800a35a:	465a      	mov	r2, fp
 800a35c:	4631      	mov	r1, r6
 800a35e:	4628      	mov	r0, r5
 800a360:	47b8      	blx	r7
 800a362:	3001      	adds	r0, #1
 800a364:	f43f aefb 	beq.w	800a15e <_printf_float+0xb6>
 800a368:	f10a 0a01 	add.w	sl, sl, #1
 800a36c:	e7ee      	b.n	800a34c <_printf_float+0x2a4>
 800a36e:	bf00      	nop
 800a370:	7fefffff 	.word	0x7fefffff
 800a374:	08010931 	.word	0x08010931
 800a378:	08010935 	.word	0x08010935
 800a37c:	08010939 	.word	0x08010939
 800a380:	0801093d 	.word	0x0801093d
 800a384:	08010c87 	.word	0x08010c87
 800a388:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a38a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a38e:	4553      	cmp	r3, sl
 800a390:	bfa8      	it	ge
 800a392:	4653      	movge	r3, sl
 800a394:	2b00      	cmp	r3, #0
 800a396:	4699      	mov	r9, r3
 800a398:	dc36      	bgt.n	800a408 <_printf_float+0x360>
 800a39a:	f04f 0b00 	mov.w	fp, #0
 800a39e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a3a2:	f104 021a 	add.w	r2, r4, #26
 800a3a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a3a8:	9306      	str	r3, [sp, #24]
 800a3aa:	eba3 0309 	sub.w	r3, r3, r9
 800a3ae:	455b      	cmp	r3, fp
 800a3b0:	dc31      	bgt.n	800a416 <_printf_float+0x36e>
 800a3b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3b4:	459a      	cmp	sl, r3
 800a3b6:	dc3a      	bgt.n	800a42e <_printf_float+0x386>
 800a3b8:	6823      	ldr	r3, [r4, #0]
 800a3ba:	07da      	lsls	r2, r3, #31
 800a3bc:	d437      	bmi.n	800a42e <_printf_float+0x386>
 800a3be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3c0:	ebaa 0903 	sub.w	r9, sl, r3
 800a3c4:	9b06      	ldr	r3, [sp, #24]
 800a3c6:	ebaa 0303 	sub.w	r3, sl, r3
 800a3ca:	4599      	cmp	r9, r3
 800a3cc:	bfa8      	it	ge
 800a3ce:	4699      	movge	r9, r3
 800a3d0:	f1b9 0f00 	cmp.w	r9, #0
 800a3d4:	dc33      	bgt.n	800a43e <_printf_float+0x396>
 800a3d6:	f04f 0800 	mov.w	r8, #0
 800a3da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a3de:	f104 0b1a 	add.w	fp, r4, #26
 800a3e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3e4:	ebaa 0303 	sub.w	r3, sl, r3
 800a3e8:	eba3 0309 	sub.w	r3, r3, r9
 800a3ec:	4543      	cmp	r3, r8
 800a3ee:	f77f af79 	ble.w	800a2e4 <_printf_float+0x23c>
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	465a      	mov	r2, fp
 800a3f6:	4631      	mov	r1, r6
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	47b8      	blx	r7
 800a3fc:	3001      	adds	r0, #1
 800a3fe:	f43f aeae 	beq.w	800a15e <_printf_float+0xb6>
 800a402:	f108 0801 	add.w	r8, r8, #1
 800a406:	e7ec      	b.n	800a3e2 <_printf_float+0x33a>
 800a408:	4642      	mov	r2, r8
 800a40a:	4631      	mov	r1, r6
 800a40c:	4628      	mov	r0, r5
 800a40e:	47b8      	blx	r7
 800a410:	3001      	adds	r0, #1
 800a412:	d1c2      	bne.n	800a39a <_printf_float+0x2f2>
 800a414:	e6a3      	b.n	800a15e <_printf_float+0xb6>
 800a416:	2301      	movs	r3, #1
 800a418:	4631      	mov	r1, r6
 800a41a:	4628      	mov	r0, r5
 800a41c:	9206      	str	r2, [sp, #24]
 800a41e:	47b8      	blx	r7
 800a420:	3001      	adds	r0, #1
 800a422:	f43f ae9c 	beq.w	800a15e <_printf_float+0xb6>
 800a426:	9a06      	ldr	r2, [sp, #24]
 800a428:	f10b 0b01 	add.w	fp, fp, #1
 800a42c:	e7bb      	b.n	800a3a6 <_printf_float+0x2fe>
 800a42e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a432:	4631      	mov	r1, r6
 800a434:	4628      	mov	r0, r5
 800a436:	47b8      	blx	r7
 800a438:	3001      	adds	r0, #1
 800a43a:	d1c0      	bne.n	800a3be <_printf_float+0x316>
 800a43c:	e68f      	b.n	800a15e <_printf_float+0xb6>
 800a43e:	9a06      	ldr	r2, [sp, #24]
 800a440:	464b      	mov	r3, r9
 800a442:	4442      	add	r2, r8
 800a444:	4631      	mov	r1, r6
 800a446:	4628      	mov	r0, r5
 800a448:	47b8      	blx	r7
 800a44a:	3001      	adds	r0, #1
 800a44c:	d1c3      	bne.n	800a3d6 <_printf_float+0x32e>
 800a44e:	e686      	b.n	800a15e <_printf_float+0xb6>
 800a450:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a454:	f1ba 0f01 	cmp.w	sl, #1
 800a458:	dc01      	bgt.n	800a45e <_printf_float+0x3b6>
 800a45a:	07db      	lsls	r3, r3, #31
 800a45c:	d536      	bpl.n	800a4cc <_printf_float+0x424>
 800a45e:	2301      	movs	r3, #1
 800a460:	4642      	mov	r2, r8
 800a462:	4631      	mov	r1, r6
 800a464:	4628      	mov	r0, r5
 800a466:	47b8      	blx	r7
 800a468:	3001      	adds	r0, #1
 800a46a:	f43f ae78 	beq.w	800a15e <_printf_float+0xb6>
 800a46e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a472:	4631      	mov	r1, r6
 800a474:	4628      	mov	r0, r5
 800a476:	47b8      	blx	r7
 800a478:	3001      	adds	r0, #1
 800a47a:	f43f ae70 	beq.w	800a15e <_printf_float+0xb6>
 800a47e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a482:	2200      	movs	r2, #0
 800a484:	2300      	movs	r3, #0
 800a486:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a48a:	f7f6 fb2d 	bl	8000ae8 <__aeabi_dcmpeq>
 800a48e:	b9c0      	cbnz	r0, 800a4c2 <_printf_float+0x41a>
 800a490:	4653      	mov	r3, sl
 800a492:	f108 0201 	add.w	r2, r8, #1
 800a496:	4631      	mov	r1, r6
 800a498:	4628      	mov	r0, r5
 800a49a:	47b8      	blx	r7
 800a49c:	3001      	adds	r0, #1
 800a49e:	d10c      	bne.n	800a4ba <_printf_float+0x412>
 800a4a0:	e65d      	b.n	800a15e <_printf_float+0xb6>
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	465a      	mov	r2, fp
 800a4a6:	4631      	mov	r1, r6
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	47b8      	blx	r7
 800a4ac:	3001      	adds	r0, #1
 800a4ae:	f43f ae56 	beq.w	800a15e <_printf_float+0xb6>
 800a4b2:	f108 0801 	add.w	r8, r8, #1
 800a4b6:	45d0      	cmp	r8, sl
 800a4b8:	dbf3      	blt.n	800a4a2 <_printf_float+0x3fa>
 800a4ba:	464b      	mov	r3, r9
 800a4bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a4c0:	e6df      	b.n	800a282 <_printf_float+0x1da>
 800a4c2:	f04f 0800 	mov.w	r8, #0
 800a4c6:	f104 0b1a 	add.w	fp, r4, #26
 800a4ca:	e7f4      	b.n	800a4b6 <_printf_float+0x40e>
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	4642      	mov	r2, r8
 800a4d0:	e7e1      	b.n	800a496 <_printf_float+0x3ee>
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	464a      	mov	r2, r9
 800a4d6:	4631      	mov	r1, r6
 800a4d8:	4628      	mov	r0, r5
 800a4da:	47b8      	blx	r7
 800a4dc:	3001      	adds	r0, #1
 800a4de:	f43f ae3e 	beq.w	800a15e <_printf_float+0xb6>
 800a4e2:	f108 0801 	add.w	r8, r8, #1
 800a4e6:	68e3      	ldr	r3, [r4, #12]
 800a4e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a4ea:	1a5b      	subs	r3, r3, r1
 800a4ec:	4543      	cmp	r3, r8
 800a4ee:	dcf0      	bgt.n	800a4d2 <_printf_float+0x42a>
 800a4f0:	e6fc      	b.n	800a2ec <_printf_float+0x244>
 800a4f2:	f04f 0800 	mov.w	r8, #0
 800a4f6:	f104 0919 	add.w	r9, r4, #25
 800a4fa:	e7f4      	b.n	800a4e6 <_printf_float+0x43e>

0800a4fc <_printf_common>:
 800a4fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a500:	4616      	mov	r6, r2
 800a502:	4698      	mov	r8, r3
 800a504:	688a      	ldr	r2, [r1, #8]
 800a506:	690b      	ldr	r3, [r1, #16]
 800a508:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a50c:	4293      	cmp	r3, r2
 800a50e:	bfb8      	it	lt
 800a510:	4613      	movlt	r3, r2
 800a512:	6033      	str	r3, [r6, #0]
 800a514:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a518:	4607      	mov	r7, r0
 800a51a:	460c      	mov	r4, r1
 800a51c:	b10a      	cbz	r2, 800a522 <_printf_common+0x26>
 800a51e:	3301      	adds	r3, #1
 800a520:	6033      	str	r3, [r6, #0]
 800a522:	6823      	ldr	r3, [r4, #0]
 800a524:	0699      	lsls	r1, r3, #26
 800a526:	bf42      	ittt	mi
 800a528:	6833      	ldrmi	r3, [r6, #0]
 800a52a:	3302      	addmi	r3, #2
 800a52c:	6033      	strmi	r3, [r6, #0]
 800a52e:	6825      	ldr	r5, [r4, #0]
 800a530:	f015 0506 	ands.w	r5, r5, #6
 800a534:	d106      	bne.n	800a544 <_printf_common+0x48>
 800a536:	f104 0a19 	add.w	sl, r4, #25
 800a53a:	68e3      	ldr	r3, [r4, #12]
 800a53c:	6832      	ldr	r2, [r6, #0]
 800a53e:	1a9b      	subs	r3, r3, r2
 800a540:	42ab      	cmp	r3, r5
 800a542:	dc26      	bgt.n	800a592 <_printf_common+0x96>
 800a544:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a548:	6822      	ldr	r2, [r4, #0]
 800a54a:	3b00      	subs	r3, #0
 800a54c:	bf18      	it	ne
 800a54e:	2301      	movne	r3, #1
 800a550:	0692      	lsls	r2, r2, #26
 800a552:	d42b      	bmi.n	800a5ac <_printf_common+0xb0>
 800a554:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a558:	4641      	mov	r1, r8
 800a55a:	4638      	mov	r0, r7
 800a55c:	47c8      	blx	r9
 800a55e:	3001      	adds	r0, #1
 800a560:	d01e      	beq.n	800a5a0 <_printf_common+0xa4>
 800a562:	6823      	ldr	r3, [r4, #0]
 800a564:	6922      	ldr	r2, [r4, #16]
 800a566:	f003 0306 	and.w	r3, r3, #6
 800a56a:	2b04      	cmp	r3, #4
 800a56c:	bf02      	ittt	eq
 800a56e:	68e5      	ldreq	r5, [r4, #12]
 800a570:	6833      	ldreq	r3, [r6, #0]
 800a572:	1aed      	subeq	r5, r5, r3
 800a574:	68a3      	ldr	r3, [r4, #8]
 800a576:	bf0c      	ite	eq
 800a578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a57c:	2500      	movne	r5, #0
 800a57e:	4293      	cmp	r3, r2
 800a580:	bfc4      	itt	gt
 800a582:	1a9b      	subgt	r3, r3, r2
 800a584:	18ed      	addgt	r5, r5, r3
 800a586:	2600      	movs	r6, #0
 800a588:	341a      	adds	r4, #26
 800a58a:	42b5      	cmp	r5, r6
 800a58c:	d11a      	bne.n	800a5c4 <_printf_common+0xc8>
 800a58e:	2000      	movs	r0, #0
 800a590:	e008      	b.n	800a5a4 <_printf_common+0xa8>
 800a592:	2301      	movs	r3, #1
 800a594:	4652      	mov	r2, sl
 800a596:	4641      	mov	r1, r8
 800a598:	4638      	mov	r0, r7
 800a59a:	47c8      	blx	r9
 800a59c:	3001      	adds	r0, #1
 800a59e:	d103      	bne.n	800a5a8 <_printf_common+0xac>
 800a5a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5a8:	3501      	adds	r5, #1
 800a5aa:	e7c6      	b.n	800a53a <_printf_common+0x3e>
 800a5ac:	18e1      	adds	r1, r4, r3
 800a5ae:	1c5a      	adds	r2, r3, #1
 800a5b0:	2030      	movs	r0, #48	@ 0x30
 800a5b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a5b6:	4422      	add	r2, r4
 800a5b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a5bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a5c0:	3302      	adds	r3, #2
 800a5c2:	e7c7      	b.n	800a554 <_printf_common+0x58>
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	4622      	mov	r2, r4
 800a5c8:	4641      	mov	r1, r8
 800a5ca:	4638      	mov	r0, r7
 800a5cc:	47c8      	blx	r9
 800a5ce:	3001      	adds	r0, #1
 800a5d0:	d0e6      	beq.n	800a5a0 <_printf_common+0xa4>
 800a5d2:	3601      	adds	r6, #1
 800a5d4:	e7d9      	b.n	800a58a <_printf_common+0x8e>
	...

0800a5d8 <_printf_i>:
 800a5d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5dc:	7e0f      	ldrb	r7, [r1, #24]
 800a5de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a5e0:	2f78      	cmp	r7, #120	@ 0x78
 800a5e2:	4691      	mov	r9, r2
 800a5e4:	4680      	mov	r8, r0
 800a5e6:	460c      	mov	r4, r1
 800a5e8:	469a      	mov	sl, r3
 800a5ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a5ee:	d807      	bhi.n	800a600 <_printf_i+0x28>
 800a5f0:	2f62      	cmp	r7, #98	@ 0x62
 800a5f2:	d80a      	bhi.n	800a60a <_printf_i+0x32>
 800a5f4:	2f00      	cmp	r7, #0
 800a5f6:	f000 80d2 	beq.w	800a79e <_printf_i+0x1c6>
 800a5fa:	2f58      	cmp	r7, #88	@ 0x58
 800a5fc:	f000 80b9 	beq.w	800a772 <_printf_i+0x19a>
 800a600:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a604:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a608:	e03a      	b.n	800a680 <_printf_i+0xa8>
 800a60a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a60e:	2b15      	cmp	r3, #21
 800a610:	d8f6      	bhi.n	800a600 <_printf_i+0x28>
 800a612:	a101      	add	r1, pc, #4	@ (adr r1, 800a618 <_printf_i+0x40>)
 800a614:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a618:	0800a671 	.word	0x0800a671
 800a61c:	0800a685 	.word	0x0800a685
 800a620:	0800a601 	.word	0x0800a601
 800a624:	0800a601 	.word	0x0800a601
 800a628:	0800a601 	.word	0x0800a601
 800a62c:	0800a601 	.word	0x0800a601
 800a630:	0800a685 	.word	0x0800a685
 800a634:	0800a601 	.word	0x0800a601
 800a638:	0800a601 	.word	0x0800a601
 800a63c:	0800a601 	.word	0x0800a601
 800a640:	0800a601 	.word	0x0800a601
 800a644:	0800a785 	.word	0x0800a785
 800a648:	0800a6af 	.word	0x0800a6af
 800a64c:	0800a73f 	.word	0x0800a73f
 800a650:	0800a601 	.word	0x0800a601
 800a654:	0800a601 	.word	0x0800a601
 800a658:	0800a7a7 	.word	0x0800a7a7
 800a65c:	0800a601 	.word	0x0800a601
 800a660:	0800a6af 	.word	0x0800a6af
 800a664:	0800a601 	.word	0x0800a601
 800a668:	0800a601 	.word	0x0800a601
 800a66c:	0800a747 	.word	0x0800a747
 800a670:	6833      	ldr	r3, [r6, #0]
 800a672:	1d1a      	adds	r2, r3, #4
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	6032      	str	r2, [r6, #0]
 800a678:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a67c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a680:	2301      	movs	r3, #1
 800a682:	e09d      	b.n	800a7c0 <_printf_i+0x1e8>
 800a684:	6833      	ldr	r3, [r6, #0]
 800a686:	6820      	ldr	r0, [r4, #0]
 800a688:	1d19      	adds	r1, r3, #4
 800a68a:	6031      	str	r1, [r6, #0]
 800a68c:	0606      	lsls	r6, r0, #24
 800a68e:	d501      	bpl.n	800a694 <_printf_i+0xbc>
 800a690:	681d      	ldr	r5, [r3, #0]
 800a692:	e003      	b.n	800a69c <_printf_i+0xc4>
 800a694:	0645      	lsls	r5, r0, #25
 800a696:	d5fb      	bpl.n	800a690 <_printf_i+0xb8>
 800a698:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a69c:	2d00      	cmp	r5, #0
 800a69e:	da03      	bge.n	800a6a8 <_printf_i+0xd0>
 800a6a0:	232d      	movs	r3, #45	@ 0x2d
 800a6a2:	426d      	negs	r5, r5
 800a6a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6a8:	4859      	ldr	r0, [pc, #356]	@ (800a810 <_printf_i+0x238>)
 800a6aa:	230a      	movs	r3, #10
 800a6ac:	e011      	b.n	800a6d2 <_printf_i+0xfa>
 800a6ae:	6821      	ldr	r1, [r4, #0]
 800a6b0:	6833      	ldr	r3, [r6, #0]
 800a6b2:	0608      	lsls	r0, r1, #24
 800a6b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a6b8:	d402      	bmi.n	800a6c0 <_printf_i+0xe8>
 800a6ba:	0649      	lsls	r1, r1, #25
 800a6bc:	bf48      	it	mi
 800a6be:	b2ad      	uxthmi	r5, r5
 800a6c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a6c2:	4853      	ldr	r0, [pc, #332]	@ (800a810 <_printf_i+0x238>)
 800a6c4:	6033      	str	r3, [r6, #0]
 800a6c6:	bf14      	ite	ne
 800a6c8:	230a      	movne	r3, #10
 800a6ca:	2308      	moveq	r3, #8
 800a6cc:	2100      	movs	r1, #0
 800a6ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a6d2:	6866      	ldr	r6, [r4, #4]
 800a6d4:	60a6      	str	r6, [r4, #8]
 800a6d6:	2e00      	cmp	r6, #0
 800a6d8:	bfa2      	ittt	ge
 800a6da:	6821      	ldrge	r1, [r4, #0]
 800a6dc:	f021 0104 	bicge.w	r1, r1, #4
 800a6e0:	6021      	strge	r1, [r4, #0]
 800a6e2:	b90d      	cbnz	r5, 800a6e8 <_printf_i+0x110>
 800a6e4:	2e00      	cmp	r6, #0
 800a6e6:	d04b      	beq.n	800a780 <_printf_i+0x1a8>
 800a6e8:	4616      	mov	r6, r2
 800a6ea:	fbb5 f1f3 	udiv	r1, r5, r3
 800a6ee:	fb03 5711 	mls	r7, r3, r1, r5
 800a6f2:	5dc7      	ldrb	r7, [r0, r7]
 800a6f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a6f8:	462f      	mov	r7, r5
 800a6fa:	42bb      	cmp	r3, r7
 800a6fc:	460d      	mov	r5, r1
 800a6fe:	d9f4      	bls.n	800a6ea <_printf_i+0x112>
 800a700:	2b08      	cmp	r3, #8
 800a702:	d10b      	bne.n	800a71c <_printf_i+0x144>
 800a704:	6823      	ldr	r3, [r4, #0]
 800a706:	07df      	lsls	r7, r3, #31
 800a708:	d508      	bpl.n	800a71c <_printf_i+0x144>
 800a70a:	6923      	ldr	r3, [r4, #16]
 800a70c:	6861      	ldr	r1, [r4, #4]
 800a70e:	4299      	cmp	r1, r3
 800a710:	bfde      	ittt	le
 800a712:	2330      	movle	r3, #48	@ 0x30
 800a714:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a718:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a71c:	1b92      	subs	r2, r2, r6
 800a71e:	6122      	str	r2, [r4, #16]
 800a720:	f8cd a000 	str.w	sl, [sp]
 800a724:	464b      	mov	r3, r9
 800a726:	aa03      	add	r2, sp, #12
 800a728:	4621      	mov	r1, r4
 800a72a:	4640      	mov	r0, r8
 800a72c:	f7ff fee6 	bl	800a4fc <_printf_common>
 800a730:	3001      	adds	r0, #1
 800a732:	d14a      	bne.n	800a7ca <_printf_i+0x1f2>
 800a734:	f04f 30ff 	mov.w	r0, #4294967295
 800a738:	b004      	add	sp, #16
 800a73a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a73e:	6823      	ldr	r3, [r4, #0]
 800a740:	f043 0320 	orr.w	r3, r3, #32
 800a744:	6023      	str	r3, [r4, #0]
 800a746:	4833      	ldr	r0, [pc, #204]	@ (800a814 <_printf_i+0x23c>)
 800a748:	2778      	movs	r7, #120	@ 0x78
 800a74a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a74e:	6823      	ldr	r3, [r4, #0]
 800a750:	6831      	ldr	r1, [r6, #0]
 800a752:	061f      	lsls	r7, r3, #24
 800a754:	f851 5b04 	ldr.w	r5, [r1], #4
 800a758:	d402      	bmi.n	800a760 <_printf_i+0x188>
 800a75a:	065f      	lsls	r7, r3, #25
 800a75c:	bf48      	it	mi
 800a75e:	b2ad      	uxthmi	r5, r5
 800a760:	6031      	str	r1, [r6, #0]
 800a762:	07d9      	lsls	r1, r3, #31
 800a764:	bf44      	itt	mi
 800a766:	f043 0320 	orrmi.w	r3, r3, #32
 800a76a:	6023      	strmi	r3, [r4, #0]
 800a76c:	b11d      	cbz	r5, 800a776 <_printf_i+0x19e>
 800a76e:	2310      	movs	r3, #16
 800a770:	e7ac      	b.n	800a6cc <_printf_i+0xf4>
 800a772:	4827      	ldr	r0, [pc, #156]	@ (800a810 <_printf_i+0x238>)
 800a774:	e7e9      	b.n	800a74a <_printf_i+0x172>
 800a776:	6823      	ldr	r3, [r4, #0]
 800a778:	f023 0320 	bic.w	r3, r3, #32
 800a77c:	6023      	str	r3, [r4, #0]
 800a77e:	e7f6      	b.n	800a76e <_printf_i+0x196>
 800a780:	4616      	mov	r6, r2
 800a782:	e7bd      	b.n	800a700 <_printf_i+0x128>
 800a784:	6833      	ldr	r3, [r6, #0]
 800a786:	6825      	ldr	r5, [r4, #0]
 800a788:	6961      	ldr	r1, [r4, #20]
 800a78a:	1d18      	adds	r0, r3, #4
 800a78c:	6030      	str	r0, [r6, #0]
 800a78e:	062e      	lsls	r6, r5, #24
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	d501      	bpl.n	800a798 <_printf_i+0x1c0>
 800a794:	6019      	str	r1, [r3, #0]
 800a796:	e002      	b.n	800a79e <_printf_i+0x1c6>
 800a798:	0668      	lsls	r0, r5, #25
 800a79a:	d5fb      	bpl.n	800a794 <_printf_i+0x1bc>
 800a79c:	8019      	strh	r1, [r3, #0]
 800a79e:	2300      	movs	r3, #0
 800a7a0:	6123      	str	r3, [r4, #16]
 800a7a2:	4616      	mov	r6, r2
 800a7a4:	e7bc      	b.n	800a720 <_printf_i+0x148>
 800a7a6:	6833      	ldr	r3, [r6, #0]
 800a7a8:	1d1a      	adds	r2, r3, #4
 800a7aa:	6032      	str	r2, [r6, #0]
 800a7ac:	681e      	ldr	r6, [r3, #0]
 800a7ae:	6862      	ldr	r2, [r4, #4]
 800a7b0:	2100      	movs	r1, #0
 800a7b2:	4630      	mov	r0, r6
 800a7b4:	f7f5 fd1c 	bl	80001f0 <memchr>
 800a7b8:	b108      	cbz	r0, 800a7be <_printf_i+0x1e6>
 800a7ba:	1b80      	subs	r0, r0, r6
 800a7bc:	6060      	str	r0, [r4, #4]
 800a7be:	6863      	ldr	r3, [r4, #4]
 800a7c0:	6123      	str	r3, [r4, #16]
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7c8:	e7aa      	b.n	800a720 <_printf_i+0x148>
 800a7ca:	6923      	ldr	r3, [r4, #16]
 800a7cc:	4632      	mov	r2, r6
 800a7ce:	4649      	mov	r1, r9
 800a7d0:	4640      	mov	r0, r8
 800a7d2:	47d0      	blx	sl
 800a7d4:	3001      	adds	r0, #1
 800a7d6:	d0ad      	beq.n	800a734 <_printf_i+0x15c>
 800a7d8:	6823      	ldr	r3, [r4, #0]
 800a7da:	079b      	lsls	r3, r3, #30
 800a7dc:	d413      	bmi.n	800a806 <_printf_i+0x22e>
 800a7de:	68e0      	ldr	r0, [r4, #12]
 800a7e0:	9b03      	ldr	r3, [sp, #12]
 800a7e2:	4298      	cmp	r0, r3
 800a7e4:	bfb8      	it	lt
 800a7e6:	4618      	movlt	r0, r3
 800a7e8:	e7a6      	b.n	800a738 <_printf_i+0x160>
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	4632      	mov	r2, r6
 800a7ee:	4649      	mov	r1, r9
 800a7f0:	4640      	mov	r0, r8
 800a7f2:	47d0      	blx	sl
 800a7f4:	3001      	adds	r0, #1
 800a7f6:	d09d      	beq.n	800a734 <_printf_i+0x15c>
 800a7f8:	3501      	adds	r5, #1
 800a7fa:	68e3      	ldr	r3, [r4, #12]
 800a7fc:	9903      	ldr	r1, [sp, #12]
 800a7fe:	1a5b      	subs	r3, r3, r1
 800a800:	42ab      	cmp	r3, r5
 800a802:	dcf2      	bgt.n	800a7ea <_printf_i+0x212>
 800a804:	e7eb      	b.n	800a7de <_printf_i+0x206>
 800a806:	2500      	movs	r5, #0
 800a808:	f104 0619 	add.w	r6, r4, #25
 800a80c:	e7f5      	b.n	800a7fa <_printf_i+0x222>
 800a80e:	bf00      	nop
 800a810:	08010941 	.word	0x08010941
 800a814:	08010952 	.word	0x08010952

0800a818 <_scanf_float>:
 800a818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a81c:	b087      	sub	sp, #28
 800a81e:	4617      	mov	r7, r2
 800a820:	9303      	str	r3, [sp, #12]
 800a822:	688b      	ldr	r3, [r1, #8]
 800a824:	1e5a      	subs	r2, r3, #1
 800a826:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a82a:	bf81      	itttt	hi
 800a82c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a830:	eb03 0b05 	addhi.w	fp, r3, r5
 800a834:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a838:	608b      	strhi	r3, [r1, #8]
 800a83a:	680b      	ldr	r3, [r1, #0]
 800a83c:	460a      	mov	r2, r1
 800a83e:	f04f 0500 	mov.w	r5, #0
 800a842:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a846:	f842 3b1c 	str.w	r3, [r2], #28
 800a84a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a84e:	4680      	mov	r8, r0
 800a850:	460c      	mov	r4, r1
 800a852:	bf98      	it	ls
 800a854:	f04f 0b00 	movls.w	fp, #0
 800a858:	9201      	str	r2, [sp, #4]
 800a85a:	4616      	mov	r6, r2
 800a85c:	46aa      	mov	sl, r5
 800a85e:	46a9      	mov	r9, r5
 800a860:	9502      	str	r5, [sp, #8]
 800a862:	68a2      	ldr	r2, [r4, #8]
 800a864:	b152      	cbz	r2, 800a87c <_scanf_float+0x64>
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	2b4e      	cmp	r3, #78	@ 0x4e
 800a86c:	d864      	bhi.n	800a938 <_scanf_float+0x120>
 800a86e:	2b40      	cmp	r3, #64	@ 0x40
 800a870:	d83c      	bhi.n	800a8ec <_scanf_float+0xd4>
 800a872:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a876:	b2c8      	uxtb	r0, r1
 800a878:	280e      	cmp	r0, #14
 800a87a:	d93a      	bls.n	800a8f2 <_scanf_float+0xda>
 800a87c:	f1b9 0f00 	cmp.w	r9, #0
 800a880:	d003      	beq.n	800a88a <_scanf_float+0x72>
 800a882:	6823      	ldr	r3, [r4, #0]
 800a884:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a888:	6023      	str	r3, [r4, #0]
 800a88a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a88e:	f1ba 0f01 	cmp.w	sl, #1
 800a892:	f200 8117 	bhi.w	800aac4 <_scanf_float+0x2ac>
 800a896:	9b01      	ldr	r3, [sp, #4]
 800a898:	429e      	cmp	r6, r3
 800a89a:	f200 8108 	bhi.w	800aaae <_scanf_float+0x296>
 800a89e:	2001      	movs	r0, #1
 800a8a0:	b007      	add	sp, #28
 800a8a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8a6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a8aa:	2a0d      	cmp	r2, #13
 800a8ac:	d8e6      	bhi.n	800a87c <_scanf_float+0x64>
 800a8ae:	a101      	add	r1, pc, #4	@ (adr r1, 800a8b4 <_scanf_float+0x9c>)
 800a8b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a8b4:	0800a9fb 	.word	0x0800a9fb
 800a8b8:	0800a87d 	.word	0x0800a87d
 800a8bc:	0800a87d 	.word	0x0800a87d
 800a8c0:	0800a87d 	.word	0x0800a87d
 800a8c4:	0800aa5b 	.word	0x0800aa5b
 800a8c8:	0800aa33 	.word	0x0800aa33
 800a8cc:	0800a87d 	.word	0x0800a87d
 800a8d0:	0800a87d 	.word	0x0800a87d
 800a8d4:	0800aa09 	.word	0x0800aa09
 800a8d8:	0800a87d 	.word	0x0800a87d
 800a8dc:	0800a87d 	.word	0x0800a87d
 800a8e0:	0800a87d 	.word	0x0800a87d
 800a8e4:	0800a87d 	.word	0x0800a87d
 800a8e8:	0800a9c1 	.word	0x0800a9c1
 800a8ec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a8f0:	e7db      	b.n	800a8aa <_scanf_float+0x92>
 800a8f2:	290e      	cmp	r1, #14
 800a8f4:	d8c2      	bhi.n	800a87c <_scanf_float+0x64>
 800a8f6:	a001      	add	r0, pc, #4	@ (adr r0, 800a8fc <_scanf_float+0xe4>)
 800a8f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a8fc:	0800a9b1 	.word	0x0800a9b1
 800a900:	0800a87d 	.word	0x0800a87d
 800a904:	0800a9b1 	.word	0x0800a9b1
 800a908:	0800aa47 	.word	0x0800aa47
 800a90c:	0800a87d 	.word	0x0800a87d
 800a910:	0800a959 	.word	0x0800a959
 800a914:	0800a997 	.word	0x0800a997
 800a918:	0800a997 	.word	0x0800a997
 800a91c:	0800a997 	.word	0x0800a997
 800a920:	0800a997 	.word	0x0800a997
 800a924:	0800a997 	.word	0x0800a997
 800a928:	0800a997 	.word	0x0800a997
 800a92c:	0800a997 	.word	0x0800a997
 800a930:	0800a997 	.word	0x0800a997
 800a934:	0800a997 	.word	0x0800a997
 800a938:	2b6e      	cmp	r3, #110	@ 0x6e
 800a93a:	d809      	bhi.n	800a950 <_scanf_float+0x138>
 800a93c:	2b60      	cmp	r3, #96	@ 0x60
 800a93e:	d8b2      	bhi.n	800a8a6 <_scanf_float+0x8e>
 800a940:	2b54      	cmp	r3, #84	@ 0x54
 800a942:	d07b      	beq.n	800aa3c <_scanf_float+0x224>
 800a944:	2b59      	cmp	r3, #89	@ 0x59
 800a946:	d199      	bne.n	800a87c <_scanf_float+0x64>
 800a948:	2d07      	cmp	r5, #7
 800a94a:	d197      	bne.n	800a87c <_scanf_float+0x64>
 800a94c:	2508      	movs	r5, #8
 800a94e:	e02c      	b.n	800a9aa <_scanf_float+0x192>
 800a950:	2b74      	cmp	r3, #116	@ 0x74
 800a952:	d073      	beq.n	800aa3c <_scanf_float+0x224>
 800a954:	2b79      	cmp	r3, #121	@ 0x79
 800a956:	e7f6      	b.n	800a946 <_scanf_float+0x12e>
 800a958:	6821      	ldr	r1, [r4, #0]
 800a95a:	05c8      	lsls	r0, r1, #23
 800a95c:	d51b      	bpl.n	800a996 <_scanf_float+0x17e>
 800a95e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a962:	6021      	str	r1, [r4, #0]
 800a964:	f109 0901 	add.w	r9, r9, #1
 800a968:	f1bb 0f00 	cmp.w	fp, #0
 800a96c:	d003      	beq.n	800a976 <_scanf_float+0x15e>
 800a96e:	3201      	adds	r2, #1
 800a970:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a974:	60a2      	str	r2, [r4, #8]
 800a976:	68a3      	ldr	r3, [r4, #8]
 800a978:	3b01      	subs	r3, #1
 800a97a:	60a3      	str	r3, [r4, #8]
 800a97c:	6923      	ldr	r3, [r4, #16]
 800a97e:	3301      	adds	r3, #1
 800a980:	6123      	str	r3, [r4, #16]
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	3b01      	subs	r3, #1
 800a986:	2b00      	cmp	r3, #0
 800a988:	607b      	str	r3, [r7, #4]
 800a98a:	f340 8087 	ble.w	800aa9c <_scanf_float+0x284>
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	3301      	adds	r3, #1
 800a992:	603b      	str	r3, [r7, #0]
 800a994:	e765      	b.n	800a862 <_scanf_float+0x4a>
 800a996:	eb1a 0105 	adds.w	r1, sl, r5
 800a99a:	f47f af6f 	bne.w	800a87c <_scanf_float+0x64>
 800a99e:	6822      	ldr	r2, [r4, #0]
 800a9a0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a9a4:	6022      	str	r2, [r4, #0]
 800a9a6:	460d      	mov	r5, r1
 800a9a8:	468a      	mov	sl, r1
 800a9aa:	f806 3b01 	strb.w	r3, [r6], #1
 800a9ae:	e7e2      	b.n	800a976 <_scanf_float+0x15e>
 800a9b0:	6822      	ldr	r2, [r4, #0]
 800a9b2:	0610      	lsls	r0, r2, #24
 800a9b4:	f57f af62 	bpl.w	800a87c <_scanf_float+0x64>
 800a9b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a9bc:	6022      	str	r2, [r4, #0]
 800a9be:	e7f4      	b.n	800a9aa <_scanf_float+0x192>
 800a9c0:	f1ba 0f00 	cmp.w	sl, #0
 800a9c4:	d10e      	bne.n	800a9e4 <_scanf_float+0x1cc>
 800a9c6:	f1b9 0f00 	cmp.w	r9, #0
 800a9ca:	d10e      	bne.n	800a9ea <_scanf_float+0x1d2>
 800a9cc:	6822      	ldr	r2, [r4, #0]
 800a9ce:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a9d2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a9d6:	d108      	bne.n	800a9ea <_scanf_float+0x1d2>
 800a9d8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a9dc:	6022      	str	r2, [r4, #0]
 800a9de:	f04f 0a01 	mov.w	sl, #1
 800a9e2:	e7e2      	b.n	800a9aa <_scanf_float+0x192>
 800a9e4:	f1ba 0f02 	cmp.w	sl, #2
 800a9e8:	d055      	beq.n	800aa96 <_scanf_float+0x27e>
 800a9ea:	2d01      	cmp	r5, #1
 800a9ec:	d002      	beq.n	800a9f4 <_scanf_float+0x1dc>
 800a9ee:	2d04      	cmp	r5, #4
 800a9f0:	f47f af44 	bne.w	800a87c <_scanf_float+0x64>
 800a9f4:	3501      	adds	r5, #1
 800a9f6:	b2ed      	uxtb	r5, r5
 800a9f8:	e7d7      	b.n	800a9aa <_scanf_float+0x192>
 800a9fa:	f1ba 0f01 	cmp.w	sl, #1
 800a9fe:	f47f af3d 	bne.w	800a87c <_scanf_float+0x64>
 800aa02:	f04f 0a02 	mov.w	sl, #2
 800aa06:	e7d0      	b.n	800a9aa <_scanf_float+0x192>
 800aa08:	b97d      	cbnz	r5, 800aa2a <_scanf_float+0x212>
 800aa0a:	f1b9 0f00 	cmp.w	r9, #0
 800aa0e:	f47f af38 	bne.w	800a882 <_scanf_float+0x6a>
 800aa12:	6822      	ldr	r2, [r4, #0]
 800aa14:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800aa18:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800aa1c:	f040 8108 	bne.w	800ac30 <_scanf_float+0x418>
 800aa20:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800aa24:	6022      	str	r2, [r4, #0]
 800aa26:	2501      	movs	r5, #1
 800aa28:	e7bf      	b.n	800a9aa <_scanf_float+0x192>
 800aa2a:	2d03      	cmp	r5, #3
 800aa2c:	d0e2      	beq.n	800a9f4 <_scanf_float+0x1dc>
 800aa2e:	2d05      	cmp	r5, #5
 800aa30:	e7de      	b.n	800a9f0 <_scanf_float+0x1d8>
 800aa32:	2d02      	cmp	r5, #2
 800aa34:	f47f af22 	bne.w	800a87c <_scanf_float+0x64>
 800aa38:	2503      	movs	r5, #3
 800aa3a:	e7b6      	b.n	800a9aa <_scanf_float+0x192>
 800aa3c:	2d06      	cmp	r5, #6
 800aa3e:	f47f af1d 	bne.w	800a87c <_scanf_float+0x64>
 800aa42:	2507      	movs	r5, #7
 800aa44:	e7b1      	b.n	800a9aa <_scanf_float+0x192>
 800aa46:	6822      	ldr	r2, [r4, #0]
 800aa48:	0591      	lsls	r1, r2, #22
 800aa4a:	f57f af17 	bpl.w	800a87c <_scanf_float+0x64>
 800aa4e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800aa52:	6022      	str	r2, [r4, #0]
 800aa54:	f8cd 9008 	str.w	r9, [sp, #8]
 800aa58:	e7a7      	b.n	800a9aa <_scanf_float+0x192>
 800aa5a:	6822      	ldr	r2, [r4, #0]
 800aa5c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800aa60:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800aa64:	d006      	beq.n	800aa74 <_scanf_float+0x25c>
 800aa66:	0550      	lsls	r0, r2, #21
 800aa68:	f57f af08 	bpl.w	800a87c <_scanf_float+0x64>
 800aa6c:	f1b9 0f00 	cmp.w	r9, #0
 800aa70:	f000 80de 	beq.w	800ac30 <_scanf_float+0x418>
 800aa74:	0591      	lsls	r1, r2, #22
 800aa76:	bf58      	it	pl
 800aa78:	9902      	ldrpl	r1, [sp, #8]
 800aa7a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800aa7e:	bf58      	it	pl
 800aa80:	eba9 0101 	subpl.w	r1, r9, r1
 800aa84:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800aa88:	bf58      	it	pl
 800aa8a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800aa8e:	6022      	str	r2, [r4, #0]
 800aa90:	f04f 0900 	mov.w	r9, #0
 800aa94:	e789      	b.n	800a9aa <_scanf_float+0x192>
 800aa96:	f04f 0a03 	mov.w	sl, #3
 800aa9a:	e786      	b.n	800a9aa <_scanf_float+0x192>
 800aa9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800aaa0:	4639      	mov	r1, r7
 800aaa2:	4640      	mov	r0, r8
 800aaa4:	4798      	blx	r3
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	f43f aedb 	beq.w	800a862 <_scanf_float+0x4a>
 800aaac:	e6e6      	b.n	800a87c <_scanf_float+0x64>
 800aaae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aab2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aab6:	463a      	mov	r2, r7
 800aab8:	4640      	mov	r0, r8
 800aaba:	4798      	blx	r3
 800aabc:	6923      	ldr	r3, [r4, #16]
 800aabe:	3b01      	subs	r3, #1
 800aac0:	6123      	str	r3, [r4, #16]
 800aac2:	e6e8      	b.n	800a896 <_scanf_float+0x7e>
 800aac4:	1e6b      	subs	r3, r5, #1
 800aac6:	2b06      	cmp	r3, #6
 800aac8:	d824      	bhi.n	800ab14 <_scanf_float+0x2fc>
 800aaca:	2d02      	cmp	r5, #2
 800aacc:	d836      	bhi.n	800ab3c <_scanf_float+0x324>
 800aace:	9b01      	ldr	r3, [sp, #4]
 800aad0:	429e      	cmp	r6, r3
 800aad2:	f67f aee4 	bls.w	800a89e <_scanf_float+0x86>
 800aad6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aada:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aade:	463a      	mov	r2, r7
 800aae0:	4640      	mov	r0, r8
 800aae2:	4798      	blx	r3
 800aae4:	6923      	ldr	r3, [r4, #16]
 800aae6:	3b01      	subs	r3, #1
 800aae8:	6123      	str	r3, [r4, #16]
 800aaea:	e7f0      	b.n	800aace <_scanf_float+0x2b6>
 800aaec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aaf0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800aaf4:	463a      	mov	r2, r7
 800aaf6:	4640      	mov	r0, r8
 800aaf8:	4798      	blx	r3
 800aafa:	6923      	ldr	r3, [r4, #16]
 800aafc:	3b01      	subs	r3, #1
 800aafe:	6123      	str	r3, [r4, #16]
 800ab00:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab04:	fa5f fa8a 	uxtb.w	sl, sl
 800ab08:	f1ba 0f02 	cmp.w	sl, #2
 800ab0c:	d1ee      	bne.n	800aaec <_scanf_float+0x2d4>
 800ab0e:	3d03      	subs	r5, #3
 800ab10:	b2ed      	uxtb	r5, r5
 800ab12:	1b76      	subs	r6, r6, r5
 800ab14:	6823      	ldr	r3, [r4, #0]
 800ab16:	05da      	lsls	r2, r3, #23
 800ab18:	d530      	bpl.n	800ab7c <_scanf_float+0x364>
 800ab1a:	055b      	lsls	r3, r3, #21
 800ab1c:	d511      	bpl.n	800ab42 <_scanf_float+0x32a>
 800ab1e:	9b01      	ldr	r3, [sp, #4]
 800ab20:	429e      	cmp	r6, r3
 800ab22:	f67f aebc 	bls.w	800a89e <_scanf_float+0x86>
 800ab26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ab2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ab2e:	463a      	mov	r2, r7
 800ab30:	4640      	mov	r0, r8
 800ab32:	4798      	blx	r3
 800ab34:	6923      	ldr	r3, [r4, #16]
 800ab36:	3b01      	subs	r3, #1
 800ab38:	6123      	str	r3, [r4, #16]
 800ab3a:	e7f0      	b.n	800ab1e <_scanf_float+0x306>
 800ab3c:	46aa      	mov	sl, r5
 800ab3e:	46b3      	mov	fp, r6
 800ab40:	e7de      	b.n	800ab00 <_scanf_float+0x2e8>
 800ab42:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ab46:	6923      	ldr	r3, [r4, #16]
 800ab48:	2965      	cmp	r1, #101	@ 0x65
 800ab4a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ab4e:	f106 35ff 	add.w	r5, r6, #4294967295
 800ab52:	6123      	str	r3, [r4, #16]
 800ab54:	d00c      	beq.n	800ab70 <_scanf_float+0x358>
 800ab56:	2945      	cmp	r1, #69	@ 0x45
 800ab58:	d00a      	beq.n	800ab70 <_scanf_float+0x358>
 800ab5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ab5e:	463a      	mov	r2, r7
 800ab60:	4640      	mov	r0, r8
 800ab62:	4798      	blx	r3
 800ab64:	6923      	ldr	r3, [r4, #16]
 800ab66:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ab6a:	3b01      	subs	r3, #1
 800ab6c:	1eb5      	subs	r5, r6, #2
 800ab6e:	6123      	str	r3, [r4, #16]
 800ab70:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ab74:	463a      	mov	r2, r7
 800ab76:	4640      	mov	r0, r8
 800ab78:	4798      	blx	r3
 800ab7a:	462e      	mov	r6, r5
 800ab7c:	6822      	ldr	r2, [r4, #0]
 800ab7e:	f012 0210 	ands.w	r2, r2, #16
 800ab82:	d001      	beq.n	800ab88 <_scanf_float+0x370>
 800ab84:	2000      	movs	r0, #0
 800ab86:	e68b      	b.n	800a8a0 <_scanf_float+0x88>
 800ab88:	7032      	strb	r2, [r6, #0]
 800ab8a:	6823      	ldr	r3, [r4, #0]
 800ab8c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ab90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab94:	d11c      	bne.n	800abd0 <_scanf_float+0x3b8>
 800ab96:	9b02      	ldr	r3, [sp, #8]
 800ab98:	454b      	cmp	r3, r9
 800ab9a:	eba3 0209 	sub.w	r2, r3, r9
 800ab9e:	d123      	bne.n	800abe8 <_scanf_float+0x3d0>
 800aba0:	9901      	ldr	r1, [sp, #4]
 800aba2:	2200      	movs	r2, #0
 800aba4:	4640      	mov	r0, r8
 800aba6:	f7ff f953 	bl	8009e50 <_strtod_r>
 800abaa:	9b03      	ldr	r3, [sp, #12]
 800abac:	6821      	ldr	r1, [r4, #0]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f011 0f02 	tst.w	r1, #2
 800abb4:	ec57 6b10 	vmov	r6, r7, d0
 800abb8:	f103 0204 	add.w	r2, r3, #4
 800abbc:	d01f      	beq.n	800abfe <_scanf_float+0x3e6>
 800abbe:	9903      	ldr	r1, [sp, #12]
 800abc0:	600a      	str	r2, [r1, #0]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	e9c3 6700 	strd	r6, r7, [r3]
 800abc8:	68e3      	ldr	r3, [r4, #12]
 800abca:	3301      	adds	r3, #1
 800abcc:	60e3      	str	r3, [r4, #12]
 800abce:	e7d9      	b.n	800ab84 <_scanf_float+0x36c>
 800abd0:	9b04      	ldr	r3, [sp, #16]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d0e4      	beq.n	800aba0 <_scanf_float+0x388>
 800abd6:	9905      	ldr	r1, [sp, #20]
 800abd8:	230a      	movs	r3, #10
 800abda:	3101      	adds	r1, #1
 800abdc:	4640      	mov	r0, r8
 800abde:	f7ff f9b7 	bl	8009f50 <_strtol_r>
 800abe2:	9b04      	ldr	r3, [sp, #16]
 800abe4:	9e05      	ldr	r6, [sp, #20]
 800abe6:	1ac2      	subs	r2, r0, r3
 800abe8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800abec:	429e      	cmp	r6, r3
 800abee:	bf28      	it	cs
 800abf0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800abf4:	4910      	ldr	r1, [pc, #64]	@ (800ac38 <_scanf_float+0x420>)
 800abf6:	4630      	mov	r0, r6
 800abf8:	f000 f918 	bl	800ae2c <siprintf>
 800abfc:	e7d0      	b.n	800aba0 <_scanf_float+0x388>
 800abfe:	f011 0f04 	tst.w	r1, #4
 800ac02:	9903      	ldr	r1, [sp, #12]
 800ac04:	600a      	str	r2, [r1, #0]
 800ac06:	d1dc      	bne.n	800abc2 <_scanf_float+0x3aa>
 800ac08:	681d      	ldr	r5, [r3, #0]
 800ac0a:	4632      	mov	r2, r6
 800ac0c:	463b      	mov	r3, r7
 800ac0e:	4630      	mov	r0, r6
 800ac10:	4639      	mov	r1, r7
 800ac12:	f7f5 ff9b 	bl	8000b4c <__aeabi_dcmpun>
 800ac16:	b128      	cbz	r0, 800ac24 <_scanf_float+0x40c>
 800ac18:	4808      	ldr	r0, [pc, #32]	@ (800ac3c <_scanf_float+0x424>)
 800ac1a:	f001 f839 	bl	800bc90 <nanf>
 800ac1e:	ed85 0a00 	vstr	s0, [r5]
 800ac22:	e7d1      	b.n	800abc8 <_scanf_float+0x3b0>
 800ac24:	4630      	mov	r0, r6
 800ac26:	4639      	mov	r1, r7
 800ac28:	f7f5 ffee 	bl	8000c08 <__aeabi_d2f>
 800ac2c:	6028      	str	r0, [r5, #0]
 800ac2e:	e7cb      	b.n	800abc8 <_scanf_float+0x3b0>
 800ac30:	f04f 0900 	mov.w	r9, #0
 800ac34:	e629      	b.n	800a88a <_scanf_float+0x72>
 800ac36:	bf00      	nop
 800ac38:	08010963 	.word	0x08010963
 800ac3c:	0800fd44 	.word	0x0800fd44

0800ac40 <std>:
 800ac40:	2300      	movs	r3, #0
 800ac42:	b510      	push	{r4, lr}
 800ac44:	4604      	mov	r4, r0
 800ac46:	e9c0 3300 	strd	r3, r3, [r0]
 800ac4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ac4e:	6083      	str	r3, [r0, #8]
 800ac50:	8181      	strh	r1, [r0, #12]
 800ac52:	6643      	str	r3, [r0, #100]	@ 0x64
 800ac54:	81c2      	strh	r2, [r0, #14]
 800ac56:	6183      	str	r3, [r0, #24]
 800ac58:	4619      	mov	r1, r3
 800ac5a:	2208      	movs	r2, #8
 800ac5c:	305c      	adds	r0, #92	@ 0x5c
 800ac5e:	f000 f9ad 	bl	800afbc <memset>
 800ac62:	4b0d      	ldr	r3, [pc, #52]	@ (800ac98 <std+0x58>)
 800ac64:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac66:	4b0d      	ldr	r3, [pc, #52]	@ (800ac9c <std+0x5c>)
 800ac68:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac6a:	4b0d      	ldr	r3, [pc, #52]	@ (800aca0 <std+0x60>)
 800ac6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac6e:	4b0d      	ldr	r3, [pc, #52]	@ (800aca4 <std+0x64>)
 800ac70:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac72:	4b0d      	ldr	r3, [pc, #52]	@ (800aca8 <std+0x68>)
 800ac74:	6224      	str	r4, [r4, #32]
 800ac76:	429c      	cmp	r4, r3
 800ac78:	d006      	beq.n	800ac88 <std+0x48>
 800ac7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac7e:	4294      	cmp	r4, r2
 800ac80:	d002      	beq.n	800ac88 <std+0x48>
 800ac82:	33d0      	adds	r3, #208	@ 0xd0
 800ac84:	429c      	cmp	r4, r3
 800ac86:	d105      	bne.n	800ac94 <std+0x54>
 800ac88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac90:	f7f9 be73 	b.w	800497a <__retarget_lock_init_recursive>
 800ac94:	bd10      	pop	{r4, pc}
 800ac96:	bf00      	nop
 800ac98:	0800aec1 	.word	0x0800aec1
 800ac9c:	0800aee7 	.word	0x0800aee7
 800aca0:	0800af1f 	.word	0x0800af1f
 800aca4:	0800af43 	.word	0x0800af43
 800aca8:	200097f8 	.word	0x200097f8

0800acac <stdio_exit_handler>:
 800acac:	4a02      	ldr	r2, [pc, #8]	@ (800acb8 <stdio_exit_handler+0xc>)
 800acae:	4903      	ldr	r1, [pc, #12]	@ (800acbc <stdio_exit_handler+0x10>)
 800acb0:	4803      	ldr	r0, [pc, #12]	@ (800acc0 <stdio_exit_handler+0x14>)
 800acb2:	f000 b869 	b.w	800ad88 <_fwalk_sglue>
 800acb6:	bf00      	nop
 800acb8:	2000001c 	.word	0x2000001c
 800acbc:	0800e559 	.word	0x0800e559
 800acc0:	200001a0 	.word	0x200001a0

0800acc4 <cleanup_stdio>:
 800acc4:	6841      	ldr	r1, [r0, #4]
 800acc6:	4b0c      	ldr	r3, [pc, #48]	@ (800acf8 <cleanup_stdio+0x34>)
 800acc8:	4299      	cmp	r1, r3
 800acca:	b510      	push	{r4, lr}
 800accc:	4604      	mov	r4, r0
 800acce:	d001      	beq.n	800acd4 <cleanup_stdio+0x10>
 800acd0:	f003 fc42 	bl	800e558 <_fflush_r>
 800acd4:	68a1      	ldr	r1, [r4, #8]
 800acd6:	4b09      	ldr	r3, [pc, #36]	@ (800acfc <cleanup_stdio+0x38>)
 800acd8:	4299      	cmp	r1, r3
 800acda:	d002      	beq.n	800ace2 <cleanup_stdio+0x1e>
 800acdc:	4620      	mov	r0, r4
 800acde:	f003 fc3b 	bl	800e558 <_fflush_r>
 800ace2:	68e1      	ldr	r1, [r4, #12]
 800ace4:	4b06      	ldr	r3, [pc, #24]	@ (800ad00 <cleanup_stdio+0x3c>)
 800ace6:	4299      	cmp	r1, r3
 800ace8:	d004      	beq.n	800acf4 <cleanup_stdio+0x30>
 800acea:	4620      	mov	r0, r4
 800acec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acf0:	f003 bc32 	b.w	800e558 <_fflush_r>
 800acf4:	bd10      	pop	{r4, pc}
 800acf6:	bf00      	nop
 800acf8:	200097f8 	.word	0x200097f8
 800acfc:	20009860 	.word	0x20009860
 800ad00:	200098c8 	.word	0x200098c8

0800ad04 <global_stdio_init.part.0>:
 800ad04:	b510      	push	{r4, lr}
 800ad06:	4b0b      	ldr	r3, [pc, #44]	@ (800ad34 <global_stdio_init.part.0+0x30>)
 800ad08:	4c0b      	ldr	r4, [pc, #44]	@ (800ad38 <global_stdio_init.part.0+0x34>)
 800ad0a:	4a0c      	ldr	r2, [pc, #48]	@ (800ad3c <global_stdio_init.part.0+0x38>)
 800ad0c:	601a      	str	r2, [r3, #0]
 800ad0e:	4620      	mov	r0, r4
 800ad10:	2200      	movs	r2, #0
 800ad12:	2104      	movs	r1, #4
 800ad14:	f7ff ff94 	bl	800ac40 <std>
 800ad18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	2109      	movs	r1, #9
 800ad20:	f7ff ff8e 	bl	800ac40 <std>
 800ad24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ad28:	2202      	movs	r2, #2
 800ad2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad2e:	2112      	movs	r1, #18
 800ad30:	f7ff bf86 	b.w	800ac40 <std>
 800ad34:	20009930 	.word	0x20009930
 800ad38:	200097f8 	.word	0x200097f8
 800ad3c:	0800acad 	.word	0x0800acad

0800ad40 <__sfp_lock_acquire>:
 800ad40:	4801      	ldr	r0, [pc, #4]	@ (800ad48 <__sfp_lock_acquire+0x8>)
 800ad42:	f7f9 be36 	b.w	80049b2 <__retarget_lock_acquire_recursive>
 800ad46:	bf00      	nop
 800ad48:	20002870 	.word	0x20002870

0800ad4c <__sfp_lock_release>:
 800ad4c:	4801      	ldr	r0, [pc, #4]	@ (800ad54 <__sfp_lock_release+0x8>)
 800ad4e:	f7f9 be3c 	b.w	80049ca <__retarget_lock_release_recursive>
 800ad52:	bf00      	nop
 800ad54:	20002870 	.word	0x20002870

0800ad58 <__sinit>:
 800ad58:	b510      	push	{r4, lr}
 800ad5a:	4604      	mov	r4, r0
 800ad5c:	f7ff fff0 	bl	800ad40 <__sfp_lock_acquire>
 800ad60:	6a23      	ldr	r3, [r4, #32]
 800ad62:	b11b      	cbz	r3, 800ad6c <__sinit+0x14>
 800ad64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad68:	f7ff bff0 	b.w	800ad4c <__sfp_lock_release>
 800ad6c:	4b04      	ldr	r3, [pc, #16]	@ (800ad80 <__sinit+0x28>)
 800ad6e:	6223      	str	r3, [r4, #32]
 800ad70:	4b04      	ldr	r3, [pc, #16]	@ (800ad84 <__sinit+0x2c>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d1f5      	bne.n	800ad64 <__sinit+0xc>
 800ad78:	f7ff ffc4 	bl	800ad04 <global_stdio_init.part.0>
 800ad7c:	e7f2      	b.n	800ad64 <__sinit+0xc>
 800ad7e:	bf00      	nop
 800ad80:	0800acc5 	.word	0x0800acc5
 800ad84:	20009930 	.word	0x20009930

0800ad88 <_fwalk_sglue>:
 800ad88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad8c:	4607      	mov	r7, r0
 800ad8e:	4688      	mov	r8, r1
 800ad90:	4614      	mov	r4, r2
 800ad92:	2600      	movs	r6, #0
 800ad94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad98:	f1b9 0901 	subs.w	r9, r9, #1
 800ad9c:	d505      	bpl.n	800adaa <_fwalk_sglue+0x22>
 800ad9e:	6824      	ldr	r4, [r4, #0]
 800ada0:	2c00      	cmp	r4, #0
 800ada2:	d1f7      	bne.n	800ad94 <_fwalk_sglue+0xc>
 800ada4:	4630      	mov	r0, r6
 800ada6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adaa:	89ab      	ldrh	r3, [r5, #12]
 800adac:	2b01      	cmp	r3, #1
 800adae:	d907      	bls.n	800adc0 <_fwalk_sglue+0x38>
 800adb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800adb4:	3301      	adds	r3, #1
 800adb6:	d003      	beq.n	800adc0 <_fwalk_sglue+0x38>
 800adb8:	4629      	mov	r1, r5
 800adba:	4638      	mov	r0, r7
 800adbc:	47c0      	blx	r8
 800adbe:	4306      	orrs	r6, r0
 800adc0:	3568      	adds	r5, #104	@ 0x68
 800adc2:	e7e9      	b.n	800ad98 <_fwalk_sglue+0x10>

0800adc4 <sniprintf>:
 800adc4:	b40c      	push	{r2, r3}
 800adc6:	b530      	push	{r4, r5, lr}
 800adc8:	4b17      	ldr	r3, [pc, #92]	@ (800ae28 <sniprintf+0x64>)
 800adca:	1e0c      	subs	r4, r1, #0
 800adcc:	681d      	ldr	r5, [r3, #0]
 800adce:	b09d      	sub	sp, #116	@ 0x74
 800add0:	da08      	bge.n	800ade4 <sniprintf+0x20>
 800add2:	238b      	movs	r3, #139	@ 0x8b
 800add4:	602b      	str	r3, [r5, #0]
 800add6:	f04f 30ff 	mov.w	r0, #4294967295
 800adda:	b01d      	add	sp, #116	@ 0x74
 800addc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ade0:	b002      	add	sp, #8
 800ade2:	4770      	bx	lr
 800ade4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ade8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800adec:	bf14      	ite	ne
 800adee:	f104 33ff 	addne.w	r3, r4, #4294967295
 800adf2:	4623      	moveq	r3, r4
 800adf4:	9304      	str	r3, [sp, #16]
 800adf6:	9307      	str	r3, [sp, #28]
 800adf8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800adfc:	9002      	str	r0, [sp, #8]
 800adfe:	9006      	str	r0, [sp, #24]
 800ae00:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ae04:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ae06:	ab21      	add	r3, sp, #132	@ 0x84
 800ae08:	a902      	add	r1, sp, #8
 800ae0a:	4628      	mov	r0, r5
 800ae0c:	9301      	str	r3, [sp, #4]
 800ae0e:	f002 ff09 	bl	800dc24 <_svfiprintf_r>
 800ae12:	1c43      	adds	r3, r0, #1
 800ae14:	bfbc      	itt	lt
 800ae16:	238b      	movlt	r3, #139	@ 0x8b
 800ae18:	602b      	strlt	r3, [r5, #0]
 800ae1a:	2c00      	cmp	r4, #0
 800ae1c:	d0dd      	beq.n	800adda <sniprintf+0x16>
 800ae1e:	9b02      	ldr	r3, [sp, #8]
 800ae20:	2200      	movs	r2, #0
 800ae22:	701a      	strb	r2, [r3, #0]
 800ae24:	e7d9      	b.n	800adda <sniprintf+0x16>
 800ae26:	bf00      	nop
 800ae28:	2000019c 	.word	0x2000019c

0800ae2c <siprintf>:
 800ae2c:	b40e      	push	{r1, r2, r3}
 800ae2e:	b500      	push	{lr}
 800ae30:	b09c      	sub	sp, #112	@ 0x70
 800ae32:	ab1d      	add	r3, sp, #116	@ 0x74
 800ae34:	9002      	str	r0, [sp, #8]
 800ae36:	9006      	str	r0, [sp, #24]
 800ae38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ae3c:	4809      	ldr	r0, [pc, #36]	@ (800ae64 <siprintf+0x38>)
 800ae3e:	9107      	str	r1, [sp, #28]
 800ae40:	9104      	str	r1, [sp, #16]
 800ae42:	4909      	ldr	r1, [pc, #36]	@ (800ae68 <siprintf+0x3c>)
 800ae44:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae48:	9105      	str	r1, [sp, #20]
 800ae4a:	6800      	ldr	r0, [r0, #0]
 800ae4c:	9301      	str	r3, [sp, #4]
 800ae4e:	a902      	add	r1, sp, #8
 800ae50:	f002 fee8 	bl	800dc24 <_svfiprintf_r>
 800ae54:	9b02      	ldr	r3, [sp, #8]
 800ae56:	2200      	movs	r2, #0
 800ae58:	701a      	strb	r2, [r3, #0]
 800ae5a:	b01c      	add	sp, #112	@ 0x70
 800ae5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae60:	b003      	add	sp, #12
 800ae62:	4770      	bx	lr
 800ae64:	2000019c 	.word	0x2000019c
 800ae68:	ffff0208 	.word	0xffff0208

0800ae6c <siscanf>:
 800ae6c:	b40e      	push	{r1, r2, r3}
 800ae6e:	b530      	push	{r4, r5, lr}
 800ae70:	b09c      	sub	sp, #112	@ 0x70
 800ae72:	ac1f      	add	r4, sp, #124	@ 0x7c
 800ae74:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800ae78:	f854 5b04 	ldr.w	r5, [r4], #4
 800ae7c:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ae80:	9002      	str	r0, [sp, #8]
 800ae82:	9006      	str	r0, [sp, #24]
 800ae84:	f7f5 fa04 	bl	8000290 <strlen>
 800ae88:	4b0b      	ldr	r3, [pc, #44]	@ (800aeb8 <siscanf+0x4c>)
 800ae8a:	9003      	str	r0, [sp, #12]
 800ae8c:	9007      	str	r0, [sp, #28]
 800ae8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae90:	480a      	ldr	r0, [pc, #40]	@ (800aebc <siscanf+0x50>)
 800ae92:	9401      	str	r4, [sp, #4]
 800ae94:	2300      	movs	r3, #0
 800ae96:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ae98:	9314      	str	r3, [sp, #80]	@ 0x50
 800ae9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ae9e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aea2:	462a      	mov	r2, r5
 800aea4:	4623      	mov	r3, r4
 800aea6:	a902      	add	r1, sp, #8
 800aea8:	6800      	ldr	r0, [r0, #0]
 800aeaa:	f003 f80f 	bl	800decc <__ssvfiscanf_r>
 800aeae:	b01c      	add	sp, #112	@ 0x70
 800aeb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aeb4:	b003      	add	sp, #12
 800aeb6:	4770      	bx	lr
 800aeb8:	0800aee3 	.word	0x0800aee3
 800aebc:	2000019c 	.word	0x2000019c

0800aec0 <__sread>:
 800aec0:	b510      	push	{r4, lr}
 800aec2:	460c      	mov	r4, r1
 800aec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aec8:	f000 fe66 	bl	800bb98 <_read_r>
 800aecc:	2800      	cmp	r0, #0
 800aece:	bfab      	itete	ge
 800aed0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aed2:	89a3      	ldrhlt	r3, [r4, #12]
 800aed4:	181b      	addge	r3, r3, r0
 800aed6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aeda:	bfac      	ite	ge
 800aedc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aede:	81a3      	strhlt	r3, [r4, #12]
 800aee0:	bd10      	pop	{r4, pc}

0800aee2 <__seofread>:
 800aee2:	2000      	movs	r0, #0
 800aee4:	4770      	bx	lr

0800aee6 <__swrite>:
 800aee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aeea:	461f      	mov	r7, r3
 800aeec:	898b      	ldrh	r3, [r1, #12]
 800aeee:	05db      	lsls	r3, r3, #23
 800aef0:	4605      	mov	r5, r0
 800aef2:	460c      	mov	r4, r1
 800aef4:	4616      	mov	r6, r2
 800aef6:	d505      	bpl.n	800af04 <__swrite+0x1e>
 800aef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aefc:	2302      	movs	r3, #2
 800aefe:	2200      	movs	r2, #0
 800af00:	f000 fe38 	bl	800bb74 <_lseek_r>
 800af04:	89a3      	ldrh	r3, [r4, #12]
 800af06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af0e:	81a3      	strh	r3, [r4, #12]
 800af10:	4632      	mov	r2, r6
 800af12:	463b      	mov	r3, r7
 800af14:	4628      	mov	r0, r5
 800af16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af1a:	f000 be5f 	b.w	800bbdc <_write_r>

0800af1e <__sseek>:
 800af1e:	b510      	push	{r4, lr}
 800af20:	460c      	mov	r4, r1
 800af22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af26:	f000 fe25 	bl	800bb74 <_lseek_r>
 800af2a:	1c43      	adds	r3, r0, #1
 800af2c:	89a3      	ldrh	r3, [r4, #12]
 800af2e:	bf15      	itete	ne
 800af30:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800af3a:	81a3      	strheq	r3, [r4, #12]
 800af3c:	bf18      	it	ne
 800af3e:	81a3      	strhne	r3, [r4, #12]
 800af40:	bd10      	pop	{r4, pc}

0800af42 <__sclose>:
 800af42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af46:	f000 be05 	b.w	800bb54 <_close_r>

0800af4a <_vsniprintf_r>:
 800af4a:	b530      	push	{r4, r5, lr}
 800af4c:	4614      	mov	r4, r2
 800af4e:	2c00      	cmp	r4, #0
 800af50:	b09b      	sub	sp, #108	@ 0x6c
 800af52:	4605      	mov	r5, r0
 800af54:	461a      	mov	r2, r3
 800af56:	da05      	bge.n	800af64 <_vsniprintf_r+0x1a>
 800af58:	238b      	movs	r3, #139	@ 0x8b
 800af5a:	6003      	str	r3, [r0, #0]
 800af5c:	f04f 30ff 	mov.w	r0, #4294967295
 800af60:	b01b      	add	sp, #108	@ 0x6c
 800af62:	bd30      	pop	{r4, r5, pc}
 800af64:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800af68:	f8ad 300c 	strh.w	r3, [sp, #12]
 800af6c:	bf14      	ite	ne
 800af6e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800af72:	4623      	moveq	r3, r4
 800af74:	9302      	str	r3, [sp, #8]
 800af76:	9305      	str	r3, [sp, #20]
 800af78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800af7c:	9100      	str	r1, [sp, #0]
 800af7e:	9104      	str	r1, [sp, #16]
 800af80:	f8ad 300e 	strh.w	r3, [sp, #14]
 800af84:	4669      	mov	r1, sp
 800af86:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800af88:	f002 fe4c 	bl	800dc24 <_svfiprintf_r>
 800af8c:	1c43      	adds	r3, r0, #1
 800af8e:	bfbc      	itt	lt
 800af90:	238b      	movlt	r3, #139	@ 0x8b
 800af92:	602b      	strlt	r3, [r5, #0]
 800af94:	2c00      	cmp	r4, #0
 800af96:	d0e3      	beq.n	800af60 <_vsniprintf_r+0x16>
 800af98:	9b00      	ldr	r3, [sp, #0]
 800af9a:	2200      	movs	r2, #0
 800af9c:	701a      	strb	r2, [r3, #0]
 800af9e:	e7df      	b.n	800af60 <_vsniprintf_r+0x16>

0800afa0 <vsniprintf>:
 800afa0:	b507      	push	{r0, r1, r2, lr}
 800afa2:	9300      	str	r3, [sp, #0]
 800afa4:	4613      	mov	r3, r2
 800afa6:	460a      	mov	r2, r1
 800afa8:	4601      	mov	r1, r0
 800afaa:	4803      	ldr	r0, [pc, #12]	@ (800afb8 <vsniprintf+0x18>)
 800afac:	6800      	ldr	r0, [r0, #0]
 800afae:	f7ff ffcc 	bl	800af4a <_vsniprintf_r>
 800afb2:	b003      	add	sp, #12
 800afb4:	f85d fb04 	ldr.w	pc, [sp], #4
 800afb8:	2000019c 	.word	0x2000019c

0800afbc <memset>:
 800afbc:	4402      	add	r2, r0
 800afbe:	4603      	mov	r3, r0
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d100      	bne.n	800afc6 <memset+0xa>
 800afc4:	4770      	bx	lr
 800afc6:	f803 1b01 	strb.w	r1, [r3], #1
 800afca:	e7f9      	b.n	800afc0 <memset+0x4>

0800afcc <strchr>:
 800afcc:	b2c9      	uxtb	r1, r1
 800afce:	4603      	mov	r3, r0
 800afd0:	4618      	mov	r0, r3
 800afd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afd6:	b112      	cbz	r2, 800afde <strchr+0x12>
 800afd8:	428a      	cmp	r2, r1
 800afda:	d1f9      	bne.n	800afd0 <strchr+0x4>
 800afdc:	4770      	bx	lr
 800afde:	2900      	cmp	r1, #0
 800afe0:	bf18      	it	ne
 800afe2:	2000      	movne	r0, #0
 800afe4:	4770      	bx	lr

0800afe6 <strncmp>:
 800afe6:	b510      	push	{r4, lr}
 800afe8:	b16a      	cbz	r2, 800b006 <strncmp+0x20>
 800afea:	3901      	subs	r1, #1
 800afec:	1884      	adds	r4, r0, r2
 800afee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aff2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800aff6:	429a      	cmp	r2, r3
 800aff8:	d103      	bne.n	800b002 <strncmp+0x1c>
 800affa:	42a0      	cmp	r0, r4
 800affc:	d001      	beq.n	800b002 <strncmp+0x1c>
 800affe:	2a00      	cmp	r2, #0
 800b000:	d1f5      	bne.n	800afee <strncmp+0x8>
 800b002:	1ad0      	subs	r0, r2, r3
 800b004:	bd10      	pop	{r4, pc}
 800b006:	4610      	mov	r0, r2
 800b008:	e7fc      	b.n	800b004 <strncmp+0x1e>

0800b00a <strncpy>:
 800b00a:	b510      	push	{r4, lr}
 800b00c:	3901      	subs	r1, #1
 800b00e:	4603      	mov	r3, r0
 800b010:	b132      	cbz	r2, 800b020 <strncpy+0x16>
 800b012:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b016:	f803 4b01 	strb.w	r4, [r3], #1
 800b01a:	3a01      	subs	r2, #1
 800b01c:	2c00      	cmp	r4, #0
 800b01e:	d1f7      	bne.n	800b010 <strncpy+0x6>
 800b020:	441a      	add	r2, r3
 800b022:	2100      	movs	r1, #0
 800b024:	4293      	cmp	r3, r2
 800b026:	d100      	bne.n	800b02a <strncpy+0x20>
 800b028:	bd10      	pop	{r4, pc}
 800b02a:	f803 1b01 	strb.w	r1, [r3], #1
 800b02e:	e7f9      	b.n	800b024 <strncpy+0x1a>

0800b030 <strrchr>:
 800b030:	b538      	push	{r3, r4, r5, lr}
 800b032:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800b036:	4603      	mov	r3, r0
 800b038:	d10e      	bne.n	800b058 <strrchr+0x28>
 800b03a:	4621      	mov	r1, r4
 800b03c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b040:	f7ff bfc4 	b.w	800afcc <strchr>
 800b044:	1c43      	adds	r3, r0, #1
 800b046:	4605      	mov	r5, r0
 800b048:	4621      	mov	r1, r4
 800b04a:	4618      	mov	r0, r3
 800b04c:	f7ff ffbe 	bl	800afcc <strchr>
 800b050:	2800      	cmp	r0, #0
 800b052:	d1f7      	bne.n	800b044 <strrchr+0x14>
 800b054:	4628      	mov	r0, r5
 800b056:	bd38      	pop	{r3, r4, r5, pc}
 800b058:	2500      	movs	r5, #0
 800b05a:	e7f5      	b.n	800b048 <strrchr+0x18>

0800b05c <strstr>:
 800b05c:	780a      	ldrb	r2, [r1, #0]
 800b05e:	b570      	push	{r4, r5, r6, lr}
 800b060:	b96a      	cbnz	r2, 800b07e <strstr+0x22>
 800b062:	bd70      	pop	{r4, r5, r6, pc}
 800b064:	429a      	cmp	r2, r3
 800b066:	d109      	bne.n	800b07c <strstr+0x20>
 800b068:	460c      	mov	r4, r1
 800b06a:	4605      	mov	r5, r0
 800b06c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b070:	2b00      	cmp	r3, #0
 800b072:	d0f6      	beq.n	800b062 <strstr+0x6>
 800b074:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b078:	429e      	cmp	r6, r3
 800b07a:	d0f7      	beq.n	800b06c <strstr+0x10>
 800b07c:	3001      	adds	r0, #1
 800b07e:	7803      	ldrb	r3, [r0, #0]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d1ef      	bne.n	800b064 <strstr+0x8>
 800b084:	4618      	mov	r0, r3
 800b086:	e7ec      	b.n	800b062 <strstr+0x6>

0800b088 <validate_structure>:
 800b088:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b08a:	6801      	ldr	r1, [r0, #0]
 800b08c:	293b      	cmp	r1, #59	@ 0x3b
 800b08e:	4604      	mov	r4, r0
 800b090:	d911      	bls.n	800b0b6 <validate_structure+0x2e>
 800b092:	223c      	movs	r2, #60	@ 0x3c
 800b094:	4668      	mov	r0, sp
 800b096:	f000 fe01 	bl	800bc9c <div>
 800b09a:	9a01      	ldr	r2, [sp, #4]
 800b09c:	6863      	ldr	r3, [r4, #4]
 800b09e:	9900      	ldr	r1, [sp, #0]
 800b0a0:	2a00      	cmp	r2, #0
 800b0a2:	440b      	add	r3, r1
 800b0a4:	6063      	str	r3, [r4, #4]
 800b0a6:	bfbb      	ittet	lt
 800b0a8:	323c      	addlt	r2, #60	@ 0x3c
 800b0aa:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800b0ae:	6022      	strge	r2, [r4, #0]
 800b0b0:	6022      	strlt	r2, [r4, #0]
 800b0b2:	bfb8      	it	lt
 800b0b4:	6063      	strlt	r3, [r4, #4]
 800b0b6:	6861      	ldr	r1, [r4, #4]
 800b0b8:	293b      	cmp	r1, #59	@ 0x3b
 800b0ba:	d911      	bls.n	800b0e0 <validate_structure+0x58>
 800b0bc:	223c      	movs	r2, #60	@ 0x3c
 800b0be:	4668      	mov	r0, sp
 800b0c0:	f000 fdec 	bl	800bc9c <div>
 800b0c4:	9a01      	ldr	r2, [sp, #4]
 800b0c6:	68a3      	ldr	r3, [r4, #8]
 800b0c8:	9900      	ldr	r1, [sp, #0]
 800b0ca:	2a00      	cmp	r2, #0
 800b0cc:	440b      	add	r3, r1
 800b0ce:	60a3      	str	r3, [r4, #8]
 800b0d0:	bfbb      	ittet	lt
 800b0d2:	323c      	addlt	r2, #60	@ 0x3c
 800b0d4:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800b0d8:	6062      	strge	r2, [r4, #4]
 800b0da:	6062      	strlt	r2, [r4, #4]
 800b0dc:	bfb8      	it	lt
 800b0de:	60a3      	strlt	r3, [r4, #8]
 800b0e0:	68a1      	ldr	r1, [r4, #8]
 800b0e2:	2917      	cmp	r1, #23
 800b0e4:	d911      	bls.n	800b10a <validate_structure+0x82>
 800b0e6:	2218      	movs	r2, #24
 800b0e8:	4668      	mov	r0, sp
 800b0ea:	f000 fdd7 	bl	800bc9c <div>
 800b0ee:	9a01      	ldr	r2, [sp, #4]
 800b0f0:	68e3      	ldr	r3, [r4, #12]
 800b0f2:	9900      	ldr	r1, [sp, #0]
 800b0f4:	2a00      	cmp	r2, #0
 800b0f6:	440b      	add	r3, r1
 800b0f8:	60e3      	str	r3, [r4, #12]
 800b0fa:	bfbb      	ittet	lt
 800b0fc:	3218      	addlt	r2, #24
 800b0fe:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800b102:	60a2      	strge	r2, [r4, #8]
 800b104:	60a2      	strlt	r2, [r4, #8]
 800b106:	bfb8      	it	lt
 800b108:	60e3      	strlt	r3, [r4, #12]
 800b10a:	6921      	ldr	r1, [r4, #16]
 800b10c:	290b      	cmp	r1, #11
 800b10e:	d911      	bls.n	800b134 <validate_structure+0xac>
 800b110:	220c      	movs	r2, #12
 800b112:	4668      	mov	r0, sp
 800b114:	f000 fdc2 	bl	800bc9c <div>
 800b118:	9a01      	ldr	r2, [sp, #4]
 800b11a:	6963      	ldr	r3, [r4, #20]
 800b11c:	9900      	ldr	r1, [sp, #0]
 800b11e:	2a00      	cmp	r2, #0
 800b120:	440b      	add	r3, r1
 800b122:	6163      	str	r3, [r4, #20]
 800b124:	bfbb      	ittet	lt
 800b126:	320c      	addlt	r2, #12
 800b128:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800b12c:	6122      	strge	r2, [r4, #16]
 800b12e:	6122      	strlt	r2, [r4, #16]
 800b130:	bfb8      	it	lt
 800b132:	6163      	strlt	r3, [r4, #20]
 800b134:	6963      	ldr	r3, [r4, #20]
 800b136:	079a      	lsls	r2, r3, #30
 800b138:	d11c      	bne.n	800b174 <validate_structure+0xec>
 800b13a:	2164      	movs	r1, #100	@ 0x64
 800b13c:	fb93 f2f1 	sdiv	r2, r3, r1
 800b140:	fb01 3212 	mls	r2, r1, r2, r3
 800b144:	b9c2      	cbnz	r2, 800b178 <validate_structure+0xf0>
 800b146:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800b14a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b14e:	fb93 f1f2 	sdiv	r1, r3, r2
 800b152:	fb02 3311 	mls	r3, r2, r1, r3
 800b156:	2b00      	cmp	r3, #0
 800b158:	bf14      	ite	ne
 800b15a:	231c      	movne	r3, #28
 800b15c:	231d      	moveq	r3, #29
 800b15e:	68e2      	ldr	r2, [r4, #12]
 800b160:	2a00      	cmp	r2, #0
 800b162:	dc0b      	bgt.n	800b17c <validate_structure+0xf4>
 800b164:	4d31      	ldr	r5, [pc, #196]	@ (800b22c <validate_structure+0x1a4>)
 800b166:	200b      	movs	r0, #11
 800b168:	2164      	movs	r1, #100	@ 0x64
 800b16a:	68e6      	ldr	r6, [r4, #12]
 800b16c:	2e00      	cmp	r6, #0
 800b16e:	dd30      	ble.n	800b1d2 <validate_structure+0x14a>
 800b170:	b003      	add	sp, #12
 800b172:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b174:	231c      	movs	r3, #28
 800b176:	e7f2      	b.n	800b15e <validate_structure+0xd6>
 800b178:	231d      	movs	r3, #29
 800b17a:	e7f0      	b.n	800b15e <validate_structure+0xd6>
 800b17c:	4d2b      	ldr	r5, [pc, #172]	@ (800b22c <validate_structure+0x1a4>)
 800b17e:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800b182:	2a01      	cmp	r2, #1
 800b184:	bf14      	ite	ne
 800b186:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 800b18a:	4618      	moveq	r0, r3
 800b18c:	4281      	cmp	r1, r0
 800b18e:	ddef      	ble.n	800b170 <validate_structure+0xe8>
 800b190:	3201      	adds	r2, #1
 800b192:	1a09      	subs	r1, r1, r0
 800b194:	2a0c      	cmp	r2, #12
 800b196:	60e1      	str	r1, [r4, #12]
 800b198:	6122      	str	r2, [r4, #16]
 800b19a:	d1f0      	bne.n	800b17e <validate_structure+0xf6>
 800b19c:	6963      	ldr	r3, [r4, #20]
 800b19e:	2100      	movs	r1, #0
 800b1a0:	1c5a      	adds	r2, r3, #1
 800b1a2:	6121      	str	r1, [r4, #16]
 800b1a4:	0791      	lsls	r1, r2, #30
 800b1a6:	6162      	str	r2, [r4, #20]
 800b1a8:	d13c      	bne.n	800b224 <validate_structure+0x19c>
 800b1aa:	2164      	movs	r1, #100	@ 0x64
 800b1ac:	fb92 f0f1 	sdiv	r0, r2, r1
 800b1b0:	fb01 2210 	mls	r2, r1, r0, r2
 800b1b4:	2a00      	cmp	r2, #0
 800b1b6:	d137      	bne.n	800b228 <validate_structure+0x1a0>
 800b1b8:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 800b1bc:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b1c0:	fb93 f1f2 	sdiv	r1, r3, r2
 800b1c4:	fb02 3311 	mls	r3, r2, r1, r3
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	bf14      	ite	ne
 800b1cc:	231c      	movne	r3, #28
 800b1ce:	231d      	moveq	r3, #29
 800b1d0:	e7d5      	b.n	800b17e <validate_structure+0xf6>
 800b1d2:	6922      	ldr	r2, [r4, #16]
 800b1d4:	3a01      	subs	r2, #1
 800b1d6:	6122      	str	r2, [r4, #16]
 800b1d8:	3201      	adds	r2, #1
 800b1da:	d116      	bne.n	800b20a <validate_structure+0x182>
 800b1dc:	6963      	ldr	r3, [r4, #20]
 800b1de:	1e5a      	subs	r2, r3, #1
 800b1e0:	0797      	lsls	r7, r2, #30
 800b1e2:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800b1e6:	d119      	bne.n	800b21c <validate_structure+0x194>
 800b1e8:	fb92 f7f1 	sdiv	r7, r2, r1
 800b1ec:	fb01 2217 	mls	r2, r1, r7, r2
 800b1f0:	b9b2      	cbnz	r2, 800b220 <validate_structure+0x198>
 800b1f2:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800b1f6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b1fa:	fb93 f7f2 	sdiv	r7, r3, r2
 800b1fe:	fb02 3317 	mls	r3, r2, r7, r3
 800b202:	2b00      	cmp	r3, #0
 800b204:	bf14      	ite	ne
 800b206:	231c      	movne	r3, #28
 800b208:	231d      	moveq	r3, #29
 800b20a:	6922      	ldr	r2, [r4, #16]
 800b20c:	2a01      	cmp	r2, #1
 800b20e:	bf14      	ite	ne
 800b210:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 800b214:	461a      	moveq	r2, r3
 800b216:	4432      	add	r2, r6
 800b218:	60e2      	str	r2, [r4, #12]
 800b21a:	e7a6      	b.n	800b16a <validate_structure+0xe2>
 800b21c:	231c      	movs	r3, #28
 800b21e:	e7f4      	b.n	800b20a <validate_structure+0x182>
 800b220:	231d      	movs	r3, #29
 800b222:	e7f2      	b.n	800b20a <validate_structure+0x182>
 800b224:	231c      	movs	r3, #28
 800b226:	e7aa      	b.n	800b17e <validate_structure+0xf6>
 800b228:	231d      	movs	r3, #29
 800b22a:	e7a8      	b.n	800b17e <validate_structure+0xf6>
 800b22c:	08010998 	.word	0x08010998

0800b230 <mktime>:
 800b230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b234:	b085      	sub	sp, #20
 800b236:	4607      	mov	r7, r0
 800b238:	f003 fa44 	bl	800e6c4 <__gettzinfo>
 800b23c:	4681      	mov	r9, r0
 800b23e:	4638      	mov	r0, r7
 800b240:	f7ff ff22 	bl	800b088 <validate_structure>
 800b244:	e9d7 4300 	ldrd	r4, r3, [r7]
 800b248:	223c      	movs	r2, #60	@ 0x3c
 800b24a:	fb02 4403 	mla	r4, r2, r3, r4
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	697d      	ldr	r5, [r7, #20]
 800b252:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800b256:	fb02 4403 	mla	r4, r2, r3, r4
 800b25a:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800b25e:	4ac1      	ldr	r2, [pc, #772]	@ (800b564 <mktime+0x334>)
 800b260:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b264:	3e01      	subs	r6, #1
 800b266:	2b01      	cmp	r3, #1
 800b268:	4416      	add	r6, r2
 800b26a:	dd11      	ble.n	800b290 <mktime+0x60>
 800b26c:	07a9      	lsls	r1, r5, #30
 800b26e:	d10f      	bne.n	800b290 <mktime+0x60>
 800b270:	2264      	movs	r2, #100	@ 0x64
 800b272:	fb95 f3f2 	sdiv	r3, r5, r2
 800b276:	fb02 5313 	mls	r3, r2, r3, r5
 800b27a:	b943      	cbnz	r3, 800b28e <mktime+0x5e>
 800b27c:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800b280:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b284:	fb93 f1f2 	sdiv	r1, r3, r2
 800b288:	fb02 3311 	mls	r3, r2, r1, r3
 800b28c:	b903      	cbnz	r3, 800b290 <mktime+0x60>
 800b28e:	3601      	adds	r6, #1
 800b290:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 800b294:	3310      	adds	r3, #16
 800b296:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800b29a:	4293      	cmp	r3, r2
 800b29c:	61fe      	str	r6, [r7, #28]
 800b29e:	f200 8167 	bhi.w	800b570 <mktime+0x340>
 800b2a2:	2d46      	cmp	r5, #70	@ 0x46
 800b2a4:	f340 808e 	ble.w	800b3c4 <mktime+0x194>
 800b2a8:	2346      	movs	r3, #70	@ 0x46
 800b2aa:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800b2ae:	2164      	movs	r1, #100	@ 0x64
 800b2b0:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800b2b4:	079a      	lsls	r2, r3, #30
 800b2b6:	d17f      	bne.n	800b3b8 <mktime+0x188>
 800b2b8:	fb93 f2f1 	sdiv	r2, r3, r1
 800b2bc:	fb01 3212 	mls	r2, r1, r2, r3
 800b2c0:	2a00      	cmp	r2, #0
 800b2c2:	d17c      	bne.n	800b3be <mktime+0x18e>
 800b2c4:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800b2c8:	fb92 fef0 	sdiv	lr, r2, r0
 800b2cc:	fb00 221e 	mls	r2, r0, lr, r2
 800b2d0:	2a00      	cmp	r2, #0
 800b2d2:	bf14      	ite	ne
 800b2d4:	4662      	movne	r2, ip
 800b2d6:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800b2da:	3301      	adds	r3, #1
 800b2dc:	429d      	cmp	r5, r3
 800b2de:	4416      	add	r6, r2
 800b2e0:	d1e8      	bne.n	800b2b4 <mktime+0x84>
 800b2e2:	4ba1      	ldr	r3, [pc, #644]	@ (800b568 <mktime+0x338>)
 800b2e4:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800b2e8:	fbc6 4803 	smlal	r4, r8, r6, r3
 800b2ec:	f000 f9fa 	bl	800b6e4 <__tz_lock>
 800b2f0:	f000 fa04 	bl	800b6fc <_tzset_unlocked>
 800b2f4:	4b9d      	ldr	r3, [pc, #628]	@ (800b56c <mktime+0x33c>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	f000 8140 	beq.w	800b57e <mktime+0x34e>
 800b2fe:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800b302:	6978      	ldr	r0, [r7, #20]
 800b304:	4653      	mov	r3, sl
 800b306:	2b01      	cmp	r3, #1
 800b308:	bfa8      	it	ge
 800b30a:	2301      	movge	r3, #1
 800b30c:	9301      	str	r3, [sp, #4]
 800b30e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b312:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800b316:	4283      	cmp	r3, r0
 800b318:	f040 8096 	bne.w	800b448 <mktime+0x218>
 800b31c:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 800b320:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800b324:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 800b328:	1a13      	subs	r3, r2, r0
 800b32a:	9303      	str	r3, [sp, #12]
 800b32c:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 800b330:	9302      	str	r3, [sp, #8]
 800b332:	9a02      	ldr	r2, [sp, #8]
 800b334:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800b338:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 800b33c:	ebb2 0e03 	subs.w	lr, r2, r3
 800b340:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 800b344:	4574      	cmp	r4, lr
 800b346:	eb78 0201 	sbcs.w	r2, r8, r1
 800b34a:	f280 8085 	bge.w	800b458 <mktime+0x228>
 800b34e:	f8d9 2000 	ldr.w	r2, [r9]
 800b352:	2a00      	cmp	r2, #0
 800b354:	f000 808d 	beq.w	800b472 <mktime+0x242>
 800b358:	9a03      	ldr	r2, [sp, #12]
 800b35a:	4294      	cmp	r4, r2
 800b35c:	eb78 020b 	sbcs.w	r2, r8, fp
 800b360:	f2c0 810a 	blt.w	800b578 <mktime+0x348>
 800b364:	4574      	cmp	r4, lr
 800b366:	eb78 0101 	sbcs.w	r1, r8, r1
 800b36a:	bfb4      	ite	lt
 800b36c:	f04f 0b01 	movlt.w	fp, #1
 800b370:	f04f 0b00 	movge.w	fp, #0
 800b374:	f1ba 0f00 	cmp.w	sl, #0
 800b378:	f280 8087 	bge.w	800b48a <mktime+0x25a>
 800b37c:	f1bb 0f01 	cmp.w	fp, #1
 800b380:	f040 80ff 	bne.w	800b582 <mktime+0x352>
 800b384:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 800b388:	191c      	adds	r4, r3, r4
 800b38a:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800b38e:	f04f 0b01 	mov.w	fp, #1
 800b392:	f000 f9ad 	bl	800b6f0 <__tz_unlock>
 800b396:	3604      	adds	r6, #4
 800b398:	2307      	movs	r3, #7
 800b39a:	fb96 f3f3 	sdiv	r3, r6, r3
 800b39e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800b3a2:	1af6      	subs	r6, r6, r3
 800b3a4:	f100 80db 	bmi.w	800b55e <mktime+0x32e>
 800b3a8:	f8c7 b020 	str.w	fp, [r7, #32]
 800b3ac:	61be      	str	r6, [r7, #24]
 800b3ae:	4620      	mov	r0, r4
 800b3b0:	4641      	mov	r1, r8
 800b3b2:	b005      	add	sp, #20
 800b3b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3b8:	f240 126d 	movw	r2, #365	@ 0x16d
 800b3bc:	e78d      	b.n	800b2da <mktime+0xaa>
 800b3be:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800b3c2:	e78a      	b.n	800b2da <mktime+0xaa>
 800b3c4:	d08d      	beq.n	800b2e2 <mktime+0xb2>
 800b3c6:	2345      	movs	r3, #69	@ 0x45
 800b3c8:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800b3cc:	2164      	movs	r1, #100	@ 0x64
 800b3ce:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800b3d2:	e012      	b.n	800b3fa <mktime+0x1ca>
 800b3d4:	bb62      	cbnz	r2, 800b430 <mktime+0x200>
 800b3d6:	fb93 f2f1 	sdiv	r2, r3, r1
 800b3da:	fb01 3212 	mls	r2, r1, r2, r3
 800b3de:	bb52      	cbnz	r2, 800b436 <mktime+0x206>
 800b3e0:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800b3e4:	fb92 fef0 	sdiv	lr, r2, r0
 800b3e8:	fb00 221e 	mls	r2, r0, lr, r2
 800b3ec:	2a00      	cmp	r2, #0
 800b3ee:	bf14      	ite	ne
 800b3f0:	4662      	movne	r2, ip
 800b3f2:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800b3f6:	1ab6      	subs	r6, r6, r2
 800b3f8:	3b01      	subs	r3, #1
 800b3fa:	429d      	cmp	r5, r3
 800b3fc:	f003 0203 	and.w	r2, r3, #3
 800b400:	dbe8      	blt.n	800b3d4 <mktime+0x1a4>
 800b402:	b9da      	cbnz	r2, 800b43c <mktime+0x20c>
 800b404:	2264      	movs	r2, #100	@ 0x64
 800b406:	fb95 f3f2 	sdiv	r3, r5, r2
 800b40a:	fb02 5313 	mls	r3, r2, r3, r5
 800b40e:	b9c3      	cbnz	r3, 800b442 <mktime+0x212>
 800b410:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800b414:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b418:	fb93 f1f2 	sdiv	r1, r3, r2
 800b41c:	fb02 3311 	mls	r3, r2, r1, r3
 800b420:	2b00      	cmp	r3, #0
 800b422:	f240 136d 	movw	r3, #365	@ 0x16d
 800b426:	bf08      	it	eq
 800b428:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800b42c:	1af6      	subs	r6, r6, r3
 800b42e:	e758      	b.n	800b2e2 <mktime+0xb2>
 800b430:	f240 126d 	movw	r2, #365	@ 0x16d
 800b434:	e7df      	b.n	800b3f6 <mktime+0x1c6>
 800b436:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800b43a:	e7dc      	b.n	800b3f6 <mktime+0x1c6>
 800b43c:	f240 136d 	movw	r3, #365	@ 0x16d
 800b440:	e7f4      	b.n	800b42c <mktime+0x1fc>
 800b442:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 800b446:	e7f1      	b.n	800b42c <mktime+0x1fc>
 800b448:	f000 f8a2 	bl	800b590 <__tzcalc_limits>
 800b44c:	2800      	cmp	r0, #0
 800b44e:	f47f af65 	bne.w	800b31c <mktime+0xec>
 800b452:	f8dd b004 	ldr.w	fp, [sp, #4]
 800b456:	e791      	b.n	800b37c <mktime+0x14c>
 800b458:	9a02      	ldr	r2, [sp, #8]
 800b45a:	1a12      	subs	r2, r2, r0
 800b45c:	9202      	str	r2, [sp, #8]
 800b45e:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800b462:	eb6c 0c02 	sbc.w	ip, ip, r2
 800b466:	9a02      	ldr	r2, [sp, #8]
 800b468:	4294      	cmp	r4, r2
 800b46a:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800b46e:	dbf0      	blt.n	800b452 <mktime+0x222>
 800b470:	e76d      	b.n	800b34e <mktime+0x11e>
 800b472:	9a03      	ldr	r2, [sp, #12]
 800b474:	4294      	cmp	r4, r2
 800b476:	eb78 020b 	sbcs.w	r2, r8, fp
 800b47a:	f6ff af73 	blt.w	800b364 <mktime+0x134>
 800b47e:	f1ba 0f00 	cmp.w	sl, #0
 800b482:	f6ff af7f 	blt.w	800b384 <mktime+0x154>
 800b486:	f04f 0b01 	mov.w	fp, #1
 800b48a:	9a01      	ldr	r2, [sp, #4]
 800b48c:	ea82 020b 	eor.w	r2, r2, fp
 800b490:	2a01      	cmp	r2, #1
 800b492:	f47f af73 	bne.w	800b37c <mktime+0x14c>
 800b496:	f1bb 0f00 	cmp.w	fp, #0
 800b49a:	d035      	beq.n	800b508 <mktime+0x2d8>
 800b49c:	1a1b      	subs	r3, r3, r0
 800b49e:	683a      	ldr	r2, [r7, #0]
 800b4a0:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 800b4a4:	441a      	add	r2, r3
 800b4a6:	191c      	adds	r4, r3, r4
 800b4a8:	603a      	str	r2, [r7, #0]
 800b4aa:	4638      	mov	r0, r7
 800b4ac:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800b4b0:	f7ff fdea 	bl	800b088 <validate_structure>
 800b4b4:	68fa      	ldr	r2, [r7, #12]
 800b4b6:	ebb2 020a 	subs.w	r2, r2, sl
 800b4ba:	f43f af5f 	beq.w	800b37c <mktime+0x14c>
 800b4be:	2a01      	cmp	r2, #1
 800b4c0:	dc24      	bgt.n	800b50c <mktime+0x2dc>
 800b4c2:	1c93      	adds	r3, r2, #2
 800b4c4:	bfd8      	it	le
 800b4c6:	2201      	movle	r2, #1
 800b4c8:	69fb      	ldr	r3, [r7, #28]
 800b4ca:	18d3      	adds	r3, r2, r3
 800b4cc:	d527      	bpl.n	800b51e <mktime+0x2ee>
 800b4ce:	1e6b      	subs	r3, r5, #1
 800b4d0:	0798      	lsls	r0, r3, #30
 800b4d2:	d11e      	bne.n	800b512 <mktime+0x2e2>
 800b4d4:	2164      	movs	r1, #100	@ 0x64
 800b4d6:	fb93 f0f1 	sdiv	r0, r3, r1
 800b4da:	fb01 3310 	mls	r3, r1, r0, r3
 800b4de:	b9db      	cbnz	r3, 800b518 <mktime+0x2e8>
 800b4e0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800b4e4:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 800b4e8:	fb95 f1f3 	sdiv	r1, r5, r3
 800b4ec:	fb03 5511 	mls	r5, r3, r1, r5
 800b4f0:	2d00      	cmp	r5, #0
 800b4f2:	f240 136d 	movw	r3, #365	@ 0x16d
 800b4f6:	bf18      	it	ne
 800b4f8:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800b4fc:	61fb      	str	r3, [r7, #28]
 800b4fe:	4416      	add	r6, r2
 800b500:	e73c      	b.n	800b37c <mktime+0x14c>
 800b502:	f04f 0b00 	mov.w	fp, #0
 800b506:	e7c0      	b.n	800b48a <mktime+0x25a>
 800b508:	1ac3      	subs	r3, r0, r3
 800b50a:	e7c8      	b.n	800b49e <mktime+0x26e>
 800b50c:	f04f 32ff 	mov.w	r2, #4294967295
 800b510:	e7da      	b.n	800b4c8 <mktime+0x298>
 800b512:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800b516:	e7f1      	b.n	800b4fc <mktime+0x2cc>
 800b518:	f240 136d 	movw	r3, #365	@ 0x16d
 800b51c:	e7ee      	b.n	800b4fc <mktime+0x2cc>
 800b51e:	07a9      	lsls	r1, r5, #30
 800b520:	d117      	bne.n	800b552 <mktime+0x322>
 800b522:	2064      	movs	r0, #100	@ 0x64
 800b524:	fb95 f1f0 	sdiv	r1, r5, r0
 800b528:	fb00 5111 	mls	r1, r0, r1, r5
 800b52c:	b9a1      	cbnz	r1, 800b558 <mktime+0x328>
 800b52e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800b532:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 800b536:	fb95 f0f1 	sdiv	r0, r5, r1
 800b53a:	fb01 5510 	mls	r5, r1, r0, r5
 800b53e:	2d00      	cmp	r5, #0
 800b540:	f240 116d 	movw	r1, #365	@ 0x16d
 800b544:	bf08      	it	eq
 800b546:	f44f 71b7 	moveq.w	r1, #366	@ 0x16e
 800b54a:	428b      	cmp	r3, r1
 800b54c:	bfa8      	it	ge
 800b54e:	1a5b      	subge	r3, r3, r1
 800b550:	e7d4      	b.n	800b4fc <mktime+0x2cc>
 800b552:	f240 116d 	movw	r1, #365	@ 0x16d
 800b556:	e7f8      	b.n	800b54a <mktime+0x31a>
 800b558:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800b55c:	e7f5      	b.n	800b54a <mktime+0x31a>
 800b55e:	3607      	adds	r6, #7
 800b560:	e722      	b.n	800b3a8 <mktime+0x178>
 800b562:	bf00      	nop
 800b564:	08010968 	.word	0x08010968
 800b568:	00015180 	.word	0x00015180
 800b56c:	20009954 	.word	0x20009954
 800b570:	f04f 34ff 	mov.w	r4, #4294967295
 800b574:	46a0      	mov	r8, r4
 800b576:	e71a      	b.n	800b3ae <mktime+0x17e>
 800b578:	f1ba 0f00 	cmp.w	sl, #0
 800b57c:	dac1      	bge.n	800b502 <mktime+0x2d2>
 800b57e:	f04f 0b00 	mov.w	fp, #0
 800b582:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800b586:	191c      	adds	r4, r3, r4
 800b588:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800b58c:	e701      	b.n	800b392 <mktime+0x162>
 800b58e:	bf00      	nop

0800b590 <__tzcalc_limits>:
 800b590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b594:	4604      	mov	r4, r0
 800b596:	f003 f895 	bl	800e6c4 <__gettzinfo>
 800b59a:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800b59e:	429c      	cmp	r4, r3
 800b5a0:	f340 8099 	ble.w	800b6d6 <__tzcalc_limits+0x146>
 800b5a4:	f46f 67f6 	mvn.w	r7, #1968	@ 0x7b0
 800b5a8:	19e5      	adds	r5, r4, r7
 800b5aa:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800b5ae:	f240 126d 	movw	r2, #365	@ 0x16d
 800b5b2:	10ad      	asrs	r5, r5, #2
 800b5b4:	fb02 5503 	mla	r5, r2, r3, r5
 800b5b8:	f46f 6cc8 	mvn.w	ip, #1600	@ 0x640
 800b5bc:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800b5c0:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 800b5c4:	4f45      	ldr	r7, [pc, #276]	@ (800b6dc <__tzcalc_limits+0x14c>)
 800b5c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800b5ca:	441d      	add	r5, r3
 800b5cc:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b5d0:	eb04 030c 	add.w	r3, r4, ip
 800b5d4:	6044      	str	r4, [r0, #4]
 800b5d6:	fbb3 f3f2 	udiv	r3, r3, r2
 800b5da:	4601      	mov	r1, r0
 800b5dc:	441d      	add	r5, r3
 800b5de:	f100 0c50 	add.w	ip, r0, #80	@ 0x50
 800b5e2:	7a0b      	ldrb	r3, [r1, #8]
 800b5e4:	694a      	ldr	r2, [r1, #20]
 800b5e6:	2b4a      	cmp	r3, #74	@ 0x4a
 800b5e8:	d133      	bne.n	800b652 <__tzcalc_limits+0xc2>
 800b5ea:	07a6      	lsls	r6, r4, #30
 800b5ec:	eb05 0302 	add.w	r3, r5, r2
 800b5f0:	d106      	bne.n	800b600 <__tzcalc_limits+0x70>
 800b5f2:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800b5f6:	fb94 f6fe 	sdiv	r6, r4, lr
 800b5fa:	fb0e 4616 	mls	r6, lr, r6, r4
 800b5fe:	b936      	cbnz	r6, 800b60e <__tzcalc_limits+0x7e>
 800b600:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 800b604:	fb94 f6fe 	sdiv	r6, r4, lr
 800b608:	fb0e 4616 	mls	r6, lr, r6, r4
 800b60c:	b9fe      	cbnz	r6, 800b64e <__tzcalc_limits+0xbe>
 800b60e:	2a3b      	cmp	r2, #59	@ 0x3b
 800b610:	bfd4      	ite	le
 800b612:	2200      	movle	r2, #0
 800b614:	2201      	movgt	r2, #1
 800b616:	4413      	add	r3, r2
 800b618:	3b01      	subs	r3, #1
 800b61a:	698a      	ldr	r2, [r1, #24]
 800b61c:	17d6      	asrs	r6, r2, #31
 800b61e:	fbc3 2607 	smlal	r2, r6, r3, r7
 800b622:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800b624:	18d2      	adds	r2, r2, r3
 800b626:	eb46 73e3 	adc.w	r3, r6, r3, asr #31
 800b62a:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800b62e:	3128      	adds	r1, #40	@ 0x28
 800b630:	458c      	cmp	ip, r1
 800b632:	d1d6      	bne.n	800b5e2 <__tzcalc_limits+0x52>
 800b634:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 800b638:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800b63c:	428c      	cmp	r4, r1
 800b63e:	4193      	sbcs	r3, r2
 800b640:	bfb4      	ite	lt
 800b642:	2301      	movlt	r3, #1
 800b644:	2300      	movge	r3, #0
 800b646:	6003      	str	r3, [r0, #0]
 800b648:	2001      	movs	r0, #1
 800b64a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b64e:	2200      	movs	r2, #0
 800b650:	e7e1      	b.n	800b616 <__tzcalc_limits+0x86>
 800b652:	2b44      	cmp	r3, #68	@ 0x44
 800b654:	d101      	bne.n	800b65a <__tzcalc_limits+0xca>
 800b656:	18ab      	adds	r3, r5, r2
 800b658:	e7df      	b.n	800b61a <__tzcalc_limits+0x8a>
 800b65a:	07a3      	lsls	r3, r4, #30
 800b65c:	d105      	bne.n	800b66a <__tzcalc_limits+0xda>
 800b65e:	2664      	movs	r6, #100	@ 0x64
 800b660:	fb94 f3f6 	sdiv	r3, r4, r6
 800b664:	fb06 4313 	mls	r3, r6, r3, r4
 800b668:	bb7b      	cbnz	r3, 800b6ca <__tzcalc_limits+0x13a>
 800b66a:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800b66e:	fb94 f6f3 	sdiv	r6, r4, r3
 800b672:	fb03 4616 	mls	r6, r3, r6, r4
 800b676:	fab6 f686 	clz	r6, r6
 800b67a:	0976      	lsrs	r6, r6, #5
 800b67c:	f8df e060 	ldr.w	lr, [pc, #96]	@ 800b6e0 <__tzcalc_limits+0x150>
 800b680:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800b684:	f04f 0a30 	mov.w	sl, #48	@ 0x30
 800b688:	462b      	mov	r3, r5
 800b68a:	f04f 0800 	mov.w	r8, #0
 800b68e:	fb0a e606 	mla	r6, sl, r6, lr
 800b692:	f108 0801 	add.w	r8, r8, #1
 800b696:	45c1      	cmp	r9, r8
 800b698:	f856 e028 	ldr.w	lr, [r6, r8, lsl #2]
 800b69c:	dc17      	bgt.n	800b6ce <__tzcalc_limits+0x13e>
 800b69e:	f103 0804 	add.w	r8, r3, #4
 800b6a2:	2607      	movs	r6, #7
 800b6a4:	fb98 f6f6 	sdiv	r6, r8, r6
 800b6a8:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800b6ac:	eba8 0606 	sub.w	r6, r8, r6
 800b6b0:	1b92      	subs	r2, r2, r6
 800b6b2:	690e      	ldr	r6, [r1, #16]
 800b6b4:	f106 36ff 	add.w	r6, r6, #4294967295
 800b6b8:	bf48      	it	mi
 800b6ba:	3207      	addmi	r2, #7
 800b6bc:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800b6c0:	4432      	add	r2, r6
 800b6c2:	4572      	cmp	r2, lr
 800b6c4:	da05      	bge.n	800b6d2 <__tzcalc_limits+0x142>
 800b6c6:	4413      	add	r3, r2
 800b6c8:	e7a7      	b.n	800b61a <__tzcalc_limits+0x8a>
 800b6ca:	2601      	movs	r6, #1
 800b6cc:	e7d6      	b.n	800b67c <__tzcalc_limits+0xec>
 800b6ce:	4473      	add	r3, lr
 800b6d0:	e7df      	b.n	800b692 <__tzcalc_limits+0x102>
 800b6d2:	3a07      	subs	r2, #7
 800b6d4:	e7f5      	b.n	800b6c2 <__tzcalc_limits+0x132>
 800b6d6:	2000      	movs	r0, #0
 800b6d8:	e7b7      	b.n	800b64a <__tzcalc_limits+0xba>
 800b6da:	bf00      	nop
 800b6dc:	00015180 	.word	0x00015180
 800b6e0:	08010c88 	.word	0x08010c88

0800b6e4 <__tz_lock>:
 800b6e4:	4801      	ldr	r0, [pc, #4]	@ (800b6ec <__tz_lock+0x8>)
 800b6e6:	f7f9 b95c 	b.w	80049a2 <__retarget_lock_acquire>
 800b6ea:	bf00      	nop
 800b6ec:	2000284c 	.word	0x2000284c

0800b6f0 <__tz_unlock>:
 800b6f0:	4801      	ldr	r0, [pc, #4]	@ (800b6f8 <__tz_unlock+0x8>)
 800b6f2:	f7f9 b960 	b.w	80049b6 <__retarget_lock_release>
 800b6f6:	bf00      	nop
 800b6f8:	2000284c 	.word	0x2000284c

0800b6fc <_tzset_unlocked>:
 800b6fc:	4b01      	ldr	r3, [pc, #4]	@ (800b704 <_tzset_unlocked+0x8>)
 800b6fe:	6818      	ldr	r0, [r3, #0]
 800b700:	f000 b802 	b.w	800b708 <_tzset_unlocked_r>
 800b704:	2000019c 	.word	0x2000019c

0800b708 <_tzset_unlocked_r>:
 800b708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b70c:	b08d      	sub	sp, #52	@ 0x34
 800b70e:	4607      	mov	r7, r0
 800b710:	f002 ffd8 	bl	800e6c4 <__gettzinfo>
 800b714:	49bc      	ldr	r1, [pc, #752]	@ (800ba08 <_tzset_unlocked_r+0x300>)
 800b716:	4dbd      	ldr	r5, [pc, #756]	@ (800ba0c <_tzset_unlocked_r+0x304>)
 800b718:	4604      	mov	r4, r0
 800b71a:	4638      	mov	r0, r7
 800b71c:	f001 fcd4 	bl	800d0c8 <_getenv_r>
 800b720:	4606      	mov	r6, r0
 800b722:	bb10      	cbnz	r0, 800b76a <_tzset_unlocked_r+0x62>
 800b724:	4bba      	ldr	r3, [pc, #744]	@ (800ba10 <_tzset_unlocked_r+0x308>)
 800b726:	4abb      	ldr	r2, [pc, #748]	@ (800ba14 <_tzset_unlocked_r+0x30c>)
 800b728:	6018      	str	r0, [r3, #0]
 800b72a:	4bbb      	ldr	r3, [pc, #748]	@ (800ba18 <_tzset_unlocked_r+0x310>)
 800b72c:	62a0      	str	r0, [r4, #40]	@ 0x28
 800b72e:	6018      	str	r0, [r3, #0]
 800b730:	4bba      	ldr	r3, [pc, #744]	@ (800ba1c <_tzset_unlocked_r+0x314>)
 800b732:	6520      	str	r0, [r4, #80]	@ 0x50
 800b734:	e9c3 2200 	strd	r2, r2, [r3]
 800b738:	214a      	movs	r1, #74	@ 0x4a
 800b73a:	2200      	movs	r2, #0
 800b73c:	2300      	movs	r3, #0
 800b73e:	e9c4 0003 	strd	r0, r0, [r4, #12]
 800b742:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800b746:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 800b74a:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 800b74e:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800b752:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800b756:	6828      	ldr	r0, [r5, #0]
 800b758:	7221      	strb	r1, [r4, #8]
 800b75a:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800b75e:	f7fd fcbd 	bl	80090dc <free>
 800b762:	602e      	str	r6, [r5, #0]
 800b764:	b00d      	add	sp, #52	@ 0x34
 800b766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b76a:	6829      	ldr	r1, [r5, #0]
 800b76c:	2900      	cmp	r1, #0
 800b76e:	f040 808e 	bne.w	800b88e <_tzset_unlocked_r+0x186>
 800b772:	6828      	ldr	r0, [r5, #0]
 800b774:	f7fd fcb2 	bl	80090dc <free>
 800b778:	4630      	mov	r0, r6
 800b77a:	f7f4 fd89 	bl	8000290 <strlen>
 800b77e:	1c41      	adds	r1, r0, #1
 800b780:	4638      	mov	r0, r7
 800b782:	f7fd fcd5 	bl	8009130 <_malloc_r>
 800b786:	6028      	str	r0, [r5, #0]
 800b788:	2800      	cmp	r0, #0
 800b78a:	f040 8086 	bne.w	800b89a <_tzset_unlocked_r+0x192>
 800b78e:	4aa2      	ldr	r2, [pc, #648]	@ (800ba18 <_tzset_unlocked_r+0x310>)
 800b790:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 800ba1c <_tzset_unlocked_r+0x314>
 800b794:	f8df a278 	ldr.w	sl, [pc, #632]	@ 800ba10 <_tzset_unlocked_r+0x308>
 800b798:	2300      	movs	r3, #0
 800b79a:	6013      	str	r3, [r2, #0]
 800b79c:	4aa0      	ldr	r2, [pc, #640]	@ (800ba20 <_tzset_unlocked_r+0x318>)
 800b79e:	f8ca 3000 	str.w	r3, [sl]
 800b7a2:	2000      	movs	r0, #0
 800b7a4:	2100      	movs	r1, #0
 800b7a6:	e9c8 2200 	strd	r2, r2, [r8]
 800b7aa:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800b7ae:	e9c4 3305 	strd	r3, r3, [r4, #20]
 800b7b2:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800b7b6:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800b7ba:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 800b7be:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 800b7c2:	224a      	movs	r2, #74	@ 0x4a
 800b7c4:	7222      	strb	r2, [r4, #8]
 800b7c6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b7c8:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 800b7cc:	6523      	str	r3, [r4, #80]	@ 0x50
 800b7ce:	7833      	ldrb	r3, [r6, #0]
 800b7d0:	2b3a      	cmp	r3, #58	@ 0x3a
 800b7d2:	bf08      	it	eq
 800b7d4:	3601      	addeq	r6, #1
 800b7d6:	7833      	ldrb	r3, [r6, #0]
 800b7d8:	2b3c      	cmp	r3, #60	@ 0x3c
 800b7da:	d162      	bne.n	800b8a2 <_tzset_unlocked_r+0x19a>
 800b7dc:	1c75      	adds	r5, r6, #1
 800b7de:	4a91      	ldr	r2, [pc, #580]	@ (800ba24 <_tzset_unlocked_r+0x31c>)
 800b7e0:	4991      	ldr	r1, [pc, #580]	@ (800ba28 <_tzset_unlocked_r+0x320>)
 800b7e2:	ab0a      	add	r3, sp, #40	@ 0x28
 800b7e4:	4628      	mov	r0, r5
 800b7e6:	f7ff fb41 	bl	800ae6c <siscanf>
 800b7ea:	2800      	cmp	r0, #0
 800b7ec:	ddba      	ble.n	800b764 <_tzset_unlocked_r+0x5c>
 800b7ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7f0:	1eda      	subs	r2, r3, #3
 800b7f2:	2a07      	cmp	r2, #7
 800b7f4:	d8b6      	bhi.n	800b764 <_tzset_unlocked_r+0x5c>
 800b7f6:	5ceb      	ldrb	r3, [r5, r3]
 800b7f8:	2b3e      	cmp	r3, #62	@ 0x3e
 800b7fa:	d1b3      	bne.n	800b764 <_tzset_unlocked_r+0x5c>
 800b7fc:	3602      	adds	r6, #2
 800b7fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b800:	18f5      	adds	r5, r6, r3
 800b802:	5cf3      	ldrb	r3, [r6, r3]
 800b804:	2b2d      	cmp	r3, #45	@ 0x2d
 800b806:	d15a      	bne.n	800b8be <_tzset_unlocked_r+0x1b6>
 800b808:	3501      	adds	r5, #1
 800b80a:	f04f 39ff 	mov.w	r9, #4294967295
 800b80e:	2300      	movs	r3, #0
 800b810:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b814:	f8ad 3020 	strh.w	r3, [sp, #32]
 800b818:	af08      	add	r7, sp, #32
 800b81a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b81c:	e9cd 3701 	strd	r3, r7, [sp, #4]
 800b820:	9303      	str	r3, [sp, #12]
 800b822:	f10d 031e 	add.w	r3, sp, #30
 800b826:	9300      	str	r3, [sp, #0]
 800b828:	4980      	ldr	r1, [pc, #512]	@ (800ba2c <_tzset_unlocked_r+0x324>)
 800b82a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b82c:	aa07      	add	r2, sp, #28
 800b82e:	4628      	mov	r0, r5
 800b830:	f7ff fb1c 	bl	800ae6c <siscanf>
 800b834:	2800      	cmp	r0, #0
 800b836:	dd95      	ble.n	800b764 <_tzset_unlocked_r+0x5c>
 800b838:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800b83c:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800b840:	223c      	movs	r2, #60	@ 0x3c
 800b842:	fb02 6603 	mla	r6, r2, r3, r6
 800b846:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800b84a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800b84e:	fb02 6603 	mla	r6, r2, r3, r6
 800b852:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b854:	fb09 f606 	mul.w	r6, r9, r6
 800b858:	eb05 0903 	add.w	r9, r5, r3
 800b85c:	5ceb      	ldrb	r3, [r5, r3]
 800b85e:	2b3c      	cmp	r3, #60	@ 0x3c
 800b860:	f040 80ee 	bne.w	800ba40 <_tzset_unlocked_r+0x338>
 800b864:	f109 0501 	add.w	r5, r9, #1
 800b868:	4a71      	ldr	r2, [pc, #452]	@ (800ba30 <_tzset_unlocked_r+0x328>)
 800b86a:	496f      	ldr	r1, [pc, #444]	@ (800ba28 <_tzset_unlocked_r+0x320>)
 800b86c:	ab0a      	add	r3, sp, #40	@ 0x28
 800b86e:	4628      	mov	r0, r5
 800b870:	f7ff fafc 	bl	800ae6c <siscanf>
 800b874:	2800      	cmp	r0, #0
 800b876:	dc28      	bgt.n	800b8ca <_tzset_unlocked_r+0x1c2>
 800b878:	f899 3001 	ldrb.w	r3, [r9, #1]
 800b87c:	2b3e      	cmp	r3, #62	@ 0x3e
 800b87e:	d124      	bne.n	800b8ca <_tzset_unlocked_r+0x1c2>
 800b880:	4b68      	ldr	r3, [pc, #416]	@ (800ba24 <_tzset_unlocked_r+0x31c>)
 800b882:	62a6      	str	r6, [r4, #40]	@ 0x28
 800b884:	e9c8 3300 	strd	r3, r3, [r8]
 800b888:	f8ca 6000 	str.w	r6, [sl]
 800b88c:	e76a      	b.n	800b764 <_tzset_unlocked_r+0x5c>
 800b88e:	f7f4 fc9f 	bl	80001d0 <strcmp>
 800b892:	2800      	cmp	r0, #0
 800b894:	f47f af6d 	bne.w	800b772 <_tzset_unlocked_r+0x6a>
 800b898:	e764      	b.n	800b764 <_tzset_unlocked_r+0x5c>
 800b89a:	4631      	mov	r1, r6
 800b89c:	f000 f9da 	bl	800bc54 <strcpy>
 800b8a0:	e775      	b.n	800b78e <_tzset_unlocked_r+0x86>
 800b8a2:	4a60      	ldr	r2, [pc, #384]	@ (800ba24 <_tzset_unlocked_r+0x31c>)
 800b8a4:	4963      	ldr	r1, [pc, #396]	@ (800ba34 <_tzset_unlocked_r+0x32c>)
 800b8a6:	ab0a      	add	r3, sp, #40	@ 0x28
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	f7ff fadf 	bl	800ae6c <siscanf>
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	f77f af58 	ble.w	800b764 <_tzset_unlocked_r+0x5c>
 800b8b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8b6:	3b03      	subs	r3, #3
 800b8b8:	2b07      	cmp	r3, #7
 800b8ba:	d9a0      	bls.n	800b7fe <_tzset_unlocked_r+0xf6>
 800b8bc:	e752      	b.n	800b764 <_tzset_unlocked_r+0x5c>
 800b8be:	2b2b      	cmp	r3, #43	@ 0x2b
 800b8c0:	bf08      	it	eq
 800b8c2:	3501      	addeq	r5, #1
 800b8c4:	f04f 0901 	mov.w	r9, #1
 800b8c8:	e7a1      	b.n	800b80e <_tzset_unlocked_r+0x106>
 800b8ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8cc:	1eda      	subs	r2, r3, #3
 800b8ce:	2a07      	cmp	r2, #7
 800b8d0:	f63f af48 	bhi.w	800b764 <_tzset_unlocked_r+0x5c>
 800b8d4:	5ceb      	ldrb	r3, [r5, r3]
 800b8d6:	2b3e      	cmp	r3, #62	@ 0x3e
 800b8d8:	f47f af44 	bne.w	800b764 <_tzset_unlocked_r+0x5c>
 800b8dc:	f109 0902 	add.w	r9, r9, #2
 800b8e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8e2:	eb09 0503 	add.w	r5, r9, r3
 800b8e6:	f819 3003 	ldrb.w	r3, [r9, r3]
 800b8ea:	2b2d      	cmp	r3, #45	@ 0x2d
 800b8ec:	f040 80b7 	bne.w	800ba5e <_tzset_unlocked_r+0x356>
 800b8f0:	3501      	adds	r5, #1
 800b8f2:	f04f 39ff 	mov.w	r9, #4294967295
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	f8ad 301c 	strh.w	r3, [sp, #28]
 800b8fc:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b900:	f8ad 3020 	strh.w	r3, [sp, #32]
 800b904:	930a      	str	r3, [sp, #40]	@ 0x28
 800b906:	ab0a      	add	r3, sp, #40	@ 0x28
 800b908:	e9cd 7302 	strd	r7, r3, [sp, #8]
 800b90c:	9301      	str	r3, [sp, #4]
 800b90e:	f10d 031e 	add.w	r3, sp, #30
 800b912:	9300      	str	r3, [sp, #0]
 800b914:	4945      	ldr	r1, [pc, #276]	@ (800ba2c <_tzset_unlocked_r+0x324>)
 800b916:	ab0a      	add	r3, sp, #40	@ 0x28
 800b918:	aa07      	add	r2, sp, #28
 800b91a:	4628      	mov	r0, r5
 800b91c:	f7ff faa6 	bl	800ae6c <siscanf>
 800b920:	2800      	cmp	r0, #0
 800b922:	f300 80a2 	bgt.w	800ba6a <_tzset_unlocked_r+0x362>
 800b926:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 800b92a:	9304      	str	r3, [sp, #16]
 800b92c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b92e:	4627      	mov	r7, r4
 800b930:	441d      	add	r5, r3
 800b932:	f04f 0b00 	mov.w	fp, #0
 800b936:	782b      	ldrb	r3, [r5, #0]
 800b938:	2b2c      	cmp	r3, #44	@ 0x2c
 800b93a:	bf08      	it	eq
 800b93c:	3501      	addeq	r5, #1
 800b93e:	f895 9000 	ldrb.w	r9, [r5]
 800b942:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800b946:	f040 80a3 	bne.w	800ba90 <_tzset_unlocked_r+0x388>
 800b94a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b94c:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 800b950:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b954:	aa09      	add	r2, sp, #36	@ 0x24
 800b956:	9200      	str	r2, [sp, #0]
 800b958:	4937      	ldr	r1, [pc, #220]	@ (800ba38 <_tzset_unlocked_r+0x330>)
 800b95a:	9303      	str	r3, [sp, #12]
 800b95c:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 800b960:	4628      	mov	r0, r5
 800b962:	f7ff fa83 	bl	800ae6c <siscanf>
 800b966:	2803      	cmp	r0, #3
 800b968:	f47f aefc 	bne.w	800b764 <_tzset_unlocked_r+0x5c>
 800b96c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 800b970:	1e4b      	subs	r3, r1, #1
 800b972:	2b0b      	cmp	r3, #11
 800b974:	f63f aef6 	bhi.w	800b764 <_tzset_unlocked_r+0x5c>
 800b978:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800b97c:	1e53      	subs	r3, r2, #1
 800b97e:	2b04      	cmp	r3, #4
 800b980:	f63f aef0 	bhi.w	800b764 <_tzset_unlocked_r+0x5c>
 800b984:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800b988:	2b06      	cmp	r3, #6
 800b98a:	f63f aeeb 	bhi.w	800b764 <_tzset_unlocked_r+0x5c>
 800b98e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800b992:	f887 9008 	strb.w	r9, [r7, #8]
 800b996:	617b      	str	r3, [r7, #20]
 800b998:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b99a:	eb05 0903 	add.w	r9, r5, r3
 800b99e:	2500      	movs	r5, #0
 800b9a0:	f04f 0302 	mov.w	r3, #2
 800b9a4:	f8ad 301c 	strh.w	r3, [sp, #28]
 800b9a8:	f8ad 501e 	strh.w	r5, [sp, #30]
 800b9ac:	f8ad 5020 	strh.w	r5, [sp, #32]
 800b9b0:	950a      	str	r5, [sp, #40]	@ 0x28
 800b9b2:	f899 3000 	ldrb.w	r3, [r9]
 800b9b6:	2b2f      	cmp	r3, #47	@ 0x2f
 800b9b8:	f040 8096 	bne.w	800bae8 <_tzset_unlocked_r+0x3e0>
 800b9bc:	ab0a      	add	r3, sp, #40	@ 0x28
 800b9be:	aa08      	add	r2, sp, #32
 800b9c0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b9c4:	f10d 021e 	add.w	r2, sp, #30
 800b9c8:	9200      	str	r2, [sp, #0]
 800b9ca:	491c      	ldr	r1, [pc, #112]	@ (800ba3c <_tzset_unlocked_r+0x334>)
 800b9cc:	9303      	str	r3, [sp, #12]
 800b9ce:	aa07      	add	r2, sp, #28
 800b9d0:	4648      	mov	r0, r9
 800b9d2:	f7ff fa4b 	bl	800ae6c <siscanf>
 800b9d6:	42a8      	cmp	r0, r5
 800b9d8:	f300 8086 	bgt.w	800bae8 <_tzset_unlocked_r+0x3e0>
 800b9dc:	214a      	movs	r1, #74	@ 0x4a
 800b9de:	2200      	movs	r2, #0
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	e9c4 5503 	strd	r5, r5, [r4, #12]
 800b9e6:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800b9ea:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800b9ee:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800b9f2:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 800b9f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800b9fa:	7221      	strb	r1, [r4, #8]
 800b9fc:	62a5      	str	r5, [r4, #40]	@ 0x28
 800b9fe:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800ba02:	6525      	str	r5, [r4, #80]	@ 0x50
 800ba04:	e6ae      	b.n	800b764 <_tzset_unlocked_r+0x5c>
 800ba06:	bf00      	nop
 800ba08:	080109c8 	.word	0x080109c8
 800ba0c:	20009934 	.word	0x20009934
 800ba10:	20009950 	.word	0x20009950
 800ba14:	080109cb 	.word	0x080109cb
 800ba18:	20009954 	.word	0x20009954
 800ba1c:	20000028 	.word	0x20000028
 800ba20:	0800fd44 	.word	0x0800fd44
 800ba24:	20009944 	.word	0x20009944
 800ba28:	080109cf 	.word	0x080109cf
 800ba2c:	08010a04 	.word	0x08010a04
 800ba30:	20009938 	.word	0x20009938
 800ba34:	080109e2 	.word	0x080109e2
 800ba38:	080109f0 	.word	0x080109f0
 800ba3c:	08010a03 	.word	0x08010a03
 800ba40:	4a3e      	ldr	r2, [pc, #248]	@ (800bb3c <_tzset_unlocked_r+0x434>)
 800ba42:	493f      	ldr	r1, [pc, #252]	@ (800bb40 <_tzset_unlocked_r+0x438>)
 800ba44:	ab0a      	add	r3, sp, #40	@ 0x28
 800ba46:	4648      	mov	r0, r9
 800ba48:	f7ff fa10 	bl	800ae6c <siscanf>
 800ba4c:	2800      	cmp	r0, #0
 800ba4e:	f77f af17 	ble.w	800b880 <_tzset_unlocked_r+0x178>
 800ba52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba54:	3b03      	subs	r3, #3
 800ba56:	2b07      	cmp	r3, #7
 800ba58:	f67f af42 	bls.w	800b8e0 <_tzset_unlocked_r+0x1d8>
 800ba5c:	e682      	b.n	800b764 <_tzset_unlocked_r+0x5c>
 800ba5e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ba60:	bf08      	it	eq
 800ba62:	3501      	addeq	r5, #1
 800ba64:	f04f 0901 	mov.w	r9, #1
 800ba68:	e745      	b.n	800b8f6 <_tzset_unlocked_r+0x1ee>
 800ba6a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ba6e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ba72:	213c      	movs	r1, #60	@ 0x3c
 800ba74:	fb01 3302 	mla	r3, r1, r2, r3
 800ba78:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ba7c:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800ba80:	fb01 3302 	mla	r3, r1, r2, r3
 800ba84:	fb09 f303 	mul.w	r3, r9, r3
 800ba88:	e74f      	b.n	800b92a <_tzset_unlocked_r+0x222>
 800ba8a:	f04f 0b01 	mov.w	fp, #1
 800ba8e:	e752      	b.n	800b936 <_tzset_unlocked_r+0x22e>
 800ba90:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800ba94:	bf06      	itte	eq
 800ba96:	3501      	addeq	r5, #1
 800ba98:	464b      	moveq	r3, r9
 800ba9a:	2344      	movne	r3, #68	@ 0x44
 800ba9c:	220a      	movs	r2, #10
 800ba9e:	a90b      	add	r1, sp, #44	@ 0x2c
 800baa0:	4628      	mov	r0, r5
 800baa2:	9305      	str	r3, [sp, #20]
 800baa4:	f002 f84c 	bl	800db40 <strtoul>
 800baa8:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800baac:	9b05      	ldr	r3, [sp, #20]
 800baae:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 800bab2:	45a9      	cmp	r9, r5
 800bab4:	d114      	bne.n	800bae0 <_tzset_unlocked_r+0x3d8>
 800bab6:	234d      	movs	r3, #77	@ 0x4d
 800bab8:	f1bb 0f00 	cmp.w	fp, #0
 800babc:	d107      	bne.n	800bace <_tzset_unlocked_r+0x3c6>
 800babe:	7223      	strb	r3, [r4, #8]
 800bac0:	2103      	movs	r1, #3
 800bac2:	2302      	movs	r3, #2
 800bac4:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800bac8:	f8c4 b014 	str.w	fp, [r4, #20]
 800bacc:	e767      	b.n	800b99e <_tzset_unlocked_r+0x296>
 800bace:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800bad2:	220b      	movs	r2, #11
 800bad4:	2301      	movs	r3, #1
 800bad6:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800bada:	2300      	movs	r3, #0
 800badc:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800bade:	e75e      	b.n	800b99e <_tzset_unlocked_r+0x296>
 800bae0:	b280      	uxth	r0, r0
 800bae2:	723b      	strb	r3, [r7, #8]
 800bae4:	6178      	str	r0, [r7, #20]
 800bae6:	e75a      	b.n	800b99e <_tzset_unlocked_r+0x296>
 800bae8:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800baec:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800baf0:	213c      	movs	r1, #60	@ 0x3c
 800baf2:	fb01 3302 	mla	r3, r1, r2, r3
 800baf6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800bafa:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800bafe:	fb01 3302 	mla	r3, r1, r2, r3
 800bb02:	61bb      	str	r3, [r7, #24]
 800bb04:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800bb06:	3728      	adds	r7, #40	@ 0x28
 800bb08:	444d      	add	r5, r9
 800bb0a:	f1bb 0f00 	cmp.w	fp, #0
 800bb0e:	d0bc      	beq.n	800ba8a <_tzset_unlocked_r+0x382>
 800bb10:	9b04      	ldr	r3, [sp, #16]
 800bb12:	6523      	str	r3, [r4, #80]	@ 0x50
 800bb14:	4b0b      	ldr	r3, [pc, #44]	@ (800bb44 <_tzset_unlocked_r+0x43c>)
 800bb16:	f8c8 3000 	str.w	r3, [r8]
 800bb1a:	6860      	ldr	r0, [r4, #4]
 800bb1c:	4b07      	ldr	r3, [pc, #28]	@ (800bb3c <_tzset_unlocked_r+0x434>)
 800bb1e:	62a6      	str	r6, [r4, #40]	@ 0x28
 800bb20:	f8c8 3004 	str.w	r3, [r8, #4]
 800bb24:	f7ff fd34 	bl	800b590 <__tzcalc_limits>
 800bb28:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800bb2a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800bb2c:	f8ca 2000 	str.w	r2, [sl]
 800bb30:	1a9b      	subs	r3, r3, r2
 800bb32:	4a05      	ldr	r2, [pc, #20]	@ (800bb48 <_tzset_unlocked_r+0x440>)
 800bb34:	bf18      	it	ne
 800bb36:	2301      	movne	r3, #1
 800bb38:	6013      	str	r3, [r2, #0]
 800bb3a:	e613      	b.n	800b764 <_tzset_unlocked_r+0x5c>
 800bb3c:	20009938 	.word	0x20009938
 800bb40:	080109e2 	.word	0x080109e2
 800bb44:	20009944 	.word	0x20009944
 800bb48:	20009954 	.word	0x20009954

0800bb4c <_localeconv_r>:
 800bb4c:	4800      	ldr	r0, [pc, #0]	@ (800bb50 <_localeconv_r+0x4>)
 800bb4e:	4770      	bx	lr
 800bb50:	20000120 	.word	0x20000120

0800bb54 <_close_r>:
 800bb54:	b538      	push	{r3, r4, r5, lr}
 800bb56:	4d06      	ldr	r5, [pc, #24]	@ (800bb70 <_close_r+0x1c>)
 800bb58:	2300      	movs	r3, #0
 800bb5a:	4604      	mov	r4, r0
 800bb5c:	4608      	mov	r0, r1
 800bb5e:	602b      	str	r3, [r5, #0]
 800bb60:	f7f8 fe58 	bl	8004814 <_close>
 800bb64:	1c43      	adds	r3, r0, #1
 800bb66:	d102      	bne.n	800bb6e <_close_r+0x1a>
 800bb68:	682b      	ldr	r3, [r5, #0]
 800bb6a:	b103      	cbz	r3, 800bb6e <_close_r+0x1a>
 800bb6c:	6023      	str	r3, [r4, #0]
 800bb6e:	bd38      	pop	{r3, r4, r5, pc}
 800bb70:	20009958 	.word	0x20009958

0800bb74 <_lseek_r>:
 800bb74:	b538      	push	{r3, r4, r5, lr}
 800bb76:	4d07      	ldr	r5, [pc, #28]	@ (800bb94 <_lseek_r+0x20>)
 800bb78:	4604      	mov	r4, r0
 800bb7a:	4608      	mov	r0, r1
 800bb7c:	4611      	mov	r1, r2
 800bb7e:	2200      	movs	r2, #0
 800bb80:	602a      	str	r2, [r5, #0]
 800bb82:	461a      	mov	r2, r3
 800bb84:	f7f8 fe50 	bl	8004828 <_lseek>
 800bb88:	1c43      	adds	r3, r0, #1
 800bb8a:	d102      	bne.n	800bb92 <_lseek_r+0x1e>
 800bb8c:	682b      	ldr	r3, [r5, #0]
 800bb8e:	b103      	cbz	r3, 800bb92 <_lseek_r+0x1e>
 800bb90:	6023      	str	r3, [r4, #0]
 800bb92:	bd38      	pop	{r3, r4, r5, pc}
 800bb94:	20009958 	.word	0x20009958

0800bb98 <_read_r>:
 800bb98:	b538      	push	{r3, r4, r5, lr}
 800bb9a:	4d07      	ldr	r5, [pc, #28]	@ (800bbb8 <_read_r+0x20>)
 800bb9c:	4604      	mov	r4, r0
 800bb9e:	4608      	mov	r0, r1
 800bba0:	4611      	mov	r1, r2
 800bba2:	2200      	movs	r2, #0
 800bba4:	602a      	str	r2, [r5, #0]
 800bba6:	461a      	mov	r2, r3
 800bba8:	f7f8 fe18 	bl	80047dc <_read>
 800bbac:	1c43      	adds	r3, r0, #1
 800bbae:	d102      	bne.n	800bbb6 <_read_r+0x1e>
 800bbb0:	682b      	ldr	r3, [r5, #0]
 800bbb2:	b103      	cbz	r3, 800bbb6 <_read_r+0x1e>
 800bbb4:	6023      	str	r3, [r4, #0]
 800bbb6:	bd38      	pop	{r3, r4, r5, pc}
 800bbb8:	20009958 	.word	0x20009958

0800bbbc <_sbrk_r>:
 800bbbc:	b538      	push	{r3, r4, r5, lr}
 800bbbe:	4d06      	ldr	r5, [pc, #24]	@ (800bbd8 <_sbrk_r+0x1c>)
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	4608      	mov	r0, r1
 800bbc6:	602b      	str	r3, [r5, #0]
 800bbc8:	f7f8 fe30 	bl	800482c <_sbrk>
 800bbcc:	1c43      	adds	r3, r0, #1
 800bbce:	d102      	bne.n	800bbd6 <_sbrk_r+0x1a>
 800bbd0:	682b      	ldr	r3, [r5, #0]
 800bbd2:	b103      	cbz	r3, 800bbd6 <_sbrk_r+0x1a>
 800bbd4:	6023      	str	r3, [r4, #0]
 800bbd6:	bd38      	pop	{r3, r4, r5, pc}
 800bbd8:	20009958 	.word	0x20009958

0800bbdc <_write_r>:
 800bbdc:	b538      	push	{r3, r4, r5, lr}
 800bbde:	4d07      	ldr	r5, [pc, #28]	@ (800bbfc <_write_r+0x20>)
 800bbe0:	4604      	mov	r4, r0
 800bbe2:	4608      	mov	r0, r1
 800bbe4:	4611      	mov	r1, r2
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	602a      	str	r2, [r5, #0]
 800bbea:	461a      	mov	r2, r3
 800bbec:	f7f8 fe04 	bl	80047f8 <_write>
 800bbf0:	1c43      	adds	r3, r0, #1
 800bbf2:	d102      	bne.n	800bbfa <_write_r+0x1e>
 800bbf4:	682b      	ldr	r3, [r5, #0]
 800bbf6:	b103      	cbz	r3, 800bbfa <_write_r+0x1e>
 800bbf8:	6023      	str	r3, [r4, #0]
 800bbfa:	bd38      	pop	{r3, r4, r5, pc}
 800bbfc:	20009958 	.word	0x20009958

0800bc00 <__errno>:
 800bc00:	4b01      	ldr	r3, [pc, #4]	@ (800bc08 <__errno+0x8>)
 800bc02:	6818      	ldr	r0, [r3, #0]
 800bc04:	4770      	bx	lr
 800bc06:	bf00      	nop
 800bc08:	2000019c 	.word	0x2000019c

0800bc0c <__libc_init_array>:
 800bc0c:	b570      	push	{r4, r5, r6, lr}
 800bc0e:	4d0d      	ldr	r5, [pc, #52]	@ (800bc44 <__libc_init_array+0x38>)
 800bc10:	4c0d      	ldr	r4, [pc, #52]	@ (800bc48 <__libc_init_array+0x3c>)
 800bc12:	1b64      	subs	r4, r4, r5
 800bc14:	10a4      	asrs	r4, r4, #2
 800bc16:	2600      	movs	r6, #0
 800bc18:	42a6      	cmp	r6, r4
 800bc1a:	d109      	bne.n	800bc30 <__libc_init_array+0x24>
 800bc1c:	4d0b      	ldr	r5, [pc, #44]	@ (800bc4c <__libc_init_array+0x40>)
 800bc1e:	4c0c      	ldr	r4, [pc, #48]	@ (800bc50 <__libc_init_array+0x44>)
 800bc20:	f003 f8c4 	bl	800edac <_init>
 800bc24:	1b64      	subs	r4, r4, r5
 800bc26:	10a4      	asrs	r4, r4, #2
 800bc28:	2600      	movs	r6, #0
 800bc2a:	42a6      	cmp	r6, r4
 800bc2c:	d105      	bne.n	800bc3a <__libc_init_array+0x2e>
 800bc2e:	bd70      	pop	{r4, r5, r6, pc}
 800bc30:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc34:	4798      	blx	r3
 800bc36:	3601      	adds	r6, #1
 800bc38:	e7ee      	b.n	800bc18 <__libc_init_array+0xc>
 800bc3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc3e:	4798      	blx	r3
 800bc40:	3601      	adds	r6, #1
 800bc42:	e7f2      	b.n	800bc2a <__libc_init_array+0x1e>
 800bc44:	08010d30 	.word	0x08010d30
 800bc48:	08010d30 	.word	0x08010d30
 800bc4c:	08010d30 	.word	0x08010d30
 800bc50:	08010d34 	.word	0x08010d34

0800bc54 <strcpy>:
 800bc54:	4603      	mov	r3, r0
 800bc56:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc5a:	f803 2b01 	strb.w	r2, [r3], #1
 800bc5e:	2a00      	cmp	r2, #0
 800bc60:	d1f9      	bne.n	800bc56 <strcpy+0x2>
 800bc62:	4770      	bx	lr

0800bc64 <memcpy>:
 800bc64:	440a      	add	r2, r1
 800bc66:	4291      	cmp	r1, r2
 800bc68:	f100 33ff 	add.w	r3, r0, #4294967295
 800bc6c:	d100      	bne.n	800bc70 <memcpy+0xc>
 800bc6e:	4770      	bx	lr
 800bc70:	b510      	push	{r4, lr}
 800bc72:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc76:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc7a:	4291      	cmp	r1, r2
 800bc7c:	d1f9      	bne.n	800bc72 <memcpy+0xe>
 800bc7e:	bd10      	pop	{r4, pc}

0800bc80 <nan>:
 800bc80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bc88 <nan+0x8>
 800bc84:	4770      	bx	lr
 800bc86:	bf00      	nop
 800bc88:	00000000 	.word	0x00000000
 800bc8c:	7ff80000 	.word	0x7ff80000

0800bc90 <nanf>:
 800bc90:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bc98 <nanf+0x8>
 800bc94:	4770      	bx	lr
 800bc96:	bf00      	nop
 800bc98:	7fc00000 	.word	0x7fc00000

0800bc9c <div>:
 800bc9c:	b510      	push	{r4, lr}
 800bc9e:	fb91 f4f2 	sdiv	r4, r1, r2
 800bca2:	fb02 1114 	mls	r1, r2, r4, r1
 800bca6:	6004      	str	r4, [r0, #0]
 800bca8:	6041      	str	r1, [r0, #4]
 800bcaa:	bd10      	pop	{r4, pc}

0800bcac <quorem>:
 800bcac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcb0:	6903      	ldr	r3, [r0, #16]
 800bcb2:	690c      	ldr	r4, [r1, #16]
 800bcb4:	42a3      	cmp	r3, r4
 800bcb6:	4607      	mov	r7, r0
 800bcb8:	db7e      	blt.n	800bdb8 <quorem+0x10c>
 800bcba:	3c01      	subs	r4, #1
 800bcbc:	f101 0814 	add.w	r8, r1, #20
 800bcc0:	00a3      	lsls	r3, r4, #2
 800bcc2:	f100 0514 	add.w	r5, r0, #20
 800bcc6:	9300      	str	r3, [sp, #0]
 800bcc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bccc:	9301      	str	r3, [sp, #4]
 800bcce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bcd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	429a      	cmp	r2, r3
 800bcda:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bcde:	fbb2 f6f3 	udiv	r6, r2, r3
 800bce2:	d32e      	bcc.n	800bd42 <quorem+0x96>
 800bce4:	f04f 0a00 	mov.w	sl, #0
 800bce8:	46c4      	mov	ip, r8
 800bcea:	46ae      	mov	lr, r5
 800bcec:	46d3      	mov	fp, sl
 800bcee:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bcf2:	b298      	uxth	r0, r3
 800bcf4:	fb06 a000 	mla	r0, r6, r0, sl
 800bcf8:	0c02      	lsrs	r2, r0, #16
 800bcfa:	0c1b      	lsrs	r3, r3, #16
 800bcfc:	fb06 2303 	mla	r3, r6, r3, r2
 800bd00:	f8de 2000 	ldr.w	r2, [lr]
 800bd04:	b280      	uxth	r0, r0
 800bd06:	b292      	uxth	r2, r2
 800bd08:	1a12      	subs	r2, r2, r0
 800bd0a:	445a      	add	r2, fp
 800bd0c:	f8de 0000 	ldr.w	r0, [lr]
 800bd10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bd1a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bd1e:	b292      	uxth	r2, r2
 800bd20:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bd24:	45e1      	cmp	r9, ip
 800bd26:	f84e 2b04 	str.w	r2, [lr], #4
 800bd2a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bd2e:	d2de      	bcs.n	800bcee <quorem+0x42>
 800bd30:	9b00      	ldr	r3, [sp, #0]
 800bd32:	58eb      	ldr	r3, [r5, r3]
 800bd34:	b92b      	cbnz	r3, 800bd42 <quorem+0x96>
 800bd36:	9b01      	ldr	r3, [sp, #4]
 800bd38:	3b04      	subs	r3, #4
 800bd3a:	429d      	cmp	r5, r3
 800bd3c:	461a      	mov	r2, r3
 800bd3e:	d32f      	bcc.n	800bda0 <quorem+0xf4>
 800bd40:	613c      	str	r4, [r7, #16]
 800bd42:	4638      	mov	r0, r7
 800bd44:	f001 fc9e 	bl	800d684 <__mcmp>
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	db25      	blt.n	800bd98 <quorem+0xec>
 800bd4c:	4629      	mov	r1, r5
 800bd4e:	2000      	movs	r0, #0
 800bd50:	f858 2b04 	ldr.w	r2, [r8], #4
 800bd54:	f8d1 c000 	ldr.w	ip, [r1]
 800bd58:	fa1f fe82 	uxth.w	lr, r2
 800bd5c:	fa1f f38c 	uxth.w	r3, ip
 800bd60:	eba3 030e 	sub.w	r3, r3, lr
 800bd64:	4403      	add	r3, r0
 800bd66:	0c12      	lsrs	r2, r2, #16
 800bd68:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bd6c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bd70:	b29b      	uxth	r3, r3
 800bd72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd76:	45c1      	cmp	r9, r8
 800bd78:	f841 3b04 	str.w	r3, [r1], #4
 800bd7c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bd80:	d2e6      	bcs.n	800bd50 <quorem+0xa4>
 800bd82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bd86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bd8a:	b922      	cbnz	r2, 800bd96 <quorem+0xea>
 800bd8c:	3b04      	subs	r3, #4
 800bd8e:	429d      	cmp	r5, r3
 800bd90:	461a      	mov	r2, r3
 800bd92:	d30b      	bcc.n	800bdac <quorem+0x100>
 800bd94:	613c      	str	r4, [r7, #16]
 800bd96:	3601      	adds	r6, #1
 800bd98:	4630      	mov	r0, r6
 800bd9a:	b003      	add	sp, #12
 800bd9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bda0:	6812      	ldr	r2, [r2, #0]
 800bda2:	3b04      	subs	r3, #4
 800bda4:	2a00      	cmp	r2, #0
 800bda6:	d1cb      	bne.n	800bd40 <quorem+0x94>
 800bda8:	3c01      	subs	r4, #1
 800bdaa:	e7c6      	b.n	800bd3a <quorem+0x8e>
 800bdac:	6812      	ldr	r2, [r2, #0]
 800bdae:	3b04      	subs	r3, #4
 800bdb0:	2a00      	cmp	r2, #0
 800bdb2:	d1ef      	bne.n	800bd94 <quorem+0xe8>
 800bdb4:	3c01      	subs	r4, #1
 800bdb6:	e7ea      	b.n	800bd8e <quorem+0xe2>
 800bdb8:	2000      	movs	r0, #0
 800bdba:	e7ee      	b.n	800bd9a <quorem+0xee>
 800bdbc:	0000      	movs	r0, r0
	...

0800bdc0 <_dtoa_r>:
 800bdc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdc4:	69c7      	ldr	r7, [r0, #28]
 800bdc6:	b099      	sub	sp, #100	@ 0x64
 800bdc8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bdcc:	ec55 4b10 	vmov	r4, r5, d0
 800bdd0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800bdd2:	9109      	str	r1, [sp, #36]	@ 0x24
 800bdd4:	4683      	mov	fp, r0
 800bdd6:	920e      	str	r2, [sp, #56]	@ 0x38
 800bdd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bdda:	b97f      	cbnz	r7, 800bdfc <_dtoa_r+0x3c>
 800bddc:	2010      	movs	r0, #16
 800bdde:	f7fd f975 	bl	80090cc <malloc>
 800bde2:	4602      	mov	r2, r0
 800bde4:	f8cb 001c 	str.w	r0, [fp, #28]
 800bde8:	b920      	cbnz	r0, 800bdf4 <_dtoa_r+0x34>
 800bdea:	4ba7      	ldr	r3, [pc, #668]	@ (800c088 <_dtoa_r+0x2c8>)
 800bdec:	21ef      	movs	r1, #239	@ 0xef
 800bdee:	48a7      	ldr	r0, [pc, #668]	@ (800c08c <_dtoa_r+0x2cc>)
 800bdf0:	f002 fc6c 	bl	800e6cc <__assert_func>
 800bdf4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bdf8:	6007      	str	r7, [r0, #0]
 800bdfa:	60c7      	str	r7, [r0, #12]
 800bdfc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800be00:	6819      	ldr	r1, [r3, #0]
 800be02:	b159      	cbz	r1, 800be1c <_dtoa_r+0x5c>
 800be04:	685a      	ldr	r2, [r3, #4]
 800be06:	604a      	str	r2, [r1, #4]
 800be08:	2301      	movs	r3, #1
 800be0a:	4093      	lsls	r3, r2
 800be0c:	608b      	str	r3, [r1, #8]
 800be0e:	4658      	mov	r0, fp
 800be10:	f001 f9b4 	bl	800d17c <_Bfree>
 800be14:	f8db 301c 	ldr.w	r3, [fp, #28]
 800be18:	2200      	movs	r2, #0
 800be1a:	601a      	str	r2, [r3, #0]
 800be1c:	1e2b      	subs	r3, r5, #0
 800be1e:	bfb9      	ittee	lt
 800be20:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800be24:	9303      	strlt	r3, [sp, #12]
 800be26:	2300      	movge	r3, #0
 800be28:	6033      	strge	r3, [r6, #0]
 800be2a:	9f03      	ldr	r7, [sp, #12]
 800be2c:	4b98      	ldr	r3, [pc, #608]	@ (800c090 <_dtoa_r+0x2d0>)
 800be2e:	bfbc      	itt	lt
 800be30:	2201      	movlt	r2, #1
 800be32:	6032      	strlt	r2, [r6, #0]
 800be34:	43bb      	bics	r3, r7
 800be36:	d112      	bne.n	800be5e <_dtoa_r+0x9e>
 800be38:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800be3a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800be3e:	6013      	str	r3, [r2, #0]
 800be40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800be44:	4323      	orrs	r3, r4
 800be46:	f000 854d 	beq.w	800c8e4 <_dtoa_r+0xb24>
 800be4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be4c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c0a4 <_dtoa_r+0x2e4>
 800be50:	2b00      	cmp	r3, #0
 800be52:	f000 854f 	beq.w	800c8f4 <_dtoa_r+0xb34>
 800be56:	f10a 0303 	add.w	r3, sl, #3
 800be5a:	f000 bd49 	b.w	800c8f0 <_dtoa_r+0xb30>
 800be5e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800be62:	2200      	movs	r2, #0
 800be64:	ec51 0b17 	vmov	r0, r1, d7
 800be68:	2300      	movs	r3, #0
 800be6a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800be6e:	f7f4 fe3b 	bl	8000ae8 <__aeabi_dcmpeq>
 800be72:	4680      	mov	r8, r0
 800be74:	b158      	cbz	r0, 800be8e <_dtoa_r+0xce>
 800be76:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800be78:	2301      	movs	r3, #1
 800be7a:	6013      	str	r3, [r2, #0]
 800be7c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be7e:	b113      	cbz	r3, 800be86 <_dtoa_r+0xc6>
 800be80:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800be82:	4b84      	ldr	r3, [pc, #528]	@ (800c094 <_dtoa_r+0x2d4>)
 800be84:	6013      	str	r3, [r2, #0]
 800be86:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800c0a8 <_dtoa_r+0x2e8>
 800be8a:	f000 bd33 	b.w	800c8f4 <_dtoa_r+0xb34>
 800be8e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800be92:	aa16      	add	r2, sp, #88	@ 0x58
 800be94:	a917      	add	r1, sp, #92	@ 0x5c
 800be96:	4658      	mov	r0, fp
 800be98:	f001 fd14 	bl	800d8c4 <__d2b>
 800be9c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bea0:	4681      	mov	r9, r0
 800bea2:	2e00      	cmp	r6, #0
 800bea4:	d077      	beq.n	800bf96 <_dtoa_r+0x1d6>
 800bea6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bea8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800beac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800beb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800beb4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800beb8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bebc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bec0:	4619      	mov	r1, r3
 800bec2:	2200      	movs	r2, #0
 800bec4:	4b74      	ldr	r3, [pc, #464]	@ (800c098 <_dtoa_r+0x2d8>)
 800bec6:	f7f4 f9ef 	bl	80002a8 <__aeabi_dsub>
 800beca:	a369      	add	r3, pc, #420	@ (adr r3, 800c070 <_dtoa_r+0x2b0>)
 800becc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed0:	f7f4 fba2 	bl	8000618 <__aeabi_dmul>
 800bed4:	a368      	add	r3, pc, #416	@ (adr r3, 800c078 <_dtoa_r+0x2b8>)
 800bed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beda:	f7f4 f9e7 	bl	80002ac <__adddf3>
 800bede:	4604      	mov	r4, r0
 800bee0:	4630      	mov	r0, r6
 800bee2:	460d      	mov	r5, r1
 800bee4:	f7f4 fb2e 	bl	8000544 <__aeabi_i2d>
 800bee8:	a365      	add	r3, pc, #404	@ (adr r3, 800c080 <_dtoa_r+0x2c0>)
 800beea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beee:	f7f4 fb93 	bl	8000618 <__aeabi_dmul>
 800bef2:	4602      	mov	r2, r0
 800bef4:	460b      	mov	r3, r1
 800bef6:	4620      	mov	r0, r4
 800bef8:	4629      	mov	r1, r5
 800befa:	f7f4 f9d7 	bl	80002ac <__adddf3>
 800befe:	4604      	mov	r4, r0
 800bf00:	460d      	mov	r5, r1
 800bf02:	f7f4 fe39 	bl	8000b78 <__aeabi_d2iz>
 800bf06:	2200      	movs	r2, #0
 800bf08:	4607      	mov	r7, r0
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	4629      	mov	r1, r5
 800bf10:	f7f4 fdf4 	bl	8000afc <__aeabi_dcmplt>
 800bf14:	b140      	cbz	r0, 800bf28 <_dtoa_r+0x168>
 800bf16:	4638      	mov	r0, r7
 800bf18:	f7f4 fb14 	bl	8000544 <__aeabi_i2d>
 800bf1c:	4622      	mov	r2, r4
 800bf1e:	462b      	mov	r3, r5
 800bf20:	f7f4 fde2 	bl	8000ae8 <__aeabi_dcmpeq>
 800bf24:	b900      	cbnz	r0, 800bf28 <_dtoa_r+0x168>
 800bf26:	3f01      	subs	r7, #1
 800bf28:	2f16      	cmp	r7, #22
 800bf2a:	d851      	bhi.n	800bfd0 <_dtoa_r+0x210>
 800bf2c:	4b5b      	ldr	r3, [pc, #364]	@ (800c09c <_dtoa_r+0x2dc>)
 800bf2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bf32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bf3a:	f7f4 fddf 	bl	8000afc <__aeabi_dcmplt>
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	d048      	beq.n	800bfd4 <_dtoa_r+0x214>
 800bf42:	3f01      	subs	r7, #1
 800bf44:	2300      	movs	r3, #0
 800bf46:	9312      	str	r3, [sp, #72]	@ 0x48
 800bf48:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bf4a:	1b9b      	subs	r3, r3, r6
 800bf4c:	1e5a      	subs	r2, r3, #1
 800bf4e:	bf44      	itt	mi
 800bf50:	f1c3 0801 	rsbmi	r8, r3, #1
 800bf54:	2300      	movmi	r3, #0
 800bf56:	9208      	str	r2, [sp, #32]
 800bf58:	bf54      	ite	pl
 800bf5a:	f04f 0800 	movpl.w	r8, #0
 800bf5e:	9308      	strmi	r3, [sp, #32]
 800bf60:	2f00      	cmp	r7, #0
 800bf62:	db39      	blt.n	800bfd8 <_dtoa_r+0x218>
 800bf64:	9b08      	ldr	r3, [sp, #32]
 800bf66:	970f      	str	r7, [sp, #60]	@ 0x3c
 800bf68:	443b      	add	r3, r7
 800bf6a:	9308      	str	r3, [sp, #32]
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf72:	2b09      	cmp	r3, #9
 800bf74:	d864      	bhi.n	800c040 <_dtoa_r+0x280>
 800bf76:	2b05      	cmp	r3, #5
 800bf78:	bfc4      	itt	gt
 800bf7a:	3b04      	subgt	r3, #4
 800bf7c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800bf7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf80:	f1a3 0302 	sub.w	r3, r3, #2
 800bf84:	bfcc      	ite	gt
 800bf86:	2400      	movgt	r4, #0
 800bf88:	2401      	movle	r4, #1
 800bf8a:	2b03      	cmp	r3, #3
 800bf8c:	d863      	bhi.n	800c056 <_dtoa_r+0x296>
 800bf8e:	e8df f003 	tbb	[pc, r3]
 800bf92:	372a      	.short	0x372a
 800bf94:	5535      	.short	0x5535
 800bf96:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800bf9a:	441e      	add	r6, r3
 800bf9c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bfa0:	2b20      	cmp	r3, #32
 800bfa2:	bfc1      	itttt	gt
 800bfa4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bfa8:	409f      	lslgt	r7, r3
 800bfaa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bfae:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bfb2:	bfd6      	itet	le
 800bfb4:	f1c3 0320 	rsble	r3, r3, #32
 800bfb8:	ea47 0003 	orrgt.w	r0, r7, r3
 800bfbc:	fa04 f003 	lslle.w	r0, r4, r3
 800bfc0:	f7f4 fab0 	bl	8000524 <__aeabi_ui2d>
 800bfc4:	2201      	movs	r2, #1
 800bfc6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bfca:	3e01      	subs	r6, #1
 800bfcc:	9214      	str	r2, [sp, #80]	@ 0x50
 800bfce:	e777      	b.n	800bec0 <_dtoa_r+0x100>
 800bfd0:	2301      	movs	r3, #1
 800bfd2:	e7b8      	b.n	800bf46 <_dtoa_r+0x186>
 800bfd4:	9012      	str	r0, [sp, #72]	@ 0x48
 800bfd6:	e7b7      	b.n	800bf48 <_dtoa_r+0x188>
 800bfd8:	427b      	negs	r3, r7
 800bfda:	930a      	str	r3, [sp, #40]	@ 0x28
 800bfdc:	2300      	movs	r3, #0
 800bfde:	eba8 0807 	sub.w	r8, r8, r7
 800bfe2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bfe4:	e7c4      	b.n	800bf70 <_dtoa_r+0x1b0>
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bfea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	dc35      	bgt.n	800c05c <_dtoa_r+0x29c>
 800bff0:	2301      	movs	r3, #1
 800bff2:	9300      	str	r3, [sp, #0]
 800bff4:	9307      	str	r3, [sp, #28]
 800bff6:	461a      	mov	r2, r3
 800bff8:	920e      	str	r2, [sp, #56]	@ 0x38
 800bffa:	e00b      	b.n	800c014 <_dtoa_r+0x254>
 800bffc:	2301      	movs	r3, #1
 800bffe:	e7f3      	b.n	800bfe8 <_dtoa_r+0x228>
 800c000:	2300      	movs	r3, #0
 800c002:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c004:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c006:	18fb      	adds	r3, r7, r3
 800c008:	9300      	str	r3, [sp, #0]
 800c00a:	3301      	adds	r3, #1
 800c00c:	2b01      	cmp	r3, #1
 800c00e:	9307      	str	r3, [sp, #28]
 800c010:	bfb8      	it	lt
 800c012:	2301      	movlt	r3, #1
 800c014:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c018:	2100      	movs	r1, #0
 800c01a:	2204      	movs	r2, #4
 800c01c:	f102 0514 	add.w	r5, r2, #20
 800c020:	429d      	cmp	r5, r3
 800c022:	d91f      	bls.n	800c064 <_dtoa_r+0x2a4>
 800c024:	6041      	str	r1, [r0, #4]
 800c026:	4658      	mov	r0, fp
 800c028:	f001 f868 	bl	800d0fc <_Balloc>
 800c02c:	4682      	mov	sl, r0
 800c02e:	2800      	cmp	r0, #0
 800c030:	d13c      	bne.n	800c0ac <_dtoa_r+0x2ec>
 800c032:	4b1b      	ldr	r3, [pc, #108]	@ (800c0a0 <_dtoa_r+0x2e0>)
 800c034:	4602      	mov	r2, r0
 800c036:	f240 11af 	movw	r1, #431	@ 0x1af
 800c03a:	e6d8      	b.n	800bdee <_dtoa_r+0x2e>
 800c03c:	2301      	movs	r3, #1
 800c03e:	e7e0      	b.n	800c002 <_dtoa_r+0x242>
 800c040:	2401      	movs	r4, #1
 800c042:	2300      	movs	r3, #0
 800c044:	9309      	str	r3, [sp, #36]	@ 0x24
 800c046:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c048:	f04f 33ff 	mov.w	r3, #4294967295
 800c04c:	9300      	str	r3, [sp, #0]
 800c04e:	9307      	str	r3, [sp, #28]
 800c050:	2200      	movs	r2, #0
 800c052:	2312      	movs	r3, #18
 800c054:	e7d0      	b.n	800bff8 <_dtoa_r+0x238>
 800c056:	2301      	movs	r3, #1
 800c058:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c05a:	e7f5      	b.n	800c048 <_dtoa_r+0x288>
 800c05c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c05e:	9300      	str	r3, [sp, #0]
 800c060:	9307      	str	r3, [sp, #28]
 800c062:	e7d7      	b.n	800c014 <_dtoa_r+0x254>
 800c064:	3101      	adds	r1, #1
 800c066:	0052      	lsls	r2, r2, #1
 800c068:	e7d8      	b.n	800c01c <_dtoa_r+0x25c>
 800c06a:	bf00      	nop
 800c06c:	f3af 8000 	nop.w
 800c070:	636f4361 	.word	0x636f4361
 800c074:	3fd287a7 	.word	0x3fd287a7
 800c078:	8b60c8b3 	.word	0x8b60c8b3
 800c07c:	3fc68a28 	.word	0x3fc68a28
 800c080:	509f79fb 	.word	0x509f79fb
 800c084:	3fd34413 	.word	0x3fd34413
 800c088:	08010a29 	.word	0x08010a29
 800c08c:	08010a40 	.word	0x08010a40
 800c090:	7ff00000 	.word	0x7ff00000
 800c094:	08010c88 	.word	0x08010c88
 800c098:	3ff80000 	.word	0x3ff80000
 800c09c:	08010b98 	.word	0x08010b98
 800c0a0:	08010a98 	.word	0x08010a98
 800c0a4:	08010a25 	.word	0x08010a25
 800c0a8:	08010c87 	.word	0x08010c87
 800c0ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c0b0:	6018      	str	r0, [r3, #0]
 800c0b2:	9b07      	ldr	r3, [sp, #28]
 800c0b4:	2b0e      	cmp	r3, #14
 800c0b6:	f200 80a4 	bhi.w	800c202 <_dtoa_r+0x442>
 800c0ba:	2c00      	cmp	r4, #0
 800c0bc:	f000 80a1 	beq.w	800c202 <_dtoa_r+0x442>
 800c0c0:	2f00      	cmp	r7, #0
 800c0c2:	dd33      	ble.n	800c12c <_dtoa_r+0x36c>
 800c0c4:	4bad      	ldr	r3, [pc, #692]	@ (800c37c <_dtoa_r+0x5bc>)
 800c0c6:	f007 020f 	and.w	r2, r7, #15
 800c0ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0ce:	ed93 7b00 	vldr	d7, [r3]
 800c0d2:	05f8      	lsls	r0, r7, #23
 800c0d4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c0d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c0dc:	d516      	bpl.n	800c10c <_dtoa_r+0x34c>
 800c0de:	4ba8      	ldr	r3, [pc, #672]	@ (800c380 <_dtoa_r+0x5c0>)
 800c0e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c0e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c0e8:	f7f4 fbc0 	bl	800086c <__aeabi_ddiv>
 800c0ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0f0:	f004 040f 	and.w	r4, r4, #15
 800c0f4:	2603      	movs	r6, #3
 800c0f6:	4da2      	ldr	r5, [pc, #648]	@ (800c380 <_dtoa_r+0x5c0>)
 800c0f8:	b954      	cbnz	r4, 800c110 <_dtoa_r+0x350>
 800c0fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c102:	f7f4 fbb3 	bl	800086c <__aeabi_ddiv>
 800c106:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c10a:	e028      	b.n	800c15e <_dtoa_r+0x39e>
 800c10c:	2602      	movs	r6, #2
 800c10e:	e7f2      	b.n	800c0f6 <_dtoa_r+0x336>
 800c110:	07e1      	lsls	r1, r4, #31
 800c112:	d508      	bpl.n	800c126 <_dtoa_r+0x366>
 800c114:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c118:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c11c:	f7f4 fa7c 	bl	8000618 <__aeabi_dmul>
 800c120:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c124:	3601      	adds	r6, #1
 800c126:	1064      	asrs	r4, r4, #1
 800c128:	3508      	adds	r5, #8
 800c12a:	e7e5      	b.n	800c0f8 <_dtoa_r+0x338>
 800c12c:	f000 80d2 	beq.w	800c2d4 <_dtoa_r+0x514>
 800c130:	427c      	negs	r4, r7
 800c132:	4b92      	ldr	r3, [pc, #584]	@ (800c37c <_dtoa_r+0x5bc>)
 800c134:	4d92      	ldr	r5, [pc, #584]	@ (800c380 <_dtoa_r+0x5c0>)
 800c136:	f004 020f 	and.w	r2, r4, #15
 800c13a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c142:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c146:	f7f4 fa67 	bl	8000618 <__aeabi_dmul>
 800c14a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c14e:	1124      	asrs	r4, r4, #4
 800c150:	2300      	movs	r3, #0
 800c152:	2602      	movs	r6, #2
 800c154:	2c00      	cmp	r4, #0
 800c156:	f040 80b2 	bne.w	800c2be <_dtoa_r+0x4fe>
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d1d3      	bne.n	800c106 <_dtoa_r+0x346>
 800c15e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c160:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c164:	2b00      	cmp	r3, #0
 800c166:	f000 80b7 	beq.w	800c2d8 <_dtoa_r+0x518>
 800c16a:	4b86      	ldr	r3, [pc, #536]	@ (800c384 <_dtoa_r+0x5c4>)
 800c16c:	2200      	movs	r2, #0
 800c16e:	4620      	mov	r0, r4
 800c170:	4629      	mov	r1, r5
 800c172:	f7f4 fcc3 	bl	8000afc <__aeabi_dcmplt>
 800c176:	2800      	cmp	r0, #0
 800c178:	f000 80ae 	beq.w	800c2d8 <_dtoa_r+0x518>
 800c17c:	9b07      	ldr	r3, [sp, #28]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	f000 80aa 	beq.w	800c2d8 <_dtoa_r+0x518>
 800c184:	9b00      	ldr	r3, [sp, #0]
 800c186:	2b00      	cmp	r3, #0
 800c188:	dd37      	ble.n	800c1fa <_dtoa_r+0x43a>
 800c18a:	1e7b      	subs	r3, r7, #1
 800c18c:	9304      	str	r3, [sp, #16]
 800c18e:	4620      	mov	r0, r4
 800c190:	4b7d      	ldr	r3, [pc, #500]	@ (800c388 <_dtoa_r+0x5c8>)
 800c192:	2200      	movs	r2, #0
 800c194:	4629      	mov	r1, r5
 800c196:	f7f4 fa3f 	bl	8000618 <__aeabi_dmul>
 800c19a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c19e:	9c00      	ldr	r4, [sp, #0]
 800c1a0:	3601      	adds	r6, #1
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	f7f4 f9ce 	bl	8000544 <__aeabi_i2d>
 800c1a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1ac:	f7f4 fa34 	bl	8000618 <__aeabi_dmul>
 800c1b0:	4b76      	ldr	r3, [pc, #472]	@ (800c38c <_dtoa_r+0x5cc>)
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	f7f4 f87a 	bl	80002ac <__adddf3>
 800c1b8:	4605      	mov	r5, r0
 800c1ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c1be:	2c00      	cmp	r4, #0
 800c1c0:	f040 808d 	bne.w	800c2de <_dtoa_r+0x51e>
 800c1c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1c8:	4b71      	ldr	r3, [pc, #452]	@ (800c390 <_dtoa_r+0x5d0>)
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	f7f4 f86c 	bl	80002a8 <__aeabi_dsub>
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	460b      	mov	r3, r1
 800c1d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c1d8:	462a      	mov	r2, r5
 800c1da:	4633      	mov	r3, r6
 800c1dc:	f7f4 fcac 	bl	8000b38 <__aeabi_dcmpgt>
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	f040 828b 	bne.w	800c6fc <_dtoa_r+0x93c>
 800c1e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1ea:	462a      	mov	r2, r5
 800c1ec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c1f0:	f7f4 fc84 	bl	8000afc <__aeabi_dcmplt>
 800c1f4:	2800      	cmp	r0, #0
 800c1f6:	f040 8128 	bne.w	800c44a <_dtoa_r+0x68a>
 800c1fa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c1fe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c202:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c204:	2b00      	cmp	r3, #0
 800c206:	f2c0 815a 	blt.w	800c4be <_dtoa_r+0x6fe>
 800c20a:	2f0e      	cmp	r7, #14
 800c20c:	f300 8157 	bgt.w	800c4be <_dtoa_r+0x6fe>
 800c210:	4b5a      	ldr	r3, [pc, #360]	@ (800c37c <_dtoa_r+0x5bc>)
 800c212:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c216:	ed93 7b00 	vldr	d7, [r3]
 800c21a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	ed8d 7b00 	vstr	d7, [sp]
 800c222:	da03      	bge.n	800c22c <_dtoa_r+0x46c>
 800c224:	9b07      	ldr	r3, [sp, #28]
 800c226:	2b00      	cmp	r3, #0
 800c228:	f340 8101 	ble.w	800c42e <_dtoa_r+0x66e>
 800c22c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c230:	4656      	mov	r6, sl
 800c232:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c236:	4620      	mov	r0, r4
 800c238:	4629      	mov	r1, r5
 800c23a:	f7f4 fb17 	bl	800086c <__aeabi_ddiv>
 800c23e:	f7f4 fc9b 	bl	8000b78 <__aeabi_d2iz>
 800c242:	4680      	mov	r8, r0
 800c244:	f7f4 f97e 	bl	8000544 <__aeabi_i2d>
 800c248:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c24c:	f7f4 f9e4 	bl	8000618 <__aeabi_dmul>
 800c250:	4602      	mov	r2, r0
 800c252:	460b      	mov	r3, r1
 800c254:	4620      	mov	r0, r4
 800c256:	4629      	mov	r1, r5
 800c258:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c25c:	f7f4 f824 	bl	80002a8 <__aeabi_dsub>
 800c260:	f806 4b01 	strb.w	r4, [r6], #1
 800c264:	9d07      	ldr	r5, [sp, #28]
 800c266:	eba6 040a 	sub.w	r4, r6, sl
 800c26a:	42a5      	cmp	r5, r4
 800c26c:	4602      	mov	r2, r0
 800c26e:	460b      	mov	r3, r1
 800c270:	f040 8117 	bne.w	800c4a2 <_dtoa_r+0x6e2>
 800c274:	f7f4 f81a 	bl	80002ac <__adddf3>
 800c278:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c27c:	4604      	mov	r4, r0
 800c27e:	460d      	mov	r5, r1
 800c280:	f7f4 fc5a 	bl	8000b38 <__aeabi_dcmpgt>
 800c284:	2800      	cmp	r0, #0
 800c286:	f040 80f9 	bne.w	800c47c <_dtoa_r+0x6bc>
 800c28a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c28e:	4620      	mov	r0, r4
 800c290:	4629      	mov	r1, r5
 800c292:	f7f4 fc29 	bl	8000ae8 <__aeabi_dcmpeq>
 800c296:	b118      	cbz	r0, 800c2a0 <_dtoa_r+0x4e0>
 800c298:	f018 0f01 	tst.w	r8, #1
 800c29c:	f040 80ee 	bne.w	800c47c <_dtoa_r+0x6bc>
 800c2a0:	4649      	mov	r1, r9
 800c2a2:	4658      	mov	r0, fp
 800c2a4:	f000 ff6a 	bl	800d17c <_Bfree>
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	7033      	strb	r3, [r6, #0]
 800c2ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c2ae:	3701      	adds	r7, #1
 800c2b0:	601f      	str	r7, [r3, #0]
 800c2b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	f000 831d 	beq.w	800c8f4 <_dtoa_r+0xb34>
 800c2ba:	601e      	str	r6, [r3, #0]
 800c2bc:	e31a      	b.n	800c8f4 <_dtoa_r+0xb34>
 800c2be:	07e2      	lsls	r2, r4, #31
 800c2c0:	d505      	bpl.n	800c2ce <_dtoa_r+0x50e>
 800c2c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c2c6:	f7f4 f9a7 	bl	8000618 <__aeabi_dmul>
 800c2ca:	3601      	adds	r6, #1
 800c2cc:	2301      	movs	r3, #1
 800c2ce:	1064      	asrs	r4, r4, #1
 800c2d0:	3508      	adds	r5, #8
 800c2d2:	e73f      	b.n	800c154 <_dtoa_r+0x394>
 800c2d4:	2602      	movs	r6, #2
 800c2d6:	e742      	b.n	800c15e <_dtoa_r+0x39e>
 800c2d8:	9c07      	ldr	r4, [sp, #28]
 800c2da:	9704      	str	r7, [sp, #16]
 800c2dc:	e761      	b.n	800c1a2 <_dtoa_r+0x3e2>
 800c2de:	4b27      	ldr	r3, [pc, #156]	@ (800c37c <_dtoa_r+0x5bc>)
 800c2e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c2e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c2e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c2ea:	4454      	add	r4, sl
 800c2ec:	2900      	cmp	r1, #0
 800c2ee:	d053      	beq.n	800c398 <_dtoa_r+0x5d8>
 800c2f0:	4928      	ldr	r1, [pc, #160]	@ (800c394 <_dtoa_r+0x5d4>)
 800c2f2:	2000      	movs	r0, #0
 800c2f4:	f7f4 faba 	bl	800086c <__aeabi_ddiv>
 800c2f8:	4633      	mov	r3, r6
 800c2fa:	462a      	mov	r2, r5
 800c2fc:	f7f3 ffd4 	bl	80002a8 <__aeabi_dsub>
 800c300:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c304:	4656      	mov	r6, sl
 800c306:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c30a:	f7f4 fc35 	bl	8000b78 <__aeabi_d2iz>
 800c30e:	4605      	mov	r5, r0
 800c310:	f7f4 f918 	bl	8000544 <__aeabi_i2d>
 800c314:	4602      	mov	r2, r0
 800c316:	460b      	mov	r3, r1
 800c318:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c31c:	f7f3 ffc4 	bl	80002a8 <__aeabi_dsub>
 800c320:	3530      	adds	r5, #48	@ 0x30
 800c322:	4602      	mov	r2, r0
 800c324:	460b      	mov	r3, r1
 800c326:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c32a:	f806 5b01 	strb.w	r5, [r6], #1
 800c32e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c332:	f7f4 fbe3 	bl	8000afc <__aeabi_dcmplt>
 800c336:	2800      	cmp	r0, #0
 800c338:	d171      	bne.n	800c41e <_dtoa_r+0x65e>
 800c33a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c33e:	4911      	ldr	r1, [pc, #68]	@ (800c384 <_dtoa_r+0x5c4>)
 800c340:	2000      	movs	r0, #0
 800c342:	f7f3 ffb1 	bl	80002a8 <__aeabi_dsub>
 800c346:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c34a:	f7f4 fbd7 	bl	8000afc <__aeabi_dcmplt>
 800c34e:	2800      	cmp	r0, #0
 800c350:	f040 8095 	bne.w	800c47e <_dtoa_r+0x6be>
 800c354:	42a6      	cmp	r6, r4
 800c356:	f43f af50 	beq.w	800c1fa <_dtoa_r+0x43a>
 800c35a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c35e:	4b0a      	ldr	r3, [pc, #40]	@ (800c388 <_dtoa_r+0x5c8>)
 800c360:	2200      	movs	r2, #0
 800c362:	f7f4 f959 	bl	8000618 <__aeabi_dmul>
 800c366:	4b08      	ldr	r3, [pc, #32]	@ (800c388 <_dtoa_r+0x5c8>)
 800c368:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c36c:	2200      	movs	r2, #0
 800c36e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c372:	f7f4 f951 	bl	8000618 <__aeabi_dmul>
 800c376:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c37a:	e7c4      	b.n	800c306 <_dtoa_r+0x546>
 800c37c:	08010b98 	.word	0x08010b98
 800c380:	08010b70 	.word	0x08010b70
 800c384:	3ff00000 	.word	0x3ff00000
 800c388:	40240000 	.word	0x40240000
 800c38c:	401c0000 	.word	0x401c0000
 800c390:	40140000 	.word	0x40140000
 800c394:	3fe00000 	.word	0x3fe00000
 800c398:	4631      	mov	r1, r6
 800c39a:	4628      	mov	r0, r5
 800c39c:	f7f4 f93c 	bl	8000618 <__aeabi_dmul>
 800c3a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c3a4:	9415      	str	r4, [sp, #84]	@ 0x54
 800c3a6:	4656      	mov	r6, sl
 800c3a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3ac:	f7f4 fbe4 	bl	8000b78 <__aeabi_d2iz>
 800c3b0:	4605      	mov	r5, r0
 800c3b2:	f7f4 f8c7 	bl	8000544 <__aeabi_i2d>
 800c3b6:	4602      	mov	r2, r0
 800c3b8:	460b      	mov	r3, r1
 800c3ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3be:	f7f3 ff73 	bl	80002a8 <__aeabi_dsub>
 800c3c2:	3530      	adds	r5, #48	@ 0x30
 800c3c4:	f806 5b01 	strb.w	r5, [r6], #1
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	42a6      	cmp	r6, r4
 800c3ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c3d2:	f04f 0200 	mov.w	r2, #0
 800c3d6:	d124      	bne.n	800c422 <_dtoa_r+0x662>
 800c3d8:	4bac      	ldr	r3, [pc, #688]	@ (800c68c <_dtoa_r+0x8cc>)
 800c3da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c3de:	f7f3 ff65 	bl	80002ac <__adddf3>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	460b      	mov	r3, r1
 800c3e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3ea:	f7f4 fba5 	bl	8000b38 <__aeabi_dcmpgt>
 800c3ee:	2800      	cmp	r0, #0
 800c3f0:	d145      	bne.n	800c47e <_dtoa_r+0x6be>
 800c3f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c3f6:	49a5      	ldr	r1, [pc, #660]	@ (800c68c <_dtoa_r+0x8cc>)
 800c3f8:	2000      	movs	r0, #0
 800c3fa:	f7f3 ff55 	bl	80002a8 <__aeabi_dsub>
 800c3fe:	4602      	mov	r2, r0
 800c400:	460b      	mov	r3, r1
 800c402:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c406:	f7f4 fb79 	bl	8000afc <__aeabi_dcmplt>
 800c40a:	2800      	cmp	r0, #0
 800c40c:	f43f aef5 	beq.w	800c1fa <_dtoa_r+0x43a>
 800c410:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c412:	1e73      	subs	r3, r6, #1
 800c414:	9315      	str	r3, [sp, #84]	@ 0x54
 800c416:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c41a:	2b30      	cmp	r3, #48	@ 0x30
 800c41c:	d0f8      	beq.n	800c410 <_dtoa_r+0x650>
 800c41e:	9f04      	ldr	r7, [sp, #16]
 800c420:	e73e      	b.n	800c2a0 <_dtoa_r+0x4e0>
 800c422:	4b9b      	ldr	r3, [pc, #620]	@ (800c690 <_dtoa_r+0x8d0>)
 800c424:	f7f4 f8f8 	bl	8000618 <__aeabi_dmul>
 800c428:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c42c:	e7bc      	b.n	800c3a8 <_dtoa_r+0x5e8>
 800c42e:	d10c      	bne.n	800c44a <_dtoa_r+0x68a>
 800c430:	4b98      	ldr	r3, [pc, #608]	@ (800c694 <_dtoa_r+0x8d4>)
 800c432:	2200      	movs	r2, #0
 800c434:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c438:	f7f4 f8ee 	bl	8000618 <__aeabi_dmul>
 800c43c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c440:	f7f4 fb70 	bl	8000b24 <__aeabi_dcmpge>
 800c444:	2800      	cmp	r0, #0
 800c446:	f000 8157 	beq.w	800c6f8 <_dtoa_r+0x938>
 800c44a:	2400      	movs	r4, #0
 800c44c:	4625      	mov	r5, r4
 800c44e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c450:	43db      	mvns	r3, r3
 800c452:	9304      	str	r3, [sp, #16]
 800c454:	4656      	mov	r6, sl
 800c456:	2700      	movs	r7, #0
 800c458:	4621      	mov	r1, r4
 800c45a:	4658      	mov	r0, fp
 800c45c:	f000 fe8e 	bl	800d17c <_Bfree>
 800c460:	2d00      	cmp	r5, #0
 800c462:	d0dc      	beq.n	800c41e <_dtoa_r+0x65e>
 800c464:	b12f      	cbz	r7, 800c472 <_dtoa_r+0x6b2>
 800c466:	42af      	cmp	r7, r5
 800c468:	d003      	beq.n	800c472 <_dtoa_r+0x6b2>
 800c46a:	4639      	mov	r1, r7
 800c46c:	4658      	mov	r0, fp
 800c46e:	f000 fe85 	bl	800d17c <_Bfree>
 800c472:	4629      	mov	r1, r5
 800c474:	4658      	mov	r0, fp
 800c476:	f000 fe81 	bl	800d17c <_Bfree>
 800c47a:	e7d0      	b.n	800c41e <_dtoa_r+0x65e>
 800c47c:	9704      	str	r7, [sp, #16]
 800c47e:	4633      	mov	r3, r6
 800c480:	461e      	mov	r6, r3
 800c482:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c486:	2a39      	cmp	r2, #57	@ 0x39
 800c488:	d107      	bne.n	800c49a <_dtoa_r+0x6da>
 800c48a:	459a      	cmp	sl, r3
 800c48c:	d1f8      	bne.n	800c480 <_dtoa_r+0x6c0>
 800c48e:	9a04      	ldr	r2, [sp, #16]
 800c490:	3201      	adds	r2, #1
 800c492:	9204      	str	r2, [sp, #16]
 800c494:	2230      	movs	r2, #48	@ 0x30
 800c496:	f88a 2000 	strb.w	r2, [sl]
 800c49a:	781a      	ldrb	r2, [r3, #0]
 800c49c:	3201      	adds	r2, #1
 800c49e:	701a      	strb	r2, [r3, #0]
 800c4a0:	e7bd      	b.n	800c41e <_dtoa_r+0x65e>
 800c4a2:	4b7b      	ldr	r3, [pc, #492]	@ (800c690 <_dtoa_r+0x8d0>)
 800c4a4:	2200      	movs	r2, #0
 800c4a6:	f7f4 f8b7 	bl	8000618 <__aeabi_dmul>
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	4604      	mov	r4, r0
 800c4b0:	460d      	mov	r5, r1
 800c4b2:	f7f4 fb19 	bl	8000ae8 <__aeabi_dcmpeq>
 800c4b6:	2800      	cmp	r0, #0
 800c4b8:	f43f aebb 	beq.w	800c232 <_dtoa_r+0x472>
 800c4bc:	e6f0      	b.n	800c2a0 <_dtoa_r+0x4e0>
 800c4be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c4c0:	2a00      	cmp	r2, #0
 800c4c2:	f000 80db 	beq.w	800c67c <_dtoa_r+0x8bc>
 800c4c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4c8:	2a01      	cmp	r2, #1
 800c4ca:	f300 80bf 	bgt.w	800c64c <_dtoa_r+0x88c>
 800c4ce:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c4d0:	2a00      	cmp	r2, #0
 800c4d2:	f000 80b7 	beq.w	800c644 <_dtoa_r+0x884>
 800c4d6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c4da:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c4dc:	4646      	mov	r6, r8
 800c4de:	9a08      	ldr	r2, [sp, #32]
 800c4e0:	2101      	movs	r1, #1
 800c4e2:	441a      	add	r2, r3
 800c4e4:	4658      	mov	r0, fp
 800c4e6:	4498      	add	r8, r3
 800c4e8:	9208      	str	r2, [sp, #32]
 800c4ea:	f000 ff45 	bl	800d378 <__i2b>
 800c4ee:	4605      	mov	r5, r0
 800c4f0:	b15e      	cbz	r6, 800c50a <_dtoa_r+0x74a>
 800c4f2:	9b08      	ldr	r3, [sp, #32]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	dd08      	ble.n	800c50a <_dtoa_r+0x74a>
 800c4f8:	42b3      	cmp	r3, r6
 800c4fa:	9a08      	ldr	r2, [sp, #32]
 800c4fc:	bfa8      	it	ge
 800c4fe:	4633      	movge	r3, r6
 800c500:	eba8 0803 	sub.w	r8, r8, r3
 800c504:	1af6      	subs	r6, r6, r3
 800c506:	1ad3      	subs	r3, r2, r3
 800c508:	9308      	str	r3, [sp, #32]
 800c50a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c50c:	b1f3      	cbz	r3, 800c54c <_dtoa_r+0x78c>
 800c50e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c510:	2b00      	cmp	r3, #0
 800c512:	f000 80b7 	beq.w	800c684 <_dtoa_r+0x8c4>
 800c516:	b18c      	cbz	r4, 800c53c <_dtoa_r+0x77c>
 800c518:	4629      	mov	r1, r5
 800c51a:	4622      	mov	r2, r4
 800c51c:	4658      	mov	r0, fp
 800c51e:	f000 ffeb 	bl	800d4f8 <__pow5mult>
 800c522:	464a      	mov	r2, r9
 800c524:	4601      	mov	r1, r0
 800c526:	4605      	mov	r5, r0
 800c528:	4658      	mov	r0, fp
 800c52a:	f000 ff3b 	bl	800d3a4 <__multiply>
 800c52e:	4649      	mov	r1, r9
 800c530:	9004      	str	r0, [sp, #16]
 800c532:	4658      	mov	r0, fp
 800c534:	f000 fe22 	bl	800d17c <_Bfree>
 800c538:	9b04      	ldr	r3, [sp, #16]
 800c53a:	4699      	mov	r9, r3
 800c53c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c53e:	1b1a      	subs	r2, r3, r4
 800c540:	d004      	beq.n	800c54c <_dtoa_r+0x78c>
 800c542:	4649      	mov	r1, r9
 800c544:	4658      	mov	r0, fp
 800c546:	f000 ffd7 	bl	800d4f8 <__pow5mult>
 800c54a:	4681      	mov	r9, r0
 800c54c:	2101      	movs	r1, #1
 800c54e:	4658      	mov	r0, fp
 800c550:	f000 ff12 	bl	800d378 <__i2b>
 800c554:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c556:	4604      	mov	r4, r0
 800c558:	2b00      	cmp	r3, #0
 800c55a:	f000 81cf 	beq.w	800c8fc <_dtoa_r+0xb3c>
 800c55e:	461a      	mov	r2, r3
 800c560:	4601      	mov	r1, r0
 800c562:	4658      	mov	r0, fp
 800c564:	f000 ffc8 	bl	800d4f8 <__pow5mult>
 800c568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c56a:	2b01      	cmp	r3, #1
 800c56c:	4604      	mov	r4, r0
 800c56e:	f300 8095 	bgt.w	800c69c <_dtoa_r+0x8dc>
 800c572:	9b02      	ldr	r3, [sp, #8]
 800c574:	2b00      	cmp	r3, #0
 800c576:	f040 8087 	bne.w	800c688 <_dtoa_r+0x8c8>
 800c57a:	9b03      	ldr	r3, [sp, #12]
 800c57c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c580:	2b00      	cmp	r3, #0
 800c582:	f040 8089 	bne.w	800c698 <_dtoa_r+0x8d8>
 800c586:	9b03      	ldr	r3, [sp, #12]
 800c588:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c58c:	0d1b      	lsrs	r3, r3, #20
 800c58e:	051b      	lsls	r3, r3, #20
 800c590:	b12b      	cbz	r3, 800c59e <_dtoa_r+0x7de>
 800c592:	9b08      	ldr	r3, [sp, #32]
 800c594:	3301      	adds	r3, #1
 800c596:	9308      	str	r3, [sp, #32]
 800c598:	f108 0801 	add.w	r8, r8, #1
 800c59c:	2301      	movs	r3, #1
 800c59e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c5a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	f000 81b0 	beq.w	800c908 <_dtoa_r+0xb48>
 800c5a8:	6923      	ldr	r3, [r4, #16]
 800c5aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c5ae:	6918      	ldr	r0, [r3, #16]
 800c5b0:	f000 fe96 	bl	800d2e0 <__hi0bits>
 800c5b4:	f1c0 0020 	rsb	r0, r0, #32
 800c5b8:	9b08      	ldr	r3, [sp, #32]
 800c5ba:	4418      	add	r0, r3
 800c5bc:	f010 001f 	ands.w	r0, r0, #31
 800c5c0:	d077      	beq.n	800c6b2 <_dtoa_r+0x8f2>
 800c5c2:	f1c0 0320 	rsb	r3, r0, #32
 800c5c6:	2b04      	cmp	r3, #4
 800c5c8:	dd6b      	ble.n	800c6a2 <_dtoa_r+0x8e2>
 800c5ca:	9b08      	ldr	r3, [sp, #32]
 800c5cc:	f1c0 001c 	rsb	r0, r0, #28
 800c5d0:	4403      	add	r3, r0
 800c5d2:	4480      	add	r8, r0
 800c5d4:	4406      	add	r6, r0
 800c5d6:	9308      	str	r3, [sp, #32]
 800c5d8:	f1b8 0f00 	cmp.w	r8, #0
 800c5dc:	dd05      	ble.n	800c5ea <_dtoa_r+0x82a>
 800c5de:	4649      	mov	r1, r9
 800c5e0:	4642      	mov	r2, r8
 800c5e2:	4658      	mov	r0, fp
 800c5e4:	f000 ffe2 	bl	800d5ac <__lshift>
 800c5e8:	4681      	mov	r9, r0
 800c5ea:	9b08      	ldr	r3, [sp, #32]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	dd05      	ble.n	800c5fc <_dtoa_r+0x83c>
 800c5f0:	4621      	mov	r1, r4
 800c5f2:	461a      	mov	r2, r3
 800c5f4:	4658      	mov	r0, fp
 800c5f6:	f000 ffd9 	bl	800d5ac <__lshift>
 800c5fa:	4604      	mov	r4, r0
 800c5fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d059      	beq.n	800c6b6 <_dtoa_r+0x8f6>
 800c602:	4621      	mov	r1, r4
 800c604:	4648      	mov	r0, r9
 800c606:	f001 f83d 	bl	800d684 <__mcmp>
 800c60a:	2800      	cmp	r0, #0
 800c60c:	da53      	bge.n	800c6b6 <_dtoa_r+0x8f6>
 800c60e:	1e7b      	subs	r3, r7, #1
 800c610:	9304      	str	r3, [sp, #16]
 800c612:	4649      	mov	r1, r9
 800c614:	2300      	movs	r3, #0
 800c616:	220a      	movs	r2, #10
 800c618:	4658      	mov	r0, fp
 800c61a:	f000 fdd1 	bl	800d1c0 <__multadd>
 800c61e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c620:	4681      	mov	r9, r0
 800c622:	2b00      	cmp	r3, #0
 800c624:	f000 8172 	beq.w	800c90c <_dtoa_r+0xb4c>
 800c628:	2300      	movs	r3, #0
 800c62a:	4629      	mov	r1, r5
 800c62c:	220a      	movs	r2, #10
 800c62e:	4658      	mov	r0, fp
 800c630:	f000 fdc6 	bl	800d1c0 <__multadd>
 800c634:	9b00      	ldr	r3, [sp, #0]
 800c636:	2b00      	cmp	r3, #0
 800c638:	4605      	mov	r5, r0
 800c63a:	dc67      	bgt.n	800c70c <_dtoa_r+0x94c>
 800c63c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c63e:	2b02      	cmp	r3, #2
 800c640:	dc41      	bgt.n	800c6c6 <_dtoa_r+0x906>
 800c642:	e063      	b.n	800c70c <_dtoa_r+0x94c>
 800c644:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c646:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c64a:	e746      	b.n	800c4da <_dtoa_r+0x71a>
 800c64c:	9b07      	ldr	r3, [sp, #28]
 800c64e:	1e5c      	subs	r4, r3, #1
 800c650:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c652:	42a3      	cmp	r3, r4
 800c654:	bfbf      	itttt	lt
 800c656:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c658:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c65a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c65c:	1ae3      	sublt	r3, r4, r3
 800c65e:	bfb4      	ite	lt
 800c660:	18d2      	addlt	r2, r2, r3
 800c662:	1b1c      	subge	r4, r3, r4
 800c664:	9b07      	ldr	r3, [sp, #28]
 800c666:	bfbc      	itt	lt
 800c668:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c66a:	2400      	movlt	r4, #0
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	bfb5      	itete	lt
 800c670:	eba8 0603 	sublt.w	r6, r8, r3
 800c674:	9b07      	ldrge	r3, [sp, #28]
 800c676:	2300      	movlt	r3, #0
 800c678:	4646      	movge	r6, r8
 800c67a:	e730      	b.n	800c4de <_dtoa_r+0x71e>
 800c67c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c67e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c680:	4646      	mov	r6, r8
 800c682:	e735      	b.n	800c4f0 <_dtoa_r+0x730>
 800c684:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c686:	e75c      	b.n	800c542 <_dtoa_r+0x782>
 800c688:	2300      	movs	r3, #0
 800c68a:	e788      	b.n	800c59e <_dtoa_r+0x7de>
 800c68c:	3fe00000 	.word	0x3fe00000
 800c690:	40240000 	.word	0x40240000
 800c694:	40140000 	.word	0x40140000
 800c698:	9b02      	ldr	r3, [sp, #8]
 800c69a:	e780      	b.n	800c59e <_dtoa_r+0x7de>
 800c69c:	2300      	movs	r3, #0
 800c69e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6a0:	e782      	b.n	800c5a8 <_dtoa_r+0x7e8>
 800c6a2:	d099      	beq.n	800c5d8 <_dtoa_r+0x818>
 800c6a4:	9a08      	ldr	r2, [sp, #32]
 800c6a6:	331c      	adds	r3, #28
 800c6a8:	441a      	add	r2, r3
 800c6aa:	4498      	add	r8, r3
 800c6ac:	441e      	add	r6, r3
 800c6ae:	9208      	str	r2, [sp, #32]
 800c6b0:	e792      	b.n	800c5d8 <_dtoa_r+0x818>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	e7f6      	b.n	800c6a4 <_dtoa_r+0x8e4>
 800c6b6:	9b07      	ldr	r3, [sp, #28]
 800c6b8:	9704      	str	r7, [sp, #16]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	dc20      	bgt.n	800c700 <_dtoa_r+0x940>
 800c6be:	9300      	str	r3, [sp, #0]
 800c6c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6c2:	2b02      	cmp	r3, #2
 800c6c4:	dd1e      	ble.n	800c704 <_dtoa_r+0x944>
 800c6c6:	9b00      	ldr	r3, [sp, #0]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	f47f aec0 	bne.w	800c44e <_dtoa_r+0x68e>
 800c6ce:	4621      	mov	r1, r4
 800c6d0:	2205      	movs	r2, #5
 800c6d2:	4658      	mov	r0, fp
 800c6d4:	f000 fd74 	bl	800d1c0 <__multadd>
 800c6d8:	4601      	mov	r1, r0
 800c6da:	4604      	mov	r4, r0
 800c6dc:	4648      	mov	r0, r9
 800c6de:	f000 ffd1 	bl	800d684 <__mcmp>
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	f77f aeb3 	ble.w	800c44e <_dtoa_r+0x68e>
 800c6e8:	4656      	mov	r6, sl
 800c6ea:	2331      	movs	r3, #49	@ 0x31
 800c6ec:	f806 3b01 	strb.w	r3, [r6], #1
 800c6f0:	9b04      	ldr	r3, [sp, #16]
 800c6f2:	3301      	adds	r3, #1
 800c6f4:	9304      	str	r3, [sp, #16]
 800c6f6:	e6ae      	b.n	800c456 <_dtoa_r+0x696>
 800c6f8:	9c07      	ldr	r4, [sp, #28]
 800c6fa:	9704      	str	r7, [sp, #16]
 800c6fc:	4625      	mov	r5, r4
 800c6fe:	e7f3      	b.n	800c6e8 <_dtoa_r+0x928>
 800c700:	9b07      	ldr	r3, [sp, #28]
 800c702:	9300      	str	r3, [sp, #0]
 800c704:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c706:	2b00      	cmp	r3, #0
 800c708:	f000 8104 	beq.w	800c914 <_dtoa_r+0xb54>
 800c70c:	2e00      	cmp	r6, #0
 800c70e:	dd05      	ble.n	800c71c <_dtoa_r+0x95c>
 800c710:	4629      	mov	r1, r5
 800c712:	4632      	mov	r2, r6
 800c714:	4658      	mov	r0, fp
 800c716:	f000 ff49 	bl	800d5ac <__lshift>
 800c71a:	4605      	mov	r5, r0
 800c71c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d05a      	beq.n	800c7d8 <_dtoa_r+0xa18>
 800c722:	6869      	ldr	r1, [r5, #4]
 800c724:	4658      	mov	r0, fp
 800c726:	f000 fce9 	bl	800d0fc <_Balloc>
 800c72a:	4606      	mov	r6, r0
 800c72c:	b928      	cbnz	r0, 800c73a <_dtoa_r+0x97a>
 800c72e:	4b84      	ldr	r3, [pc, #528]	@ (800c940 <_dtoa_r+0xb80>)
 800c730:	4602      	mov	r2, r0
 800c732:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c736:	f7ff bb5a 	b.w	800bdee <_dtoa_r+0x2e>
 800c73a:	692a      	ldr	r2, [r5, #16]
 800c73c:	3202      	adds	r2, #2
 800c73e:	0092      	lsls	r2, r2, #2
 800c740:	f105 010c 	add.w	r1, r5, #12
 800c744:	300c      	adds	r0, #12
 800c746:	f7ff fa8d 	bl	800bc64 <memcpy>
 800c74a:	2201      	movs	r2, #1
 800c74c:	4631      	mov	r1, r6
 800c74e:	4658      	mov	r0, fp
 800c750:	f000 ff2c 	bl	800d5ac <__lshift>
 800c754:	f10a 0301 	add.w	r3, sl, #1
 800c758:	9307      	str	r3, [sp, #28]
 800c75a:	9b00      	ldr	r3, [sp, #0]
 800c75c:	4453      	add	r3, sl
 800c75e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c760:	9b02      	ldr	r3, [sp, #8]
 800c762:	f003 0301 	and.w	r3, r3, #1
 800c766:	462f      	mov	r7, r5
 800c768:	930a      	str	r3, [sp, #40]	@ 0x28
 800c76a:	4605      	mov	r5, r0
 800c76c:	9b07      	ldr	r3, [sp, #28]
 800c76e:	4621      	mov	r1, r4
 800c770:	3b01      	subs	r3, #1
 800c772:	4648      	mov	r0, r9
 800c774:	9300      	str	r3, [sp, #0]
 800c776:	f7ff fa99 	bl	800bcac <quorem>
 800c77a:	4639      	mov	r1, r7
 800c77c:	9002      	str	r0, [sp, #8]
 800c77e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c782:	4648      	mov	r0, r9
 800c784:	f000 ff7e 	bl	800d684 <__mcmp>
 800c788:	462a      	mov	r2, r5
 800c78a:	9008      	str	r0, [sp, #32]
 800c78c:	4621      	mov	r1, r4
 800c78e:	4658      	mov	r0, fp
 800c790:	f000 ff94 	bl	800d6bc <__mdiff>
 800c794:	68c2      	ldr	r2, [r0, #12]
 800c796:	4606      	mov	r6, r0
 800c798:	bb02      	cbnz	r2, 800c7dc <_dtoa_r+0xa1c>
 800c79a:	4601      	mov	r1, r0
 800c79c:	4648      	mov	r0, r9
 800c79e:	f000 ff71 	bl	800d684 <__mcmp>
 800c7a2:	4602      	mov	r2, r0
 800c7a4:	4631      	mov	r1, r6
 800c7a6:	4658      	mov	r0, fp
 800c7a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800c7aa:	f000 fce7 	bl	800d17c <_Bfree>
 800c7ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7b2:	9e07      	ldr	r6, [sp, #28]
 800c7b4:	ea43 0102 	orr.w	r1, r3, r2
 800c7b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7ba:	4319      	orrs	r1, r3
 800c7bc:	d110      	bne.n	800c7e0 <_dtoa_r+0xa20>
 800c7be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c7c2:	d029      	beq.n	800c818 <_dtoa_r+0xa58>
 800c7c4:	9b08      	ldr	r3, [sp, #32]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	dd02      	ble.n	800c7d0 <_dtoa_r+0xa10>
 800c7ca:	9b02      	ldr	r3, [sp, #8]
 800c7cc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c7d0:	9b00      	ldr	r3, [sp, #0]
 800c7d2:	f883 8000 	strb.w	r8, [r3]
 800c7d6:	e63f      	b.n	800c458 <_dtoa_r+0x698>
 800c7d8:	4628      	mov	r0, r5
 800c7da:	e7bb      	b.n	800c754 <_dtoa_r+0x994>
 800c7dc:	2201      	movs	r2, #1
 800c7de:	e7e1      	b.n	800c7a4 <_dtoa_r+0x9e4>
 800c7e0:	9b08      	ldr	r3, [sp, #32]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	db04      	blt.n	800c7f0 <_dtoa_r+0xa30>
 800c7e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c7e8:	430b      	orrs	r3, r1
 800c7ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c7ec:	430b      	orrs	r3, r1
 800c7ee:	d120      	bne.n	800c832 <_dtoa_r+0xa72>
 800c7f0:	2a00      	cmp	r2, #0
 800c7f2:	dded      	ble.n	800c7d0 <_dtoa_r+0xa10>
 800c7f4:	4649      	mov	r1, r9
 800c7f6:	2201      	movs	r2, #1
 800c7f8:	4658      	mov	r0, fp
 800c7fa:	f000 fed7 	bl	800d5ac <__lshift>
 800c7fe:	4621      	mov	r1, r4
 800c800:	4681      	mov	r9, r0
 800c802:	f000 ff3f 	bl	800d684 <__mcmp>
 800c806:	2800      	cmp	r0, #0
 800c808:	dc03      	bgt.n	800c812 <_dtoa_r+0xa52>
 800c80a:	d1e1      	bne.n	800c7d0 <_dtoa_r+0xa10>
 800c80c:	f018 0f01 	tst.w	r8, #1
 800c810:	d0de      	beq.n	800c7d0 <_dtoa_r+0xa10>
 800c812:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c816:	d1d8      	bne.n	800c7ca <_dtoa_r+0xa0a>
 800c818:	9a00      	ldr	r2, [sp, #0]
 800c81a:	2339      	movs	r3, #57	@ 0x39
 800c81c:	7013      	strb	r3, [r2, #0]
 800c81e:	4633      	mov	r3, r6
 800c820:	461e      	mov	r6, r3
 800c822:	3b01      	subs	r3, #1
 800c824:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c828:	2a39      	cmp	r2, #57	@ 0x39
 800c82a:	d052      	beq.n	800c8d2 <_dtoa_r+0xb12>
 800c82c:	3201      	adds	r2, #1
 800c82e:	701a      	strb	r2, [r3, #0]
 800c830:	e612      	b.n	800c458 <_dtoa_r+0x698>
 800c832:	2a00      	cmp	r2, #0
 800c834:	dd07      	ble.n	800c846 <_dtoa_r+0xa86>
 800c836:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c83a:	d0ed      	beq.n	800c818 <_dtoa_r+0xa58>
 800c83c:	9a00      	ldr	r2, [sp, #0]
 800c83e:	f108 0301 	add.w	r3, r8, #1
 800c842:	7013      	strb	r3, [r2, #0]
 800c844:	e608      	b.n	800c458 <_dtoa_r+0x698>
 800c846:	9b07      	ldr	r3, [sp, #28]
 800c848:	9a07      	ldr	r2, [sp, #28]
 800c84a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c84e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c850:	4293      	cmp	r3, r2
 800c852:	d028      	beq.n	800c8a6 <_dtoa_r+0xae6>
 800c854:	4649      	mov	r1, r9
 800c856:	2300      	movs	r3, #0
 800c858:	220a      	movs	r2, #10
 800c85a:	4658      	mov	r0, fp
 800c85c:	f000 fcb0 	bl	800d1c0 <__multadd>
 800c860:	42af      	cmp	r7, r5
 800c862:	4681      	mov	r9, r0
 800c864:	f04f 0300 	mov.w	r3, #0
 800c868:	f04f 020a 	mov.w	r2, #10
 800c86c:	4639      	mov	r1, r7
 800c86e:	4658      	mov	r0, fp
 800c870:	d107      	bne.n	800c882 <_dtoa_r+0xac2>
 800c872:	f000 fca5 	bl	800d1c0 <__multadd>
 800c876:	4607      	mov	r7, r0
 800c878:	4605      	mov	r5, r0
 800c87a:	9b07      	ldr	r3, [sp, #28]
 800c87c:	3301      	adds	r3, #1
 800c87e:	9307      	str	r3, [sp, #28]
 800c880:	e774      	b.n	800c76c <_dtoa_r+0x9ac>
 800c882:	f000 fc9d 	bl	800d1c0 <__multadd>
 800c886:	4629      	mov	r1, r5
 800c888:	4607      	mov	r7, r0
 800c88a:	2300      	movs	r3, #0
 800c88c:	220a      	movs	r2, #10
 800c88e:	4658      	mov	r0, fp
 800c890:	f000 fc96 	bl	800d1c0 <__multadd>
 800c894:	4605      	mov	r5, r0
 800c896:	e7f0      	b.n	800c87a <_dtoa_r+0xaba>
 800c898:	9b00      	ldr	r3, [sp, #0]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	bfcc      	ite	gt
 800c89e:	461e      	movgt	r6, r3
 800c8a0:	2601      	movle	r6, #1
 800c8a2:	4456      	add	r6, sl
 800c8a4:	2700      	movs	r7, #0
 800c8a6:	4649      	mov	r1, r9
 800c8a8:	2201      	movs	r2, #1
 800c8aa:	4658      	mov	r0, fp
 800c8ac:	f000 fe7e 	bl	800d5ac <__lshift>
 800c8b0:	4621      	mov	r1, r4
 800c8b2:	4681      	mov	r9, r0
 800c8b4:	f000 fee6 	bl	800d684 <__mcmp>
 800c8b8:	2800      	cmp	r0, #0
 800c8ba:	dcb0      	bgt.n	800c81e <_dtoa_r+0xa5e>
 800c8bc:	d102      	bne.n	800c8c4 <_dtoa_r+0xb04>
 800c8be:	f018 0f01 	tst.w	r8, #1
 800c8c2:	d1ac      	bne.n	800c81e <_dtoa_r+0xa5e>
 800c8c4:	4633      	mov	r3, r6
 800c8c6:	461e      	mov	r6, r3
 800c8c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c8cc:	2a30      	cmp	r2, #48	@ 0x30
 800c8ce:	d0fa      	beq.n	800c8c6 <_dtoa_r+0xb06>
 800c8d0:	e5c2      	b.n	800c458 <_dtoa_r+0x698>
 800c8d2:	459a      	cmp	sl, r3
 800c8d4:	d1a4      	bne.n	800c820 <_dtoa_r+0xa60>
 800c8d6:	9b04      	ldr	r3, [sp, #16]
 800c8d8:	3301      	adds	r3, #1
 800c8da:	9304      	str	r3, [sp, #16]
 800c8dc:	2331      	movs	r3, #49	@ 0x31
 800c8de:	f88a 3000 	strb.w	r3, [sl]
 800c8e2:	e5b9      	b.n	800c458 <_dtoa_r+0x698>
 800c8e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c8e6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c944 <_dtoa_r+0xb84>
 800c8ea:	b11b      	cbz	r3, 800c8f4 <_dtoa_r+0xb34>
 800c8ec:	f10a 0308 	add.w	r3, sl, #8
 800c8f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c8f2:	6013      	str	r3, [r2, #0]
 800c8f4:	4650      	mov	r0, sl
 800c8f6:	b019      	add	sp, #100	@ 0x64
 800c8f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8fe:	2b01      	cmp	r3, #1
 800c900:	f77f ae37 	ble.w	800c572 <_dtoa_r+0x7b2>
 800c904:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c906:	930a      	str	r3, [sp, #40]	@ 0x28
 800c908:	2001      	movs	r0, #1
 800c90a:	e655      	b.n	800c5b8 <_dtoa_r+0x7f8>
 800c90c:	9b00      	ldr	r3, [sp, #0]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	f77f aed6 	ble.w	800c6c0 <_dtoa_r+0x900>
 800c914:	4656      	mov	r6, sl
 800c916:	4621      	mov	r1, r4
 800c918:	4648      	mov	r0, r9
 800c91a:	f7ff f9c7 	bl	800bcac <quorem>
 800c91e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c922:	f806 8b01 	strb.w	r8, [r6], #1
 800c926:	9b00      	ldr	r3, [sp, #0]
 800c928:	eba6 020a 	sub.w	r2, r6, sl
 800c92c:	4293      	cmp	r3, r2
 800c92e:	ddb3      	ble.n	800c898 <_dtoa_r+0xad8>
 800c930:	4649      	mov	r1, r9
 800c932:	2300      	movs	r3, #0
 800c934:	220a      	movs	r2, #10
 800c936:	4658      	mov	r0, fp
 800c938:	f000 fc42 	bl	800d1c0 <__multadd>
 800c93c:	4681      	mov	r9, r0
 800c93e:	e7ea      	b.n	800c916 <_dtoa_r+0xb56>
 800c940:	08010a98 	.word	0x08010a98
 800c944:	08010a1c 	.word	0x08010a1c

0800c948 <_free_r>:
 800c948:	b538      	push	{r3, r4, r5, lr}
 800c94a:	4605      	mov	r5, r0
 800c94c:	2900      	cmp	r1, #0
 800c94e:	d041      	beq.n	800c9d4 <_free_r+0x8c>
 800c950:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c954:	1f0c      	subs	r4, r1, #4
 800c956:	2b00      	cmp	r3, #0
 800c958:	bfb8      	it	lt
 800c95a:	18e4      	addlt	r4, r4, r3
 800c95c:	f7fc fc68 	bl	8009230 <__malloc_lock>
 800c960:	4a1d      	ldr	r2, [pc, #116]	@ (800c9d8 <_free_r+0x90>)
 800c962:	6813      	ldr	r3, [r2, #0]
 800c964:	b933      	cbnz	r3, 800c974 <_free_r+0x2c>
 800c966:	6063      	str	r3, [r4, #4]
 800c968:	6014      	str	r4, [r2, #0]
 800c96a:	4628      	mov	r0, r5
 800c96c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c970:	f7fc bc64 	b.w	800923c <__malloc_unlock>
 800c974:	42a3      	cmp	r3, r4
 800c976:	d908      	bls.n	800c98a <_free_r+0x42>
 800c978:	6820      	ldr	r0, [r4, #0]
 800c97a:	1821      	adds	r1, r4, r0
 800c97c:	428b      	cmp	r3, r1
 800c97e:	bf01      	itttt	eq
 800c980:	6819      	ldreq	r1, [r3, #0]
 800c982:	685b      	ldreq	r3, [r3, #4]
 800c984:	1809      	addeq	r1, r1, r0
 800c986:	6021      	streq	r1, [r4, #0]
 800c988:	e7ed      	b.n	800c966 <_free_r+0x1e>
 800c98a:	461a      	mov	r2, r3
 800c98c:	685b      	ldr	r3, [r3, #4]
 800c98e:	b10b      	cbz	r3, 800c994 <_free_r+0x4c>
 800c990:	42a3      	cmp	r3, r4
 800c992:	d9fa      	bls.n	800c98a <_free_r+0x42>
 800c994:	6811      	ldr	r1, [r2, #0]
 800c996:	1850      	adds	r0, r2, r1
 800c998:	42a0      	cmp	r0, r4
 800c99a:	d10b      	bne.n	800c9b4 <_free_r+0x6c>
 800c99c:	6820      	ldr	r0, [r4, #0]
 800c99e:	4401      	add	r1, r0
 800c9a0:	1850      	adds	r0, r2, r1
 800c9a2:	4283      	cmp	r3, r0
 800c9a4:	6011      	str	r1, [r2, #0]
 800c9a6:	d1e0      	bne.n	800c96a <_free_r+0x22>
 800c9a8:	6818      	ldr	r0, [r3, #0]
 800c9aa:	685b      	ldr	r3, [r3, #4]
 800c9ac:	6053      	str	r3, [r2, #4]
 800c9ae:	4408      	add	r0, r1
 800c9b0:	6010      	str	r0, [r2, #0]
 800c9b2:	e7da      	b.n	800c96a <_free_r+0x22>
 800c9b4:	d902      	bls.n	800c9bc <_free_r+0x74>
 800c9b6:	230c      	movs	r3, #12
 800c9b8:	602b      	str	r3, [r5, #0]
 800c9ba:	e7d6      	b.n	800c96a <_free_r+0x22>
 800c9bc:	6820      	ldr	r0, [r4, #0]
 800c9be:	1821      	adds	r1, r4, r0
 800c9c0:	428b      	cmp	r3, r1
 800c9c2:	bf04      	itt	eq
 800c9c4:	6819      	ldreq	r1, [r3, #0]
 800c9c6:	685b      	ldreq	r3, [r3, #4]
 800c9c8:	6063      	str	r3, [r4, #4]
 800c9ca:	bf04      	itt	eq
 800c9cc:	1809      	addeq	r1, r1, r0
 800c9ce:	6021      	streq	r1, [r4, #0]
 800c9d0:	6054      	str	r4, [r2, #4]
 800c9d2:	e7ca      	b.n	800c96a <_free_r+0x22>
 800c9d4:	bd38      	pop	{r3, r4, r5, pc}
 800c9d6:	bf00      	nop
 800c9d8:	200097f4 	.word	0x200097f4

0800c9dc <rshift>:
 800c9dc:	6903      	ldr	r3, [r0, #16]
 800c9de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c9e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c9ea:	f100 0414 	add.w	r4, r0, #20
 800c9ee:	dd45      	ble.n	800ca7c <rshift+0xa0>
 800c9f0:	f011 011f 	ands.w	r1, r1, #31
 800c9f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c9f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c9fc:	d10c      	bne.n	800ca18 <rshift+0x3c>
 800c9fe:	f100 0710 	add.w	r7, r0, #16
 800ca02:	4629      	mov	r1, r5
 800ca04:	42b1      	cmp	r1, r6
 800ca06:	d334      	bcc.n	800ca72 <rshift+0x96>
 800ca08:	1a9b      	subs	r3, r3, r2
 800ca0a:	009b      	lsls	r3, r3, #2
 800ca0c:	1eea      	subs	r2, r5, #3
 800ca0e:	4296      	cmp	r6, r2
 800ca10:	bf38      	it	cc
 800ca12:	2300      	movcc	r3, #0
 800ca14:	4423      	add	r3, r4
 800ca16:	e015      	b.n	800ca44 <rshift+0x68>
 800ca18:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ca1c:	f1c1 0820 	rsb	r8, r1, #32
 800ca20:	40cf      	lsrs	r7, r1
 800ca22:	f105 0e04 	add.w	lr, r5, #4
 800ca26:	46a1      	mov	r9, r4
 800ca28:	4576      	cmp	r6, lr
 800ca2a:	46f4      	mov	ip, lr
 800ca2c:	d815      	bhi.n	800ca5a <rshift+0x7e>
 800ca2e:	1a9a      	subs	r2, r3, r2
 800ca30:	0092      	lsls	r2, r2, #2
 800ca32:	3a04      	subs	r2, #4
 800ca34:	3501      	adds	r5, #1
 800ca36:	42ae      	cmp	r6, r5
 800ca38:	bf38      	it	cc
 800ca3a:	2200      	movcc	r2, #0
 800ca3c:	18a3      	adds	r3, r4, r2
 800ca3e:	50a7      	str	r7, [r4, r2]
 800ca40:	b107      	cbz	r7, 800ca44 <rshift+0x68>
 800ca42:	3304      	adds	r3, #4
 800ca44:	1b1a      	subs	r2, r3, r4
 800ca46:	42a3      	cmp	r3, r4
 800ca48:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ca4c:	bf08      	it	eq
 800ca4e:	2300      	moveq	r3, #0
 800ca50:	6102      	str	r2, [r0, #16]
 800ca52:	bf08      	it	eq
 800ca54:	6143      	streq	r3, [r0, #20]
 800ca56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca5a:	f8dc c000 	ldr.w	ip, [ip]
 800ca5e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ca62:	ea4c 0707 	orr.w	r7, ip, r7
 800ca66:	f849 7b04 	str.w	r7, [r9], #4
 800ca6a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ca6e:	40cf      	lsrs	r7, r1
 800ca70:	e7da      	b.n	800ca28 <rshift+0x4c>
 800ca72:	f851 cb04 	ldr.w	ip, [r1], #4
 800ca76:	f847 cf04 	str.w	ip, [r7, #4]!
 800ca7a:	e7c3      	b.n	800ca04 <rshift+0x28>
 800ca7c:	4623      	mov	r3, r4
 800ca7e:	e7e1      	b.n	800ca44 <rshift+0x68>

0800ca80 <__hexdig_fun>:
 800ca80:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ca84:	2b09      	cmp	r3, #9
 800ca86:	d802      	bhi.n	800ca8e <__hexdig_fun+0xe>
 800ca88:	3820      	subs	r0, #32
 800ca8a:	b2c0      	uxtb	r0, r0
 800ca8c:	4770      	bx	lr
 800ca8e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ca92:	2b05      	cmp	r3, #5
 800ca94:	d801      	bhi.n	800ca9a <__hexdig_fun+0x1a>
 800ca96:	3847      	subs	r0, #71	@ 0x47
 800ca98:	e7f7      	b.n	800ca8a <__hexdig_fun+0xa>
 800ca9a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ca9e:	2b05      	cmp	r3, #5
 800caa0:	d801      	bhi.n	800caa6 <__hexdig_fun+0x26>
 800caa2:	3827      	subs	r0, #39	@ 0x27
 800caa4:	e7f1      	b.n	800ca8a <__hexdig_fun+0xa>
 800caa6:	2000      	movs	r0, #0
 800caa8:	4770      	bx	lr
	...

0800caac <__gethex>:
 800caac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cab0:	b085      	sub	sp, #20
 800cab2:	468a      	mov	sl, r1
 800cab4:	9302      	str	r3, [sp, #8]
 800cab6:	680b      	ldr	r3, [r1, #0]
 800cab8:	9001      	str	r0, [sp, #4]
 800caba:	4690      	mov	r8, r2
 800cabc:	1c9c      	adds	r4, r3, #2
 800cabe:	46a1      	mov	r9, r4
 800cac0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cac4:	2830      	cmp	r0, #48	@ 0x30
 800cac6:	d0fa      	beq.n	800cabe <__gethex+0x12>
 800cac8:	eba9 0303 	sub.w	r3, r9, r3
 800cacc:	f1a3 0b02 	sub.w	fp, r3, #2
 800cad0:	f7ff ffd6 	bl	800ca80 <__hexdig_fun>
 800cad4:	4605      	mov	r5, r0
 800cad6:	2800      	cmp	r0, #0
 800cad8:	d168      	bne.n	800cbac <__gethex+0x100>
 800cada:	49a0      	ldr	r1, [pc, #640]	@ (800cd5c <__gethex+0x2b0>)
 800cadc:	2201      	movs	r2, #1
 800cade:	4648      	mov	r0, r9
 800cae0:	f7fe fa81 	bl	800afe6 <strncmp>
 800cae4:	4607      	mov	r7, r0
 800cae6:	2800      	cmp	r0, #0
 800cae8:	d167      	bne.n	800cbba <__gethex+0x10e>
 800caea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800caee:	4626      	mov	r6, r4
 800caf0:	f7ff ffc6 	bl	800ca80 <__hexdig_fun>
 800caf4:	2800      	cmp	r0, #0
 800caf6:	d062      	beq.n	800cbbe <__gethex+0x112>
 800caf8:	4623      	mov	r3, r4
 800cafa:	7818      	ldrb	r0, [r3, #0]
 800cafc:	2830      	cmp	r0, #48	@ 0x30
 800cafe:	4699      	mov	r9, r3
 800cb00:	f103 0301 	add.w	r3, r3, #1
 800cb04:	d0f9      	beq.n	800cafa <__gethex+0x4e>
 800cb06:	f7ff ffbb 	bl	800ca80 <__hexdig_fun>
 800cb0a:	fab0 f580 	clz	r5, r0
 800cb0e:	096d      	lsrs	r5, r5, #5
 800cb10:	f04f 0b01 	mov.w	fp, #1
 800cb14:	464a      	mov	r2, r9
 800cb16:	4616      	mov	r6, r2
 800cb18:	3201      	adds	r2, #1
 800cb1a:	7830      	ldrb	r0, [r6, #0]
 800cb1c:	f7ff ffb0 	bl	800ca80 <__hexdig_fun>
 800cb20:	2800      	cmp	r0, #0
 800cb22:	d1f8      	bne.n	800cb16 <__gethex+0x6a>
 800cb24:	498d      	ldr	r1, [pc, #564]	@ (800cd5c <__gethex+0x2b0>)
 800cb26:	2201      	movs	r2, #1
 800cb28:	4630      	mov	r0, r6
 800cb2a:	f7fe fa5c 	bl	800afe6 <strncmp>
 800cb2e:	2800      	cmp	r0, #0
 800cb30:	d13f      	bne.n	800cbb2 <__gethex+0x106>
 800cb32:	b944      	cbnz	r4, 800cb46 <__gethex+0x9a>
 800cb34:	1c74      	adds	r4, r6, #1
 800cb36:	4622      	mov	r2, r4
 800cb38:	4616      	mov	r6, r2
 800cb3a:	3201      	adds	r2, #1
 800cb3c:	7830      	ldrb	r0, [r6, #0]
 800cb3e:	f7ff ff9f 	bl	800ca80 <__hexdig_fun>
 800cb42:	2800      	cmp	r0, #0
 800cb44:	d1f8      	bne.n	800cb38 <__gethex+0x8c>
 800cb46:	1ba4      	subs	r4, r4, r6
 800cb48:	00a7      	lsls	r7, r4, #2
 800cb4a:	7833      	ldrb	r3, [r6, #0]
 800cb4c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cb50:	2b50      	cmp	r3, #80	@ 0x50
 800cb52:	d13e      	bne.n	800cbd2 <__gethex+0x126>
 800cb54:	7873      	ldrb	r3, [r6, #1]
 800cb56:	2b2b      	cmp	r3, #43	@ 0x2b
 800cb58:	d033      	beq.n	800cbc2 <__gethex+0x116>
 800cb5a:	2b2d      	cmp	r3, #45	@ 0x2d
 800cb5c:	d034      	beq.n	800cbc8 <__gethex+0x11c>
 800cb5e:	1c71      	adds	r1, r6, #1
 800cb60:	2400      	movs	r4, #0
 800cb62:	7808      	ldrb	r0, [r1, #0]
 800cb64:	f7ff ff8c 	bl	800ca80 <__hexdig_fun>
 800cb68:	1e43      	subs	r3, r0, #1
 800cb6a:	b2db      	uxtb	r3, r3
 800cb6c:	2b18      	cmp	r3, #24
 800cb6e:	d830      	bhi.n	800cbd2 <__gethex+0x126>
 800cb70:	f1a0 0210 	sub.w	r2, r0, #16
 800cb74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cb78:	f7ff ff82 	bl	800ca80 <__hexdig_fun>
 800cb7c:	f100 3cff 	add.w	ip, r0, #4294967295
 800cb80:	fa5f fc8c 	uxtb.w	ip, ip
 800cb84:	f1bc 0f18 	cmp.w	ip, #24
 800cb88:	f04f 030a 	mov.w	r3, #10
 800cb8c:	d91e      	bls.n	800cbcc <__gethex+0x120>
 800cb8e:	b104      	cbz	r4, 800cb92 <__gethex+0xe6>
 800cb90:	4252      	negs	r2, r2
 800cb92:	4417      	add	r7, r2
 800cb94:	f8ca 1000 	str.w	r1, [sl]
 800cb98:	b1ed      	cbz	r5, 800cbd6 <__gethex+0x12a>
 800cb9a:	f1bb 0f00 	cmp.w	fp, #0
 800cb9e:	bf0c      	ite	eq
 800cba0:	2506      	moveq	r5, #6
 800cba2:	2500      	movne	r5, #0
 800cba4:	4628      	mov	r0, r5
 800cba6:	b005      	add	sp, #20
 800cba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbac:	2500      	movs	r5, #0
 800cbae:	462c      	mov	r4, r5
 800cbb0:	e7b0      	b.n	800cb14 <__gethex+0x68>
 800cbb2:	2c00      	cmp	r4, #0
 800cbb4:	d1c7      	bne.n	800cb46 <__gethex+0x9a>
 800cbb6:	4627      	mov	r7, r4
 800cbb8:	e7c7      	b.n	800cb4a <__gethex+0x9e>
 800cbba:	464e      	mov	r6, r9
 800cbbc:	462f      	mov	r7, r5
 800cbbe:	2501      	movs	r5, #1
 800cbc0:	e7c3      	b.n	800cb4a <__gethex+0x9e>
 800cbc2:	2400      	movs	r4, #0
 800cbc4:	1cb1      	adds	r1, r6, #2
 800cbc6:	e7cc      	b.n	800cb62 <__gethex+0xb6>
 800cbc8:	2401      	movs	r4, #1
 800cbca:	e7fb      	b.n	800cbc4 <__gethex+0x118>
 800cbcc:	fb03 0002 	mla	r0, r3, r2, r0
 800cbd0:	e7ce      	b.n	800cb70 <__gethex+0xc4>
 800cbd2:	4631      	mov	r1, r6
 800cbd4:	e7de      	b.n	800cb94 <__gethex+0xe8>
 800cbd6:	eba6 0309 	sub.w	r3, r6, r9
 800cbda:	3b01      	subs	r3, #1
 800cbdc:	4629      	mov	r1, r5
 800cbde:	2b07      	cmp	r3, #7
 800cbe0:	dc0a      	bgt.n	800cbf8 <__gethex+0x14c>
 800cbe2:	9801      	ldr	r0, [sp, #4]
 800cbe4:	f000 fa8a 	bl	800d0fc <_Balloc>
 800cbe8:	4604      	mov	r4, r0
 800cbea:	b940      	cbnz	r0, 800cbfe <__gethex+0x152>
 800cbec:	4b5c      	ldr	r3, [pc, #368]	@ (800cd60 <__gethex+0x2b4>)
 800cbee:	4602      	mov	r2, r0
 800cbf0:	21e4      	movs	r1, #228	@ 0xe4
 800cbf2:	485c      	ldr	r0, [pc, #368]	@ (800cd64 <__gethex+0x2b8>)
 800cbf4:	f001 fd6a 	bl	800e6cc <__assert_func>
 800cbf8:	3101      	adds	r1, #1
 800cbfa:	105b      	asrs	r3, r3, #1
 800cbfc:	e7ef      	b.n	800cbde <__gethex+0x132>
 800cbfe:	f100 0a14 	add.w	sl, r0, #20
 800cc02:	2300      	movs	r3, #0
 800cc04:	4655      	mov	r5, sl
 800cc06:	469b      	mov	fp, r3
 800cc08:	45b1      	cmp	r9, r6
 800cc0a:	d337      	bcc.n	800cc7c <__gethex+0x1d0>
 800cc0c:	f845 bb04 	str.w	fp, [r5], #4
 800cc10:	eba5 050a 	sub.w	r5, r5, sl
 800cc14:	10ad      	asrs	r5, r5, #2
 800cc16:	6125      	str	r5, [r4, #16]
 800cc18:	4658      	mov	r0, fp
 800cc1a:	f000 fb61 	bl	800d2e0 <__hi0bits>
 800cc1e:	016d      	lsls	r5, r5, #5
 800cc20:	f8d8 6000 	ldr.w	r6, [r8]
 800cc24:	1a2d      	subs	r5, r5, r0
 800cc26:	42b5      	cmp	r5, r6
 800cc28:	dd54      	ble.n	800ccd4 <__gethex+0x228>
 800cc2a:	1bad      	subs	r5, r5, r6
 800cc2c:	4629      	mov	r1, r5
 800cc2e:	4620      	mov	r0, r4
 800cc30:	f000 fef5 	bl	800da1e <__any_on>
 800cc34:	4681      	mov	r9, r0
 800cc36:	b178      	cbz	r0, 800cc58 <__gethex+0x1ac>
 800cc38:	1e6b      	subs	r3, r5, #1
 800cc3a:	1159      	asrs	r1, r3, #5
 800cc3c:	f003 021f 	and.w	r2, r3, #31
 800cc40:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cc44:	f04f 0901 	mov.w	r9, #1
 800cc48:	fa09 f202 	lsl.w	r2, r9, r2
 800cc4c:	420a      	tst	r2, r1
 800cc4e:	d003      	beq.n	800cc58 <__gethex+0x1ac>
 800cc50:	454b      	cmp	r3, r9
 800cc52:	dc36      	bgt.n	800ccc2 <__gethex+0x216>
 800cc54:	f04f 0902 	mov.w	r9, #2
 800cc58:	4629      	mov	r1, r5
 800cc5a:	4620      	mov	r0, r4
 800cc5c:	f7ff febe 	bl	800c9dc <rshift>
 800cc60:	442f      	add	r7, r5
 800cc62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cc66:	42bb      	cmp	r3, r7
 800cc68:	da42      	bge.n	800ccf0 <__gethex+0x244>
 800cc6a:	9801      	ldr	r0, [sp, #4]
 800cc6c:	4621      	mov	r1, r4
 800cc6e:	f000 fa85 	bl	800d17c <_Bfree>
 800cc72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc74:	2300      	movs	r3, #0
 800cc76:	6013      	str	r3, [r2, #0]
 800cc78:	25a3      	movs	r5, #163	@ 0xa3
 800cc7a:	e793      	b.n	800cba4 <__gethex+0xf8>
 800cc7c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cc80:	2a2e      	cmp	r2, #46	@ 0x2e
 800cc82:	d012      	beq.n	800ccaa <__gethex+0x1fe>
 800cc84:	2b20      	cmp	r3, #32
 800cc86:	d104      	bne.n	800cc92 <__gethex+0x1e6>
 800cc88:	f845 bb04 	str.w	fp, [r5], #4
 800cc8c:	f04f 0b00 	mov.w	fp, #0
 800cc90:	465b      	mov	r3, fp
 800cc92:	7830      	ldrb	r0, [r6, #0]
 800cc94:	9303      	str	r3, [sp, #12]
 800cc96:	f7ff fef3 	bl	800ca80 <__hexdig_fun>
 800cc9a:	9b03      	ldr	r3, [sp, #12]
 800cc9c:	f000 000f 	and.w	r0, r0, #15
 800cca0:	4098      	lsls	r0, r3
 800cca2:	ea4b 0b00 	orr.w	fp, fp, r0
 800cca6:	3304      	adds	r3, #4
 800cca8:	e7ae      	b.n	800cc08 <__gethex+0x15c>
 800ccaa:	45b1      	cmp	r9, r6
 800ccac:	d8ea      	bhi.n	800cc84 <__gethex+0x1d8>
 800ccae:	492b      	ldr	r1, [pc, #172]	@ (800cd5c <__gethex+0x2b0>)
 800ccb0:	9303      	str	r3, [sp, #12]
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	4630      	mov	r0, r6
 800ccb6:	f7fe f996 	bl	800afe6 <strncmp>
 800ccba:	9b03      	ldr	r3, [sp, #12]
 800ccbc:	2800      	cmp	r0, #0
 800ccbe:	d1e1      	bne.n	800cc84 <__gethex+0x1d8>
 800ccc0:	e7a2      	b.n	800cc08 <__gethex+0x15c>
 800ccc2:	1ea9      	subs	r1, r5, #2
 800ccc4:	4620      	mov	r0, r4
 800ccc6:	f000 feaa 	bl	800da1e <__any_on>
 800ccca:	2800      	cmp	r0, #0
 800cccc:	d0c2      	beq.n	800cc54 <__gethex+0x1a8>
 800ccce:	f04f 0903 	mov.w	r9, #3
 800ccd2:	e7c1      	b.n	800cc58 <__gethex+0x1ac>
 800ccd4:	da09      	bge.n	800ccea <__gethex+0x23e>
 800ccd6:	1b75      	subs	r5, r6, r5
 800ccd8:	4621      	mov	r1, r4
 800ccda:	9801      	ldr	r0, [sp, #4]
 800ccdc:	462a      	mov	r2, r5
 800ccde:	f000 fc65 	bl	800d5ac <__lshift>
 800cce2:	1b7f      	subs	r7, r7, r5
 800cce4:	4604      	mov	r4, r0
 800cce6:	f100 0a14 	add.w	sl, r0, #20
 800ccea:	f04f 0900 	mov.w	r9, #0
 800ccee:	e7b8      	b.n	800cc62 <__gethex+0x1b6>
 800ccf0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ccf4:	42bd      	cmp	r5, r7
 800ccf6:	dd6f      	ble.n	800cdd8 <__gethex+0x32c>
 800ccf8:	1bed      	subs	r5, r5, r7
 800ccfa:	42ae      	cmp	r6, r5
 800ccfc:	dc34      	bgt.n	800cd68 <__gethex+0x2bc>
 800ccfe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cd02:	2b02      	cmp	r3, #2
 800cd04:	d022      	beq.n	800cd4c <__gethex+0x2a0>
 800cd06:	2b03      	cmp	r3, #3
 800cd08:	d024      	beq.n	800cd54 <__gethex+0x2a8>
 800cd0a:	2b01      	cmp	r3, #1
 800cd0c:	d115      	bne.n	800cd3a <__gethex+0x28e>
 800cd0e:	42ae      	cmp	r6, r5
 800cd10:	d113      	bne.n	800cd3a <__gethex+0x28e>
 800cd12:	2e01      	cmp	r6, #1
 800cd14:	d10b      	bne.n	800cd2e <__gethex+0x282>
 800cd16:	9a02      	ldr	r2, [sp, #8]
 800cd18:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cd1c:	6013      	str	r3, [r2, #0]
 800cd1e:	2301      	movs	r3, #1
 800cd20:	6123      	str	r3, [r4, #16]
 800cd22:	f8ca 3000 	str.w	r3, [sl]
 800cd26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd28:	2562      	movs	r5, #98	@ 0x62
 800cd2a:	601c      	str	r4, [r3, #0]
 800cd2c:	e73a      	b.n	800cba4 <__gethex+0xf8>
 800cd2e:	1e71      	subs	r1, r6, #1
 800cd30:	4620      	mov	r0, r4
 800cd32:	f000 fe74 	bl	800da1e <__any_on>
 800cd36:	2800      	cmp	r0, #0
 800cd38:	d1ed      	bne.n	800cd16 <__gethex+0x26a>
 800cd3a:	9801      	ldr	r0, [sp, #4]
 800cd3c:	4621      	mov	r1, r4
 800cd3e:	f000 fa1d 	bl	800d17c <_Bfree>
 800cd42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd44:	2300      	movs	r3, #0
 800cd46:	6013      	str	r3, [r2, #0]
 800cd48:	2550      	movs	r5, #80	@ 0x50
 800cd4a:	e72b      	b.n	800cba4 <__gethex+0xf8>
 800cd4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d1f3      	bne.n	800cd3a <__gethex+0x28e>
 800cd52:	e7e0      	b.n	800cd16 <__gethex+0x26a>
 800cd54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d1dd      	bne.n	800cd16 <__gethex+0x26a>
 800cd5a:	e7ee      	b.n	800cd3a <__gethex+0x28e>
 800cd5c:	080107d7 	.word	0x080107d7
 800cd60:	08010a98 	.word	0x08010a98
 800cd64:	08010aa9 	.word	0x08010aa9
 800cd68:	1e6f      	subs	r7, r5, #1
 800cd6a:	f1b9 0f00 	cmp.w	r9, #0
 800cd6e:	d130      	bne.n	800cdd2 <__gethex+0x326>
 800cd70:	b127      	cbz	r7, 800cd7c <__gethex+0x2d0>
 800cd72:	4639      	mov	r1, r7
 800cd74:	4620      	mov	r0, r4
 800cd76:	f000 fe52 	bl	800da1e <__any_on>
 800cd7a:	4681      	mov	r9, r0
 800cd7c:	117a      	asrs	r2, r7, #5
 800cd7e:	2301      	movs	r3, #1
 800cd80:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cd84:	f007 071f 	and.w	r7, r7, #31
 800cd88:	40bb      	lsls	r3, r7
 800cd8a:	4213      	tst	r3, r2
 800cd8c:	4629      	mov	r1, r5
 800cd8e:	4620      	mov	r0, r4
 800cd90:	bf18      	it	ne
 800cd92:	f049 0902 	orrne.w	r9, r9, #2
 800cd96:	f7ff fe21 	bl	800c9dc <rshift>
 800cd9a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cd9e:	1b76      	subs	r6, r6, r5
 800cda0:	2502      	movs	r5, #2
 800cda2:	f1b9 0f00 	cmp.w	r9, #0
 800cda6:	d047      	beq.n	800ce38 <__gethex+0x38c>
 800cda8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cdac:	2b02      	cmp	r3, #2
 800cdae:	d015      	beq.n	800cddc <__gethex+0x330>
 800cdb0:	2b03      	cmp	r3, #3
 800cdb2:	d017      	beq.n	800cde4 <__gethex+0x338>
 800cdb4:	2b01      	cmp	r3, #1
 800cdb6:	d109      	bne.n	800cdcc <__gethex+0x320>
 800cdb8:	f019 0f02 	tst.w	r9, #2
 800cdbc:	d006      	beq.n	800cdcc <__gethex+0x320>
 800cdbe:	f8da 3000 	ldr.w	r3, [sl]
 800cdc2:	ea49 0903 	orr.w	r9, r9, r3
 800cdc6:	f019 0f01 	tst.w	r9, #1
 800cdca:	d10e      	bne.n	800cdea <__gethex+0x33e>
 800cdcc:	f045 0510 	orr.w	r5, r5, #16
 800cdd0:	e032      	b.n	800ce38 <__gethex+0x38c>
 800cdd2:	f04f 0901 	mov.w	r9, #1
 800cdd6:	e7d1      	b.n	800cd7c <__gethex+0x2d0>
 800cdd8:	2501      	movs	r5, #1
 800cdda:	e7e2      	b.n	800cda2 <__gethex+0x2f6>
 800cddc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdde:	f1c3 0301 	rsb	r3, r3, #1
 800cde2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cde4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d0f0      	beq.n	800cdcc <__gethex+0x320>
 800cdea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cdee:	f104 0314 	add.w	r3, r4, #20
 800cdf2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cdf6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cdfa:	f04f 0c00 	mov.w	ip, #0
 800cdfe:	4618      	mov	r0, r3
 800ce00:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce04:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ce08:	d01b      	beq.n	800ce42 <__gethex+0x396>
 800ce0a:	3201      	adds	r2, #1
 800ce0c:	6002      	str	r2, [r0, #0]
 800ce0e:	2d02      	cmp	r5, #2
 800ce10:	f104 0314 	add.w	r3, r4, #20
 800ce14:	d13c      	bne.n	800ce90 <__gethex+0x3e4>
 800ce16:	f8d8 2000 	ldr.w	r2, [r8]
 800ce1a:	3a01      	subs	r2, #1
 800ce1c:	42b2      	cmp	r2, r6
 800ce1e:	d109      	bne.n	800ce34 <__gethex+0x388>
 800ce20:	1171      	asrs	r1, r6, #5
 800ce22:	2201      	movs	r2, #1
 800ce24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ce28:	f006 061f 	and.w	r6, r6, #31
 800ce2c:	fa02 f606 	lsl.w	r6, r2, r6
 800ce30:	421e      	tst	r6, r3
 800ce32:	d13a      	bne.n	800ceaa <__gethex+0x3fe>
 800ce34:	f045 0520 	orr.w	r5, r5, #32
 800ce38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce3a:	601c      	str	r4, [r3, #0]
 800ce3c:	9b02      	ldr	r3, [sp, #8]
 800ce3e:	601f      	str	r7, [r3, #0]
 800ce40:	e6b0      	b.n	800cba4 <__gethex+0xf8>
 800ce42:	4299      	cmp	r1, r3
 800ce44:	f843 cc04 	str.w	ip, [r3, #-4]
 800ce48:	d8d9      	bhi.n	800cdfe <__gethex+0x352>
 800ce4a:	68a3      	ldr	r3, [r4, #8]
 800ce4c:	459b      	cmp	fp, r3
 800ce4e:	db17      	blt.n	800ce80 <__gethex+0x3d4>
 800ce50:	6861      	ldr	r1, [r4, #4]
 800ce52:	9801      	ldr	r0, [sp, #4]
 800ce54:	3101      	adds	r1, #1
 800ce56:	f000 f951 	bl	800d0fc <_Balloc>
 800ce5a:	4681      	mov	r9, r0
 800ce5c:	b918      	cbnz	r0, 800ce66 <__gethex+0x3ba>
 800ce5e:	4b1a      	ldr	r3, [pc, #104]	@ (800cec8 <__gethex+0x41c>)
 800ce60:	4602      	mov	r2, r0
 800ce62:	2184      	movs	r1, #132	@ 0x84
 800ce64:	e6c5      	b.n	800cbf2 <__gethex+0x146>
 800ce66:	6922      	ldr	r2, [r4, #16]
 800ce68:	3202      	adds	r2, #2
 800ce6a:	f104 010c 	add.w	r1, r4, #12
 800ce6e:	0092      	lsls	r2, r2, #2
 800ce70:	300c      	adds	r0, #12
 800ce72:	f7fe fef7 	bl	800bc64 <memcpy>
 800ce76:	4621      	mov	r1, r4
 800ce78:	9801      	ldr	r0, [sp, #4]
 800ce7a:	f000 f97f 	bl	800d17c <_Bfree>
 800ce7e:	464c      	mov	r4, r9
 800ce80:	6923      	ldr	r3, [r4, #16]
 800ce82:	1c5a      	adds	r2, r3, #1
 800ce84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ce88:	6122      	str	r2, [r4, #16]
 800ce8a:	2201      	movs	r2, #1
 800ce8c:	615a      	str	r2, [r3, #20]
 800ce8e:	e7be      	b.n	800ce0e <__gethex+0x362>
 800ce90:	6922      	ldr	r2, [r4, #16]
 800ce92:	455a      	cmp	r2, fp
 800ce94:	dd0b      	ble.n	800ceae <__gethex+0x402>
 800ce96:	2101      	movs	r1, #1
 800ce98:	4620      	mov	r0, r4
 800ce9a:	f7ff fd9f 	bl	800c9dc <rshift>
 800ce9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cea2:	3701      	adds	r7, #1
 800cea4:	42bb      	cmp	r3, r7
 800cea6:	f6ff aee0 	blt.w	800cc6a <__gethex+0x1be>
 800ceaa:	2501      	movs	r5, #1
 800ceac:	e7c2      	b.n	800ce34 <__gethex+0x388>
 800ceae:	f016 061f 	ands.w	r6, r6, #31
 800ceb2:	d0fa      	beq.n	800ceaa <__gethex+0x3fe>
 800ceb4:	4453      	add	r3, sl
 800ceb6:	f1c6 0620 	rsb	r6, r6, #32
 800ceba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cebe:	f000 fa0f 	bl	800d2e0 <__hi0bits>
 800cec2:	42b0      	cmp	r0, r6
 800cec4:	dbe7      	blt.n	800ce96 <__gethex+0x3ea>
 800cec6:	e7f0      	b.n	800ceaa <__gethex+0x3fe>
 800cec8:	08010a98 	.word	0x08010a98

0800cecc <L_shift>:
 800cecc:	f1c2 0208 	rsb	r2, r2, #8
 800ced0:	0092      	lsls	r2, r2, #2
 800ced2:	b570      	push	{r4, r5, r6, lr}
 800ced4:	f1c2 0620 	rsb	r6, r2, #32
 800ced8:	6843      	ldr	r3, [r0, #4]
 800ceda:	6804      	ldr	r4, [r0, #0]
 800cedc:	fa03 f506 	lsl.w	r5, r3, r6
 800cee0:	432c      	orrs	r4, r5
 800cee2:	40d3      	lsrs	r3, r2
 800cee4:	6004      	str	r4, [r0, #0]
 800cee6:	f840 3f04 	str.w	r3, [r0, #4]!
 800ceea:	4288      	cmp	r0, r1
 800ceec:	d3f4      	bcc.n	800ced8 <L_shift+0xc>
 800ceee:	bd70      	pop	{r4, r5, r6, pc}

0800cef0 <__match>:
 800cef0:	b530      	push	{r4, r5, lr}
 800cef2:	6803      	ldr	r3, [r0, #0]
 800cef4:	3301      	adds	r3, #1
 800cef6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cefa:	b914      	cbnz	r4, 800cf02 <__match+0x12>
 800cefc:	6003      	str	r3, [r0, #0]
 800cefe:	2001      	movs	r0, #1
 800cf00:	bd30      	pop	{r4, r5, pc}
 800cf02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf06:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cf0a:	2d19      	cmp	r5, #25
 800cf0c:	bf98      	it	ls
 800cf0e:	3220      	addls	r2, #32
 800cf10:	42a2      	cmp	r2, r4
 800cf12:	d0f0      	beq.n	800cef6 <__match+0x6>
 800cf14:	2000      	movs	r0, #0
 800cf16:	e7f3      	b.n	800cf00 <__match+0x10>

0800cf18 <__hexnan>:
 800cf18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf1c:	680b      	ldr	r3, [r1, #0]
 800cf1e:	6801      	ldr	r1, [r0, #0]
 800cf20:	115e      	asrs	r6, r3, #5
 800cf22:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cf26:	f013 031f 	ands.w	r3, r3, #31
 800cf2a:	b087      	sub	sp, #28
 800cf2c:	bf18      	it	ne
 800cf2e:	3604      	addne	r6, #4
 800cf30:	2500      	movs	r5, #0
 800cf32:	1f37      	subs	r7, r6, #4
 800cf34:	4682      	mov	sl, r0
 800cf36:	4690      	mov	r8, r2
 800cf38:	9301      	str	r3, [sp, #4]
 800cf3a:	f846 5c04 	str.w	r5, [r6, #-4]
 800cf3e:	46b9      	mov	r9, r7
 800cf40:	463c      	mov	r4, r7
 800cf42:	9502      	str	r5, [sp, #8]
 800cf44:	46ab      	mov	fp, r5
 800cf46:	784a      	ldrb	r2, [r1, #1]
 800cf48:	1c4b      	adds	r3, r1, #1
 800cf4a:	9303      	str	r3, [sp, #12]
 800cf4c:	b342      	cbz	r2, 800cfa0 <__hexnan+0x88>
 800cf4e:	4610      	mov	r0, r2
 800cf50:	9105      	str	r1, [sp, #20]
 800cf52:	9204      	str	r2, [sp, #16]
 800cf54:	f7ff fd94 	bl	800ca80 <__hexdig_fun>
 800cf58:	2800      	cmp	r0, #0
 800cf5a:	d151      	bne.n	800d000 <__hexnan+0xe8>
 800cf5c:	9a04      	ldr	r2, [sp, #16]
 800cf5e:	9905      	ldr	r1, [sp, #20]
 800cf60:	2a20      	cmp	r2, #32
 800cf62:	d818      	bhi.n	800cf96 <__hexnan+0x7e>
 800cf64:	9b02      	ldr	r3, [sp, #8]
 800cf66:	459b      	cmp	fp, r3
 800cf68:	dd13      	ble.n	800cf92 <__hexnan+0x7a>
 800cf6a:	454c      	cmp	r4, r9
 800cf6c:	d206      	bcs.n	800cf7c <__hexnan+0x64>
 800cf6e:	2d07      	cmp	r5, #7
 800cf70:	dc04      	bgt.n	800cf7c <__hexnan+0x64>
 800cf72:	462a      	mov	r2, r5
 800cf74:	4649      	mov	r1, r9
 800cf76:	4620      	mov	r0, r4
 800cf78:	f7ff ffa8 	bl	800cecc <L_shift>
 800cf7c:	4544      	cmp	r4, r8
 800cf7e:	d952      	bls.n	800d026 <__hexnan+0x10e>
 800cf80:	2300      	movs	r3, #0
 800cf82:	f1a4 0904 	sub.w	r9, r4, #4
 800cf86:	f844 3c04 	str.w	r3, [r4, #-4]
 800cf8a:	f8cd b008 	str.w	fp, [sp, #8]
 800cf8e:	464c      	mov	r4, r9
 800cf90:	461d      	mov	r5, r3
 800cf92:	9903      	ldr	r1, [sp, #12]
 800cf94:	e7d7      	b.n	800cf46 <__hexnan+0x2e>
 800cf96:	2a29      	cmp	r2, #41	@ 0x29
 800cf98:	d157      	bne.n	800d04a <__hexnan+0x132>
 800cf9a:	3102      	adds	r1, #2
 800cf9c:	f8ca 1000 	str.w	r1, [sl]
 800cfa0:	f1bb 0f00 	cmp.w	fp, #0
 800cfa4:	d051      	beq.n	800d04a <__hexnan+0x132>
 800cfa6:	454c      	cmp	r4, r9
 800cfa8:	d206      	bcs.n	800cfb8 <__hexnan+0xa0>
 800cfaa:	2d07      	cmp	r5, #7
 800cfac:	dc04      	bgt.n	800cfb8 <__hexnan+0xa0>
 800cfae:	462a      	mov	r2, r5
 800cfb0:	4649      	mov	r1, r9
 800cfb2:	4620      	mov	r0, r4
 800cfb4:	f7ff ff8a 	bl	800cecc <L_shift>
 800cfb8:	4544      	cmp	r4, r8
 800cfba:	d936      	bls.n	800d02a <__hexnan+0x112>
 800cfbc:	f1a8 0204 	sub.w	r2, r8, #4
 800cfc0:	4623      	mov	r3, r4
 800cfc2:	f853 1b04 	ldr.w	r1, [r3], #4
 800cfc6:	f842 1f04 	str.w	r1, [r2, #4]!
 800cfca:	429f      	cmp	r7, r3
 800cfcc:	d2f9      	bcs.n	800cfc2 <__hexnan+0xaa>
 800cfce:	1b3b      	subs	r3, r7, r4
 800cfd0:	f023 0303 	bic.w	r3, r3, #3
 800cfd4:	3304      	adds	r3, #4
 800cfd6:	3401      	adds	r4, #1
 800cfd8:	3e03      	subs	r6, #3
 800cfda:	42b4      	cmp	r4, r6
 800cfdc:	bf88      	it	hi
 800cfde:	2304      	movhi	r3, #4
 800cfe0:	4443      	add	r3, r8
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	f843 2b04 	str.w	r2, [r3], #4
 800cfe8:	429f      	cmp	r7, r3
 800cfea:	d2fb      	bcs.n	800cfe4 <__hexnan+0xcc>
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	b91b      	cbnz	r3, 800cff8 <__hexnan+0xe0>
 800cff0:	4547      	cmp	r7, r8
 800cff2:	d128      	bne.n	800d046 <__hexnan+0x12e>
 800cff4:	2301      	movs	r3, #1
 800cff6:	603b      	str	r3, [r7, #0]
 800cff8:	2005      	movs	r0, #5
 800cffa:	b007      	add	sp, #28
 800cffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d000:	3501      	adds	r5, #1
 800d002:	2d08      	cmp	r5, #8
 800d004:	f10b 0b01 	add.w	fp, fp, #1
 800d008:	dd06      	ble.n	800d018 <__hexnan+0x100>
 800d00a:	4544      	cmp	r4, r8
 800d00c:	d9c1      	bls.n	800cf92 <__hexnan+0x7a>
 800d00e:	2300      	movs	r3, #0
 800d010:	f844 3c04 	str.w	r3, [r4, #-4]
 800d014:	2501      	movs	r5, #1
 800d016:	3c04      	subs	r4, #4
 800d018:	6822      	ldr	r2, [r4, #0]
 800d01a:	f000 000f 	and.w	r0, r0, #15
 800d01e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d022:	6020      	str	r0, [r4, #0]
 800d024:	e7b5      	b.n	800cf92 <__hexnan+0x7a>
 800d026:	2508      	movs	r5, #8
 800d028:	e7b3      	b.n	800cf92 <__hexnan+0x7a>
 800d02a:	9b01      	ldr	r3, [sp, #4]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d0dd      	beq.n	800cfec <__hexnan+0xd4>
 800d030:	f1c3 0320 	rsb	r3, r3, #32
 800d034:	f04f 32ff 	mov.w	r2, #4294967295
 800d038:	40da      	lsrs	r2, r3
 800d03a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d03e:	4013      	ands	r3, r2
 800d040:	f846 3c04 	str.w	r3, [r6, #-4]
 800d044:	e7d2      	b.n	800cfec <__hexnan+0xd4>
 800d046:	3f04      	subs	r7, #4
 800d048:	e7d0      	b.n	800cfec <__hexnan+0xd4>
 800d04a:	2004      	movs	r0, #4
 800d04c:	e7d5      	b.n	800cffa <__hexnan+0xe2>
	...

0800d050 <_findenv_r>:
 800d050:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d054:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800d0c4 <_findenv_r+0x74>
 800d058:	4606      	mov	r6, r0
 800d05a:	4689      	mov	r9, r1
 800d05c:	4617      	mov	r7, r2
 800d05e:	f001 fb67 	bl	800e730 <__env_lock>
 800d062:	f8da 4000 	ldr.w	r4, [sl]
 800d066:	b134      	cbz	r4, 800d076 <_findenv_r+0x26>
 800d068:	464b      	mov	r3, r9
 800d06a:	4698      	mov	r8, r3
 800d06c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d070:	b13a      	cbz	r2, 800d082 <_findenv_r+0x32>
 800d072:	2a3d      	cmp	r2, #61	@ 0x3d
 800d074:	d1f9      	bne.n	800d06a <_findenv_r+0x1a>
 800d076:	4630      	mov	r0, r6
 800d078:	f001 fb60 	bl	800e73c <__env_unlock>
 800d07c:	2000      	movs	r0, #0
 800d07e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d082:	eba8 0809 	sub.w	r8, r8, r9
 800d086:	46a3      	mov	fp, r4
 800d088:	f854 0b04 	ldr.w	r0, [r4], #4
 800d08c:	2800      	cmp	r0, #0
 800d08e:	d0f2      	beq.n	800d076 <_findenv_r+0x26>
 800d090:	4642      	mov	r2, r8
 800d092:	4649      	mov	r1, r9
 800d094:	f7fd ffa7 	bl	800afe6 <strncmp>
 800d098:	2800      	cmp	r0, #0
 800d09a:	d1f4      	bne.n	800d086 <_findenv_r+0x36>
 800d09c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d0a0:	eb03 0508 	add.w	r5, r3, r8
 800d0a4:	f813 3008 	ldrb.w	r3, [r3, r8]
 800d0a8:	2b3d      	cmp	r3, #61	@ 0x3d
 800d0aa:	d1ec      	bne.n	800d086 <_findenv_r+0x36>
 800d0ac:	f8da 3000 	ldr.w	r3, [sl]
 800d0b0:	ebab 0303 	sub.w	r3, fp, r3
 800d0b4:	109b      	asrs	r3, r3, #2
 800d0b6:	4630      	mov	r0, r6
 800d0b8:	603b      	str	r3, [r7, #0]
 800d0ba:	f001 fb3f 	bl	800e73c <__env_unlock>
 800d0be:	1c68      	adds	r0, r5, #1
 800d0c0:	e7dd      	b.n	800d07e <_findenv_r+0x2e>
 800d0c2:	bf00      	nop
 800d0c4:	20000008 	.word	0x20000008

0800d0c8 <_getenv_r>:
 800d0c8:	b507      	push	{r0, r1, r2, lr}
 800d0ca:	aa01      	add	r2, sp, #4
 800d0cc:	f7ff ffc0 	bl	800d050 <_findenv_r>
 800d0d0:	b003      	add	sp, #12
 800d0d2:	f85d fb04 	ldr.w	pc, [sp], #4

0800d0d6 <__ascii_mbtowc>:
 800d0d6:	b082      	sub	sp, #8
 800d0d8:	b901      	cbnz	r1, 800d0dc <__ascii_mbtowc+0x6>
 800d0da:	a901      	add	r1, sp, #4
 800d0dc:	b142      	cbz	r2, 800d0f0 <__ascii_mbtowc+0x1a>
 800d0de:	b14b      	cbz	r3, 800d0f4 <__ascii_mbtowc+0x1e>
 800d0e0:	7813      	ldrb	r3, [r2, #0]
 800d0e2:	600b      	str	r3, [r1, #0]
 800d0e4:	7812      	ldrb	r2, [r2, #0]
 800d0e6:	1e10      	subs	r0, r2, #0
 800d0e8:	bf18      	it	ne
 800d0ea:	2001      	movne	r0, #1
 800d0ec:	b002      	add	sp, #8
 800d0ee:	4770      	bx	lr
 800d0f0:	4610      	mov	r0, r2
 800d0f2:	e7fb      	b.n	800d0ec <__ascii_mbtowc+0x16>
 800d0f4:	f06f 0001 	mvn.w	r0, #1
 800d0f8:	e7f8      	b.n	800d0ec <__ascii_mbtowc+0x16>
	...

0800d0fc <_Balloc>:
 800d0fc:	b570      	push	{r4, r5, r6, lr}
 800d0fe:	69c6      	ldr	r6, [r0, #28]
 800d100:	4604      	mov	r4, r0
 800d102:	460d      	mov	r5, r1
 800d104:	b976      	cbnz	r6, 800d124 <_Balloc+0x28>
 800d106:	2010      	movs	r0, #16
 800d108:	f7fb ffe0 	bl	80090cc <malloc>
 800d10c:	4602      	mov	r2, r0
 800d10e:	61e0      	str	r0, [r4, #28]
 800d110:	b920      	cbnz	r0, 800d11c <_Balloc+0x20>
 800d112:	4b18      	ldr	r3, [pc, #96]	@ (800d174 <_Balloc+0x78>)
 800d114:	4818      	ldr	r0, [pc, #96]	@ (800d178 <_Balloc+0x7c>)
 800d116:	216b      	movs	r1, #107	@ 0x6b
 800d118:	f001 fad8 	bl	800e6cc <__assert_func>
 800d11c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d120:	6006      	str	r6, [r0, #0]
 800d122:	60c6      	str	r6, [r0, #12]
 800d124:	69e6      	ldr	r6, [r4, #28]
 800d126:	68f3      	ldr	r3, [r6, #12]
 800d128:	b183      	cbz	r3, 800d14c <_Balloc+0x50>
 800d12a:	69e3      	ldr	r3, [r4, #28]
 800d12c:	68db      	ldr	r3, [r3, #12]
 800d12e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d132:	b9b8      	cbnz	r0, 800d164 <_Balloc+0x68>
 800d134:	2101      	movs	r1, #1
 800d136:	fa01 f605 	lsl.w	r6, r1, r5
 800d13a:	1d72      	adds	r2, r6, #5
 800d13c:	0092      	lsls	r2, r2, #2
 800d13e:	4620      	mov	r0, r4
 800d140:	f001 fae2 	bl	800e708 <_calloc_r>
 800d144:	b160      	cbz	r0, 800d160 <_Balloc+0x64>
 800d146:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d14a:	e00e      	b.n	800d16a <_Balloc+0x6e>
 800d14c:	2221      	movs	r2, #33	@ 0x21
 800d14e:	2104      	movs	r1, #4
 800d150:	4620      	mov	r0, r4
 800d152:	f001 fad9 	bl	800e708 <_calloc_r>
 800d156:	69e3      	ldr	r3, [r4, #28]
 800d158:	60f0      	str	r0, [r6, #12]
 800d15a:	68db      	ldr	r3, [r3, #12]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d1e4      	bne.n	800d12a <_Balloc+0x2e>
 800d160:	2000      	movs	r0, #0
 800d162:	bd70      	pop	{r4, r5, r6, pc}
 800d164:	6802      	ldr	r2, [r0, #0]
 800d166:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d16a:	2300      	movs	r3, #0
 800d16c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d170:	e7f7      	b.n	800d162 <_Balloc+0x66>
 800d172:	bf00      	nop
 800d174:	08010a29 	.word	0x08010a29
 800d178:	08010b09 	.word	0x08010b09

0800d17c <_Bfree>:
 800d17c:	b570      	push	{r4, r5, r6, lr}
 800d17e:	69c6      	ldr	r6, [r0, #28]
 800d180:	4605      	mov	r5, r0
 800d182:	460c      	mov	r4, r1
 800d184:	b976      	cbnz	r6, 800d1a4 <_Bfree+0x28>
 800d186:	2010      	movs	r0, #16
 800d188:	f7fb ffa0 	bl	80090cc <malloc>
 800d18c:	4602      	mov	r2, r0
 800d18e:	61e8      	str	r0, [r5, #28]
 800d190:	b920      	cbnz	r0, 800d19c <_Bfree+0x20>
 800d192:	4b09      	ldr	r3, [pc, #36]	@ (800d1b8 <_Bfree+0x3c>)
 800d194:	4809      	ldr	r0, [pc, #36]	@ (800d1bc <_Bfree+0x40>)
 800d196:	218f      	movs	r1, #143	@ 0x8f
 800d198:	f001 fa98 	bl	800e6cc <__assert_func>
 800d19c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d1a0:	6006      	str	r6, [r0, #0]
 800d1a2:	60c6      	str	r6, [r0, #12]
 800d1a4:	b13c      	cbz	r4, 800d1b6 <_Bfree+0x3a>
 800d1a6:	69eb      	ldr	r3, [r5, #28]
 800d1a8:	6862      	ldr	r2, [r4, #4]
 800d1aa:	68db      	ldr	r3, [r3, #12]
 800d1ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d1b0:	6021      	str	r1, [r4, #0]
 800d1b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d1b6:	bd70      	pop	{r4, r5, r6, pc}
 800d1b8:	08010a29 	.word	0x08010a29
 800d1bc:	08010b09 	.word	0x08010b09

0800d1c0 <__multadd>:
 800d1c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1c4:	690d      	ldr	r5, [r1, #16]
 800d1c6:	4607      	mov	r7, r0
 800d1c8:	460c      	mov	r4, r1
 800d1ca:	461e      	mov	r6, r3
 800d1cc:	f101 0c14 	add.w	ip, r1, #20
 800d1d0:	2000      	movs	r0, #0
 800d1d2:	f8dc 3000 	ldr.w	r3, [ip]
 800d1d6:	b299      	uxth	r1, r3
 800d1d8:	fb02 6101 	mla	r1, r2, r1, r6
 800d1dc:	0c1e      	lsrs	r6, r3, #16
 800d1de:	0c0b      	lsrs	r3, r1, #16
 800d1e0:	fb02 3306 	mla	r3, r2, r6, r3
 800d1e4:	b289      	uxth	r1, r1
 800d1e6:	3001      	adds	r0, #1
 800d1e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d1ec:	4285      	cmp	r5, r0
 800d1ee:	f84c 1b04 	str.w	r1, [ip], #4
 800d1f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d1f6:	dcec      	bgt.n	800d1d2 <__multadd+0x12>
 800d1f8:	b30e      	cbz	r6, 800d23e <__multadd+0x7e>
 800d1fa:	68a3      	ldr	r3, [r4, #8]
 800d1fc:	42ab      	cmp	r3, r5
 800d1fe:	dc19      	bgt.n	800d234 <__multadd+0x74>
 800d200:	6861      	ldr	r1, [r4, #4]
 800d202:	4638      	mov	r0, r7
 800d204:	3101      	adds	r1, #1
 800d206:	f7ff ff79 	bl	800d0fc <_Balloc>
 800d20a:	4680      	mov	r8, r0
 800d20c:	b928      	cbnz	r0, 800d21a <__multadd+0x5a>
 800d20e:	4602      	mov	r2, r0
 800d210:	4b0c      	ldr	r3, [pc, #48]	@ (800d244 <__multadd+0x84>)
 800d212:	480d      	ldr	r0, [pc, #52]	@ (800d248 <__multadd+0x88>)
 800d214:	21ba      	movs	r1, #186	@ 0xba
 800d216:	f001 fa59 	bl	800e6cc <__assert_func>
 800d21a:	6922      	ldr	r2, [r4, #16]
 800d21c:	3202      	adds	r2, #2
 800d21e:	f104 010c 	add.w	r1, r4, #12
 800d222:	0092      	lsls	r2, r2, #2
 800d224:	300c      	adds	r0, #12
 800d226:	f7fe fd1d 	bl	800bc64 <memcpy>
 800d22a:	4621      	mov	r1, r4
 800d22c:	4638      	mov	r0, r7
 800d22e:	f7ff ffa5 	bl	800d17c <_Bfree>
 800d232:	4644      	mov	r4, r8
 800d234:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d238:	3501      	adds	r5, #1
 800d23a:	615e      	str	r6, [r3, #20]
 800d23c:	6125      	str	r5, [r4, #16]
 800d23e:	4620      	mov	r0, r4
 800d240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d244:	08010a98 	.word	0x08010a98
 800d248:	08010b09 	.word	0x08010b09

0800d24c <__s2b>:
 800d24c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d250:	460c      	mov	r4, r1
 800d252:	4615      	mov	r5, r2
 800d254:	461f      	mov	r7, r3
 800d256:	2209      	movs	r2, #9
 800d258:	3308      	adds	r3, #8
 800d25a:	4606      	mov	r6, r0
 800d25c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d260:	2100      	movs	r1, #0
 800d262:	2201      	movs	r2, #1
 800d264:	429a      	cmp	r2, r3
 800d266:	db09      	blt.n	800d27c <__s2b+0x30>
 800d268:	4630      	mov	r0, r6
 800d26a:	f7ff ff47 	bl	800d0fc <_Balloc>
 800d26e:	b940      	cbnz	r0, 800d282 <__s2b+0x36>
 800d270:	4602      	mov	r2, r0
 800d272:	4b19      	ldr	r3, [pc, #100]	@ (800d2d8 <__s2b+0x8c>)
 800d274:	4819      	ldr	r0, [pc, #100]	@ (800d2dc <__s2b+0x90>)
 800d276:	21d3      	movs	r1, #211	@ 0xd3
 800d278:	f001 fa28 	bl	800e6cc <__assert_func>
 800d27c:	0052      	lsls	r2, r2, #1
 800d27e:	3101      	adds	r1, #1
 800d280:	e7f0      	b.n	800d264 <__s2b+0x18>
 800d282:	9b08      	ldr	r3, [sp, #32]
 800d284:	6143      	str	r3, [r0, #20]
 800d286:	2d09      	cmp	r5, #9
 800d288:	f04f 0301 	mov.w	r3, #1
 800d28c:	6103      	str	r3, [r0, #16]
 800d28e:	dd16      	ble.n	800d2be <__s2b+0x72>
 800d290:	f104 0909 	add.w	r9, r4, #9
 800d294:	46c8      	mov	r8, r9
 800d296:	442c      	add	r4, r5
 800d298:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d29c:	4601      	mov	r1, r0
 800d29e:	3b30      	subs	r3, #48	@ 0x30
 800d2a0:	220a      	movs	r2, #10
 800d2a2:	4630      	mov	r0, r6
 800d2a4:	f7ff ff8c 	bl	800d1c0 <__multadd>
 800d2a8:	45a0      	cmp	r8, r4
 800d2aa:	d1f5      	bne.n	800d298 <__s2b+0x4c>
 800d2ac:	f1a5 0408 	sub.w	r4, r5, #8
 800d2b0:	444c      	add	r4, r9
 800d2b2:	1b2d      	subs	r5, r5, r4
 800d2b4:	1963      	adds	r3, r4, r5
 800d2b6:	42bb      	cmp	r3, r7
 800d2b8:	db04      	blt.n	800d2c4 <__s2b+0x78>
 800d2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2be:	340a      	adds	r4, #10
 800d2c0:	2509      	movs	r5, #9
 800d2c2:	e7f6      	b.n	800d2b2 <__s2b+0x66>
 800d2c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d2c8:	4601      	mov	r1, r0
 800d2ca:	3b30      	subs	r3, #48	@ 0x30
 800d2cc:	220a      	movs	r2, #10
 800d2ce:	4630      	mov	r0, r6
 800d2d0:	f7ff ff76 	bl	800d1c0 <__multadd>
 800d2d4:	e7ee      	b.n	800d2b4 <__s2b+0x68>
 800d2d6:	bf00      	nop
 800d2d8:	08010a98 	.word	0x08010a98
 800d2dc:	08010b09 	.word	0x08010b09

0800d2e0 <__hi0bits>:
 800d2e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	bf36      	itet	cc
 800d2e8:	0403      	lslcc	r3, r0, #16
 800d2ea:	2000      	movcs	r0, #0
 800d2ec:	2010      	movcc	r0, #16
 800d2ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d2f2:	bf3c      	itt	cc
 800d2f4:	021b      	lslcc	r3, r3, #8
 800d2f6:	3008      	addcc	r0, #8
 800d2f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d2fc:	bf3c      	itt	cc
 800d2fe:	011b      	lslcc	r3, r3, #4
 800d300:	3004      	addcc	r0, #4
 800d302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d306:	bf3c      	itt	cc
 800d308:	009b      	lslcc	r3, r3, #2
 800d30a:	3002      	addcc	r0, #2
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	db05      	blt.n	800d31c <__hi0bits+0x3c>
 800d310:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d314:	f100 0001 	add.w	r0, r0, #1
 800d318:	bf08      	it	eq
 800d31a:	2020      	moveq	r0, #32
 800d31c:	4770      	bx	lr

0800d31e <__lo0bits>:
 800d31e:	6803      	ldr	r3, [r0, #0]
 800d320:	4602      	mov	r2, r0
 800d322:	f013 0007 	ands.w	r0, r3, #7
 800d326:	d00b      	beq.n	800d340 <__lo0bits+0x22>
 800d328:	07d9      	lsls	r1, r3, #31
 800d32a:	d421      	bmi.n	800d370 <__lo0bits+0x52>
 800d32c:	0798      	lsls	r0, r3, #30
 800d32e:	bf49      	itett	mi
 800d330:	085b      	lsrmi	r3, r3, #1
 800d332:	089b      	lsrpl	r3, r3, #2
 800d334:	2001      	movmi	r0, #1
 800d336:	6013      	strmi	r3, [r2, #0]
 800d338:	bf5c      	itt	pl
 800d33a:	6013      	strpl	r3, [r2, #0]
 800d33c:	2002      	movpl	r0, #2
 800d33e:	4770      	bx	lr
 800d340:	b299      	uxth	r1, r3
 800d342:	b909      	cbnz	r1, 800d348 <__lo0bits+0x2a>
 800d344:	0c1b      	lsrs	r3, r3, #16
 800d346:	2010      	movs	r0, #16
 800d348:	b2d9      	uxtb	r1, r3
 800d34a:	b909      	cbnz	r1, 800d350 <__lo0bits+0x32>
 800d34c:	3008      	adds	r0, #8
 800d34e:	0a1b      	lsrs	r3, r3, #8
 800d350:	0719      	lsls	r1, r3, #28
 800d352:	bf04      	itt	eq
 800d354:	091b      	lsreq	r3, r3, #4
 800d356:	3004      	addeq	r0, #4
 800d358:	0799      	lsls	r1, r3, #30
 800d35a:	bf04      	itt	eq
 800d35c:	089b      	lsreq	r3, r3, #2
 800d35e:	3002      	addeq	r0, #2
 800d360:	07d9      	lsls	r1, r3, #31
 800d362:	d403      	bmi.n	800d36c <__lo0bits+0x4e>
 800d364:	085b      	lsrs	r3, r3, #1
 800d366:	f100 0001 	add.w	r0, r0, #1
 800d36a:	d003      	beq.n	800d374 <__lo0bits+0x56>
 800d36c:	6013      	str	r3, [r2, #0]
 800d36e:	4770      	bx	lr
 800d370:	2000      	movs	r0, #0
 800d372:	4770      	bx	lr
 800d374:	2020      	movs	r0, #32
 800d376:	4770      	bx	lr

0800d378 <__i2b>:
 800d378:	b510      	push	{r4, lr}
 800d37a:	460c      	mov	r4, r1
 800d37c:	2101      	movs	r1, #1
 800d37e:	f7ff febd 	bl	800d0fc <_Balloc>
 800d382:	4602      	mov	r2, r0
 800d384:	b928      	cbnz	r0, 800d392 <__i2b+0x1a>
 800d386:	4b05      	ldr	r3, [pc, #20]	@ (800d39c <__i2b+0x24>)
 800d388:	4805      	ldr	r0, [pc, #20]	@ (800d3a0 <__i2b+0x28>)
 800d38a:	f240 1145 	movw	r1, #325	@ 0x145
 800d38e:	f001 f99d 	bl	800e6cc <__assert_func>
 800d392:	2301      	movs	r3, #1
 800d394:	6144      	str	r4, [r0, #20]
 800d396:	6103      	str	r3, [r0, #16]
 800d398:	bd10      	pop	{r4, pc}
 800d39a:	bf00      	nop
 800d39c:	08010a98 	.word	0x08010a98
 800d3a0:	08010b09 	.word	0x08010b09

0800d3a4 <__multiply>:
 800d3a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3a8:	4614      	mov	r4, r2
 800d3aa:	690a      	ldr	r2, [r1, #16]
 800d3ac:	6923      	ldr	r3, [r4, #16]
 800d3ae:	429a      	cmp	r2, r3
 800d3b0:	bfa8      	it	ge
 800d3b2:	4623      	movge	r3, r4
 800d3b4:	460f      	mov	r7, r1
 800d3b6:	bfa4      	itt	ge
 800d3b8:	460c      	movge	r4, r1
 800d3ba:	461f      	movge	r7, r3
 800d3bc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d3c0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d3c4:	68a3      	ldr	r3, [r4, #8]
 800d3c6:	6861      	ldr	r1, [r4, #4]
 800d3c8:	eb0a 0609 	add.w	r6, sl, r9
 800d3cc:	42b3      	cmp	r3, r6
 800d3ce:	b085      	sub	sp, #20
 800d3d0:	bfb8      	it	lt
 800d3d2:	3101      	addlt	r1, #1
 800d3d4:	f7ff fe92 	bl	800d0fc <_Balloc>
 800d3d8:	b930      	cbnz	r0, 800d3e8 <__multiply+0x44>
 800d3da:	4602      	mov	r2, r0
 800d3dc:	4b44      	ldr	r3, [pc, #272]	@ (800d4f0 <__multiply+0x14c>)
 800d3de:	4845      	ldr	r0, [pc, #276]	@ (800d4f4 <__multiply+0x150>)
 800d3e0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d3e4:	f001 f972 	bl	800e6cc <__assert_func>
 800d3e8:	f100 0514 	add.w	r5, r0, #20
 800d3ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d3f0:	462b      	mov	r3, r5
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	4543      	cmp	r3, r8
 800d3f6:	d321      	bcc.n	800d43c <__multiply+0x98>
 800d3f8:	f107 0114 	add.w	r1, r7, #20
 800d3fc:	f104 0214 	add.w	r2, r4, #20
 800d400:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d404:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d408:	9302      	str	r3, [sp, #8]
 800d40a:	1b13      	subs	r3, r2, r4
 800d40c:	3b15      	subs	r3, #21
 800d40e:	f023 0303 	bic.w	r3, r3, #3
 800d412:	3304      	adds	r3, #4
 800d414:	f104 0715 	add.w	r7, r4, #21
 800d418:	42ba      	cmp	r2, r7
 800d41a:	bf38      	it	cc
 800d41c:	2304      	movcc	r3, #4
 800d41e:	9301      	str	r3, [sp, #4]
 800d420:	9b02      	ldr	r3, [sp, #8]
 800d422:	9103      	str	r1, [sp, #12]
 800d424:	428b      	cmp	r3, r1
 800d426:	d80c      	bhi.n	800d442 <__multiply+0x9e>
 800d428:	2e00      	cmp	r6, #0
 800d42a:	dd03      	ble.n	800d434 <__multiply+0x90>
 800d42c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d430:	2b00      	cmp	r3, #0
 800d432:	d05b      	beq.n	800d4ec <__multiply+0x148>
 800d434:	6106      	str	r6, [r0, #16]
 800d436:	b005      	add	sp, #20
 800d438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d43c:	f843 2b04 	str.w	r2, [r3], #4
 800d440:	e7d8      	b.n	800d3f4 <__multiply+0x50>
 800d442:	f8b1 a000 	ldrh.w	sl, [r1]
 800d446:	f1ba 0f00 	cmp.w	sl, #0
 800d44a:	d024      	beq.n	800d496 <__multiply+0xf2>
 800d44c:	f104 0e14 	add.w	lr, r4, #20
 800d450:	46a9      	mov	r9, r5
 800d452:	f04f 0c00 	mov.w	ip, #0
 800d456:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d45a:	f8d9 3000 	ldr.w	r3, [r9]
 800d45e:	fa1f fb87 	uxth.w	fp, r7
 800d462:	b29b      	uxth	r3, r3
 800d464:	fb0a 330b 	mla	r3, sl, fp, r3
 800d468:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d46c:	f8d9 7000 	ldr.w	r7, [r9]
 800d470:	4463      	add	r3, ip
 800d472:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d476:	fb0a c70b 	mla	r7, sl, fp, ip
 800d47a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d47e:	b29b      	uxth	r3, r3
 800d480:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d484:	4572      	cmp	r2, lr
 800d486:	f849 3b04 	str.w	r3, [r9], #4
 800d48a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d48e:	d8e2      	bhi.n	800d456 <__multiply+0xb2>
 800d490:	9b01      	ldr	r3, [sp, #4]
 800d492:	f845 c003 	str.w	ip, [r5, r3]
 800d496:	9b03      	ldr	r3, [sp, #12]
 800d498:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d49c:	3104      	adds	r1, #4
 800d49e:	f1b9 0f00 	cmp.w	r9, #0
 800d4a2:	d021      	beq.n	800d4e8 <__multiply+0x144>
 800d4a4:	682b      	ldr	r3, [r5, #0]
 800d4a6:	f104 0c14 	add.w	ip, r4, #20
 800d4aa:	46ae      	mov	lr, r5
 800d4ac:	f04f 0a00 	mov.w	sl, #0
 800d4b0:	f8bc b000 	ldrh.w	fp, [ip]
 800d4b4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d4b8:	fb09 770b 	mla	r7, r9, fp, r7
 800d4bc:	4457      	add	r7, sl
 800d4be:	b29b      	uxth	r3, r3
 800d4c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d4c4:	f84e 3b04 	str.w	r3, [lr], #4
 800d4c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d4cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d4d0:	f8be 3000 	ldrh.w	r3, [lr]
 800d4d4:	fb09 330a 	mla	r3, r9, sl, r3
 800d4d8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d4dc:	4562      	cmp	r2, ip
 800d4de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d4e2:	d8e5      	bhi.n	800d4b0 <__multiply+0x10c>
 800d4e4:	9f01      	ldr	r7, [sp, #4]
 800d4e6:	51eb      	str	r3, [r5, r7]
 800d4e8:	3504      	adds	r5, #4
 800d4ea:	e799      	b.n	800d420 <__multiply+0x7c>
 800d4ec:	3e01      	subs	r6, #1
 800d4ee:	e79b      	b.n	800d428 <__multiply+0x84>
 800d4f0:	08010a98 	.word	0x08010a98
 800d4f4:	08010b09 	.word	0x08010b09

0800d4f8 <__pow5mult>:
 800d4f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d4fc:	4615      	mov	r5, r2
 800d4fe:	f012 0203 	ands.w	r2, r2, #3
 800d502:	4607      	mov	r7, r0
 800d504:	460e      	mov	r6, r1
 800d506:	d007      	beq.n	800d518 <__pow5mult+0x20>
 800d508:	4c25      	ldr	r4, [pc, #148]	@ (800d5a0 <__pow5mult+0xa8>)
 800d50a:	3a01      	subs	r2, #1
 800d50c:	2300      	movs	r3, #0
 800d50e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d512:	f7ff fe55 	bl	800d1c0 <__multadd>
 800d516:	4606      	mov	r6, r0
 800d518:	10ad      	asrs	r5, r5, #2
 800d51a:	d03d      	beq.n	800d598 <__pow5mult+0xa0>
 800d51c:	69fc      	ldr	r4, [r7, #28]
 800d51e:	b97c      	cbnz	r4, 800d540 <__pow5mult+0x48>
 800d520:	2010      	movs	r0, #16
 800d522:	f7fb fdd3 	bl	80090cc <malloc>
 800d526:	4602      	mov	r2, r0
 800d528:	61f8      	str	r0, [r7, #28]
 800d52a:	b928      	cbnz	r0, 800d538 <__pow5mult+0x40>
 800d52c:	4b1d      	ldr	r3, [pc, #116]	@ (800d5a4 <__pow5mult+0xac>)
 800d52e:	481e      	ldr	r0, [pc, #120]	@ (800d5a8 <__pow5mult+0xb0>)
 800d530:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d534:	f001 f8ca 	bl	800e6cc <__assert_func>
 800d538:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d53c:	6004      	str	r4, [r0, #0]
 800d53e:	60c4      	str	r4, [r0, #12]
 800d540:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d544:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d548:	b94c      	cbnz	r4, 800d55e <__pow5mult+0x66>
 800d54a:	f240 2171 	movw	r1, #625	@ 0x271
 800d54e:	4638      	mov	r0, r7
 800d550:	f7ff ff12 	bl	800d378 <__i2b>
 800d554:	2300      	movs	r3, #0
 800d556:	f8c8 0008 	str.w	r0, [r8, #8]
 800d55a:	4604      	mov	r4, r0
 800d55c:	6003      	str	r3, [r0, #0]
 800d55e:	f04f 0900 	mov.w	r9, #0
 800d562:	07eb      	lsls	r3, r5, #31
 800d564:	d50a      	bpl.n	800d57c <__pow5mult+0x84>
 800d566:	4631      	mov	r1, r6
 800d568:	4622      	mov	r2, r4
 800d56a:	4638      	mov	r0, r7
 800d56c:	f7ff ff1a 	bl	800d3a4 <__multiply>
 800d570:	4631      	mov	r1, r6
 800d572:	4680      	mov	r8, r0
 800d574:	4638      	mov	r0, r7
 800d576:	f7ff fe01 	bl	800d17c <_Bfree>
 800d57a:	4646      	mov	r6, r8
 800d57c:	106d      	asrs	r5, r5, #1
 800d57e:	d00b      	beq.n	800d598 <__pow5mult+0xa0>
 800d580:	6820      	ldr	r0, [r4, #0]
 800d582:	b938      	cbnz	r0, 800d594 <__pow5mult+0x9c>
 800d584:	4622      	mov	r2, r4
 800d586:	4621      	mov	r1, r4
 800d588:	4638      	mov	r0, r7
 800d58a:	f7ff ff0b 	bl	800d3a4 <__multiply>
 800d58e:	6020      	str	r0, [r4, #0]
 800d590:	f8c0 9000 	str.w	r9, [r0]
 800d594:	4604      	mov	r4, r0
 800d596:	e7e4      	b.n	800d562 <__pow5mult+0x6a>
 800d598:	4630      	mov	r0, r6
 800d59a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d59e:	bf00      	nop
 800d5a0:	08010b64 	.word	0x08010b64
 800d5a4:	08010a29 	.word	0x08010a29
 800d5a8:	08010b09 	.word	0x08010b09

0800d5ac <__lshift>:
 800d5ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5b0:	460c      	mov	r4, r1
 800d5b2:	6849      	ldr	r1, [r1, #4]
 800d5b4:	6923      	ldr	r3, [r4, #16]
 800d5b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d5ba:	68a3      	ldr	r3, [r4, #8]
 800d5bc:	4607      	mov	r7, r0
 800d5be:	4691      	mov	r9, r2
 800d5c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d5c4:	f108 0601 	add.w	r6, r8, #1
 800d5c8:	42b3      	cmp	r3, r6
 800d5ca:	db0b      	blt.n	800d5e4 <__lshift+0x38>
 800d5cc:	4638      	mov	r0, r7
 800d5ce:	f7ff fd95 	bl	800d0fc <_Balloc>
 800d5d2:	4605      	mov	r5, r0
 800d5d4:	b948      	cbnz	r0, 800d5ea <__lshift+0x3e>
 800d5d6:	4602      	mov	r2, r0
 800d5d8:	4b28      	ldr	r3, [pc, #160]	@ (800d67c <__lshift+0xd0>)
 800d5da:	4829      	ldr	r0, [pc, #164]	@ (800d680 <__lshift+0xd4>)
 800d5dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d5e0:	f001 f874 	bl	800e6cc <__assert_func>
 800d5e4:	3101      	adds	r1, #1
 800d5e6:	005b      	lsls	r3, r3, #1
 800d5e8:	e7ee      	b.n	800d5c8 <__lshift+0x1c>
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	f100 0114 	add.w	r1, r0, #20
 800d5f0:	f100 0210 	add.w	r2, r0, #16
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	4553      	cmp	r3, sl
 800d5f8:	db33      	blt.n	800d662 <__lshift+0xb6>
 800d5fa:	6920      	ldr	r0, [r4, #16]
 800d5fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d600:	f104 0314 	add.w	r3, r4, #20
 800d604:	f019 091f 	ands.w	r9, r9, #31
 800d608:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d60c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d610:	d02b      	beq.n	800d66a <__lshift+0xbe>
 800d612:	f1c9 0e20 	rsb	lr, r9, #32
 800d616:	468a      	mov	sl, r1
 800d618:	2200      	movs	r2, #0
 800d61a:	6818      	ldr	r0, [r3, #0]
 800d61c:	fa00 f009 	lsl.w	r0, r0, r9
 800d620:	4310      	orrs	r0, r2
 800d622:	f84a 0b04 	str.w	r0, [sl], #4
 800d626:	f853 2b04 	ldr.w	r2, [r3], #4
 800d62a:	459c      	cmp	ip, r3
 800d62c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d630:	d8f3      	bhi.n	800d61a <__lshift+0x6e>
 800d632:	ebac 0304 	sub.w	r3, ip, r4
 800d636:	3b15      	subs	r3, #21
 800d638:	f023 0303 	bic.w	r3, r3, #3
 800d63c:	3304      	adds	r3, #4
 800d63e:	f104 0015 	add.w	r0, r4, #21
 800d642:	4584      	cmp	ip, r0
 800d644:	bf38      	it	cc
 800d646:	2304      	movcc	r3, #4
 800d648:	50ca      	str	r2, [r1, r3]
 800d64a:	b10a      	cbz	r2, 800d650 <__lshift+0xa4>
 800d64c:	f108 0602 	add.w	r6, r8, #2
 800d650:	3e01      	subs	r6, #1
 800d652:	4638      	mov	r0, r7
 800d654:	612e      	str	r6, [r5, #16]
 800d656:	4621      	mov	r1, r4
 800d658:	f7ff fd90 	bl	800d17c <_Bfree>
 800d65c:	4628      	mov	r0, r5
 800d65e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d662:	f842 0f04 	str.w	r0, [r2, #4]!
 800d666:	3301      	adds	r3, #1
 800d668:	e7c5      	b.n	800d5f6 <__lshift+0x4a>
 800d66a:	3904      	subs	r1, #4
 800d66c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d670:	f841 2f04 	str.w	r2, [r1, #4]!
 800d674:	459c      	cmp	ip, r3
 800d676:	d8f9      	bhi.n	800d66c <__lshift+0xc0>
 800d678:	e7ea      	b.n	800d650 <__lshift+0xa4>
 800d67a:	bf00      	nop
 800d67c:	08010a98 	.word	0x08010a98
 800d680:	08010b09 	.word	0x08010b09

0800d684 <__mcmp>:
 800d684:	690a      	ldr	r2, [r1, #16]
 800d686:	4603      	mov	r3, r0
 800d688:	6900      	ldr	r0, [r0, #16]
 800d68a:	1a80      	subs	r0, r0, r2
 800d68c:	b530      	push	{r4, r5, lr}
 800d68e:	d10e      	bne.n	800d6ae <__mcmp+0x2a>
 800d690:	3314      	adds	r3, #20
 800d692:	3114      	adds	r1, #20
 800d694:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d698:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d69c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d6a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d6a4:	4295      	cmp	r5, r2
 800d6a6:	d003      	beq.n	800d6b0 <__mcmp+0x2c>
 800d6a8:	d205      	bcs.n	800d6b6 <__mcmp+0x32>
 800d6aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d6ae:	bd30      	pop	{r4, r5, pc}
 800d6b0:	42a3      	cmp	r3, r4
 800d6b2:	d3f3      	bcc.n	800d69c <__mcmp+0x18>
 800d6b4:	e7fb      	b.n	800d6ae <__mcmp+0x2a>
 800d6b6:	2001      	movs	r0, #1
 800d6b8:	e7f9      	b.n	800d6ae <__mcmp+0x2a>
	...

0800d6bc <__mdiff>:
 800d6bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6c0:	4689      	mov	r9, r1
 800d6c2:	4606      	mov	r6, r0
 800d6c4:	4611      	mov	r1, r2
 800d6c6:	4648      	mov	r0, r9
 800d6c8:	4614      	mov	r4, r2
 800d6ca:	f7ff ffdb 	bl	800d684 <__mcmp>
 800d6ce:	1e05      	subs	r5, r0, #0
 800d6d0:	d112      	bne.n	800d6f8 <__mdiff+0x3c>
 800d6d2:	4629      	mov	r1, r5
 800d6d4:	4630      	mov	r0, r6
 800d6d6:	f7ff fd11 	bl	800d0fc <_Balloc>
 800d6da:	4602      	mov	r2, r0
 800d6dc:	b928      	cbnz	r0, 800d6ea <__mdiff+0x2e>
 800d6de:	4b3f      	ldr	r3, [pc, #252]	@ (800d7dc <__mdiff+0x120>)
 800d6e0:	f240 2137 	movw	r1, #567	@ 0x237
 800d6e4:	483e      	ldr	r0, [pc, #248]	@ (800d7e0 <__mdiff+0x124>)
 800d6e6:	f000 fff1 	bl	800e6cc <__assert_func>
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d6f0:	4610      	mov	r0, r2
 800d6f2:	b003      	add	sp, #12
 800d6f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6f8:	bfbc      	itt	lt
 800d6fa:	464b      	movlt	r3, r9
 800d6fc:	46a1      	movlt	r9, r4
 800d6fe:	4630      	mov	r0, r6
 800d700:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d704:	bfba      	itte	lt
 800d706:	461c      	movlt	r4, r3
 800d708:	2501      	movlt	r5, #1
 800d70a:	2500      	movge	r5, #0
 800d70c:	f7ff fcf6 	bl	800d0fc <_Balloc>
 800d710:	4602      	mov	r2, r0
 800d712:	b918      	cbnz	r0, 800d71c <__mdiff+0x60>
 800d714:	4b31      	ldr	r3, [pc, #196]	@ (800d7dc <__mdiff+0x120>)
 800d716:	f240 2145 	movw	r1, #581	@ 0x245
 800d71a:	e7e3      	b.n	800d6e4 <__mdiff+0x28>
 800d71c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d720:	6926      	ldr	r6, [r4, #16]
 800d722:	60c5      	str	r5, [r0, #12]
 800d724:	f109 0310 	add.w	r3, r9, #16
 800d728:	f109 0514 	add.w	r5, r9, #20
 800d72c:	f104 0e14 	add.w	lr, r4, #20
 800d730:	f100 0b14 	add.w	fp, r0, #20
 800d734:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d738:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d73c:	9301      	str	r3, [sp, #4]
 800d73e:	46d9      	mov	r9, fp
 800d740:	f04f 0c00 	mov.w	ip, #0
 800d744:	9b01      	ldr	r3, [sp, #4]
 800d746:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d74a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d74e:	9301      	str	r3, [sp, #4]
 800d750:	fa1f f38a 	uxth.w	r3, sl
 800d754:	4619      	mov	r1, r3
 800d756:	b283      	uxth	r3, r0
 800d758:	1acb      	subs	r3, r1, r3
 800d75a:	0c00      	lsrs	r0, r0, #16
 800d75c:	4463      	add	r3, ip
 800d75e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d762:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d766:	b29b      	uxth	r3, r3
 800d768:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d76c:	4576      	cmp	r6, lr
 800d76e:	f849 3b04 	str.w	r3, [r9], #4
 800d772:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d776:	d8e5      	bhi.n	800d744 <__mdiff+0x88>
 800d778:	1b33      	subs	r3, r6, r4
 800d77a:	3b15      	subs	r3, #21
 800d77c:	f023 0303 	bic.w	r3, r3, #3
 800d780:	3415      	adds	r4, #21
 800d782:	3304      	adds	r3, #4
 800d784:	42a6      	cmp	r6, r4
 800d786:	bf38      	it	cc
 800d788:	2304      	movcc	r3, #4
 800d78a:	441d      	add	r5, r3
 800d78c:	445b      	add	r3, fp
 800d78e:	461e      	mov	r6, r3
 800d790:	462c      	mov	r4, r5
 800d792:	4544      	cmp	r4, r8
 800d794:	d30e      	bcc.n	800d7b4 <__mdiff+0xf8>
 800d796:	f108 0103 	add.w	r1, r8, #3
 800d79a:	1b49      	subs	r1, r1, r5
 800d79c:	f021 0103 	bic.w	r1, r1, #3
 800d7a0:	3d03      	subs	r5, #3
 800d7a2:	45a8      	cmp	r8, r5
 800d7a4:	bf38      	it	cc
 800d7a6:	2100      	movcc	r1, #0
 800d7a8:	440b      	add	r3, r1
 800d7aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d7ae:	b191      	cbz	r1, 800d7d6 <__mdiff+0x11a>
 800d7b0:	6117      	str	r7, [r2, #16]
 800d7b2:	e79d      	b.n	800d6f0 <__mdiff+0x34>
 800d7b4:	f854 1b04 	ldr.w	r1, [r4], #4
 800d7b8:	46e6      	mov	lr, ip
 800d7ba:	0c08      	lsrs	r0, r1, #16
 800d7bc:	fa1c fc81 	uxtah	ip, ip, r1
 800d7c0:	4471      	add	r1, lr
 800d7c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d7c6:	b289      	uxth	r1, r1
 800d7c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d7cc:	f846 1b04 	str.w	r1, [r6], #4
 800d7d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d7d4:	e7dd      	b.n	800d792 <__mdiff+0xd6>
 800d7d6:	3f01      	subs	r7, #1
 800d7d8:	e7e7      	b.n	800d7aa <__mdiff+0xee>
 800d7da:	bf00      	nop
 800d7dc:	08010a98 	.word	0x08010a98
 800d7e0:	08010b09 	.word	0x08010b09

0800d7e4 <__ulp>:
 800d7e4:	b082      	sub	sp, #8
 800d7e6:	ed8d 0b00 	vstr	d0, [sp]
 800d7ea:	9a01      	ldr	r2, [sp, #4]
 800d7ec:	4b0f      	ldr	r3, [pc, #60]	@ (800d82c <__ulp+0x48>)
 800d7ee:	4013      	ands	r3, r2
 800d7f0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	dc08      	bgt.n	800d80a <__ulp+0x26>
 800d7f8:	425b      	negs	r3, r3
 800d7fa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d7fe:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d802:	da04      	bge.n	800d80e <__ulp+0x2a>
 800d804:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d808:	4113      	asrs	r3, r2
 800d80a:	2200      	movs	r2, #0
 800d80c:	e008      	b.n	800d820 <__ulp+0x3c>
 800d80e:	f1a2 0314 	sub.w	r3, r2, #20
 800d812:	2b1e      	cmp	r3, #30
 800d814:	bfda      	itte	le
 800d816:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d81a:	40da      	lsrle	r2, r3
 800d81c:	2201      	movgt	r2, #1
 800d81e:	2300      	movs	r3, #0
 800d820:	4619      	mov	r1, r3
 800d822:	4610      	mov	r0, r2
 800d824:	ec41 0b10 	vmov	d0, r0, r1
 800d828:	b002      	add	sp, #8
 800d82a:	4770      	bx	lr
 800d82c:	7ff00000 	.word	0x7ff00000

0800d830 <__b2d>:
 800d830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d834:	6906      	ldr	r6, [r0, #16]
 800d836:	f100 0814 	add.w	r8, r0, #20
 800d83a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d83e:	1f37      	subs	r7, r6, #4
 800d840:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d844:	4610      	mov	r0, r2
 800d846:	f7ff fd4b 	bl	800d2e0 <__hi0bits>
 800d84a:	f1c0 0320 	rsb	r3, r0, #32
 800d84e:	280a      	cmp	r0, #10
 800d850:	600b      	str	r3, [r1, #0]
 800d852:	491b      	ldr	r1, [pc, #108]	@ (800d8c0 <__b2d+0x90>)
 800d854:	dc15      	bgt.n	800d882 <__b2d+0x52>
 800d856:	f1c0 0c0b 	rsb	ip, r0, #11
 800d85a:	fa22 f30c 	lsr.w	r3, r2, ip
 800d85e:	45b8      	cmp	r8, r7
 800d860:	ea43 0501 	orr.w	r5, r3, r1
 800d864:	bf34      	ite	cc
 800d866:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d86a:	2300      	movcs	r3, #0
 800d86c:	3015      	adds	r0, #21
 800d86e:	fa02 f000 	lsl.w	r0, r2, r0
 800d872:	fa23 f30c 	lsr.w	r3, r3, ip
 800d876:	4303      	orrs	r3, r0
 800d878:	461c      	mov	r4, r3
 800d87a:	ec45 4b10 	vmov	d0, r4, r5
 800d87e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d882:	45b8      	cmp	r8, r7
 800d884:	bf3a      	itte	cc
 800d886:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d88a:	f1a6 0708 	subcc.w	r7, r6, #8
 800d88e:	2300      	movcs	r3, #0
 800d890:	380b      	subs	r0, #11
 800d892:	d012      	beq.n	800d8ba <__b2d+0x8a>
 800d894:	f1c0 0120 	rsb	r1, r0, #32
 800d898:	fa23 f401 	lsr.w	r4, r3, r1
 800d89c:	4082      	lsls	r2, r0
 800d89e:	4322      	orrs	r2, r4
 800d8a0:	4547      	cmp	r7, r8
 800d8a2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d8a6:	bf8c      	ite	hi
 800d8a8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d8ac:	2200      	movls	r2, #0
 800d8ae:	4083      	lsls	r3, r0
 800d8b0:	40ca      	lsrs	r2, r1
 800d8b2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d8b6:	4313      	orrs	r3, r2
 800d8b8:	e7de      	b.n	800d878 <__b2d+0x48>
 800d8ba:	ea42 0501 	orr.w	r5, r2, r1
 800d8be:	e7db      	b.n	800d878 <__b2d+0x48>
 800d8c0:	3ff00000 	.word	0x3ff00000

0800d8c4 <__d2b>:
 800d8c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d8c8:	460f      	mov	r7, r1
 800d8ca:	2101      	movs	r1, #1
 800d8cc:	ec59 8b10 	vmov	r8, r9, d0
 800d8d0:	4616      	mov	r6, r2
 800d8d2:	f7ff fc13 	bl	800d0fc <_Balloc>
 800d8d6:	4604      	mov	r4, r0
 800d8d8:	b930      	cbnz	r0, 800d8e8 <__d2b+0x24>
 800d8da:	4602      	mov	r2, r0
 800d8dc:	4b23      	ldr	r3, [pc, #140]	@ (800d96c <__d2b+0xa8>)
 800d8de:	4824      	ldr	r0, [pc, #144]	@ (800d970 <__d2b+0xac>)
 800d8e0:	f240 310f 	movw	r1, #783	@ 0x30f
 800d8e4:	f000 fef2 	bl	800e6cc <__assert_func>
 800d8e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d8ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d8f0:	b10d      	cbz	r5, 800d8f6 <__d2b+0x32>
 800d8f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d8f6:	9301      	str	r3, [sp, #4]
 800d8f8:	f1b8 0300 	subs.w	r3, r8, #0
 800d8fc:	d023      	beq.n	800d946 <__d2b+0x82>
 800d8fe:	4668      	mov	r0, sp
 800d900:	9300      	str	r3, [sp, #0]
 800d902:	f7ff fd0c 	bl	800d31e <__lo0bits>
 800d906:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d90a:	b1d0      	cbz	r0, 800d942 <__d2b+0x7e>
 800d90c:	f1c0 0320 	rsb	r3, r0, #32
 800d910:	fa02 f303 	lsl.w	r3, r2, r3
 800d914:	430b      	orrs	r3, r1
 800d916:	40c2      	lsrs	r2, r0
 800d918:	6163      	str	r3, [r4, #20]
 800d91a:	9201      	str	r2, [sp, #4]
 800d91c:	9b01      	ldr	r3, [sp, #4]
 800d91e:	61a3      	str	r3, [r4, #24]
 800d920:	2b00      	cmp	r3, #0
 800d922:	bf0c      	ite	eq
 800d924:	2201      	moveq	r2, #1
 800d926:	2202      	movne	r2, #2
 800d928:	6122      	str	r2, [r4, #16]
 800d92a:	b1a5      	cbz	r5, 800d956 <__d2b+0x92>
 800d92c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d930:	4405      	add	r5, r0
 800d932:	603d      	str	r5, [r7, #0]
 800d934:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d938:	6030      	str	r0, [r6, #0]
 800d93a:	4620      	mov	r0, r4
 800d93c:	b003      	add	sp, #12
 800d93e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d942:	6161      	str	r1, [r4, #20]
 800d944:	e7ea      	b.n	800d91c <__d2b+0x58>
 800d946:	a801      	add	r0, sp, #4
 800d948:	f7ff fce9 	bl	800d31e <__lo0bits>
 800d94c:	9b01      	ldr	r3, [sp, #4]
 800d94e:	6163      	str	r3, [r4, #20]
 800d950:	3020      	adds	r0, #32
 800d952:	2201      	movs	r2, #1
 800d954:	e7e8      	b.n	800d928 <__d2b+0x64>
 800d956:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d95a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d95e:	6038      	str	r0, [r7, #0]
 800d960:	6918      	ldr	r0, [r3, #16]
 800d962:	f7ff fcbd 	bl	800d2e0 <__hi0bits>
 800d966:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d96a:	e7e5      	b.n	800d938 <__d2b+0x74>
 800d96c:	08010a98 	.word	0x08010a98
 800d970:	08010b09 	.word	0x08010b09

0800d974 <__ratio>:
 800d974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d978:	b085      	sub	sp, #20
 800d97a:	e9cd 1000 	strd	r1, r0, [sp]
 800d97e:	a902      	add	r1, sp, #8
 800d980:	f7ff ff56 	bl	800d830 <__b2d>
 800d984:	9800      	ldr	r0, [sp, #0]
 800d986:	a903      	add	r1, sp, #12
 800d988:	ec55 4b10 	vmov	r4, r5, d0
 800d98c:	f7ff ff50 	bl	800d830 <__b2d>
 800d990:	9b01      	ldr	r3, [sp, #4]
 800d992:	6919      	ldr	r1, [r3, #16]
 800d994:	9b00      	ldr	r3, [sp, #0]
 800d996:	691b      	ldr	r3, [r3, #16]
 800d998:	1ac9      	subs	r1, r1, r3
 800d99a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d99e:	1a9b      	subs	r3, r3, r2
 800d9a0:	ec5b ab10 	vmov	sl, fp, d0
 800d9a4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	bfce      	itee	gt
 800d9ac:	462a      	movgt	r2, r5
 800d9ae:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d9b2:	465a      	movle	r2, fp
 800d9b4:	462f      	mov	r7, r5
 800d9b6:	46d9      	mov	r9, fp
 800d9b8:	bfcc      	ite	gt
 800d9ba:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d9be:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d9c2:	464b      	mov	r3, r9
 800d9c4:	4652      	mov	r2, sl
 800d9c6:	4620      	mov	r0, r4
 800d9c8:	4639      	mov	r1, r7
 800d9ca:	f7f2 ff4f 	bl	800086c <__aeabi_ddiv>
 800d9ce:	ec41 0b10 	vmov	d0, r0, r1
 800d9d2:	b005      	add	sp, #20
 800d9d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d9d8 <__copybits>:
 800d9d8:	3901      	subs	r1, #1
 800d9da:	b570      	push	{r4, r5, r6, lr}
 800d9dc:	1149      	asrs	r1, r1, #5
 800d9de:	6914      	ldr	r4, [r2, #16]
 800d9e0:	3101      	adds	r1, #1
 800d9e2:	f102 0314 	add.w	r3, r2, #20
 800d9e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d9ea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d9ee:	1f05      	subs	r5, r0, #4
 800d9f0:	42a3      	cmp	r3, r4
 800d9f2:	d30c      	bcc.n	800da0e <__copybits+0x36>
 800d9f4:	1aa3      	subs	r3, r4, r2
 800d9f6:	3b11      	subs	r3, #17
 800d9f8:	f023 0303 	bic.w	r3, r3, #3
 800d9fc:	3211      	adds	r2, #17
 800d9fe:	42a2      	cmp	r2, r4
 800da00:	bf88      	it	hi
 800da02:	2300      	movhi	r3, #0
 800da04:	4418      	add	r0, r3
 800da06:	2300      	movs	r3, #0
 800da08:	4288      	cmp	r0, r1
 800da0a:	d305      	bcc.n	800da18 <__copybits+0x40>
 800da0c:	bd70      	pop	{r4, r5, r6, pc}
 800da0e:	f853 6b04 	ldr.w	r6, [r3], #4
 800da12:	f845 6f04 	str.w	r6, [r5, #4]!
 800da16:	e7eb      	b.n	800d9f0 <__copybits+0x18>
 800da18:	f840 3b04 	str.w	r3, [r0], #4
 800da1c:	e7f4      	b.n	800da08 <__copybits+0x30>

0800da1e <__any_on>:
 800da1e:	f100 0214 	add.w	r2, r0, #20
 800da22:	6900      	ldr	r0, [r0, #16]
 800da24:	114b      	asrs	r3, r1, #5
 800da26:	4298      	cmp	r0, r3
 800da28:	b510      	push	{r4, lr}
 800da2a:	db11      	blt.n	800da50 <__any_on+0x32>
 800da2c:	dd0a      	ble.n	800da44 <__any_on+0x26>
 800da2e:	f011 011f 	ands.w	r1, r1, #31
 800da32:	d007      	beq.n	800da44 <__any_on+0x26>
 800da34:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800da38:	fa24 f001 	lsr.w	r0, r4, r1
 800da3c:	fa00 f101 	lsl.w	r1, r0, r1
 800da40:	428c      	cmp	r4, r1
 800da42:	d10b      	bne.n	800da5c <__any_on+0x3e>
 800da44:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800da48:	4293      	cmp	r3, r2
 800da4a:	d803      	bhi.n	800da54 <__any_on+0x36>
 800da4c:	2000      	movs	r0, #0
 800da4e:	bd10      	pop	{r4, pc}
 800da50:	4603      	mov	r3, r0
 800da52:	e7f7      	b.n	800da44 <__any_on+0x26>
 800da54:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800da58:	2900      	cmp	r1, #0
 800da5a:	d0f5      	beq.n	800da48 <__any_on+0x2a>
 800da5c:	2001      	movs	r0, #1
 800da5e:	e7f6      	b.n	800da4e <__any_on+0x30>

0800da60 <_strtoul_l.constprop.0>:
 800da60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da64:	4e34      	ldr	r6, [pc, #208]	@ (800db38 <_strtoul_l.constprop.0+0xd8>)
 800da66:	4686      	mov	lr, r0
 800da68:	460d      	mov	r5, r1
 800da6a:	4628      	mov	r0, r5
 800da6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da70:	5d37      	ldrb	r7, [r6, r4]
 800da72:	f017 0708 	ands.w	r7, r7, #8
 800da76:	d1f8      	bne.n	800da6a <_strtoul_l.constprop.0+0xa>
 800da78:	2c2d      	cmp	r4, #45	@ 0x2d
 800da7a:	d12f      	bne.n	800dadc <_strtoul_l.constprop.0+0x7c>
 800da7c:	782c      	ldrb	r4, [r5, #0]
 800da7e:	2701      	movs	r7, #1
 800da80:	1c85      	adds	r5, r0, #2
 800da82:	f033 0010 	bics.w	r0, r3, #16
 800da86:	d109      	bne.n	800da9c <_strtoul_l.constprop.0+0x3c>
 800da88:	2c30      	cmp	r4, #48	@ 0x30
 800da8a:	d12c      	bne.n	800dae6 <_strtoul_l.constprop.0+0x86>
 800da8c:	7828      	ldrb	r0, [r5, #0]
 800da8e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800da92:	2858      	cmp	r0, #88	@ 0x58
 800da94:	d127      	bne.n	800dae6 <_strtoul_l.constprop.0+0x86>
 800da96:	786c      	ldrb	r4, [r5, #1]
 800da98:	2310      	movs	r3, #16
 800da9a:	3502      	adds	r5, #2
 800da9c:	f04f 38ff 	mov.w	r8, #4294967295
 800daa0:	2600      	movs	r6, #0
 800daa2:	fbb8 f8f3 	udiv	r8, r8, r3
 800daa6:	fb03 f908 	mul.w	r9, r3, r8
 800daaa:	ea6f 0909 	mvn.w	r9, r9
 800daae:	4630      	mov	r0, r6
 800dab0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800dab4:	f1bc 0f09 	cmp.w	ip, #9
 800dab8:	d81c      	bhi.n	800daf4 <_strtoul_l.constprop.0+0x94>
 800daba:	4664      	mov	r4, ip
 800dabc:	42a3      	cmp	r3, r4
 800dabe:	dd2a      	ble.n	800db16 <_strtoul_l.constprop.0+0xb6>
 800dac0:	f1b6 3fff 	cmp.w	r6, #4294967295
 800dac4:	d007      	beq.n	800dad6 <_strtoul_l.constprop.0+0x76>
 800dac6:	4580      	cmp	r8, r0
 800dac8:	d322      	bcc.n	800db10 <_strtoul_l.constprop.0+0xb0>
 800daca:	d101      	bne.n	800dad0 <_strtoul_l.constprop.0+0x70>
 800dacc:	45a1      	cmp	r9, r4
 800dace:	db1f      	blt.n	800db10 <_strtoul_l.constprop.0+0xb0>
 800dad0:	fb00 4003 	mla	r0, r0, r3, r4
 800dad4:	2601      	movs	r6, #1
 800dad6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dada:	e7e9      	b.n	800dab0 <_strtoul_l.constprop.0+0x50>
 800dadc:	2c2b      	cmp	r4, #43	@ 0x2b
 800dade:	bf04      	itt	eq
 800dae0:	782c      	ldrbeq	r4, [r5, #0]
 800dae2:	1c85      	addeq	r5, r0, #2
 800dae4:	e7cd      	b.n	800da82 <_strtoul_l.constprop.0+0x22>
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d1d8      	bne.n	800da9c <_strtoul_l.constprop.0+0x3c>
 800daea:	2c30      	cmp	r4, #48	@ 0x30
 800daec:	bf0c      	ite	eq
 800daee:	2308      	moveq	r3, #8
 800daf0:	230a      	movne	r3, #10
 800daf2:	e7d3      	b.n	800da9c <_strtoul_l.constprop.0+0x3c>
 800daf4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800daf8:	f1bc 0f19 	cmp.w	ip, #25
 800dafc:	d801      	bhi.n	800db02 <_strtoul_l.constprop.0+0xa2>
 800dafe:	3c37      	subs	r4, #55	@ 0x37
 800db00:	e7dc      	b.n	800dabc <_strtoul_l.constprop.0+0x5c>
 800db02:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800db06:	f1bc 0f19 	cmp.w	ip, #25
 800db0a:	d804      	bhi.n	800db16 <_strtoul_l.constprop.0+0xb6>
 800db0c:	3c57      	subs	r4, #87	@ 0x57
 800db0e:	e7d5      	b.n	800dabc <_strtoul_l.constprop.0+0x5c>
 800db10:	f04f 36ff 	mov.w	r6, #4294967295
 800db14:	e7df      	b.n	800dad6 <_strtoul_l.constprop.0+0x76>
 800db16:	1c73      	adds	r3, r6, #1
 800db18:	d106      	bne.n	800db28 <_strtoul_l.constprop.0+0xc8>
 800db1a:	2322      	movs	r3, #34	@ 0x22
 800db1c:	f8ce 3000 	str.w	r3, [lr]
 800db20:	4630      	mov	r0, r6
 800db22:	b932      	cbnz	r2, 800db32 <_strtoul_l.constprop.0+0xd2>
 800db24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db28:	b107      	cbz	r7, 800db2c <_strtoul_l.constprop.0+0xcc>
 800db2a:	4240      	negs	r0, r0
 800db2c:	2a00      	cmp	r2, #0
 800db2e:	d0f9      	beq.n	800db24 <_strtoul_l.constprop.0+0xc4>
 800db30:	b106      	cbz	r6, 800db34 <_strtoul_l.constprop.0+0xd4>
 800db32:	1e69      	subs	r1, r5, #1
 800db34:	6011      	str	r1, [r2, #0]
 800db36:	e7f5      	b.n	800db24 <_strtoul_l.constprop.0+0xc4>
 800db38:	08010831 	.word	0x08010831

0800db3c <_strtoul_r>:
 800db3c:	f7ff bf90 	b.w	800da60 <_strtoul_l.constprop.0>

0800db40 <strtoul>:
 800db40:	4613      	mov	r3, r2
 800db42:	460a      	mov	r2, r1
 800db44:	4601      	mov	r1, r0
 800db46:	4802      	ldr	r0, [pc, #8]	@ (800db50 <strtoul+0x10>)
 800db48:	6800      	ldr	r0, [r0, #0]
 800db4a:	f7ff bf89 	b.w	800da60 <_strtoul_l.constprop.0>
 800db4e:	bf00      	nop
 800db50:	2000019c 	.word	0x2000019c

0800db54 <__ascii_wctomb>:
 800db54:	4603      	mov	r3, r0
 800db56:	4608      	mov	r0, r1
 800db58:	b141      	cbz	r1, 800db6c <__ascii_wctomb+0x18>
 800db5a:	2aff      	cmp	r2, #255	@ 0xff
 800db5c:	d904      	bls.n	800db68 <__ascii_wctomb+0x14>
 800db5e:	228a      	movs	r2, #138	@ 0x8a
 800db60:	601a      	str	r2, [r3, #0]
 800db62:	f04f 30ff 	mov.w	r0, #4294967295
 800db66:	4770      	bx	lr
 800db68:	700a      	strb	r2, [r1, #0]
 800db6a:	2001      	movs	r0, #1
 800db6c:	4770      	bx	lr

0800db6e <__ssputs_r>:
 800db6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db72:	688e      	ldr	r6, [r1, #8]
 800db74:	461f      	mov	r7, r3
 800db76:	42be      	cmp	r6, r7
 800db78:	680b      	ldr	r3, [r1, #0]
 800db7a:	4682      	mov	sl, r0
 800db7c:	460c      	mov	r4, r1
 800db7e:	4690      	mov	r8, r2
 800db80:	d82d      	bhi.n	800dbde <__ssputs_r+0x70>
 800db82:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800db86:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800db8a:	d026      	beq.n	800dbda <__ssputs_r+0x6c>
 800db8c:	6965      	ldr	r5, [r4, #20]
 800db8e:	6909      	ldr	r1, [r1, #16]
 800db90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800db94:	eba3 0901 	sub.w	r9, r3, r1
 800db98:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800db9c:	1c7b      	adds	r3, r7, #1
 800db9e:	444b      	add	r3, r9
 800dba0:	106d      	asrs	r5, r5, #1
 800dba2:	429d      	cmp	r5, r3
 800dba4:	bf38      	it	cc
 800dba6:	461d      	movcc	r5, r3
 800dba8:	0553      	lsls	r3, r2, #21
 800dbaa:	d527      	bpl.n	800dbfc <__ssputs_r+0x8e>
 800dbac:	4629      	mov	r1, r5
 800dbae:	f7fb fabf 	bl	8009130 <_malloc_r>
 800dbb2:	4606      	mov	r6, r0
 800dbb4:	b360      	cbz	r0, 800dc10 <__ssputs_r+0xa2>
 800dbb6:	6921      	ldr	r1, [r4, #16]
 800dbb8:	464a      	mov	r2, r9
 800dbba:	f7fe f853 	bl	800bc64 <memcpy>
 800dbbe:	89a3      	ldrh	r3, [r4, #12]
 800dbc0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dbc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbc8:	81a3      	strh	r3, [r4, #12]
 800dbca:	6126      	str	r6, [r4, #16]
 800dbcc:	6165      	str	r5, [r4, #20]
 800dbce:	444e      	add	r6, r9
 800dbd0:	eba5 0509 	sub.w	r5, r5, r9
 800dbd4:	6026      	str	r6, [r4, #0]
 800dbd6:	60a5      	str	r5, [r4, #8]
 800dbd8:	463e      	mov	r6, r7
 800dbda:	42be      	cmp	r6, r7
 800dbdc:	d900      	bls.n	800dbe0 <__ssputs_r+0x72>
 800dbde:	463e      	mov	r6, r7
 800dbe0:	6820      	ldr	r0, [r4, #0]
 800dbe2:	4632      	mov	r2, r6
 800dbe4:	4641      	mov	r1, r8
 800dbe6:	f000 fd52 	bl	800e68e <memmove>
 800dbea:	68a3      	ldr	r3, [r4, #8]
 800dbec:	1b9b      	subs	r3, r3, r6
 800dbee:	60a3      	str	r3, [r4, #8]
 800dbf0:	6823      	ldr	r3, [r4, #0]
 800dbf2:	4433      	add	r3, r6
 800dbf4:	6023      	str	r3, [r4, #0]
 800dbf6:	2000      	movs	r0, #0
 800dbf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbfc:	462a      	mov	r2, r5
 800dbfe:	f000 fda3 	bl	800e748 <_realloc_r>
 800dc02:	4606      	mov	r6, r0
 800dc04:	2800      	cmp	r0, #0
 800dc06:	d1e0      	bne.n	800dbca <__ssputs_r+0x5c>
 800dc08:	6921      	ldr	r1, [r4, #16]
 800dc0a:	4650      	mov	r0, sl
 800dc0c:	f7fe fe9c 	bl	800c948 <_free_r>
 800dc10:	230c      	movs	r3, #12
 800dc12:	f8ca 3000 	str.w	r3, [sl]
 800dc16:	89a3      	ldrh	r3, [r4, #12]
 800dc18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc1c:	81a3      	strh	r3, [r4, #12]
 800dc1e:	f04f 30ff 	mov.w	r0, #4294967295
 800dc22:	e7e9      	b.n	800dbf8 <__ssputs_r+0x8a>

0800dc24 <_svfiprintf_r>:
 800dc24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc28:	4698      	mov	r8, r3
 800dc2a:	898b      	ldrh	r3, [r1, #12]
 800dc2c:	061b      	lsls	r3, r3, #24
 800dc2e:	b09d      	sub	sp, #116	@ 0x74
 800dc30:	4607      	mov	r7, r0
 800dc32:	460d      	mov	r5, r1
 800dc34:	4614      	mov	r4, r2
 800dc36:	d510      	bpl.n	800dc5a <_svfiprintf_r+0x36>
 800dc38:	690b      	ldr	r3, [r1, #16]
 800dc3a:	b973      	cbnz	r3, 800dc5a <_svfiprintf_r+0x36>
 800dc3c:	2140      	movs	r1, #64	@ 0x40
 800dc3e:	f7fb fa77 	bl	8009130 <_malloc_r>
 800dc42:	6028      	str	r0, [r5, #0]
 800dc44:	6128      	str	r0, [r5, #16]
 800dc46:	b930      	cbnz	r0, 800dc56 <_svfiprintf_r+0x32>
 800dc48:	230c      	movs	r3, #12
 800dc4a:	603b      	str	r3, [r7, #0]
 800dc4c:	f04f 30ff 	mov.w	r0, #4294967295
 800dc50:	b01d      	add	sp, #116	@ 0x74
 800dc52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc56:	2340      	movs	r3, #64	@ 0x40
 800dc58:	616b      	str	r3, [r5, #20]
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc5e:	2320      	movs	r3, #32
 800dc60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc64:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc68:	2330      	movs	r3, #48	@ 0x30
 800dc6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800de08 <_svfiprintf_r+0x1e4>
 800dc6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dc72:	f04f 0901 	mov.w	r9, #1
 800dc76:	4623      	mov	r3, r4
 800dc78:	469a      	mov	sl, r3
 800dc7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc7e:	b10a      	cbz	r2, 800dc84 <_svfiprintf_r+0x60>
 800dc80:	2a25      	cmp	r2, #37	@ 0x25
 800dc82:	d1f9      	bne.n	800dc78 <_svfiprintf_r+0x54>
 800dc84:	ebba 0b04 	subs.w	fp, sl, r4
 800dc88:	d00b      	beq.n	800dca2 <_svfiprintf_r+0x7e>
 800dc8a:	465b      	mov	r3, fp
 800dc8c:	4622      	mov	r2, r4
 800dc8e:	4629      	mov	r1, r5
 800dc90:	4638      	mov	r0, r7
 800dc92:	f7ff ff6c 	bl	800db6e <__ssputs_r>
 800dc96:	3001      	adds	r0, #1
 800dc98:	f000 80a7 	beq.w	800ddea <_svfiprintf_r+0x1c6>
 800dc9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc9e:	445a      	add	r2, fp
 800dca0:	9209      	str	r2, [sp, #36]	@ 0x24
 800dca2:	f89a 3000 	ldrb.w	r3, [sl]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	f000 809f 	beq.w	800ddea <_svfiprintf_r+0x1c6>
 800dcac:	2300      	movs	r3, #0
 800dcae:	f04f 32ff 	mov.w	r2, #4294967295
 800dcb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcb6:	f10a 0a01 	add.w	sl, sl, #1
 800dcba:	9304      	str	r3, [sp, #16]
 800dcbc:	9307      	str	r3, [sp, #28]
 800dcbe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dcc2:	931a      	str	r3, [sp, #104]	@ 0x68
 800dcc4:	4654      	mov	r4, sl
 800dcc6:	2205      	movs	r2, #5
 800dcc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dccc:	484e      	ldr	r0, [pc, #312]	@ (800de08 <_svfiprintf_r+0x1e4>)
 800dcce:	f7f2 fa8f 	bl	80001f0 <memchr>
 800dcd2:	9a04      	ldr	r2, [sp, #16]
 800dcd4:	b9d8      	cbnz	r0, 800dd0e <_svfiprintf_r+0xea>
 800dcd6:	06d0      	lsls	r0, r2, #27
 800dcd8:	bf44      	itt	mi
 800dcda:	2320      	movmi	r3, #32
 800dcdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dce0:	0711      	lsls	r1, r2, #28
 800dce2:	bf44      	itt	mi
 800dce4:	232b      	movmi	r3, #43	@ 0x2b
 800dce6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dcea:	f89a 3000 	ldrb.w	r3, [sl]
 800dcee:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcf0:	d015      	beq.n	800dd1e <_svfiprintf_r+0xfa>
 800dcf2:	9a07      	ldr	r2, [sp, #28]
 800dcf4:	4654      	mov	r4, sl
 800dcf6:	2000      	movs	r0, #0
 800dcf8:	f04f 0c0a 	mov.w	ip, #10
 800dcfc:	4621      	mov	r1, r4
 800dcfe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd02:	3b30      	subs	r3, #48	@ 0x30
 800dd04:	2b09      	cmp	r3, #9
 800dd06:	d94b      	bls.n	800dda0 <_svfiprintf_r+0x17c>
 800dd08:	b1b0      	cbz	r0, 800dd38 <_svfiprintf_r+0x114>
 800dd0a:	9207      	str	r2, [sp, #28]
 800dd0c:	e014      	b.n	800dd38 <_svfiprintf_r+0x114>
 800dd0e:	eba0 0308 	sub.w	r3, r0, r8
 800dd12:	fa09 f303 	lsl.w	r3, r9, r3
 800dd16:	4313      	orrs	r3, r2
 800dd18:	9304      	str	r3, [sp, #16]
 800dd1a:	46a2      	mov	sl, r4
 800dd1c:	e7d2      	b.n	800dcc4 <_svfiprintf_r+0xa0>
 800dd1e:	9b03      	ldr	r3, [sp, #12]
 800dd20:	1d19      	adds	r1, r3, #4
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	9103      	str	r1, [sp, #12]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	bfbb      	ittet	lt
 800dd2a:	425b      	neglt	r3, r3
 800dd2c:	f042 0202 	orrlt.w	r2, r2, #2
 800dd30:	9307      	strge	r3, [sp, #28]
 800dd32:	9307      	strlt	r3, [sp, #28]
 800dd34:	bfb8      	it	lt
 800dd36:	9204      	strlt	r2, [sp, #16]
 800dd38:	7823      	ldrb	r3, [r4, #0]
 800dd3a:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd3c:	d10a      	bne.n	800dd54 <_svfiprintf_r+0x130>
 800dd3e:	7863      	ldrb	r3, [r4, #1]
 800dd40:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd42:	d132      	bne.n	800ddaa <_svfiprintf_r+0x186>
 800dd44:	9b03      	ldr	r3, [sp, #12]
 800dd46:	1d1a      	adds	r2, r3, #4
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	9203      	str	r2, [sp, #12]
 800dd4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd50:	3402      	adds	r4, #2
 800dd52:	9305      	str	r3, [sp, #20]
 800dd54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800de18 <_svfiprintf_r+0x1f4>
 800dd58:	7821      	ldrb	r1, [r4, #0]
 800dd5a:	2203      	movs	r2, #3
 800dd5c:	4650      	mov	r0, sl
 800dd5e:	f7f2 fa47 	bl	80001f0 <memchr>
 800dd62:	b138      	cbz	r0, 800dd74 <_svfiprintf_r+0x150>
 800dd64:	9b04      	ldr	r3, [sp, #16]
 800dd66:	eba0 000a 	sub.w	r0, r0, sl
 800dd6a:	2240      	movs	r2, #64	@ 0x40
 800dd6c:	4082      	lsls	r2, r0
 800dd6e:	4313      	orrs	r3, r2
 800dd70:	3401      	adds	r4, #1
 800dd72:	9304      	str	r3, [sp, #16]
 800dd74:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd78:	4824      	ldr	r0, [pc, #144]	@ (800de0c <_svfiprintf_r+0x1e8>)
 800dd7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dd7e:	2206      	movs	r2, #6
 800dd80:	f7f2 fa36 	bl	80001f0 <memchr>
 800dd84:	2800      	cmp	r0, #0
 800dd86:	d036      	beq.n	800ddf6 <_svfiprintf_r+0x1d2>
 800dd88:	4b21      	ldr	r3, [pc, #132]	@ (800de10 <_svfiprintf_r+0x1ec>)
 800dd8a:	bb1b      	cbnz	r3, 800ddd4 <_svfiprintf_r+0x1b0>
 800dd8c:	9b03      	ldr	r3, [sp, #12]
 800dd8e:	3307      	adds	r3, #7
 800dd90:	f023 0307 	bic.w	r3, r3, #7
 800dd94:	3308      	adds	r3, #8
 800dd96:	9303      	str	r3, [sp, #12]
 800dd98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd9a:	4433      	add	r3, r6
 800dd9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd9e:	e76a      	b.n	800dc76 <_svfiprintf_r+0x52>
 800dda0:	fb0c 3202 	mla	r2, ip, r2, r3
 800dda4:	460c      	mov	r4, r1
 800dda6:	2001      	movs	r0, #1
 800dda8:	e7a8      	b.n	800dcfc <_svfiprintf_r+0xd8>
 800ddaa:	2300      	movs	r3, #0
 800ddac:	3401      	adds	r4, #1
 800ddae:	9305      	str	r3, [sp, #20]
 800ddb0:	4619      	mov	r1, r3
 800ddb2:	f04f 0c0a 	mov.w	ip, #10
 800ddb6:	4620      	mov	r0, r4
 800ddb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ddbc:	3a30      	subs	r2, #48	@ 0x30
 800ddbe:	2a09      	cmp	r2, #9
 800ddc0:	d903      	bls.n	800ddca <_svfiprintf_r+0x1a6>
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d0c6      	beq.n	800dd54 <_svfiprintf_r+0x130>
 800ddc6:	9105      	str	r1, [sp, #20]
 800ddc8:	e7c4      	b.n	800dd54 <_svfiprintf_r+0x130>
 800ddca:	fb0c 2101 	mla	r1, ip, r1, r2
 800ddce:	4604      	mov	r4, r0
 800ddd0:	2301      	movs	r3, #1
 800ddd2:	e7f0      	b.n	800ddb6 <_svfiprintf_r+0x192>
 800ddd4:	ab03      	add	r3, sp, #12
 800ddd6:	9300      	str	r3, [sp, #0]
 800ddd8:	462a      	mov	r2, r5
 800ddda:	4b0e      	ldr	r3, [pc, #56]	@ (800de14 <_svfiprintf_r+0x1f0>)
 800dddc:	a904      	add	r1, sp, #16
 800ddde:	4638      	mov	r0, r7
 800dde0:	f7fc f962 	bl	800a0a8 <_printf_float>
 800dde4:	1c42      	adds	r2, r0, #1
 800dde6:	4606      	mov	r6, r0
 800dde8:	d1d6      	bne.n	800dd98 <_svfiprintf_r+0x174>
 800ddea:	89ab      	ldrh	r3, [r5, #12]
 800ddec:	065b      	lsls	r3, r3, #25
 800ddee:	f53f af2d 	bmi.w	800dc4c <_svfiprintf_r+0x28>
 800ddf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ddf4:	e72c      	b.n	800dc50 <_svfiprintf_r+0x2c>
 800ddf6:	ab03      	add	r3, sp, #12
 800ddf8:	9300      	str	r3, [sp, #0]
 800ddfa:	462a      	mov	r2, r5
 800ddfc:	4b05      	ldr	r3, [pc, #20]	@ (800de14 <_svfiprintf_r+0x1f0>)
 800ddfe:	a904      	add	r1, sp, #16
 800de00:	4638      	mov	r0, r7
 800de02:	f7fc fbe9 	bl	800a5d8 <_printf_i>
 800de06:	e7ed      	b.n	800dde4 <_svfiprintf_r+0x1c0>
 800de08:	08010c60 	.word	0x08010c60
 800de0c:	08010c6a 	.word	0x08010c6a
 800de10:	0800a0a9 	.word	0x0800a0a9
 800de14:	0800db6f 	.word	0x0800db6f
 800de18:	08010c66 	.word	0x08010c66

0800de1c <_sungetc_r>:
 800de1c:	b538      	push	{r3, r4, r5, lr}
 800de1e:	1c4b      	adds	r3, r1, #1
 800de20:	4614      	mov	r4, r2
 800de22:	d103      	bne.n	800de2c <_sungetc_r+0x10>
 800de24:	f04f 35ff 	mov.w	r5, #4294967295
 800de28:	4628      	mov	r0, r5
 800de2a:	bd38      	pop	{r3, r4, r5, pc}
 800de2c:	8993      	ldrh	r3, [r2, #12]
 800de2e:	f023 0320 	bic.w	r3, r3, #32
 800de32:	8193      	strh	r3, [r2, #12]
 800de34:	6853      	ldr	r3, [r2, #4]
 800de36:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800de38:	b2cd      	uxtb	r5, r1
 800de3a:	b18a      	cbz	r2, 800de60 <_sungetc_r+0x44>
 800de3c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800de3e:	429a      	cmp	r2, r3
 800de40:	dd08      	ble.n	800de54 <_sungetc_r+0x38>
 800de42:	6823      	ldr	r3, [r4, #0]
 800de44:	1e5a      	subs	r2, r3, #1
 800de46:	6022      	str	r2, [r4, #0]
 800de48:	f803 5c01 	strb.w	r5, [r3, #-1]
 800de4c:	6863      	ldr	r3, [r4, #4]
 800de4e:	3301      	adds	r3, #1
 800de50:	6063      	str	r3, [r4, #4]
 800de52:	e7e9      	b.n	800de28 <_sungetc_r+0xc>
 800de54:	4621      	mov	r1, r4
 800de56:	f000 fbe0 	bl	800e61a <__submore>
 800de5a:	2800      	cmp	r0, #0
 800de5c:	d0f1      	beq.n	800de42 <_sungetc_r+0x26>
 800de5e:	e7e1      	b.n	800de24 <_sungetc_r+0x8>
 800de60:	6921      	ldr	r1, [r4, #16]
 800de62:	6822      	ldr	r2, [r4, #0]
 800de64:	b141      	cbz	r1, 800de78 <_sungetc_r+0x5c>
 800de66:	4291      	cmp	r1, r2
 800de68:	d206      	bcs.n	800de78 <_sungetc_r+0x5c>
 800de6a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800de6e:	42a9      	cmp	r1, r5
 800de70:	d102      	bne.n	800de78 <_sungetc_r+0x5c>
 800de72:	3a01      	subs	r2, #1
 800de74:	6022      	str	r2, [r4, #0]
 800de76:	e7ea      	b.n	800de4e <_sungetc_r+0x32>
 800de78:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800de7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de80:	6363      	str	r3, [r4, #52]	@ 0x34
 800de82:	2303      	movs	r3, #3
 800de84:	63a3      	str	r3, [r4, #56]	@ 0x38
 800de86:	4623      	mov	r3, r4
 800de88:	f803 5f46 	strb.w	r5, [r3, #70]!
 800de8c:	6023      	str	r3, [r4, #0]
 800de8e:	2301      	movs	r3, #1
 800de90:	e7de      	b.n	800de50 <_sungetc_r+0x34>

0800de92 <__ssrefill_r>:
 800de92:	b510      	push	{r4, lr}
 800de94:	460c      	mov	r4, r1
 800de96:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800de98:	b169      	cbz	r1, 800deb6 <__ssrefill_r+0x24>
 800de9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de9e:	4299      	cmp	r1, r3
 800dea0:	d001      	beq.n	800dea6 <__ssrefill_r+0x14>
 800dea2:	f7fe fd51 	bl	800c948 <_free_r>
 800dea6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dea8:	6063      	str	r3, [r4, #4]
 800deaa:	2000      	movs	r0, #0
 800deac:	6360      	str	r0, [r4, #52]	@ 0x34
 800deae:	b113      	cbz	r3, 800deb6 <__ssrefill_r+0x24>
 800deb0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800deb2:	6023      	str	r3, [r4, #0]
 800deb4:	bd10      	pop	{r4, pc}
 800deb6:	6923      	ldr	r3, [r4, #16]
 800deb8:	6023      	str	r3, [r4, #0]
 800deba:	2300      	movs	r3, #0
 800debc:	6063      	str	r3, [r4, #4]
 800debe:	89a3      	ldrh	r3, [r4, #12]
 800dec0:	f043 0320 	orr.w	r3, r3, #32
 800dec4:	81a3      	strh	r3, [r4, #12]
 800dec6:	f04f 30ff 	mov.w	r0, #4294967295
 800deca:	e7f3      	b.n	800deb4 <__ssrefill_r+0x22>

0800decc <__ssvfiscanf_r>:
 800decc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ded0:	460c      	mov	r4, r1
 800ded2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800ded6:	2100      	movs	r1, #0
 800ded8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800dedc:	49a5      	ldr	r1, [pc, #660]	@ (800e174 <__ssvfiscanf_r+0x2a8>)
 800dede:	91a0      	str	r1, [sp, #640]	@ 0x280
 800dee0:	f10d 0804 	add.w	r8, sp, #4
 800dee4:	49a4      	ldr	r1, [pc, #656]	@ (800e178 <__ssvfiscanf_r+0x2ac>)
 800dee6:	4fa5      	ldr	r7, [pc, #660]	@ (800e17c <__ssvfiscanf_r+0x2b0>)
 800dee8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800deec:	4606      	mov	r6, r0
 800deee:	91a1      	str	r1, [sp, #644]	@ 0x284
 800def0:	9300      	str	r3, [sp, #0]
 800def2:	7813      	ldrb	r3, [r2, #0]
 800def4:	2b00      	cmp	r3, #0
 800def6:	f000 8158 	beq.w	800e1aa <__ssvfiscanf_r+0x2de>
 800defa:	5cf9      	ldrb	r1, [r7, r3]
 800defc:	f011 0108 	ands.w	r1, r1, #8
 800df00:	f102 0501 	add.w	r5, r2, #1
 800df04:	d019      	beq.n	800df3a <__ssvfiscanf_r+0x6e>
 800df06:	6863      	ldr	r3, [r4, #4]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	dd0f      	ble.n	800df2c <__ssvfiscanf_r+0x60>
 800df0c:	6823      	ldr	r3, [r4, #0]
 800df0e:	781a      	ldrb	r2, [r3, #0]
 800df10:	5cba      	ldrb	r2, [r7, r2]
 800df12:	0712      	lsls	r2, r2, #28
 800df14:	d401      	bmi.n	800df1a <__ssvfiscanf_r+0x4e>
 800df16:	462a      	mov	r2, r5
 800df18:	e7eb      	b.n	800def2 <__ssvfiscanf_r+0x26>
 800df1a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800df1c:	3201      	adds	r2, #1
 800df1e:	9245      	str	r2, [sp, #276]	@ 0x114
 800df20:	6862      	ldr	r2, [r4, #4]
 800df22:	3301      	adds	r3, #1
 800df24:	3a01      	subs	r2, #1
 800df26:	6062      	str	r2, [r4, #4]
 800df28:	6023      	str	r3, [r4, #0]
 800df2a:	e7ec      	b.n	800df06 <__ssvfiscanf_r+0x3a>
 800df2c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800df2e:	4621      	mov	r1, r4
 800df30:	4630      	mov	r0, r6
 800df32:	4798      	blx	r3
 800df34:	2800      	cmp	r0, #0
 800df36:	d0e9      	beq.n	800df0c <__ssvfiscanf_r+0x40>
 800df38:	e7ed      	b.n	800df16 <__ssvfiscanf_r+0x4a>
 800df3a:	2b25      	cmp	r3, #37	@ 0x25
 800df3c:	d012      	beq.n	800df64 <__ssvfiscanf_r+0x98>
 800df3e:	4699      	mov	r9, r3
 800df40:	6863      	ldr	r3, [r4, #4]
 800df42:	2b00      	cmp	r3, #0
 800df44:	f340 8093 	ble.w	800e06e <__ssvfiscanf_r+0x1a2>
 800df48:	6822      	ldr	r2, [r4, #0]
 800df4a:	7813      	ldrb	r3, [r2, #0]
 800df4c:	454b      	cmp	r3, r9
 800df4e:	f040 812c 	bne.w	800e1aa <__ssvfiscanf_r+0x2de>
 800df52:	6863      	ldr	r3, [r4, #4]
 800df54:	3b01      	subs	r3, #1
 800df56:	6063      	str	r3, [r4, #4]
 800df58:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800df5a:	3201      	adds	r2, #1
 800df5c:	3301      	adds	r3, #1
 800df5e:	6022      	str	r2, [r4, #0]
 800df60:	9345      	str	r3, [sp, #276]	@ 0x114
 800df62:	e7d8      	b.n	800df16 <__ssvfiscanf_r+0x4a>
 800df64:	9141      	str	r1, [sp, #260]	@ 0x104
 800df66:	9143      	str	r1, [sp, #268]	@ 0x10c
 800df68:	7853      	ldrb	r3, [r2, #1]
 800df6a:	2b2a      	cmp	r3, #42	@ 0x2a
 800df6c:	bf02      	ittt	eq
 800df6e:	2310      	moveq	r3, #16
 800df70:	1c95      	addeq	r5, r2, #2
 800df72:	9341      	streq	r3, [sp, #260]	@ 0x104
 800df74:	220a      	movs	r2, #10
 800df76:	46a9      	mov	r9, r5
 800df78:	f819 1b01 	ldrb.w	r1, [r9], #1
 800df7c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800df80:	2b09      	cmp	r3, #9
 800df82:	d91e      	bls.n	800dfc2 <__ssvfiscanf_r+0xf6>
 800df84:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800e180 <__ssvfiscanf_r+0x2b4>
 800df88:	2203      	movs	r2, #3
 800df8a:	4650      	mov	r0, sl
 800df8c:	f7f2 f930 	bl	80001f0 <memchr>
 800df90:	b138      	cbz	r0, 800dfa2 <__ssvfiscanf_r+0xd6>
 800df92:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800df94:	eba0 000a 	sub.w	r0, r0, sl
 800df98:	2301      	movs	r3, #1
 800df9a:	4083      	lsls	r3, r0
 800df9c:	4313      	orrs	r3, r2
 800df9e:	9341      	str	r3, [sp, #260]	@ 0x104
 800dfa0:	464d      	mov	r5, r9
 800dfa2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800dfa6:	2b78      	cmp	r3, #120	@ 0x78
 800dfa8:	d806      	bhi.n	800dfb8 <__ssvfiscanf_r+0xec>
 800dfaa:	2b57      	cmp	r3, #87	@ 0x57
 800dfac:	d810      	bhi.n	800dfd0 <__ssvfiscanf_r+0x104>
 800dfae:	2b25      	cmp	r3, #37	@ 0x25
 800dfb0:	d0c5      	beq.n	800df3e <__ssvfiscanf_r+0x72>
 800dfb2:	d857      	bhi.n	800e064 <__ssvfiscanf_r+0x198>
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d065      	beq.n	800e084 <__ssvfiscanf_r+0x1b8>
 800dfb8:	2303      	movs	r3, #3
 800dfba:	9347      	str	r3, [sp, #284]	@ 0x11c
 800dfbc:	230a      	movs	r3, #10
 800dfbe:	9342      	str	r3, [sp, #264]	@ 0x108
 800dfc0:	e078      	b.n	800e0b4 <__ssvfiscanf_r+0x1e8>
 800dfc2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800dfc4:	fb02 1103 	mla	r1, r2, r3, r1
 800dfc8:	3930      	subs	r1, #48	@ 0x30
 800dfca:	9143      	str	r1, [sp, #268]	@ 0x10c
 800dfcc:	464d      	mov	r5, r9
 800dfce:	e7d2      	b.n	800df76 <__ssvfiscanf_r+0xaa>
 800dfd0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800dfd4:	2a20      	cmp	r2, #32
 800dfd6:	d8ef      	bhi.n	800dfb8 <__ssvfiscanf_r+0xec>
 800dfd8:	a101      	add	r1, pc, #4	@ (adr r1, 800dfe0 <__ssvfiscanf_r+0x114>)
 800dfda:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dfde:	bf00      	nop
 800dfe0:	0800e093 	.word	0x0800e093
 800dfe4:	0800dfb9 	.word	0x0800dfb9
 800dfe8:	0800dfb9 	.word	0x0800dfb9
 800dfec:	0800e0ed 	.word	0x0800e0ed
 800dff0:	0800dfb9 	.word	0x0800dfb9
 800dff4:	0800dfb9 	.word	0x0800dfb9
 800dff8:	0800dfb9 	.word	0x0800dfb9
 800dffc:	0800dfb9 	.word	0x0800dfb9
 800e000:	0800dfb9 	.word	0x0800dfb9
 800e004:	0800dfb9 	.word	0x0800dfb9
 800e008:	0800dfb9 	.word	0x0800dfb9
 800e00c:	0800e103 	.word	0x0800e103
 800e010:	0800e0e9 	.word	0x0800e0e9
 800e014:	0800e06b 	.word	0x0800e06b
 800e018:	0800e06b 	.word	0x0800e06b
 800e01c:	0800e06b 	.word	0x0800e06b
 800e020:	0800dfb9 	.word	0x0800dfb9
 800e024:	0800e0a5 	.word	0x0800e0a5
 800e028:	0800dfb9 	.word	0x0800dfb9
 800e02c:	0800dfb9 	.word	0x0800dfb9
 800e030:	0800dfb9 	.word	0x0800dfb9
 800e034:	0800dfb9 	.word	0x0800dfb9
 800e038:	0800e113 	.word	0x0800e113
 800e03c:	0800e0ad 	.word	0x0800e0ad
 800e040:	0800e08b 	.word	0x0800e08b
 800e044:	0800dfb9 	.word	0x0800dfb9
 800e048:	0800dfb9 	.word	0x0800dfb9
 800e04c:	0800e10f 	.word	0x0800e10f
 800e050:	0800dfb9 	.word	0x0800dfb9
 800e054:	0800e0e9 	.word	0x0800e0e9
 800e058:	0800dfb9 	.word	0x0800dfb9
 800e05c:	0800dfb9 	.word	0x0800dfb9
 800e060:	0800e093 	.word	0x0800e093
 800e064:	3b45      	subs	r3, #69	@ 0x45
 800e066:	2b02      	cmp	r3, #2
 800e068:	d8a6      	bhi.n	800dfb8 <__ssvfiscanf_r+0xec>
 800e06a:	2305      	movs	r3, #5
 800e06c:	e021      	b.n	800e0b2 <__ssvfiscanf_r+0x1e6>
 800e06e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e070:	4621      	mov	r1, r4
 800e072:	4630      	mov	r0, r6
 800e074:	4798      	blx	r3
 800e076:	2800      	cmp	r0, #0
 800e078:	f43f af66 	beq.w	800df48 <__ssvfiscanf_r+0x7c>
 800e07c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e07e:	2800      	cmp	r0, #0
 800e080:	f040 808b 	bne.w	800e19a <__ssvfiscanf_r+0x2ce>
 800e084:	f04f 30ff 	mov.w	r0, #4294967295
 800e088:	e08b      	b.n	800e1a2 <__ssvfiscanf_r+0x2d6>
 800e08a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e08c:	f042 0220 	orr.w	r2, r2, #32
 800e090:	9241      	str	r2, [sp, #260]	@ 0x104
 800e092:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e094:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e098:	9241      	str	r2, [sp, #260]	@ 0x104
 800e09a:	2210      	movs	r2, #16
 800e09c:	2b6e      	cmp	r3, #110	@ 0x6e
 800e09e:	9242      	str	r2, [sp, #264]	@ 0x108
 800e0a0:	d902      	bls.n	800e0a8 <__ssvfiscanf_r+0x1dc>
 800e0a2:	e005      	b.n	800e0b0 <__ssvfiscanf_r+0x1e4>
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	9342      	str	r3, [sp, #264]	@ 0x108
 800e0a8:	2303      	movs	r3, #3
 800e0aa:	e002      	b.n	800e0b2 <__ssvfiscanf_r+0x1e6>
 800e0ac:	2308      	movs	r3, #8
 800e0ae:	9342      	str	r3, [sp, #264]	@ 0x108
 800e0b0:	2304      	movs	r3, #4
 800e0b2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e0b4:	6863      	ldr	r3, [r4, #4]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	dd39      	ble.n	800e12e <__ssvfiscanf_r+0x262>
 800e0ba:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e0bc:	0659      	lsls	r1, r3, #25
 800e0be:	d404      	bmi.n	800e0ca <__ssvfiscanf_r+0x1fe>
 800e0c0:	6823      	ldr	r3, [r4, #0]
 800e0c2:	781a      	ldrb	r2, [r3, #0]
 800e0c4:	5cba      	ldrb	r2, [r7, r2]
 800e0c6:	0712      	lsls	r2, r2, #28
 800e0c8:	d438      	bmi.n	800e13c <__ssvfiscanf_r+0x270>
 800e0ca:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800e0cc:	2b02      	cmp	r3, #2
 800e0ce:	dc47      	bgt.n	800e160 <__ssvfiscanf_r+0x294>
 800e0d0:	466b      	mov	r3, sp
 800e0d2:	4622      	mov	r2, r4
 800e0d4:	a941      	add	r1, sp, #260	@ 0x104
 800e0d6:	4630      	mov	r0, r6
 800e0d8:	f000 f86c 	bl	800e1b4 <_scanf_chars>
 800e0dc:	2801      	cmp	r0, #1
 800e0de:	d064      	beq.n	800e1aa <__ssvfiscanf_r+0x2de>
 800e0e0:	2802      	cmp	r0, #2
 800e0e2:	f47f af18 	bne.w	800df16 <__ssvfiscanf_r+0x4a>
 800e0e6:	e7c9      	b.n	800e07c <__ssvfiscanf_r+0x1b0>
 800e0e8:	220a      	movs	r2, #10
 800e0ea:	e7d7      	b.n	800e09c <__ssvfiscanf_r+0x1d0>
 800e0ec:	4629      	mov	r1, r5
 800e0ee:	4640      	mov	r0, r8
 800e0f0:	f000 fa5a 	bl	800e5a8 <__sccl>
 800e0f4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e0f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0fa:	9341      	str	r3, [sp, #260]	@ 0x104
 800e0fc:	4605      	mov	r5, r0
 800e0fe:	2301      	movs	r3, #1
 800e100:	e7d7      	b.n	800e0b2 <__ssvfiscanf_r+0x1e6>
 800e102:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e104:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e108:	9341      	str	r3, [sp, #260]	@ 0x104
 800e10a:	2300      	movs	r3, #0
 800e10c:	e7d1      	b.n	800e0b2 <__ssvfiscanf_r+0x1e6>
 800e10e:	2302      	movs	r3, #2
 800e110:	e7cf      	b.n	800e0b2 <__ssvfiscanf_r+0x1e6>
 800e112:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800e114:	06c3      	lsls	r3, r0, #27
 800e116:	f53f aefe 	bmi.w	800df16 <__ssvfiscanf_r+0x4a>
 800e11a:	9b00      	ldr	r3, [sp, #0]
 800e11c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e11e:	1d19      	adds	r1, r3, #4
 800e120:	9100      	str	r1, [sp, #0]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	07c0      	lsls	r0, r0, #31
 800e126:	bf4c      	ite	mi
 800e128:	801a      	strhmi	r2, [r3, #0]
 800e12a:	601a      	strpl	r2, [r3, #0]
 800e12c:	e6f3      	b.n	800df16 <__ssvfiscanf_r+0x4a>
 800e12e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e130:	4621      	mov	r1, r4
 800e132:	4630      	mov	r0, r6
 800e134:	4798      	blx	r3
 800e136:	2800      	cmp	r0, #0
 800e138:	d0bf      	beq.n	800e0ba <__ssvfiscanf_r+0x1ee>
 800e13a:	e79f      	b.n	800e07c <__ssvfiscanf_r+0x1b0>
 800e13c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e13e:	3201      	adds	r2, #1
 800e140:	9245      	str	r2, [sp, #276]	@ 0x114
 800e142:	6862      	ldr	r2, [r4, #4]
 800e144:	3a01      	subs	r2, #1
 800e146:	2a00      	cmp	r2, #0
 800e148:	6062      	str	r2, [r4, #4]
 800e14a:	dd02      	ble.n	800e152 <__ssvfiscanf_r+0x286>
 800e14c:	3301      	adds	r3, #1
 800e14e:	6023      	str	r3, [r4, #0]
 800e150:	e7b6      	b.n	800e0c0 <__ssvfiscanf_r+0x1f4>
 800e152:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e154:	4621      	mov	r1, r4
 800e156:	4630      	mov	r0, r6
 800e158:	4798      	blx	r3
 800e15a:	2800      	cmp	r0, #0
 800e15c:	d0b0      	beq.n	800e0c0 <__ssvfiscanf_r+0x1f4>
 800e15e:	e78d      	b.n	800e07c <__ssvfiscanf_r+0x1b0>
 800e160:	2b04      	cmp	r3, #4
 800e162:	dc0f      	bgt.n	800e184 <__ssvfiscanf_r+0x2b8>
 800e164:	466b      	mov	r3, sp
 800e166:	4622      	mov	r2, r4
 800e168:	a941      	add	r1, sp, #260	@ 0x104
 800e16a:	4630      	mov	r0, r6
 800e16c:	f000 f87c 	bl	800e268 <_scanf_i>
 800e170:	e7b4      	b.n	800e0dc <__ssvfiscanf_r+0x210>
 800e172:	bf00      	nop
 800e174:	0800de1d 	.word	0x0800de1d
 800e178:	0800de93 	.word	0x0800de93
 800e17c:	08010831 	.word	0x08010831
 800e180:	08010c66 	.word	0x08010c66
 800e184:	4b0a      	ldr	r3, [pc, #40]	@ (800e1b0 <__ssvfiscanf_r+0x2e4>)
 800e186:	2b00      	cmp	r3, #0
 800e188:	f43f aec5 	beq.w	800df16 <__ssvfiscanf_r+0x4a>
 800e18c:	466b      	mov	r3, sp
 800e18e:	4622      	mov	r2, r4
 800e190:	a941      	add	r1, sp, #260	@ 0x104
 800e192:	4630      	mov	r0, r6
 800e194:	f7fc fb40 	bl	800a818 <_scanf_float>
 800e198:	e7a0      	b.n	800e0dc <__ssvfiscanf_r+0x210>
 800e19a:	89a3      	ldrh	r3, [r4, #12]
 800e19c:	065b      	lsls	r3, r3, #25
 800e19e:	f53f af71 	bmi.w	800e084 <__ssvfiscanf_r+0x1b8>
 800e1a2:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800e1a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1aa:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e1ac:	e7f9      	b.n	800e1a2 <__ssvfiscanf_r+0x2d6>
 800e1ae:	bf00      	nop
 800e1b0:	0800a819 	.word	0x0800a819

0800e1b4 <_scanf_chars>:
 800e1b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1b8:	4615      	mov	r5, r2
 800e1ba:	688a      	ldr	r2, [r1, #8]
 800e1bc:	4680      	mov	r8, r0
 800e1be:	460c      	mov	r4, r1
 800e1c0:	b932      	cbnz	r2, 800e1d0 <_scanf_chars+0x1c>
 800e1c2:	698a      	ldr	r2, [r1, #24]
 800e1c4:	2a00      	cmp	r2, #0
 800e1c6:	bf14      	ite	ne
 800e1c8:	f04f 32ff 	movne.w	r2, #4294967295
 800e1cc:	2201      	moveq	r2, #1
 800e1ce:	608a      	str	r2, [r1, #8]
 800e1d0:	6822      	ldr	r2, [r4, #0]
 800e1d2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800e264 <_scanf_chars+0xb0>
 800e1d6:	06d1      	lsls	r1, r2, #27
 800e1d8:	bf5f      	itttt	pl
 800e1da:	681a      	ldrpl	r2, [r3, #0]
 800e1dc:	1d11      	addpl	r1, r2, #4
 800e1de:	6019      	strpl	r1, [r3, #0]
 800e1e0:	6816      	ldrpl	r6, [r2, #0]
 800e1e2:	2700      	movs	r7, #0
 800e1e4:	69a0      	ldr	r0, [r4, #24]
 800e1e6:	b188      	cbz	r0, 800e20c <_scanf_chars+0x58>
 800e1e8:	2801      	cmp	r0, #1
 800e1ea:	d107      	bne.n	800e1fc <_scanf_chars+0x48>
 800e1ec:	682b      	ldr	r3, [r5, #0]
 800e1ee:	781a      	ldrb	r2, [r3, #0]
 800e1f0:	6963      	ldr	r3, [r4, #20]
 800e1f2:	5c9b      	ldrb	r3, [r3, r2]
 800e1f4:	b953      	cbnz	r3, 800e20c <_scanf_chars+0x58>
 800e1f6:	2f00      	cmp	r7, #0
 800e1f8:	d031      	beq.n	800e25e <_scanf_chars+0xaa>
 800e1fa:	e022      	b.n	800e242 <_scanf_chars+0x8e>
 800e1fc:	2802      	cmp	r0, #2
 800e1fe:	d120      	bne.n	800e242 <_scanf_chars+0x8e>
 800e200:	682b      	ldr	r3, [r5, #0]
 800e202:	781b      	ldrb	r3, [r3, #0]
 800e204:	f819 3003 	ldrb.w	r3, [r9, r3]
 800e208:	071b      	lsls	r3, r3, #28
 800e20a:	d41a      	bmi.n	800e242 <_scanf_chars+0x8e>
 800e20c:	6823      	ldr	r3, [r4, #0]
 800e20e:	06da      	lsls	r2, r3, #27
 800e210:	bf5e      	ittt	pl
 800e212:	682b      	ldrpl	r3, [r5, #0]
 800e214:	781b      	ldrbpl	r3, [r3, #0]
 800e216:	f806 3b01 	strbpl.w	r3, [r6], #1
 800e21a:	682a      	ldr	r2, [r5, #0]
 800e21c:	686b      	ldr	r3, [r5, #4]
 800e21e:	3201      	adds	r2, #1
 800e220:	602a      	str	r2, [r5, #0]
 800e222:	68a2      	ldr	r2, [r4, #8]
 800e224:	3b01      	subs	r3, #1
 800e226:	3a01      	subs	r2, #1
 800e228:	606b      	str	r3, [r5, #4]
 800e22a:	3701      	adds	r7, #1
 800e22c:	60a2      	str	r2, [r4, #8]
 800e22e:	b142      	cbz	r2, 800e242 <_scanf_chars+0x8e>
 800e230:	2b00      	cmp	r3, #0
 800e232:	dcd7      	bgt.n	800e1e4 <_scanf_chars+0x30>
 800e234:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e238:	4629      	mov	r1, r5
 800e23a:	4640      	mov	r0, r8
 800e23c:	4798      	blx	r3
 800e23e:	2800      	cmp	r0, #0
 800e240:	d0d0      	beq.n	800e1e4 <_scanf_chars+0x30>
 800e242:	6823      	ldr	r3, [r4, #0]
 800e244:	f013 0310 	ands.w	r3, r3, #16
 800e248:	d105      	bne.n	800e256 <_scanf_chars+0xa2>
 800e24a:	68e2      	ldr	r2, [r4, #12]
 800e24c:	3201      	adds	r2, #1
 800e24e:	60e2      	str	r2, [r4, #12]
 800e250:	69a2      	ldr	r2, [r4, #24]
 800e252:	b102      	cbz	r2, 800e256 <_scanf_chars+0xa2>
 800e254:	7033      	strb	r3, [r6, #0]
 800e256:	6923      	ldr	r3, [r4, #16]
 800e258:	443b      	add	r3, r7
 800e25a:	6123      	str	r3, [r4, #16]
 800e25c:	2000      	movs	r0, #0
 800e25e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e262:	bf00      	nop
 800e264:	08010831 	.word	0x08010831

0800e268 <_scanf_i>:
 800e268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e26c:	4698      	mov	r8, r3
 800e26e:	4b74      	ldr	r3, [pc, #464]	@ (800e440 <_scanf_i+0x1d8>)
 800e270:	460c      	mov	r4, r1
 800e272:	4682      	mov	sl, r0
 800e274:	4616      	mov	r6, r2
 800e276:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e27a:	b087      	sub	sp, #28
 800e27c:	ab03      	add	r3, sp, #12
 800e27e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e282:	4b70      	ldr	r3, [pc, #448]	@ (800e444 <_scanf_i+0x1dc>)
 800e284:	69a1      	ldr	r1, [r4, #24]
 800e286:	4a70      	ldr	r2, [pc, #448]	@ (800e448 <_scanf_i+0x1e0>)
 800e288:	2903      	cmp	r1, #3
 800e28a:	bf08      	it	eq
 800e28c:	461a      	moveq	r2, r3
 800e28e:	68a3      	ldr	r3, [r4, #8]
 800e290:	9201      	str	r2, [sp, #4]
 800e292:	1e5a      	subs	r2, r3, #1
 800e294:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e298:	bf88      	it	hi
 800e29a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e29e:	4627      	mov	r7, r4
 800e2a0:	bf82      	ittt	hi
 800e2a2:	eb03 0905 	addhi.w	r9, r3, r5
 800e2a6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e2aa:	60a3      	strhi	r3, [r4, #8]
 800e2ac:	f857 3b1c 	ldr.w	r3, [r7], #28
 800e2b0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800e2b4:	bf98      	it	ls
 800e2b6:	f04f 0900 	movls.w	r9, #0
 800e2ba:	6023      	str	r3, [r4, #0]
 800e2bc:	463d      	mov	r5, r7
 800e2be:	f04f 0b00 	mov.w	fp, #0
 800e2c2:	6831      	ldr	r1, [r6, #0]
 800e2c4:	ab03      	add	r3, sp, #12
 800e2c6:	7809      	ldrb	r1, [r1, #0]
 800e2c8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800e2cc:	2202      	movs	r2, #2
 800e2ce:	f7f1 ff8f 	bl	80001f0 <memchr>
 800e2d2:	b328      	cbz	r0, 800e320 <_scanf_i+0xb8>
 800e2d4:	f1bb 0f01 	cmp.w	fp, #1
 800e2d8:	d159      	bne.n	800e38e <_scanf_i+0x126>
 800e2da:	6862      	ldr	r2, [r4, #4]
 800e2dc:	b92a      	cbnz	r2, 800e2ea <_scanf_i+0x82>
 800e2de:	6822      	ldr	r2, [r4, #0]
 800e2e0:	2108      	movs	r1, #8
 800e2e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e2e6:	6061      	str	r1, [r4, #4]
 800e2e8:	6022      	str	r2, [r4, #0]
 800e2ea:	6822      	ldr	r2, [r4, #0]
 800e2ec:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800e2f0:	6022      	str	r2, [r4, #0]
 800e2f2:	68a2      	ldr	r2, [r4, #8]
 800e2f4:	1e51      	subs	r1, r2, #1
 800e2f6:	60a1      	str	r1, [r4, #8]
 800e2f8:	b192      	cbz	r2, 800e320 <_scanf_i+0xb8>
 800e2fa:	6832      	ldr	r2, [r6, #0]
 800e2fc:	1c51      	adds	r1, r2, #1
 800e2fe:	6031      	str	r1, [r6, #0]
 800e300:	7812      	ldrb	r2, [r2, #0]
 800e302:	f805 2b01 	strb.w	r2, [r5], #1
 800e306:	6872      	ldr	r2, [r6, #4]
 800e308:	3a01      	subs	r2, #1
 800e30a:	2a00      	cmp	r2, #0
 800e30c:	6072      	str	r2, [r6, #4]
 800e30e:	dc07      	bgt.n	800e320 <_scanf_i+0xb8>
 800e310:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800e314:	4631      	mov	r1, r6
 800e316:	4650      	mov	r0, sl
 800e318:	4790      	blx	r2
 800e31a:	2800      	cmp	r0, #0
 800e31c:	f040 8085 	bne.w	800e42a <_scanf_i+0x1c2>
 800e320:	f10b 0b01 	add.w	fp, fp, #1
 800e324:	f1bb 0f03 	cmp.w	fp, #3
 800e328:	d1cb      	bne.n	800e2c2 <_scanf_i+0x5a>
 800e32a:	6863      	ldr	r3, [r4, #4]
 800e32c:	b90b      	cbnz	r3, 800e332 <_scanf_i+0xca>
 800e32e:	230a      	movs	r3, #10
 800e330:	6063      	str	r3, [r4, #4]
 800e332:	6863      	ldr	r3, [r4, #4]
 800e334:	4945      	ldr	r1, [pc, #276]	@ (800e44c <_scanf_i+0x1e4>)
 800e336:	6960      	ldr	r0, [r4, #20]
 800e338:	1ac9      	subs	r1, r1, r3
 800e33a:	f000 f935 	bl	800e5a8 <__sccl>
 800e33e:	f04f 0b00 	mov.w	fp, #0
 800e342:	68a3      	ldr	r3, [r4, #8]
 800e344:	6822      	ldr	r2, [r4, #0]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d03d      	beq.n	800e3c6 <_scanf_i+0x15e>
 800e34a:	6831      	ldr	r1, [r6, #0]
 800e34c:	6960      	ldr	r0, [r4, #20]
 800e34e:	f891 c000 	ldrb.w	ip, [r1]
 800e352:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e356:	2800      	cmp	r0, #0
 800e358:	d035      	beq.n	800e3c6 <_scanf_i+0x15e>
 800e35a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800e35e:	d124      	bne.n	800e3aa <_scanf_i+0x142>
 800e360:	0510      	lsls	r0, r2, #20
 800e362:	d522      	bpl.n	800e3aa <_scanf_i+0x142>
 800e364:	f10b 0b01 	add.w	fp, fp, #1
 800e368:	f1b9 0f00 	cmp.w	r9, #0
 800e36c:	d003      	beq.n	800e376 <_scanf_i+0x10e>
 800e36e:	3301      	adds	r3, #1
 800e370:	f109 39ff 	add.w	r9, r9, #4294967295
 800e374:	60a3      	str	r3, [r4, #8]
 800e376:	6873      	ldr	r3, [r6, #4]
 800e378:	3b01      	subs	r3, #1
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	6073      	str	r3, [r6, #4]
 800e37e:	dd1b      	ble.n	800e3b8 <_scanf_i+0x150>
 800e380:	6833      	ldr	r3, [r6, #0]
 800e382:	3301      	adds	r3, #1
 800e384:	6033      	str	r3, [r6, #0]
 800e386:	68a3      	ldr	r3, [r4, #8]
 800e388:	3b01      	subs	r3, #1
 800e38a:	60a3      	str	r3, [r4, #8]
 800e38c:	e7d9      	b.n	800e342 <_scanf_i+0xda>
 800e38e:	f1bb 0f02 	cmp.w	fp, #2
 800e392:	d1ae      	bne.n	800e2f2 <_scanf_i+0x8a>
 800e394:	6822      	ldr	r2, [r4, #0]
 800e396:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800e39a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800e39e:	d1bf      	bne.n	800e320 <_scanf_i+0xb8>
 800e3a0:	2110      	movs	r1, #16
 800e3a2:	6061      	str	r1, [r4, #4]
 800e3a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e3a8:	e7a2      	b.n	800e2f0 <_scanf_i+0x88>
 800e3aa:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800e3ae:	6022      	str	r2, [r4, #0]
 800e3b0:	780b      	ldrb	r3, [r1, #0]
 800e3b2:	f805 3b01 	strb.w	r3, [r5], #1
 800e3b6:	e7de      	b.n	800e376 <_scanf_i+0x10e>
 800e3b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e3bc:	4631      	mov	r1, r6
 800e3be:	4650      	mov	r0, sl
 800e3c0:	4798      	blx	r3
 800e3c2:	2800      	cmp	r0, #0
 800e3c4:	d0df      	beq.n	800e386 <_scanf_i+0x11e>
 800e3c6:	6823      	ldr	r3, [r4, #0]
 800e3c8:	05d9      	lsls	r1, r3, #23
 800e3ca:	d50d      	bpl.n	800e3e8 <_scanf_i+0x180>
 800e3cc:	42bd      	cmp	r5, r7
 800e3ce:	d909      	bls.n	800e3e4 <_scanf_i+0x17c>
 800e3d0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e3d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e3d8:	4632      	mov	r2, r6
 800e3da:	4650      	mov	r0, sl
 800e3dc:	4798      	blx	r3
 800e3de:	f105 39ff 	add.w	r9, r5, #4294967295
 800e3e2:	464d      	mov	r5, r9
 800e3e4:	42bd      	cmp	r5, r7
 800e3e6:	d028      	beq.n	800e43a <_scanf_i+0x1d2>
 800e3e8:	6822      	ldr	r2, [r4, #0]
 800e3ea:	f012 0210 	ands.w	r2, r2, #16
 800e3ee:	d113      	bne.n	800e418 <_scanf_i+0x1b0>
 800e3f0:	702a      	strb	r2, [r5, #0]
 800e3f2:	6863      	ldr	r3, [r4, #4]
 800e3f4:	9e01      	ldr	r6, [sp, #4]
 800e3f6:	4639      	mov	r1, r7
 800e3f8:	4650      	mov	r0, sl
 800e3fa:	47b0      	blx	r6
 800e3fc:	f8d8 3000 	ldr.w	r3, [r8]
 800e400:	6821      	ldr	r1, [r4, #0]
 800e402:	1d1a      	adds	r2, r3, #4
 800e404:	f8c8 2000 	str.w	r2, [r8]
 800e408:	f011 0f20 	tst.w	r1, #32
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	d00f      	beq.n	800e430 <_scanf_i+0x1c8>
 800e410:	6018      	str	r0, [r3, #0]
 800e412:	68e3      	ldr	r3, [r4, #12]
 800e414:	3301      	adds	r3, #1
 800e416:	60e3      	str	r3, [r4, #12]
 800e418:	6923      	ldr	r3, [r4, #16]
 800e41a:	1bed      	subs	r5, r5, r7
 800e41c:	445d      	add	r5, fp
 800e41e:	442b      	add	r3, r5
 800e420:	6123      	str	r3, [r4, #16]
 800e422:	2000      	movs	r0, #0
 800e424:	b007      	add	sp, #28
 800e426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e42a:	f04f 0b00 	mov.w	fp, #0
 800e42e:	e7ca      	b.n	800e3c6 <_scanf_i+0x15e>
 800e430:	07ca      	lsls	r2, r1, #31
 800e432:	bf4c      	ite	mi
 800e434:	8018      	strhmi	r0, [r3, #0]
 800e436:	6018      	strpl	r0, [r3, #0]
 800e438:	e7eb      	b.n	800e412 <_scanf_i+0x1aa>
 800e43a:	2001      	movs	r0, #1
 800e43c:	e7f2      	b.n	800e424 <_scanf_i+0x1bc>
 800e43e:	bf00      	nop
 800e440:	0800eeec 	.word	0x0800eeec
 800e444:	08009f51 	.word	0x08009f51
 800e448:	0800db3d 	.word	0x0800db3d
 800e44c:	08010c81 	.word	0x08010c81

0800e450 <__sflush_r>:
 800e450:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e458:	0716      	lsls	r6, r2, #28
 800e45a:	4605      	mov	r5, r0
 800e45c:	460c      	mov	r4, r1
 800e45e:	d454      	bmi.n	800e50a <__sflush_r+0xba>
 800e460:	684b      	ldr	r3, [r1, #4]
 800e462:	2b00      	cmp	r3, #0
 800e464:	dc02      	bgt.n	800e46c <__sflush_r+0x1c>
 800e466:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e468:	2b00      	cmp	r3, #0
 800e46a:	dd48      	ble.n	800e4fe <__sflush_r+0xae>
 800e46c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e46e:	2e00      	cmp	r6, #0
 800e470:	d045      	beq.n	800e4fe <__sflush_r+0xae>
 800e472:	2300      	movs	r3, #0
 800e474:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e478:	682f      	ldr	r7, [r5, #0]
 800e47a:	6a21      	ldr	r1, [r4, #32]
 800e47c:	602b      	str	r3, [r5, #0]
 800e47e:	d030      	beq.n	800e4e2 <__sflush_r+0x92>
 800e480:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e482:	89a3      	ldrh	r3, [r4, #12]
 800e484:	0759      	lsls	r1, r3, #29
 800e486:	d505      	bpl.n	800e494 <__sflush_r+0x44>
 800e488:	6863      	ldr	r3, [r4, #4]
 800e48a:	1ad2      	subs	r2, r2, r3
 800e48c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e48e:	b10b      	cbz	r3, 800e494 <__sflush_r+0x44>
 800e490:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e492:	1ad2      	subs	r2, r2, r3
 800e494:	2300      	movs	r3, #0
 800e496:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e498:	6a21      	ldr	r1, [r4, #32]
 800e49a:	4628      	mov	r0, r5
 800e49c:	47b0      	blx	r6
 800e49e:	1c43      	adds	r3, r0, #1
 800e4a0:	89a3      	ldrh	r3, [r4, #12]
 800e4a2:	d106      	bne.n	800e4b2 <__sflush_r+0x62>
 800e4a4:	6829      	ldr	r1, [r5, #0]
 800e4a6:	291d      	cmp	r1, #29
 800e4a8:	d82b      	bhi.n	800e502 <__sflush_r+0xb2>
 800e4aa:	4a2a      	ldr	r2, [pc, #168]	@ (800e554 <__sflush_r+0x104>)
 800e4ac:	410a      	asrs	r2, r1
 800e4ae:	07d6      	lsls	r6, r2, #31
 800e4b0:	d427      	bmi.n	800e502 <__sflush_r+0xb2>
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	6062      	str	r2, [r4, #4]
 800e4b6:	04d9      	lsls	r1, r3, #19
 800e4b8:	6922      	ldr	r2, [r4, #16]
 800e4ba:	6022      	str	r2, [r4, #0]
 800e4bc:	d504      	bpl.n	800e4c8 <__sflush_r+0x78>
 800e4be:	1c42      	adds	r2, r0, #1
 800e4c0:	d101      	bne.n	800e4c6 <__sflush_r+0x76>
 800e4c2:	682b      	ldr	r3, [r5, #0]
 800e4c4:	b903      	cbnz	r3, 800e4c8 <__sflush_r+0x78>
 800e4c6:	6560      	str	r0, [r4, #84]	@ 0x54
 800e4c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e4ca:	602f      	str	r7, [r5, #0]
 800e4cc:	b1b9      	cbz	r1, 800e4fe <__sflush_r+0xae>
 800e4ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e4d2:	4299      	cmp	r1, r3
 800e4d4:	d002      	beq.n	800e4dc <__sflush_r+0x8c>
 800e4d6:	4628      	mov	r0, r5
 800e4d8:	f7fe fa36 	bl	800c948 <_free_r>
 800e4dc:	2300      	movs	r3, #0
 800e4de:	6363      	str	r3, [r4, #52]	@ 0x34
 800e4e0:	e00d      	b.n	800e4fe <__sflush_r+0xae>
 800e4e2:	2301      	movs	r3, #1
 800e4e4:	4628      	mov	r0, r5
 800e4e6:	47b0      	blx	r6
 800e4e8:	4602      	mov	r2, r0
 800e4ea:	1c50      	adds	r0, r2, #1
 800e4ec:	d1c9      	bne.n	800e482 <__sflush_r+0x32>
 800e4ee:	682b      	ldr	r3, [r5, #0]
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d0c6      	beq.n	800e482 <__sflush_r+0x32>
 800e4f4:	2b1d      	cmp	r3, #29
 800e4f6:	d001      	beq.n	800e4fc <__sflush_r+0xac>
 800e4f8:	2b16      	cmp	r3, #22
 800e4fa:	d11e      	bne.n	800e53a <__sflush_r+0xea>
 800e4fc:	602f      	str	r7, [r5, #0]
 800e4fe:	2000      	movs	r0, #0
 800e500:	e022      	b.n	800e548 <__sflush_r+0xf8>
 800e502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e506:	b21b      	sxth	r3, r3
 800e508:	e01b      	b.n	800e542 <__sflush_r+0xf2>
 800e50a:	690f      	ldr	r7, [r1, #16]
 800e50c:	2f00      	cmp	r7, #0
 800e50e:	d0f6      	beq.n	800e4fe <__sflush_r+0xae>
 800e510:	0793      	lsls	r3, r2, #30
 800e512:	680e      	ldr	r6, [r1, #0]
 800e514:	bf08      	it	eq
 800e516:	694b      	ldreq	r3, [r1, #20]
 800e518:	600f      	str	r7, [r1, #0]
 800e51a:	bf18      	it	ne
 800e51c:	2300      	movne	r3, #0
 800e51e:	eba6 0807 	sub.w	r8, r6, r7
 800e522:	608b      	str	r3, [r1, #8]
 800e524:	f1b8 0f00 	cmp.w	r8, #0
 800e528:	dde9      	ble.n	800e4fe <__sflush_r+0xae>
 800e52a:	6a21      	ldr	r1, [r4, #32]
 800e52c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e52e:	4643      	mov	r3, r8
 800e530:	463a      	mov	r2, r7
 800e532:	4628      	mov	r0, r5
 800e534:	47b0      	blx	r6
 800e536:	2800      	cmp	r0, #0
 800e538:	dc08      	bgt.n	800e54c <__sflush_r+0xfc>
 800e53a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e53e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e542:	81a3      	strh	r3, [r4, #12]
 800e544:	f04f 30ff 	mov.w	r0, #4294967295
 800e548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e54c:	4407      	add	r7, r0
 800e54e:	eba8 0800 	sub.w	r8, r8, r0
 800e552:	e7e7      	b.n	800e524 <__sflush_r+0xd4>
 800e554:	dfbffffe 	.word	0xdfbffffe

0800e558 <_fflush_r>:
 800e558:	b538      	push	{r3, r4, r5, lr}
 800e55a:	690b      	ldr	r3, [r1, #16]
 800e55c:	4605      	mov	r5, r0
 800e55e:	460c      	mov	r4, r1
 800e560:	b913      	cbnz	r3, 800e568 <_fflush_r+0x10>
 800e562:	2500      	movs	r5, #0
 800e564:	4628      	mov	r0, r5
 800e566:	bd38      	pop	{r3, r4, r5, pc}
 800e568:	b118      	cbz	r0, 800e572 <_fflush_r+0x1a>
 800e56a:	6a03      	ldr	r3, [r0, #32]
 800e56c:	b90b      	cbnz	r3, 800e572 <_fflush_r+0x1a>
 800e56e:	f7fc fbf3 	bl	800ad58 <__sinit>
 800e572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d0f3      	beq.n	800e562 <_fflush_r+0xa>
 800e57a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e57c:	07d0      	lsls	r0, r2, #31
 800e57e:	d404      	bmi.n	800e58a <_fflush_r+0x32>
 800e580:	0599      	lsls	r1, r3, #22
 800e582:	d402      	bmi.n	800e58a <_fflush_r+0x32>
 800e584:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e586:	f7f6 fa14 	bl	80049b2 <__retarget_lock_acquire_recursive>
 800e58a:	4628      	mov	r0, r5
 800e58c:	4621      	mov	r1, r4
 800e58e:	f7ff ff5f 	bl	800e450 <__sflush_r>
 800e592:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e594:	07da      	lsls	r2, r3, #31
 800e596:	4605      	mov	r5, r0
 800e598:	d4e4      	bmi.n	800e564 <_fflush_r+0xc>
 800e59a:	89a3      	ldrh	r3, [r4, #12]
 800e59c:	059b      	lsls	r3, r3, #22
 800e59e:	d4e1      	bmi.n	800e564 <_fflush_r+0xc>
 800e5a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e5a2:	f7f6 fa12 	bl	80049ca <__retarget_lock_release_recursive>
 800e5a6:	e7dd      	b.n	800e564 <_fflush_r+0xc>

0800e5a8 <__sccl>:
 800e5a8:	b570      	push	{r4, r5, r6, lr}
 800e5aa:	780b      	ldrb	r3, [r1, #0]
 800e5ac:	4604      	mov	r4, r0
 800e5ae:	2b5e      	cmp	r3, #94	@ 0x5e
 800e5b0:	bf0b      	itete	eq
 800e5b2:	784b      	ldrbeq	r3, [r1, #1]
 800e5b4:	1c4a      	addne	r2, r1, #1
 800e5b6:	1c8a      	addeq	r2, r1, #2
 800e5b8:	2100      	movne	r1, #0
 800e5ba:	bf08      	it	eq
 800e5bc:	2101      	moveq	r1, #1
 800e5be:	3801      	subs	r0, #1
 800e5c0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800e5c4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800e5c8:	42a8      	cmp	r0, r5
 800e5ca:	d1fb      	bne.n	800e5c4 <__sccl+0x1c>
 800e5cc:	b90b      	cbnz	r3, 800e5d2 <__sccl+0x2a>
 800e5ce:	1e50      	subs	r0, r2, #1
 800e5d0:	bd70      	pop	{r4, r5, r6, pc}
 800e5d2:	f081 0101 	eor.w	r1, r1, #1
 800e5d6:	54e1      	strb	r1, [r4, r3]
 800e5d8:	4610      	mov	r0, r2
 800e5da:	4602      	mov	r2, r0
 800e5dc:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e5e0:	2d2d      	cmp	r5, #45	@ 0x2d
 800e5e2:	d005      	beq.n	800e5f0 <__sccl+0x48>
 800e5e4:	2d5d      	cmp	r5, #93	@ 0x5d
 800e5e6:	d016      	beq.n	800e616 <__sccl+0x6e>
 800e5e8:	2d00      	cmp	r5, #0
 800e5ea:	d0f1      	beq.n	800e5d0 <__sccl+0x28>
 800e5ec:	462b      	mov	r3, r5
 800e5ee:	e7f2      	b.n	800e5d6 <__sccl+0x2e>
 800e5f0:	7846      	ldrb	r6, [r0, #1]
 800e5f2:	2e5d      	cmp	r6, #93	@ 0x5d
 800e5f4:	d0fa      	beq.n	800e5ec <__sccl+0x44>
 800e5f6:	42b3      	cmp	r3, r6
 800e5f8:	dcf8      	bgt.n	800e5ec <__sccl+0x44>
 800e5fa:	3002      	adds	r0, #2
 800e5fc:	461a      	mov	r2, r3
 800e5fe:	3201      	adds	r2, #1
 800e600:	4296      	cmp	r6, r2
 800e602:	54a1      	strb	r1, [r4, r2]
 800e604:	dcfb      	bgt.n	800e5fe <__sccl+0x56>
 800e606:	1af2      	subs	r2, r6, r3
 800e608:	3a01      	subs	r2, #1
 800e60a:	1c5d      	adds	r5, r3, #1
 800e60c:	42b3      	cmp	r3, r6
 800e60e:	bfa8      	it	ge
 800e610:	2200      	movge	r2, #0
 800e612:	18ab      	adds	r3, r5, r2
 800e614:	e7e1      	b.n	800e5da <__sccl+0x32>
 800e616:	4610      	mov	r0, r2
 800e618:	e7da      	b.n	800e5d0 <__sccl+0x28>

0800e61a <__submore>:
 800e61a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e61e:	460c      	mov	r4, r1
 800e620:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e622:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e626:	4299      	cmp	r1, r3
 800e628:	d11d      	bne.n	800e666 <__submore+0x4c>
 800e62a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e62e:	f7fa fd7f 	bl	8009130 <_malloc_r>
 800e632:	b918      	cbnz	r0, 800e63c <__submore+0x22>
 800e634:	f04f 30ff 	mov.w	r0, #4294967295
 800e638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e63c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e640:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e642:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800e646:	6360      	str	r0, [r4, #52]	@ 0x34
 800e648:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800e64c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800e650:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800e654:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800e658:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800e65c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800e660:	6020      	str	r0, [r4, #0]
 800e662:	2000      	movs	r0, #0
 800e664:	e7e8      	b.n	800e638 <__submore+0x1e>
 800e666:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800e668:	0077      	lsls	r7, r6, #1
 800e66a:	463a      	mov	r2, r7
 800e66c:	f000 f86c 	bl	800e748 <_realloc_r>
 800e670:	4605      	mov	r5, r0
 800e672:	2800      	cmp	r0, #0
 800e674:	d0de      	beq.n	800e634 <__submore+0x1a>
 800e676:	eb00 0806 	add.w	r8, r0, r6
 800e67a:	4601      	mov	r1, r0
 800e67c:	4632      	mov	r2, r6
 800e67e:	4640      	mov	r0, r8
 800e680:	f7fd faf0 	bl	800bc64 <memcpy>
 800e684:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800e688:	f8c4 8000 	str.w	r8, [r4]
 800e68c:	e7e9      	b.n	800e662 <__submore+0x48>

0800e68e <memmove>:
 800e68e:	4288      	cmp	r0, r1
 800e690:	b510      	push	{r4, lr}
 800e692:	eb01 0402 	add.w	r4, r1, r2
 800e696:	d902      	bls.n	800e69e <memmove+0x10>
 800e698:	4284      	cmp	r4, r0
 800e69a:	4623      	mov	r3, r4
 800e69c:	d807      	bhi.n	800e6ae <memmove+0x20>
 800e69e:	1e43      	subs	r3, r0, #1
 800e6a0:	42a1      	cmp	r1, r4
 800e6a2:	d008      	beq.n	800e6b6 <memmove+0x28>
 800e6a4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e6a8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e6ac:	e7f8      	b.n	800e6a0 <memmove+0x12>
 800e6ae:	4402      	add	r2, r0
 800e6b0:	4601      	mov	r1, r0
 800e6b2:	428a      	cmp	r2, r1
 800e6b4:	d100      	bne.n	800e6b8 <memmove+0x2a>
 800e6b6:	bd10      	pop	{r4, pc}
 800e6b8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e6bc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e6c0:	e7f7      	b.n	800e6b2 <memmove+0x24>
	...

0800e6c4 <__gettzinfo>:
 800e6c4:	4800      	ldr	r0, [pc, #0]	@ (800e6c8 <__gettzinfo+0x4>)
 800e6c6:	4770      	bx	lr
 800e6c8:	200001f0 	.word	0x200001f0

0800e6cc <__assert_func>:
 800e6cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e6ce:	4614      	mov	r4, r2
 800e6d0:	461a      	mov	r2, r3
 800e6d2:	4b09      	ldr	r3, [pc, #36]	@ (800e6f8 <__assert_func+0x2c>)
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	4605      	mov	r5, r0
 800e6d8:	68d8      	ldr	r0, [r3, #12]
 800e6da:	b954      	cbnz	r4, 800e6f2 <__assert_func+0x26>
 800e6dc:	4b07      	ldr	r3, [pc, #28]	@ (800e6fc <__assert_func+0x30>)
 800e6de:	461c      	mov	r4, r3
 800e6e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e6e4:	9100      	str	r1, [sp, #0]
 800e6e6:	462b      	mov	r3, r5
 800e6e8:	4905      	ldr	r1, [pc, #20]	@ (800e700 <__assert_func+0x34>)
 800e6ea:	f000 f85b 	bl	800e7a4 <fiprintf>
 800e6ee:	f000 f86b 	bl	800e7c8 <abort>
 800e6f2:	4b04      	ldr	r3, [pc, #16]	@ (800e704 <__assert_func+0x38>)
 800e6f4:	e7f4      	b.n	800e6e0 <__assert_func+0x14>
 800e6f6:	bf00      	nop
 800e6f8:	2000019c 	.word	0x2000019c
 800e6fc:	0800fd44 	.word	0x0800fd44
 800e700:	08010cf9 	.word	0x08010cf9
 800e704:	08010cec 	.word	0x08010cec

0800e708 <_calloc_r>:
 800e708:	b570      	push	{r4, r5, r6, lr}
 800e70a:	fba1 5402 	umull	r5, r4, r1, r2
 800e70e:	b93c      	cbnz	r4, 800e720 <_calloc_r+0x18>
 800e710:	4629      	mov	r1, r5
 800e712:	f7fa fd0d 	bl	8009130 <_malloc_r>
 800e716:	4606      	mov	r6, r0
 800e718:	b928      	cbnz	r0, 800e726 <_calloc_r+0x1e>
 800e71a:	2600      	movs	r6, #0
 800e71c:	4630      	mov	r0, r6
 800e71e:	bd70      	pop	{r4, r5, r6, pc}
 800e720:	220c      	movs	r2, #12
 800e722:	6002      	str	r2, [r0, #0]
 800e724:	e7f9      	b.n	800e71a <_calloc_r+0x12>
 800e726:	462a      	mov	r2, r5
 800e728:	4621      	mov	r1, r4
 800e72a:	f7fc fc47 	bl	800afbc <memset>
 800e72e:	e7f5      	b.n	800e71c <_calloc_r+0x14>

0800e730 <__env_lock>:
 800e730:	4801      	ldr	r0, [pc, #4]	@ (800e738 <__env_lock+0x8>)
 800e732:	f7f6 b93e 	b.w	80049b2 <__retarget_lock_acquire_recursive>
 800e736:	bf00      	nop
 800e738:	20002858 	.word	0x20002858

0800e73c <__env_unlock>:
 800e73c:	4801      	ldr	r0, [pc, #4]	@ (800e744 <__env_unlock+0x8>)
 800e73e:	f7f6 b944 	b.w	80049ca <__retarget_lock_release_recursive>
 800e742:	bf00      	nop
 800e744:	20002858 	.word	0x20002858

0800e748 <_realloc_r>:
 800e748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e74c:	4680      	mov	r8, r0
 800e74e:	4615      	mov	r5, r2
 800e750:	460c      	mov	r4, r1
 800e752:	b921      	cbnz	r1, 800e75e <_realloc_r+0x16>
 800e754:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e758:	4611      	mov	r1, r2
 800e75a:	f7fa bce9 	b.w	8009130 <_malloc_r>
 800e75e:	b92a      	cbnz	r2, 800e76c <_realloc_r+0x24>
 800e760:	f7fe f8f2 	bl	800c948 <_free_r>
 800e764:	2400      	movs	r4, #0
 800e766:	4620      	mov	r0, r4
 800e768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e76c:	f000 f833 	bl	800e7d6 <_malloc_usable_size_r>
 800e770:	4285      	cmp	r5, r0
 800e772:	4606      	mov	r6, r0
 800e774:	d802      	bhi.n	800e77c <_realloc_r+0x34>
 800e776:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e77a:	d8f4      	bhi.n	800e766 <_realloc_r+0x1e>
 800e77c:	4629      	mov	r1, r5
 800e77e:	4640      	mov	r0, r8
 800e780:	f7fa fcd6 	bl	8009130 <_malloc_r>
 800e784:	4607      	mov	r7, r0
 800e786:	2800      	cmp	r0, #0
 800e788:	d0ec      	beq.n	800e764 <_realloc_r+0x1c>
 800e78a:	42b5      	cmp	r5, r6
 800e78c:	462a      	mov	r2, r5
 800e78e:	4621      	mov	r1, r4
 800e790:	bf28      	it	cs
 800e792:	4632      	movcs	r2, r6
 800e794:	f7fd fa66 	bl	800bc64 <memcpy>
 800e798:	4621      	mov	r1, r4
 800e79a:	4640      	mov	r0, r8
 800e79c:	f7fe f8d4 	bl	800c948 <_free_r>
 800e7a0:	463c      	mov	r4, r7
 800e7a2:	e7e0      	b.n	800e766 <_realloc_r+0x1e>

0800e7a4 <fiprintf>:
 800e7a4:	b40e      	push	{r1, r2, r3}
 800e7a6:	b503      	push	{r0, r1, lr}
 800e7a8:	4601      	mov	r1, r0
 800e7aa:	ab03      	add	r3, sp, #12
 800e7ac:	4805      	ldr	r0, [pc, #20]	@ (800e7c4 <fiprintf+0x20>)
 800e7ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7b2:	6800      	ldr	r0, [r0, #0]
 800e7b4:	9301      	str	r3, [sp, #4]
 800e7b6:	f000 f83f 	bl	800e838 <_vfiprintf_r>
 800e7ba:	b002      	add	sp, #8
 800e7bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e7c0:	b003      	add	sp, #12
 800e7c2:	4770      	bx	lr
 800e7c4:	2000019c 	.word	0x2000019c

0800e7c8 <abort>:
 800e7c8:	b508      	push	{r3, lr}
 800e7ca:	2006      	movs	r0, #6
 800e7cc:	f000 fa08 	bl	800ebe0 <raise>
 800e7d0:	2001      	movs	r0, #1
 800e7d2:	f7f5 fffd 	bl	80047d0 <_exit>

0800e7d6 <_malloc_usable_size_r>:
 800e7d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e7da:	1f18      	subs	r0, r3, #4
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	bfbc      	itt	lt
 800e7e0:	580b      	ldrlt	r3, [r1, r0]
 800e7e2:	18c0      	addlt	r0, r0, r3
 800e7e4:	4770      	bx	lr

0800e7e6 <__sfputc_r>:
 800e7e6:	6893      	ldr	r3, [r2, #8]
 800e7e8:	3b01      	subs	r3, #1
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	b410      	push	{r4}
 800e7ee:	6093      	str	r3, [r2, #8]
 800e7f0:	da08      	bge.n	800e804 <__sfputc_r+0x1e>
 800e7f2:	6994      	ldr	r4, [r2, #24]
 800e7f4:	42a3      	cmp	r3, r4
 800e7f6:	db01      	blt.n	800e7fc <__sfputc_r+0x16>
 800e7f8:	290a      	cmp	r1, #10
 800e7fa:	d103      	bne.n	800e804 <__sfputc_r+0x1e>
 800e7fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e800:	f000 b932 	b.w	800ea68 <__swbuf_r>
 800e804:	6813      	ldr	r3, [r2, #0]
 800e806:	1c58      	adds	r0, r3, #1
 800e808:	6010      	str	r0, [r2, #0]
 800e80a:	7019      	strb	r1, [r3, #0]
 800e80c:	4608      	mov	r0, r1
 800e80e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e812:	4770      	bx	lr

0800e814 <__sfputs_r>:
 800e814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e816:	4606      	mov	r6, r0
 800e818:	460f      	mov	r7, r1
 800e81a:	4614      	mov	r4, r2
 800e81c:	18d5      	adds	r5, r2, r3
 800e81e:	42ac      	cmp	r4, r5
 800e820:	d101      	bne.n	800e826 <__sfputs_r+0x12>
 800e822:	2000      	movs	r0, #0
 800e824:	e007      	b.n	800e836 <__sfputs_r+0x22>
 800e826:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e82a:	463a      	mov	r2, r7
 800e82c:	4630      	mov	r0, r6
 800e82e:	f7ff ffda 	bl	800e7e6 <__sfputc_r>
 800e832:	1c43      	adds	r3, r0, #1
 800e834:	d1f3      	bne.n	800e81e <__sfputs_r+0xa>
 800e836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e838 <_vfiprintf_r>:
 800e838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e83c:	460d      	mov	r5, r1
 800e83e:	b09d      	sub	sp, #116	@ 0x74
 800e840:	4614      	mov	r4, r2
 800e842:	4698      	mov	r8, r3
 800e844:	4606      	mov	r6, r0
 800e846:	b118      	cbz	r0, 800e850 <_vfiprintf_r+0x18>
 800e848:	6a03      	ldr	r3, [r0, #32]
 800e84a:	b90b      	cbnz	r3, 800e850 <_vfiprintf_r+0x18>
 800e84c:	f7fc fa84 	bl	800ad58 <__sinit>
 800e850:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e852:	07d9      	lsls	r1, r3, #31
 800e854:	d405      	bmi.n	800e862 <_vfiprintf_r+0x2a>
 800e856:	89ab      	ldrh	r3, [r5, #12]
 800e858:	059a      	lsls	r2, r3, #22
 800e85a:	d402      	bmi.n	800e862 <_vfiprintf_r+0x2a>
 800e85c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e85e:	f7f6 f8a8 	bl	80049b2 <__retarget_lock_acquire_recursive>
 800e862:	89ab      	ldrh	r3, [r5, #12]
 800e864:	071b      	lsls	r3, r3, #28
 800e866:	d501      	bpl.n	800e86c <_vfiprintf_r+0x34>
 800e868:	692b      	ldr	r3, [r5, #16]
 800e86a:	b99b      	cbnz	r3, 800e894 <_vfiprintf_r+0x5c>
 800e86c:	4629      	mov	r1, r5
 800e86e:	4630      	mov	r0, r6
 800e870:	f000 f938 	bl	800eae4 <__swsetup_r>
 800e874:	b170      	cbz	r0, 800e894 <_vfiprintf_r+0x5c>
 800e876:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e878:	07dc      	lsls	r4, r3, #31
 800e87a:	d504      	bpl.n	800e886 <_vfiprintf_r+0x4e>
 800e87c:	f04f 30ff 	mov.w	r0, #4294967295
 800e880:	b01d      	add	sp, #116	@ 0x74
 800e882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e886:	89ab      	ldrh	r3, [r5, #12]
 800e888:	0598      	lsls	r0, r3, #22
 800e88a:	d4f7      	bmi.n	800e87c <_vfiprintf_r+0x44>
 800e88c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e88e:	f7f6 f89c 	bl	80049ca <__retarget_lock_release_recursive>
 800e892:	e7f3      	b.n	800e87c <_vfiprintf_r+0x44>
 800e894:	2300      	movs	r3, #0
 800e896:	9309      	str	r3, [sp, #36]	@ 0x24
 800e898:	2320      	movs	r3, #32
 800e89a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e89e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e8a2:	2330      	movs	r3, #48	@ 0x30
 800e8a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ea54 <_vfiprintf_r+0x21c>
 800e8a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e8ac:	f04f 0901 	mov.w	r9, #1
 800e8b0:	4623      	mov	r3, r4
 800e8b2:	469a      	mov	sl, r3
 800e8b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8b8:	b10a      	cbz	r2, 800e8be <_vfiprintf_r+0x86>
 800e8ba:	2a25      	cmp	r2, #37	@ 0x25
 800e8bc:	d1f9      	bne.n	800e8b2 <_vfiprintf_r+0x7a>
 800e8be:	ebba 0b04 	subs.w	fp, sl, r4
 800e8c2:	d00b      	beq.n	800e8dc <_vfiprintf_r+0xa4>
 800e8c4:	465b      	mov	r3, fp
 800e8c6:	4622      	mov	r2, r4
 800e8c8:	4629      	mov	r1, r5
 800e8ca:	4630      	mov	r0, r6
 800e8cc:	f7ff ffa2 	bl	800e814 <__sfputs_r>
 800e8d0:	3001      	adds	r0, #1
 800e8d2:	f000 80a7 	beq.w	800ea24 <_vfiprintf_r+0x1ec>
 800e8d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e8d8:	445a      	add	r2, fp
 800e8da:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8dc:	f89a 3000 	ldrb.w	r3, [sl]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	f000 809f 	beq.w	800ea24 <_vfiprintf_r+0x1ec>
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e8ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8f0:	f10a 0a01 	add.w	sl, sl, #1
 800e8f4:	9304      	str	r3, [sp, #16]
 800e8f6:	9307      	str	r3, [sp, #28]
 800e8f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e8fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800e8fe:	4654      	mov	r4, sl
 800e900:	2205      	movs	r2, #5
 800e902:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e906:	4853      	ldr	r0, [pc, #332]	@ (800ea54 <_vfiprintf_r+0x21c>)
 800e908:	f7f1 fc72 	bl	80001f0 <memchr>
 800e90c:	9a04      	ldr	r2, [sp, #16]
 800e90e:	b9d8      	cbnz	r0, 800e948 <_vfiprintf_r+0x110>
 800e910:	06d1      	lsls	r1, r2, #27
 800e912:	bf44      	itt	mi
 800e914:	2320      	movmi	r3, #32
 800e916:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e91a:	0713      	lsls	r3, r2, #28
 800e91c:	bf44      	itt	mi
 800e91e:	232b      	movmi	r3, #43	@ 0x2b
 800e920:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e924:	f89a 3000 	ldrb.w	r3, [sl]
 800e928:	2b2a      	cmp	r3, #42	@ 0x2a
 800e92a:	d015      	beq.n	800e958 <_vfiprintf_r+0x120>
 800e92c:	9a07      	ldr	r2, [sp, #28]
 800e92e:	4654      	mov	r4, sl
 800e930:	2000      	movs	r0, #0
 800e932:	f04f 0c0a 	mov.w	ip, #10
 800e936:	4621      	mov	r1, r4
 800e938:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e93c:	3b30      	subs	r3, #48	@ 0x30
 800e93e:	2b09      	cmp	r3, #9
 800e940:	d94b      	bls.n	800e9da <_vfiprintf_r+0x1a2>
 800e942:	b1b0      	cbz	r0, 800e972 <_vfiprintf_r+0x13a>
 800e944:	9207      	str	r2, [sp, #28]
 800e946:	e014      	b.n	800e972 <_vfiprintf_r+0x13a>
 800e948:	eba0 0308 	sub.w	r3, r0, r8
 800e94c:	fa09 f303 	lsl.w	r3, r9, r3
 800e950:	4313      	orrs	r3, r2
 800e952:	9304      	str	r3, [sp, #16]
 800e954:	46a2      	mov	sl, r4
 800e956:	e7d2      	b.n	800e8fe <_vfiprintf_r+0xc6>
 800e958:	9b03      	ldr	r3, [sp, #12]
 800e95a:	1d19      	adds	r1, r3, #4
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	9103      	str	r1, [sp, #12]
 800e960:	2b00      	cmp	r3, #0
 800e962:	bfbb      	ittet	lt
 800e964:	425b      	neglt	r3, r3
 800e966:	f042 0202 	orrlt.w	r2, r2, #2
 800e96a:	9307      	strge	r3, [sp, #28]
 800e96c:	9307      	strlt	r3, [sp, #28]
 800e96e:	bfb8      	it	lt
 800e970:	9204      	strlt	r2, [sp, #16]
 800e972:	7823      	ldrb	r3, [r4, #0]
 800e974:	2b2e      	cmp	r3, #46	@ 0x2e
 800e976:	d10a      	bne.n	800e98e <_vfiprintf_r+0x156>
 800e978:	7863      	ldrb	r3, [r4, #1]
 800e97a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e97c:	d132      	bne.n	800e9e4 <_vfiprintf_r+0x1ac>
 800e97e:	9b03      	ldr	r3, [sp, #12]
 800e980:	1d1a      	adds	r2, r3, #4
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	9203      	str	r2, [sp, #12]
 800e986:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e98a:	3402      	adds	r4, #2
 800e98c:	9305      	str	r3, [sp, #20]
 800e98e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ea64 <_vfiprintf_r+0x22c>
 800e992:	7821      	ldrb	r1, [r4, #0]
 800e994:	2203      	movs	r2, #3
 800e996:	4650      	mov	r0, sl
 800e998:	f7f1 fc2a 	bl	80001f0 <memchr>
 800e99c:	b138      	cbz	r0, 800e9ae <_vfiprintf_r+0x176>
 800e99e:	9b04      	ldr	r3, [sp, #16]
 800e9a0:	eba0 000a 	sub.w	r0, r0, sl
 800e9a4:	2240      	movs	r2, #64	@ 0x40
 800e9a6:	4082      	lsls	r2, r0
 800e9a8:	4313      	orrs	r3, r2
 800e9aa:	3401      	adds	r4, #1
 800e9ac:	9304      	str	r3, [sp, #16]
 800e9ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9b2:	4829      	ldr	r0, [pc, #164]	@ (800ea58 <_vfiprintf_r+0x220>)
 800e9b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e9b8:	2206      	movs	r2, #6
 800e9ba:	f7f1 fc19 	bl	80001f0 <memchr>
 800e9be:	2800      	cmp	r0, #0
 800e9c0:	d03f      	beq.n	800ea42 <_vfiprintf_r+0x20a>
 800e9c2:	4b26      	ldr	r3, [pc, #152]	@ (800ea5c <_vfiprintf_r+0x224>)
 800e9c4:	bb1b      	cbnz	r3, 800ea0e <_vfiprintf_r+0x1d6>
 800e9c6:	9b03      	ldr	r3, [sp, #12]
 800e9c8:	3307      	adds	r3, #7
 800e9ca:	f023 0307 	bic.w	r3, r3, #7
 800e9ce:	3308      	adds	r3, #8
 800e9d0:	9303      	str	r3, [sp, #12]
 800e9d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9d4:	443b      	add	r3, r7
 800e9d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9d8:	e76a      	b.n	800e8b0 <_vfiprintf_r+0x78>
 800e9da:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9de:	460c      	mov	r4, r1
 800e9e0:	2001      	movs	r0, #1
 800e9e2:	e7a8      	b.n	800e936 <_vfiprintf_r+0xfe>
 800e9e4:	2300      	movs	r3, #0
 800e9e6:	3401      	adds	r4, #1
 800e9e8:	9305      	str	r3, [sp, #20]
 800e9ea:	4619      	mov	r1, r3
 800e9ec:	f04f 0c0a 	mov.w	ip, #10
 800e9f0:	4620      	mov	r0, r4
 800e9f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9f6:	3a30      	subs	r2, #48	@ 0x30
 800e9f8:	2a09      	cmp	r2, #9
 800e9fa:	d903      	bls.n	800ea04 <_vfiprintf_r+0x1cc>
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d0c6      	beq.n	800e98e <_vfiprintf_r+0x156>
 800ea00:	9105      	str	r1, [sp, #20]
 800ea02:	e7c4      	b.n	800e98e <_vfiprintf_r+0x156>
 800ea04:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea08:	4604      	mov	r4, r0
 800ea0a:	2301      	movs	r3, #1
 800ea0c:	e7f0      	b.n	800e9f0 <_vfiprintf_r+0x1b8>
 800ea0e:	ab03      	add	r3, sp, #12
 800ea10:	9300      	str	r3, [sp, #0]
 800ea12:	462a      	mov	r2, r5
 800ea14:	4b12      	ldr	r3, [pc, #72]	@ (800ea60 <_vfiprintf_r+0x228>)
 800ea16:	a904      	add	r1, sp, #16
 800ea18:	4630      	mov	r0, r6
 800ea1a:	f7fb fb45 	bl	800a0a8 <_printf_float>
 800ea1e:	4607      	mov	r7, r0
 800ea20:	1c78      	adds	r0, r7, #1
 800ea22:	d1d6      	bne.n	800e9d2 <_vfiprintf_r+0x19a>
 800ea24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea26:	07d9      	lsls	r1, r3, #31
 800ea28:	d405      	bmi.n	800ea36 <_vfiprintf_r+0x1fe>
 800ea2a:	89ab      	ldrh	r3, [r5, #12]
 800ea2c:	059a      	lsls	r2, r3, #22
 800ea2e:	d402      	bmi.n	800ea36 <_vfiprintf_r+0x1fe>
 800ea30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea32:	f7f5 ffca 	bl	80049ca <__retarget_lock_release_recursive>
 800ea36:	89ab      	ldrh	r3, [r5, #12]
 800ea38:	065b      	lsls	r3, r3, #25
 800ea3a:	f53f af1f 	bmi.w	800e87c <_vfiprintf_r+0x44>
 800ea3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea40:	e71e      	b.n	800e880 <_vfiprintf_r+0x48>
 800ea42:	ab03      	add	r3, sp, #12
 800ea44:	9300      	str	r3, [sp, #0]
 800ea46:	462a      	mov	r2, r5
 800ea48:	4b05      	ldr	r3, [pc, #20]	@ (800ea60 <_vfiprintf_r+0x228>)
 800ea4a:	a904      	add	r1, sp, #16
 800ea4c:	4630      	mov	r0, r6
 800ea4e:	f7fb fdc3 	bl	800a5d8 <_printf_i>
 800ea52:	e7e4      	b.n	800ea1e <_vfiprintf_r+0x1e6>
 800ea54:	08010c60 	.word	0x08010c60
 800ea58:	08010c6a 	.word	0x08010c6a
 800ea5c:	0800a0a9 	.word	0x0800a0a9
 800ea60:	0800e815 	.word	0x0800e815
 800ea64:	08010c66 	.word	0x08010c66

0800ea68 <__swbuf_r>:
 800ea68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea6a:	460e      	mov	r6, r1
 800ea6c:	4614      	mov	r4, r2
 800ea6e:	4605      	mov	r5, r0
 800ea70:	b118      	cbz	r0, 800ea7a <__swbuf_r+0x12>
 800ea72:	6a03      	ldr	r3, [r0, #32]
 800ea74:	b90b      	cbnz	r3, 800ea7a <__swbuf_r+0x12>
 800ea76:	f7fc f96f 	bl	800ad58 <__sinit>
 800ea7a:	69a3      	ldr	r3, [r4, #24]
 800ea7c:	60a3      	str	r3, [r4, #8]
 800ea7e:	89a3      	ldrh	r3, [r4, #12]
 800ea80:	071a      	lsls	r2, r3, #28
 800ea82:	d501      	bpl.n	800ea88 <__swbuf_r+0x20>
 800ea84:	6923      	ldr	r3, [r4, #16]
 800ea86:	b943      	cbnz	r3, 800ea9a <__swbuf_r+0x32>
 800ea88:	4621      	mov	r1, r4
 800ea8a:	4628      	mov	r0, r5
 800ea8c:	f000 f82a 	bl	800eae4 <__swsetup_r>
 800ea90:	b118      	cbz	r0, 800ea9a <__swbuf_r+0x32>
 800ea92:	f04f 37ff 	mov.w	r7, #4294967295
 800ea96:	4638      	mov	r0, r7
 800ea98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea9a:	6823      	ldr	r3, [r4, #0]
 800ea9c:	6922      	ldr	r2, [r4, #16]
 800ea9e:	1a98      	subs	r0, r3, r2
 800eaa0:	6963      	ldr	r3, [r4, #20]
 800eaa2:	b2f6      	uxtb	r6, r6
 800eaa4:	4283      	cmp	r3, r0
 800eaa6:	4637      	mov	r7, r6
 800eaa8:	dc05      	bgt.n	800eab6 <__swbuf_r+0x4e>
 800eaaa:	4621      	mov	r1, r4
 800eaac:	4628      	mov	r0, r5
 800eaae:	f7ff fd53 	bl	800e558 <_fflush_r>
 800eab2:	2800      	cmp	r0, #0
 800eab4:	d1ed      	bne.n	800ea92 <__swbuf_r+0x2a>
 800eab6:	68a3      	ldr	r3, [r4, #8]
 800eab8:	3b01      	subs	r3, #1
 800eaba:	60a3      	str	r3, [r4, #8]
 800eabc:	6823      	ldr	r3, [r4, #0]
 800eabe:	1c5a      	adds	r2, r3, #1
 800eac0:	6022      	str	r2, [r4, #0]
 800eac2:	701e      	strb	r6, [r3, #0]
 800eac4:	6962      	ldr	r2, [r4, #20]
 800eac6:	1c43      	adds	r3, r0, #1
 800eac8:	429a      	cmp	r2, r3
 800eaca:	d004      	beq.n	800ead6 <__swbuf_r+0x6e>
 800eacc:	89a3      	ldrh	r3, [r4, #12]
 800eace:	07db      	lsls	r3, r3, #31
 800ead0:	d5e1      	bpl.n	800ea96 <__swbuf_r+0x2e>
 800ead2:	2e0a      	cmp	r6, #10
 800ead4:	d1df      	bne.n	800ea96 <__swbuf_r+0x2e>
 800ead6:	4621      	mov	r1, r4
 800ead8:	4628      	mov	r0, r5
 800eada:	f7ff fd3d 	bl	800e558 <_fflush_r>
 800eade:	2800      	cmp	r0, #0
 800eae0:	d0d9      	beq.n	800ea96 <__swbuf_r+0x2e>
 800eae2:	e7d6      	b.n	800ea92 <__swbuf_r+0x2a>

0800eae4 <__swsetup_r>:
 800eae4:	b538      	push	{r3, r4, r5, lr}
 800eae6:	4b29      	ldr	r3, [pc, #164]	@ (800eb8c <__swsetup_r+0xa8>)
 800eae8:	4605      	mov	r5, r0
 800eaea:	6818      	ldr	r0, [r3, #0]
 800eaec:	460c      	mov	r4, r1
 800eaee:	b118      	cbz	r0, 800eaf8 <__swsetup_r+0x14>
 800eaf0:	6a03      	ldr	r3, [r0, #32]
 800eaf2:	b90b      	cbnz	r3, 800eaf8 <__swsetup_r+0x14>
 800eaf4:	f7fc f930 	bl	800ad58 <__sinit>
 800eaf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eafc:	0719      	lsls	r1, r3, #28
 800eafe:	d422      	bmi.n	800eb46 <__swsetup_r+0x62>
 800eb00:	06da      	lsls	r2, r3, #27
 800eb02:	d407      	bmi.n	800eb14 <__swsetup_r+0x30>
 800eb04:	2209      	movs	r2, #9
 800eb06:	602a      	str	r2, [r5, #0]
 800eb08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb0c:	81a3      	strh	r3, [r4, #12]
 800eb0e:	f04f 30ff 	mov.w	r0, #4294967295
 800eb12:	e033      	b.n	800eb7c <__swsetup_r+0x98>
 800eb14:	0758      	lsls	r0, r3, #29
 800eb16:	d512      	bpl.n	800eb3e <__swsetup_r+0x5a>
 800eb18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eb1a:	b141      	cbz	r1, 800eb2e <__swsetup_r+0x4a>
 800eb1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb20:	4299      	cmp	r1, r3
 800eb22:	d002      	beq.n	800eb2a <__swsetup_r+0x46>
 800eb24:	4628      	mov	r0, r5
 800eb26:	f7fd ff0f 	bl	800c948 <_free_r>
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb2e:	89a3      	ldrh	r3, [r4, #12]
 800eb30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800eb34:	81a3      	strh	r3, [r4, #12]
 800eb36:	2300      	movs	r3, #0
 800eb38:	6063      	str	r3, [r4, #4]
 800eb3a:	6923      	ldr	r3, [r4, #16]
 800eb3c:	6023      	str	r3, [r4, #0]
 800eb3e:	89a3      	ldrh	r3, [r4, #12]
 800eb40:	f043 0308 	orr.w	r3, r3, #8
 800eb44:	81a3      	strh	r3, [r4, #12]
 800eb46:	6923      	ldr	r3, [r4, #16]
 800eb48:	b94b      	cbnz	r3, 800eb5e <__swsetup_r+0x7a>
 800eb4a:	89a3      	ldrh	r3, [r4, #12]
 800eb4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800eb50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eb54:	d003      	beq.n	800eb5e <__swsetup_r+0x7a>
 800eb56:	4621      	mov	r1, r4
 800eb58:	4628      	mov	r0, r5
 800eb5a:	f000 f883 	bl	800ec64 <__smakebuf_r>
 800eb5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb62:	f013 0201 	ands.w	r2, r3, #1
 800eb66:	d00a      	beq.n	800eb7e <__swsetup_r+0x9a>
 800eb68:	2200      	movs	r2, #0
 800eb6a:	60a2      	str	r2, [r4, #8]
 800eb6c:	6962      	ldr	r2, [r4, #20]
 800eb6e:	4252      	negs	r2, r2
 800eb70:	61a2      	str	r2, [r4, #24]
 800eb72:	6922      	ldr	r2, [r4, #16]
 800eb74:	b942      	cbnz	r2, 800eb88 <__swsetup_r+0xa4>
 800eb76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800eb7a:	d1c5      	bne.n	800eb08 <__swsetup_r+0x24>
 800eb7c:	bd38      	pop	{r3, r4, r5, pc}
 800eb7e:	0799      	lsls	r1, r3, #30
 800eb80:	bf58      	it	pl
 800eb82:	6962      	ldrpl	r2, [r4, #20]
 800eb84:	60a2      	str	r2, [r4, #8]
 800eb86:	e7f4      	b.n	800eb72 <__swsetup_r+0x8e>
 800eb88:	2000      	movs	r0, #0
 800eb8a:	e7f7      	b.n	800eb7c <__swsetup_r+0x98>
 800eb8c:	2000019c 	.word	0x2000019c

0800eb90 <_raise_r>:
 800eb90:	291f      	cmp	r1, #31
 800eb92:	b538      	push	{r3, r4, r5, lr}
 800eb94:	4605      	mov	r5, r0
 800eb96:	460c      	mov	r4, r1
 800eb98:	d904      	bls.n	800eba4 <_raise_r+0x14>
 800eb9a:	2316      	movs	r3, #22
 800eb9c:	6003      	str	r3, [r0, #0]
 800eb9e:	f04f 30ff 	mov.w	r0, #4294967295
 800eba2:	bd38      	pop	{r3, r4, r5, pc}
 800eba4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800eba6:	b112      	cbz	r2, 800ebae <_raise_r+0x1e>
 800eba8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ebac:	b94b      	cbnz	r3, 800ebc2 <_raise_r+0x32>
 800ebae:	4628      	mov	r0, r5
 800ebb0:	f000 f830 	bl	800ec14 <_getpid_r>
 800ebb4:	4622      	mov	r2, r4
 800ebb6:	4601      	mov	r1, r0
 800ebb8:	4628      	mov	r0, r5
 800ebba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ebbe:	f000 b817 	b.w	800ebf0 <_kill_r>
 800ebc2:	2b01      	cmp	r3, #1
 800ebc4:	d00a      	beq.n	800ebdc <_raise_r+0x4c>
 800ebc6:	1c59      	adds	r1, r3, #1
 800ebc8:	d103      	bne.n	800ebd2 <_raise_r+0x42>
 800ebca:	2316      	movs	r3, #22
 800ebcc:	6003      	str	r3, [r0, #0]
 800ebce:	2001      	movs	r0, #1
 800ebd0:	e7e7      	b.n	800eba2 <_raise_r+0x12>
 800ebd2:	2100      	movs	r1, #0
 800ebd4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ebd8:	4620      	mov	r0, r4
 800ebda:	4798      	blx	r3
 800ebdc:	2000      	movs	r0, #0
 800ebde:	e7e0      	b.n	800eba2 <_raise_r+0x12>

0800ebe0 <raise>:
 800ebe0:	4b02      	ldr	r3, [pc, #8]	@ (800ebec <raise+0xc>)
 800ebe2:	4601      	mov	r1, r0
 800ebe4:	6818      	ldr	r0, [r3, #0]
 800ebe6:	f7ff bfd3 	b.w	800eb90 <_raise_r>
 800ebea:	bf00      	nop
 800ebec:	2000019c 	.word	0x2000019c

0800ebf0 <_kill_r>:
 800ebf0:	b538      	push	{r3, r4, r5, lr}
 800ebf2:	4d07      	ldr	r5, [pc, #28]	@ (800ec10 <_kill_r+0x20>)
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	4604      	mov	r4, r0
 800ebf8:	4608      	mov	r0, r1
 800ebfa:	4611      	mov	r1, r2
 800ebfc:	602b      	str	r3, [r5, #0]
 800ebfe:	f7f5 fddf 	bl	80047c0 <_kill>
 800ec02:	1c43      	adds	r3, r0, #1
 800ec04:	d102      	bne.n	800ec0c <_kill_r+0x1c>
 800ec06:	682b      	ldr	r3, [r5, #0]
 800ec08:	b103      	cbz	r3, 800ec0c <_kill_r+0x1c>
 800ec0a:	6023      	str	r3, [r4, #0]
 800ec0c:	bd38      	pop	{r3, r4, r5, pc}
 800ec0e:	bf00      	nop
 800ec10:	20009958 	.word	0x20009958

0800ec14 <_getpid_r>:
 800ec14:	f7f5 bdd2 	b.w	80047bc <_getpid>

0800ec18 <__swhatbuf_r>:
 800ec18:	b570      	push	{r4, r5, r6, lr}
 800ec1a:	460c      	mov	r4, r1
 800ec1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec20:	2900      	cmp	r1, #0
 800ec22:	b096      	sub	sp, #88	@ 0x58
 800ec24:	4615      	mov	r5, r2
 800ec26:	461e      	mov	r6, r3
 800ec28:	da0d      	bge.n	800ec46 <__swhatbuf_r+0x2e>
 800ec2a:	89a3      	ldrh	r3, [r4, #12]
 800ec2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ec30:	f04f 0100 	mov.w	r1, #0
 800ec34:	bf14      	ite	ne
 800ec36:	2340      	movne	r3, #64	@ 0x40
 800ec38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ec3c:	2000      	movs	r0, #0
 800ec3e:	6031      	str	r1, [r6, #0]
 800ec40:	602b      	str	r3, [r5, #0]
 800ec42:	b016      	add	sp, #88	@ 0x58
 800ec44:	bd70      	pop	{r4, r5, r6, pc}
 800ec46:	466a      	mov	r2, sp
 800ec48:	f000 f848 	bl	800ecdc <_fstat_r>
 800ec4c:	2800      	cmp	r0, #0
 800ec4e:	dbec      	blt.n	800ec2a <__swhatbuf_r+0x12>
 800ec50:	9901      	ldr	r1, [sp, #4]
 800ec52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ec56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ec5a:	4259      	negs	r1, r3
 800ec5c:	4159      	adcs	r1, r3
 800ec5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ec62:	e7eb      	b.n	800ec3c <__swhatbuf_r+0x24>

0800ec64 <__smakebuf_r>:
 800ec64:	898b      	ldrh	r3, [r1, #12]
 800ec66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec68:	079d      	lsls	r5, r3, #30
 800ec6a:	4606      	mov	r6, r0
 800ec6c:	460c      	mov	r4, r1
 800ec6e:	d507      	bpl.n	800ec80 <__smakebuf_r+0x1c>
 800ec70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ec74:	6023      	str	r3, [r4, #0]
 800ec76:	6123      	str	r3, [r4, #16]
 800ec78:	2301      	movs	r3, #1
 800ec7a:	6163      	str	r3, [r4, #20]
 800ec7c:	b003      	add	sp, #12
 800ec7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec80:	ab01      	add	r3, sp, #4
 800ec82:	466a      	mov	r2, sp
 800ec84:	f7ff ffc8 	bl	800ec18 <__swhatbuf_r>
 800ec88:	9f00      	ldr	r7, [sp, #0]
 800ec8a:	4605      	mov	r5, r0
 800ec8c:	4639      	mov	r1, r7
 800ec8e:	4630      	mov	r0, r6
 800ec90:	f7fa fa4e 	bl	8009130 <_malloc_r>
 800ec94:	b948      	cbnz	r0, 800ecaa <__smakebuf_r+0x46>
 800ec96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec9a:	059a      	lsls	r2, r3, #22
 800ec9c:	d4ee      	bmi.n	800ec7c <__smakebuf_r+0x18>
 800ec9e:	f023 0303 	bic.w	r3, r3, #3
 800eca2:	f043 0302 	orr.w	r3, r3, #2
 800eca6:	81a3      	strh	r3, [r4, #12]
 800eca8:	e7e2      	b.n	800ec70 <__smakebuf_r+0xc>
 800ecaa:	89a3      	ldrh	r3, [r4, #12]
 800ecac:	6020      	str	r0, [r4, #0]
 800ecae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecb2:	81a3      	strh	r3, [r4, #12]
 800ecb4:	9b01      	ldr	r3, [sp, #4]
 800ecb6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ecba:	b15b      	cbz	r3, 800ecd4 <__smakebuf_r+0x70>
 800ecbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ecc0:	4630      	mov	r0, r6
 800ecc2:	f000 f81d 	bl	800ed00 <_isatty_r>
 800ecc6:	b128      	cbz	r0, 800ecd4 <__smakebuf_r+0x70>
 800ecc8:	89a3      	ldrh	r3, [r4, #12]
 800ecca:	f023 0303 	bic.w	r3, r3, #3
 800ecce:	f043 0301 	orr.w	r3, r3, #1
 800ecd2:	81a3      	strh	r3, [r4, #12]
 800ecd4:	89a3      	ldrh	r3, [r4, #12]
 800ecd6:	431d      	orrs	r5, r3
 800ecd8:	81a5      	strh	r5, [r4, #12]
 800ecda:	e7cf      	b.n	800ec7c <__smakebuf_r+0x18>

0800ecdc <_fstat_r>:
 800ecdc:	b538      	push	{r3, r4, r5, lr}
 800ecde:	4d07      	ldr	r5, [pc, #28]	@ (800ecfc <_fstat_r+0x20>)
 800ece0:	2300      	movs	r3, #0
 800ece2:	4604      	mov	r4, r0
 800ece4:	4608      	mov	r0, r1
 800ece6:	4611      	mov	r1, r2
 800ece8:	602b      	str	r3, [r5, #0]
 800ecea:	f7f5 fd96 	bl	800481a <_fstat>
 800ecee:	1c43      	adds	r3, r0, #1
 800ecf0:	d102      	bne.n	800ecf8 <_fstat_r+0x1c>
 800ecf2:	682b      	ldr	r3, [r5, #0]
 800ecf4:	b103      	cbz	r3, 800ecf8 <_fstat_r+0x1c>
 800ecf6:	6023      	str	r3, [r4, #0]
 800ecf8:	bd38      	pop	{r3, r4, r5, pc}
 800ecfa:	bf00      	nop
 800ecfc:	20009958 	.word	0x20009958

0800ed00 <_isatty_r>:
 800ed00:	b538      	push	{r3, r4, r5, lr}
 800ed02:	4d06      	ldr	r5, [pc, #24]	@ (800ed1c <_isatty_r+0x1c>)
 800ed04:	2300      	movs	r3, #0
 800ed06:	4604      	mov	r4, r0
 800ed08:	4608      	mov	r0, r1
 800ed0a:	602b      	str	r3, [r5, #0]
 800ed0c:	f7f5 fd8a 	bl	8004824 <_isatty>
 800ed10:	1c43      	adds	r3, r0, #1
 800ed12:	d102      	bne.n	800ed1a <_isatty_r+0x1a>
 800ed14:	682b      	ldr	r3, [r5, #0]
 800ed16:	b103      	cbz	r3, 800ed1a <_isatty_r+0x1a>
 800ed18:	6023      	str	r3, [r4, #0]
 800ed1a:	bd38      	pop	{r3, r4, r5, pc}
 800ed1c:	20009958 	.word	0x20009958

0800ed20 <round>:
 800ed20:	ec51 0b10 	vmov	r0, r1, d0
 800ed24:	b570      	push	{r4, r5, r6, lr}
 800ed26:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800ed2a:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800ed2e:	2a13      	cmp	r2, #19
 800ed30:	460b      	mov	r3, r1
 800ed32:	4605      	mov	r5, r0
 800ed34:	dc1b      	bgt.n	800ed6e <round+0x4e>
 800ed36:	2a00      	cmp	r2, #0
 800ed38:	da0b      	bge.n	800ed52 <round+0x32>
 800ed3a:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800ed3e:	3201      	adds	r2, #1
 800ed40:	bf04      	itt	eq
 800ed42:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800ed46:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	4619      	mov	r1, r3
 800ed4e:	4610      	mov	r0, r2
 800ed50:	e015      	b.n	800ed7e <round+0x5e>
 800ed52:	4c15      	ldr	r4, [pc, #84]	@ (800eda8 <round+0x88>)
 800ed54:	4114      	asrs	r4, r2
 800ed56:	ea04 0601 	and.w	r6, r4, r1
 800ed5a:	4306      	orrs	r6, r0
 800ed5c:	d00f      	beq.n	800ed7e <round+0x5e>
 800ed5e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800ed62:	fa41 f202 	asr.w	r2, r1, r2
 800ed66:	4413      	add	r3, r2
 800ed68:	ea23 0304 	bic.w	r3, r3, r4
 800ed6c:	e7ed      	b.n	800ed4a <round+0x2a>
 800ed6e:	2a33      	cmp	r2, #51	@ 0x33
 800ed70:	dd08      	ble.n	800ed84 <round+0x64>
 800ed72:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800ed76:	d102      	bne.n	800ed7e <round+0x5e>
 800ed78:	4602      	mov	r2, r0
 800ed7a:	f7f1 fa97 	bl	80002ac <__adddf3>
 800ed7e:	ec41 0b10 	vmov	d0, r0, r1
 800ed82:	bd70      	pop	{r4, r5, r6, pc}
 800ed84:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800ed88:	f04f 34ff 	mov.w	r4, #4294967295
 800ed8c:	40f4      	lsrs	r4, r6
 800ed8e:	4204      	tst	r4, r0
 800ed90:	d0f5      	beq.n	800ed7e <round+0x5e>
 800ed92:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800ed96:	2201      	movs	r2, #1
 800ed98:	408a      	lsls	r2, r1
 800ed9a:	1952      	adds	r2, r2, r5
 800ed9c:	bf28      	it	cs
 800ed9e:	3301      	addcs	r3, #1
 800eda0:	ea22 0204 	bic.w	r2, r2, r4
 800eda4:	e7d2      	b.n	800ed4c <round+0x2c>
 800eda6:	bf00      	nop
 800eda8:	000fffff 	.word	0x000fffff

0800edac <_init>:
 800edac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edae:	bf00      	nop
 800edb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800edb2:	bc08      	pop	{r3}
 800edb4:	469e      	mov	lr, r3
 800edb6:	4770      	bx	lr

0800edb8 <_fini>:
 800edb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edba:	bf00      	nop
 800edbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800edbe:	bc08      	pop	{r3}
 800edc0:	469e      	mov	lr, r3
 800edc2:	4770      	bx	lr
