0.6
2018.3
Dec  7 2018
00:33:28
D:/MyWorkSpace/ZYNQ/FPGA/key/key.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sim_1/new/tb_top.v,1594995306,verilog,,,,tb_top_key_add_sub,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sources_1/new/ctrl_led.v,1594993593,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sources_1/new/key_input_debounce.v,,ctrl_led,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sources_1/new/key_input_debounce.v,1594996797,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sources_1/new/top_key_add_sub.v,,key_input_debounce,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sources_1/new/top_key_add_sub.v,1594993977,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sim_1/new/tb_top.v,,top_key_add_sub,,,,,,,,
