a0bcd3c0b8a5 ("EDAC/mce_amd: Decode MCA_STATUS in bit definition order")
3f4da372ec8e ("EDAC/mce_amd: Decode MCA_STATUS[Scrub] bit")
93ac57540e91 ("x86/mce: Use BIT_ULL(x) for bit mask definitions")
f3c0891c2fea ("EDAC, mce_amd: Get rid of most struct cpuinfo_x86 uses")
a6c14dce85e2 ("EDAC, mce_amd: Don't report poison bit on Fam15h, bank 4")
a884675b873a ("x86/MCE/AMD, EDAC: Handle reserved bank 4 on Fam17h properly")
5896820e0aa3 ("x86/mce/AMD, EDAC/mce_amd: Define and use tables for known SMCA IP types")
856095b1794b ("EDAC/mce_amd: Use SMCA prefix for error descriptions arrays")
b300e87300b6 ("EDAC/mce_amd: Print syndrome register value on SMCA systems")
db819d60f672 ("x86/mce: Add support for new MCA_SYND register")
a348ed83d9ef ("EDAC, mce_amd: Detect SMCA using X86_FEATURE_SMCA")
34102009580a ("x86/mce/AMD: Log Deferred Errors using SMCA MCA_DE{STAT,ADDR} registers")
d9d73fcc8784 ("x86/mce: Detect and use SMCA-specific msr_ops")
2cd3b5f9033f ("x86/mce: Clarify comments regarding deferred error")
8dd1e17a55b0 ("x86/mce/AMD: Fix logic to obtain block address")
be0aec23bf46 ("x86/mce/AMD, EDAC: Enable error decoding of Scalable MCA errors")
adc53f2e0ae2 ("x86/mce: Move MCx_CONFIG MSR definitions")
429893b16d35 ("x86/mce/AMD: Carve out threshold block preparation")
f57a1f3c14b9 ("x86/mce/AMD: Fix LVT offset configuration for thresholding")
bfbe0eeb769e ("x86/mce: Fix order of AMD MCE init function call")
