
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/Clock_2.v" into library work
Parsing module <clock_2>.
Analyzing Verilog file "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/auto_check_4.v" into library work
Parsing module <auto_check_4>.
Analyzing Verilog file "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/adder_checker_3.v" into library work
Parsing module <adder_checker_3>.
Analyzing Verilog file "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <clock_2>.

Elaborating module <adder_checker_3>.

Elaborating module <auto_check_4>.
WARNING:HDLCompiler:1127 - "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 78: Assignment to rst ignored, since the identifier is never used
WARNING:Xst:2972 - "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/mojo_top_0.v" line 38. All outputs of instance <reset_cond> of block <reset_conditioner_1> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/mojo_top_0.v" line 38: Output port <out> of the instance <reset_cond> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 78
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 78
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 78
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 78
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 78
    Found 1-bit tristate buffer for signal <avr_rx> created at line 78
    Summary:
	inferred   4 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <clock_2>.
    Related source file is "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/Clock_2.v".
    Found 26-bit register for signal <M_counter_q>.
    Found 26-bit adder for signal <M_counter_d> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <clock_2> synthesized.

Synthesizing Unit <adder_checker_3>.
    Related source file is "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/adder_checker_3.v".
    Found 2-bit register for signal <M_adder_q>.
    Found 2-bit adder for signal <n0019> created at line 25.
    Found 2-bit adder for signal <M_adder_d> created at line 25.
    Found 1-bit comparator not equal for signal <n0002> created at line 26
    Found 1-bit comparator not equal for signal <n0004> created at line 26
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <adder_checker_3> synthesized.

Synthesizing Unit <auto_check_4>.
    Related source file is "/home/tianlerk/mojo/50002MHP/work/planAhead/50002MHP/50002MHP.srcs/sources_1/imports/verilog/auto_check_4.v".
    Found 3-bit register for signal <M_output_counter_q>.
    Found 3-bit adder for signal <M_output_counter_d> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <auto_check_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 2
 26-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 3
 2-bit register                                        : 1
 26-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 2
 1-bit comparator not equal                            : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <auto_check_4>.
The following registers are absorbed into counter <M_output_counter_q>: 1 register on signal <M_output_counter_q>.
Unit <auto_check_4> synthesized (advanced).

Synthesizing (advanced) Unit <clock_2>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <clock_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder carry in                                  : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 2
 1-bit comparator not equal                            : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
counter_clock/M_counter_q_25       | NONE(auto_check/M_output_counter_q_0)| 3     |
clk                                | BUFGP                                | 28    |
-----------------------------------+--------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.514ns (Maximum Frequency: 397.772MHz)
   Minimum input arrival time before clock: 4.225ns
   Maximum output required time after clock: 5.330ns
   Maximum combinational path delay: 6.344ns

=========================================================================
