// Processed by function `construct_kairos` in `verilog_tricks.py`.
// Machine A:
// Processed by function `add_clk_enable_signal` in `verilog_tricks.py`.
// Processed by function `remove_reset_signal` in `verilog_tricks.py`.
module top_A (
  ap_clk,
  ap_start,
  ap_done,
  ap_idle,
  ap_ready,
  op_0,
  op_1,
  op_9,
  op_9_ap_vld,
clk_enable
);
input clk_enable;


input ap_clk;
wire ap_rst;
assign ap_rst = op_9_ap_vld;
input ap_start;
input [15:0] op_0;
input [1:0] op_1;
output ap_done;
output ap_idle;
output ap_ready;
output [31:0] op_9;
output op_9_ap_vld;


reg [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s1 ;
reg [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s1 ;
reg \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.carry_s1 ;
reg [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.sum_s1 ;
reg [5:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s1 ;
reg [5:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s1 ;
reg \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.carry_s1 ;
reg [4:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.sum_s1 ;
reg [8:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ain_s1 ;
reg [8:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.bin_s1 ;
reg \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.carry_s1 ;
reg [7:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.sum_s1 ;
reg [8:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ain_s1 ;
reg [8:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.bin_s1 ;
reg \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.carry_s1 ;
reg [7:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s1 ;
reg \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.carry_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.sum_s1 ;
reg [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s1 ;
reg [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s1 ;
reg \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.carry_s1 ;
reg [3:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.sum_s1 ;
reg [31:0] add_ln16_1_reg_779;
reg [31:0] add_ln16_2_reg_796;
reg [31:0] add_ln16_reg_762;
reg [8:0] add_ln691_reg_736;
reg [30:0] ap_CS_fsm = 31'h00000001;
reg icmp_ln1497_2_reg_784;
reg icmp_ln1497_3_reg_801;
reg icmp_ln1497_4_reg_767;
reg icmp_ln1497_reg_720;
reg icmp_ln851_1_reg_731;
reg icmp_ln851_2_reg_843;
reg icmp_ln851_reg_828;
reg [31:0] loop_0_loop_var_2_0_reg_113;
reg [31:0] loop_1_loop_var_3_0_reg_173;
reg [31:0] loop_1_loop_var_3_1_reg_207;
reg [31:0] loop_1_loop_var_3_2_reg_241;
reg [31:0] loop_1_loop_var_3_3_reg_277;
reg [38:0] op_0_cast_reg_695;
reg [15:0] op_3_V_0_reg_125;
reg [15:0] op_3_V_1_0_reg_149;
reg [15:0] op_3_V_1_1_reg_183;
reg [15:0] op_3_V_1_2_reg_217;
reg [15:0] op_3_V_1_3_reg_251;
reg [1:0] op_4_V_0_reg_137;
reg [1:0] op_4_V_1_0_reg_160;
reg [1:0] op_4_V_1_1_reg_194;
reg [1:0] op_4_V_1_2_reg_228;
reg [1:0] op_4_V_1_3_reg_263;
reg [8:0] p_Result_2_reg_724;
reg [9:0] ret_V_10_reg_887;
reg [9:0] ret_V_3_reg_865;
reg [9:0] ret_V_5_reg_877;
reg [8:0] ret_V_7_0_reg_741;
reg [16:0] ret_V_7_reg_848;
reg [3:0] ret_V_8_reg_882;
reg [16:0] ret_V_9_reg_860;
reg [3:0] ret_V_cast_reg_853;
reg [3:0] ret_V_reg_872;
reg [1:0] rhs_1_reg_287;
reg [15:0] rhs_reg_304;
reg [15:0] select_ln15_reg_712;
reg [31:0] sext_ln545_reg_746;
reg tmp_reg_707;
wire [31:0] _000_;
wire [31:0] _001_;
wire [31:0] _002_;
wire [8:0] _003_;
wire [30:0] _004_;
wire _005_;
wire _006_;
wire _007_;
wire _008_;
wire _009_;
wire _010_;
wire _011_;
wire [31:0] _012_;
wire [31:0] _013_;
wire [31:0] _014_;
wire [31:0] _015_;
wire [31:0] _016_;
wire [38:0] _017_;
wire [15:0] _018_;
wire [15:0] _019_;
wire [15:0] _020_;
wire [15:0] _021_;
wire [15:0] _022_;
wire [1:0] _023_;
wire [1:0] _024_;
wire [1:0] _025_;
wire [1:0] _026_;
wire [1:0] _027_;
wire [8:0] _028_;
wire [9:0] _029_;
wire [9:0] _030_;
wire [9:0] _031_;
wire [8:0] _032_;
wire [16:0] _033_;
wire [3:0] _034_;
wire [16:0] _035_;
wire [3:0] _036_;
wire [3:0] _037_;
wire [1:0] _038_;
wire [15:0] _039_;
wire _040_;
wire [31:0] _041_;
wire _042_;
wire [23:0] _043_;
wire [1:0] _044_;
wire [24:0] _045_;
wire [8:0] _046_;
wire [24:0] _047_;
wire [13:0] _048_;
wire [24:0] _049_;
wire [18:0] _050_;
wire [30:0] _051_;
wire _052_;
wire _053_;
wire _054_;
wire _055_;
wire _056_;
wire _057_;
wire _058_;
wire _059_;
wire _060_;
wire _061_;
wire _062_;
wire _063_;
wire _064_;
wire _065_;
wire _066_;
wire _067_;
wire _068_;
wire _069_;
wire _070_;
wire _071_;
wire _072_;
wire _073_;
wire _074_;
wire _075_;
wire _076_;
wire _077_;
wire _078_;
wire [4:0] _079_;
wire [4:0] _080_;
wire _081_;
wire [4:0] _082_;
wire [5:0] _083_;
wire [5:0] _084_;
wire [5:0] _085_;
wire [5:0] _086_;
wire _087_;
wire [4:0] _088_;
wire [5:0] _089_;
wire [6:0] _090_;
wire [8:0] _091_;
wire [8:0] _092_;
wire _093_;
wire [7:0] _094_;
wire [8:0] _095_;
wire [9:0] _096_;
wire [8:0] _097_;
wire [8:0] _098_;
wire _099_;
wire [7:0] _100_;
wire [8:0] _101_;
wire [9:0] _102_;
wire [15:0] _103_;
wire [15:0] _104_;
wire _105_;
wire [15:0] _106_;
wire [16:0] _107_;
wire [16:0] _108_;
wire [15:0] _109_;
wire [15:0] _110_;
wire _111_;
wire [15:0] _112_;
wire [16:0] _113_;
wire [16:0] _114_;
wire [15:0] _115_;
wire [15:0] _116_;
wire _117_;
wire [15:0] _118_;
wire [16:0] _119_;
wire [16:0] _120_;
wire [15:0] _121_;
wire [15:0] _122_;
wire _123_;
wire [15:0] _124_;
wire [16:0] _125_;
wire [16:0] _126_;
wire [15:0] _127_;
wire [15:0] _128_;
wire _129_;
wire [15:0] _130_;
wire [16:0] _131_;
wire [16:0] _132_;
wire [15:0] _133_;
wire [15:0] _134_;
wire _135_;
wire [15:0] _136_;
wire [16:0] _137_;
wire [16:0] _138_;
wire [15:0] _139_;
wire [15:0] _140_;
wire _141_;
wire [15:0] _142_;
wire [16:0] _143_;
wire [16:0] _144_;
wire [15:0] _145_;
wire [15:0] _146_;
wire _147_;
wire [15:0] _148_;
wire [16:0] _149_;
wire [16:0] _150_;
wire [1:0] _151_;
wire [1:0] _152_;
wire _153_;
wire [1:0] _154_;
wire [2:0] _155_;
wire [2:0] _156_;
wire [4:0] _157_;
wire [4:0] _158_;
wire _159_;
wire [3:0] _160_;
wire [4:0] _161_;
wire [5:0] _162_;
wire _163_;
wire _164_;
wire _165_;
wire _166_;
wire _167_;
wire _168_;
wire _169_;
wire _170_;
wire _171_;
wire _172_;
wire _173_;
wire _174_;
wire _175_;
wire _176_;
wire _177_;
wire _178_;
wire _179_;
wire _180_;
wire _181_;
wire _182_;
wire _183_;
wire _184_;
wire _185_;
wire _186_;
wire _187_;
wire _188_;
wire _189_;
wire _190_;
wire _191_;
wire _192_;
wire _193_;
wire _194_;
wire _195_;
wire _196_;
wire _197_;
wire _198_;
wire _199_;
wire _200_;
wire _201_;
wire [15:0] _202_;
wire [15:0] _203_;
wire [15:0] _204_;
wire [1:0] _205_;
wire [1:0] _206_;
wire [1:0] _207_;
wire [1:0] _208_;
wire [1:0] _209_;
wire [1:0] _210_;
wire [1:0] _211_;
wire [15:0] _212_;
wire [15:0] _213_;
wire [15:0] _214_;
wire [15:0] _215_;
wire [31:0] _216_;
wire [31:0] _217_;
wire [31:0] _218_;
wire [31:0] _219_;
wire [31:0] _220_;
wire \add_10ns_10ns_10_2_1_U13.ce ;
wire \add_10ns_10ns_10_2_1_U13.clk ;
wire [9:0] \add_10ns_10ns_10_2_1_U13.din0 ;
wire [9:0] \add_10ns_10ns_10_2_1_U13.din1 ;
wire [9:0] \add_10ns_10ns_10_2_1_U13.dout ;
wire \add_10ns_10ns_10_2_1_U13.reset ;
wire [9:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.a ;
wire [9:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s0 ;
wire [9:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.b ;
wire [9:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s0 ;
wire \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ce ;
wire \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.clk ;
wire \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.facout_s1 ;
wire \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.facout_s2 ;
wire [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s1 ;
wire [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s2 ;
wire \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.reset ;
wire [9:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.s ;
wire [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.a ;
wire [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.b ;
wire \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cin ;
wire \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cout ;
wire [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.s ;
wire [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.a ;
wire [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.b ;
wire \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cin ;
wire \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cout ;
wire [4:0] \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.s ;
wire \add_11s_11ns_11_2_1_U14.ce ;
wire \add_11s_11ns_11_2_1_U14.clk ;
wire [10:0] \add_11s_11ns_11_2_1_U14.din0 ;
wire [10:0] \add_11s_11ns_11_2_1_U14.din1 ;
wire [10:0] \add_11s_11ns_11_2_1_U14.dout ;
wire \add_11s_11ns_11_2_1_U14.reset ;
wire [10:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.a ;
wire [10:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s0 ;
wire [10:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.b ;
wire [10:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s0 ;
wire \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ce ;
wire \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.clk ;
wire \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.facout_s1 ;
wire \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.facout_s2 ;
wire [4:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s1 ;
wire [5:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s2 ;
wire \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.reset ;
wire [10:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.s ;
wire [4:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.a ;
wire [4:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.b ;
wire \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cin ;
wire \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cout ;
wire [4:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.s ;
wire [5:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.a ;
wire [5:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.b ;
wire \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cin ;
wire \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cout ;
wire [5:0] \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.s ;
wire \add_17ns_17s_17_2_1_U11.ce ;
wire \add_17ns_17s_17_2_1_U11.clk ;
wire [16:0] \add_17ns_17s_17_2_1_U11.din0 ;
wire [16:0] \add_17ns_17s_17_2_1_U11.din1 ;
wire [16:0] \add_17ns_17s_17_2_1_U11.dout ;
wire \add_17ns_17s_17_2_1_U11.reset ;
wire [16:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.a ;
wire [16:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ain_s0 ;
wire [16:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.b ;
wire [16:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.bin_s0 ;
wire \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ce ;
wire \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.clk ;
wire \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.facout_s1 ;
wire \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.facout_s2 ;
wire [7:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.fas_s1 ;
wire [8:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.fas_s2 ;
wire \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.reset ;
wire [16:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.s ;
wire [7:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.a ;
wire [7:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.b ;
wire \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.cin ;
wire \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.cout ;
wire [7:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.s ;
wire [8:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.a ;
wire [8:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.b ;
wire \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.cin ;
wire \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.cout ;
wire [8:0] \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.s ;
wire \add_17s_17s_17_2_1_U10.ce ;
wire \add_17s_17s_17_2_1_U10.clk ;
wire [16:0] \add_17s_17s_17_2_1_U10.din0 ;
wire [16:0] \add_17s_17s_17_2_1_U10.din1 ;
wire [16:0] \add_17s_17s_17_2_1_U10.dout ;
wire \add_17s_17s_17_2_1_U10.reset ;
wire [16:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.a ;
wire [16:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ain_s0 ;
wire [16:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.b ;
wire [16:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.bin_s0 ;
wire \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ce ;
wire \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.clk ;
wire \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.facout_s1 ;
wire \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.facout_s2 ;
wire [7:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.fas_s1 ;
wire [8:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.fas_s2 ;
wire \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.reset ;
wire [16:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.s ;
wire [7:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.a ;
wire [7:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.b ;
wire \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.cin ;
wire \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.cout ;
wire [7:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.s ;
wire [8:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.a ;
wire [8:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.b ;
wire \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.cin ;
wire \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.cout ;
wire [8:0] \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U2.ce ;
wire \add_32ns_32ns_32_2_1_U2.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U2.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U2.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U2.dout ;
wire \add_32ns_32ns_32_2_1_U2.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ce ;
wire \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.clk ;
wire \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U3.ce ;
wire \add_32ns_32ns_32_2_1_U3.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.dout ;
wire \add_32ns_32ns_32_2_1_U3.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ce ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.clk ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U4.ce ;
wire \add_32ns_32ns_32_2_1_U4.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.dout ;
wire \add_32ns_32ns_32_2_1_U4.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ce ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.clk ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U5.ce ;
wire \add_32ns_32ns_32_2_1_U5.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.dout ;
wire \add_32ns_32ns_32_2_1_U5.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ce ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.clk ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U6.ce ;
wire \add_32ns_32ns_32_2_1_U6.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.dout ;
wire \add_32ns_32ns_32_2_1_U6.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ce ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.clk ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U7.ce ;
wire \add_32ns_32ns_32_2_1_U7.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.dout ;
wire \add_32ns_32ns_32_2_1_U7.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ce ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.clk ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U8.ce ;
wire \add_32ns_32ns_32_2_1_U8.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.dout ;
wire \add_32ns_32ns_32_2_1_U8.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ce ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.clk ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U9.ce ;
wire \add_32ns_32ns_32_2_1_U9.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.dout ;
wire \add_32ns_32ns_32_2_1_U9.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ce ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.clk ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
wire \add_4ns_4ns_4_2_1_U12.ce ;
wire \add_4ns_4ns_4_2_1_U12.clk ;
wire [3:0] \add_4ns_4ns_4_2_1_U12.din0 ;
wire [3:0] \add_4ns_4ns_4_2_1_U12.din1 ;
wire [3:0] \add_4ns_4ns_4_2_1_U12.dout ;
wire \add_4ns_4ns_4_2_1_U12.reset ;
wire [3:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.a ;
wire [3:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s0 ;
wire [3:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.b ;
wire [3:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s0 ;
wire \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ce ;
wire \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.clk ;
wire \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.facout_s1 ;
wire \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.facout_s2 ;
wire [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s1 ;
wire [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s2 ;
wire \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.reset ;
wire [3:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.s ;
wire [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.a ;
wire [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.b ;
wire \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cin ;
wire \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cout ;
wire [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.s ;
wire [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.a ;
wire [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.b ;
wire \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cin ;
wire \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cout ;
wire [1:0] \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.s ;
wire \add_9ns_9ns_9_2_1_U1.ce ;
wire \add_9ns_9ns_9_2_1_U1.clk ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.din0 ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.din1 ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.dout ;
wire \add_9ns_9ns_9_2_1_U1.reset ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.a ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s0 ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.b ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s0 ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.facout_s1 ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.facout_s2 ;
wire [3:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s1 ;
wire [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s2 ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.reset ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.s ;
wire [3:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.a ;
wire [3:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.b ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cin ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cout ;
wire [3:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.s ;
wire [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.a ;
wire [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.b ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cin ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cout ;
wire [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.s ;
wire ap_CS_fsm_state1;
wire ap_CS_fsm_state10;
wire ap_CS_fsm_state11;
wire ap_CS_fsm_state12;
wire ap_CS_fsm_state13;
wire ap_CS_fsm_state14;
wire ap_CS_fsm_state15;
wire ap_CS_fsm_state16;
wire ap_CS_fsm_state17;
wire ap_CS_fsm_state18;
wire ap_CS_fsm_state19;
wire ap_CS_fsm_state2;
wire ap_CS_fsm_state20;
wire ap_CS_fsm_state21;
wire ap_CS_fsm_state22;
wire ap_CS_fsm_state23;
wire ap_CS_fsm_state24;
wire ap_CS_fsm_state25;
wire ap_CS_fsm_state26;
wire ap_CS_fsm_state27;
wire ap_CS_fsm_state28;
wire ap_CS_fsm_state29;
wire ap_CS_fsm_state3;
wire ap_CS_fsm_state30;
wire ap_CS_fsm_state31;
wire ap_CS_fsm_state4;
wire ap_CS_fsm_state5;
wire ap_CS_fsm_state6;
wire ap_CS_fsm_state7;
wire ap_CS_fsm_state8;
wire ap_CS_fsm_state9;
wire [30:0] ap_NS_fsm;
wire ap_clk;
wire ap_done;
wire ap_idle;
wire ap_ready;
wire ap_rst;
wire ap_start;
wire [8:0] grp_fu_371_p0;
wire [8:0] grp_fu_371_p2;
wire [31:0] grp_fu_413_p2;
wire [31:0] grp_fu_419_p2;
wire [31:0] grp_fu_450_p2;
wire [31:0] grp_fu_456_p2;
wire [31:0] grp_fu_487_p2;
wire [31:0] grp_fu_493_p2;
wire [31:0] grp_fu_524_p2;
wire [31:0] grp_fu_530_p2;
wire [16:0] grp_fu_551_p0;
wire [16:0] grp_fu_551_p1;
wire [16:0] grp_fu_551_p2;
wire [16:0] grp_fu_582_p0;
wire [16:0] grp_fu_582_p1;
wire [16:0] grp_fu_582_p2;
wire [3:0] grp_fu_617_p2;
wire [9:0] grp_fu_622_p2;
wire [10:0] grp_fu_671_p0;
wire [10:0] grp_fu_671_p1;
wire [10:0] grp_fu_671_p2;
wire icmp_ln1497_1_fu_408_p2;
wire icmp_ln1497_2_fu_469_p2;
wire icmp_ln1497_3_fu_506_p2;
wire icmp_ln1497_4_fu_432_p2;
wire icmp_ln1497_5_fu_445_p2;
wire icmp_ln1497_6_fu_482_p2;
wire icmp_ln1497_7_fu_519_p2;
wire icmp_ln1497_fu_357_p2;
wire icmp_ln851_1_fu_380_p2;
wire icmp_ln851_2_fu_591_p2;
wire icmp_ln851_fu_561_p2;
wire [9:0] lhs_fu_536_p3;
wire [15:0] op_0;
wire [15:0] op_0_cast_fu_321_p0;
wire [38:0] op_0_cast_fu_321_p1;
wire [1:0] op_1;
wire [31:0] op_9;
wire op_9_ap_vld;
wire p_Result_1_fu_646_p3;
wire [15:0] p_Result_2_fu_362_p1;
wire p_Result_s_fu_627_p3;
wire [9:0] ret_V_10_fu_658_p3;
wire [8:0] ret_V_7_0_fu_391_p3;
wire [3:0] ret_V_8_fu_639_p3;
wire [8:0] rhs_2_fu_570_p3;
wire [8:0] select_ln15_fu_341_p3;
wire [8:0] select_ln850_1_fu_386_p3;
wire [9:0] select_ln850_2_fu_653_p3;
wire [3:0] select_ln850_fu_634_p3;
wire [31:0] sext_ln545_fu_397_p1;
wire [15:0] sext_ln703_1_fu_567_p0;
wire [38:0] shl_ln728_1_fu_425_p3;
wire [38:0] shl_ln728_2_fu_462_p3;
wire [38:0] shl_ln728_3_fu_499_p3;
wire [38:0] shl_ln728_4_fu_400_p3;
wire [38:0] shl_ln728_5_fu_437_p3;
wire [38:0] shl_ln728_6_fu_474_p3;
wire [38:0] shl_ln728_9_fu_511_p3;
wire [38:0] shl_ln_fu_349_p3;
wire tmp_1_fu_333_p3;
wire [15:0] tmp_fu_325_p1;
wire [7:0] trunc_ln851_1_fu_557_p1;
wire [15:0] trunc_ln851_2_fu_588_p0;
wire [6:0] trunc_ln851_2_fu_588_p1;
wire [15:0] trunc_ln851_fu_377_p0;
wire [6:0] trunc_ln851_fu_377_p1;


assign _052_ = ap_start & ap_CS_fsm[0];
assign _056_ = ap_CS_fsm[20] & icmp_ln1497_3_reg_801;
assign _057_ = ap_CS_fsm[15] & icmp_ln1497_2_reg_784;
assign _058_ = ap_CS_fsm[10] & icmp_ln1497_4_reg_767;
assign _059_ = icmp_ln1497_reg_720 & ap_CS_fsm[2];
assign _060_ = tmp_reg_707 & ap_CS_fsm[3];
assign _061_ = _073_ & ap_CS_fsm[2];
assign _062_ = _074_ & ap_CS_fsm[27];
assign _063_ = ap_CS_fsm[27] & _075_;
assign _064_ = _076_ & ap_CS_fsm[0];
assign _065_ = icmp_ln1497_1_fu_408_p2 & ap_CS_fsm[6];
assign _053_ = ap_CS_fsm[10] & _070_;
assign _066_ = icmp_ln1497_5_fu_445_p2 & ap_CS_fsm[11];
assign _054_ = ap_CS_fsm[15] & _071_;
assign _067_ = icmp_ln1497_6_fu_482_p2 & ap_CS_fsm[16];
assign _055_ = ap_CS_fsm[20] & _072_;
assign _068_ = icmp_ln1497_7_fu_519_p2 & ap_CS_fsm[21];
assign _069_ = | { _198_, _197_ };
assign _070_ = ~ icmp_ln1497_4_reg_767;
assign _071_ = ~ icmp_ln1497_2_reg_784;
assign _072_ = ~ icmp_ln1497_3_reg_801;
assign _073_ = ~ icmp_ln1497_reg_720;
assign _074_ = ~ icmp_ln851_2_reg_843;
assign _075_ = ~ icmp_ln851_reg_828;
assign _076_ = ~ ap_start;
assign _077_ = ! op_0[6:0];
assign _078_ = ! rhs_reg_304[7:0];
always @(posedge \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.clk )
\add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s1  <= _080_;
always @(posedge \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.clk )
\add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s1  <= _079_;
always @(posedge \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.clk )
\add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.sum_s1  <= _082_;
always @(posedge \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.clk )
\add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.carry_s1  <= _081_;
assign _080_ = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ce  ? \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.b [9:5] : \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s1 ;
assign _079_ = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ce  ? \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.a [9:5] : \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s1 ;
assign _081_ = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ce  ? \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.facout_s1  : \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.carry_s1 ;
assign _082_ = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ce  ? \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s1  : \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.sum_s1 ;
assign _083_ = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.a  + \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.b ;
assign { \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cout , \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.s  } = _083_ + \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cin ;
assign _084_ = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.a  + \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.b ;
assign { \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cout , \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.s  } = _084_ + \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cin ;
always @(posedge \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.clk )
\add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s1  <= _086_;
always @(posedge \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.clk )
\add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s1  <= _085_;
always @(posedge \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.clk )
\add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.sum_s1  <= _088_;
always @(posedge \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.clk )
\add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.carry_s1  <= _087_;
assign _086_ = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ce  ? \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.b [10:5] : \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s1 ;
assign _085_ = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ce  ? \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.a [10:5] : \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s1 ;
assign _087_ = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ce  ? \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.facout_s1  : \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.carry_s1 ;
assign _088_ = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ce  ? \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s1  : \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.sum_s1 ;
assign _089_ = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.a  + \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.b ;
assign { \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cout , \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.s  } = _089_ + \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cin ;
assign _090_ = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.a  + \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.b ;
assign { \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cout , \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.s  } = _090_ + \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cin ;
always @(posedge \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.clk )
\add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.bin_s1  <= _092_;
always @(posedge \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.clk )
\add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ain_s1  <= _091_;
always @(posedge \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.clk )
\add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.sum_s1  <= _094_;
always @(posedge \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.clk )
\add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.carry_s1  <= _093_;
assign _092_ = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ce  ? \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.b [16:8] : \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.bin_s1 ;
assign _091_ = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ce  ? \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.a [16:8] : \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ain_s1 ;
assign _093_ = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ce  ? \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.facout_s1  : \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.carry_s1 ;
assign _094_ = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ce  ? \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.fas_s1  : \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.sum_s1 ;
assign _095_ = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.a  + \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.b ;
assign { \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.cout , \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.s  } = _095_ + \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.cin ;
assign _096_ = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.a  + \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.b ;
assign { \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.cout , \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.s  } = _096_ + \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.clk )
\add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.bin_s1  <= _098_;
always @(posedge \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.clk )
\add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ain_s1  <= _097_;
always @(posedge \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.clk )
\add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.sum_s1  <= _100_;
always @(posedge \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.clk )
\add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.carry_s1  <= _099_;
assign _098_ = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ce  ? \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.b [16:8] : \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.bin_s1 ;
assign _097_ = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ce  ? \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.a [16:8] : \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ain_s1 ;
assign _099_ = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ce  ? \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.facout_s1  : \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.carry_s1 ;
assign _100_ = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ce  ? \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.fas_s1  : \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.sum_s1 ;
assign _101_ = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.a  + \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.b ;
assign { \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.cout , \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.s  } = _101_ + \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.cin ;
assign _102_ = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.a  + \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.b ;
assign { \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.cout , \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.s  } = _102_ + \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1  <= _104_;
always @(posedge \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1  <= _103_;
always @(posedge \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  <= _106_;
always @(posedge \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1  <= _105_;
assign _104_ = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.b [31:16] : \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign _103_ = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.a [31:16] : \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign _105_ = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  : \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign _106_ = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  : \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
assign _107_ = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  + \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout , \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s  } = _107_ + \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
assign _108_ = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  + \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout , \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s  } = _108_ + \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1  <= _110_;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1  <= _109_;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  <= _112_;
always @(posedge \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1  <= _111_;
assign _110_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.b [31:16] : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign _109_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.a [31:16] : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign _111_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign _112_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  : \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
assign _113_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout , \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s  } = _113_ + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
assign _114_ = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout , \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s  } = _114_ + \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1  <= _116_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1  <= _115_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  <= _118_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1  <= _117_;
assign _116_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.b [31:16] : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign _115_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.a [31:16] : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign _117_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign _118_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
assign _119_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s  } = _119_ + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
assign _120_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s  } = _120_ + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1  <= _122_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1  <= _121_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  <= _124_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1  <= _123_;
assign _122_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.b [31:16] : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign _121_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.a [31:16] : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign _123_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign _124_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
assign _125_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s  } = _125_ + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
assign _126_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s  } = _126_ + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1  <= _128_;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1  <= _127_;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  <= _130_;
always @(posedge \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1  <= _129_;
assign _128_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.b [31:16] : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign _127_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.a [31:16] : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign _129_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign _130_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  : \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
assign _131_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout , \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s  } = _131_ + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
assign _132_ = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout , \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s  } = _132_ + \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1  <= _134_;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1  <= _133_;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  <= _136_;
always @(posedge \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1  <= _135_;
assign _134_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.b [31:16] : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign _133_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.a [31:16] : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign _135_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign _136_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  : \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
assign _137_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout , \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s  } = _137_ + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
assign _138_ = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout , \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s  } = _138_ + \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1  <= _140_;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1  <= _139_;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  <= _142_;
always @(posedge \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1  <= _141_;
assign _140_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.b [31:16] : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign _139_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.a [31:16] : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign _141_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign _142_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  : \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
assign _143_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout , \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s  } = _143_ + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
assign _144_ = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout , \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s  } = _144_ + \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1  <= _146_;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1  <= _145_;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  <= _148_;
always @(posedge \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.clk )
\add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1  <= _147_;
assign _146_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.b [31:16] : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign _145_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.a [31:16] : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign _147_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign _148_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  ? \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  : \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1 ;
assign _149_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout , \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s  } = _149_ + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin ;
assign _150_ = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout , \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s  } = _150_ + \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin ;
always @(posedge \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.clk )
\add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s1  <= _152_;
always @(posedge \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.clk )
\add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s1  <= _151_;
always @(posedge \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.clk )
\add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.sum_s1  <= _154_;
always @(posedge \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.clk )
\add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.carry_s1  <= _153_;
assign _152_ = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ce  ? \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.b [3:2] : \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s1 ;
assign _151_ = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ce  ? \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.a [3:2] : \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s1 ;
assign _153_ = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ce  ? \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.facout_s1  : \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.carry_s1 ;
assign _154_ = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ce  ? \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s1  : \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.sum_s1 ;
assign _155_ = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.a  + \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.b ;
assign { \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cout , \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.s  } = _155_ + \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cin ;
assign _156_ = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.a  + \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.b ;
assign { \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cout , \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.s  } = _156_ + \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cin ;
always @(posedge \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk )
\add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s1  <= _158_;
always @(posedge \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk )
\add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s1  <= _157_;
always @(posedge \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk )
\add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.sum_s1  <= _160_;
always @(posedge \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk )
\add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.carry_s1  <= _159_;
assign _158_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce  ? \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.b [8:4] : \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s1 ;
assign _157_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce  ? \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.a [8:4] : \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s1 ;
assign _159_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce  ? \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.facout_s1  : \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.carry_s1 ;
assign _160_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce  ? \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s1  : \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.sum_s1 ;
assign _161_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.a  + \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.b ;
assign { \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cout , \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.s  } = _161_ + \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cin ;
assign _162_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.a  + \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.b ;
assign { \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cout , \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.s  } = _162_ + \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cin ;
assign _163_ = $signed({ loop_1_loop_var_3_0_reg_173, 7'h00 }) > $signed(op_0_cast_reg_695);
assign _164_ = $signed({ add_ln16_1_reg_779, 7'h00 }) > $signed(op_0_cast_reg_695);
assign _165_ = $signed({ add_ln16_2_reg_796, 7'h00 }) > $signed(op_0_cast_reg_695);
assign _166_ = $signed({ add_ln16_reg_762, 7'h00 }) > $signed(op_0_cast_reg_695);
assign _167_ = $signed({ loop_1_loop_var_3_1_reg_207, 7'h00 }) > $signed(op_0_cast_reg_695);
assign _168_ = $signed({ loop_1_loop_var_3_2_reg_241, 7'h00 }) > $signed(op_0_cast_reg_695);
assign _169_ = $signed({ loop_1_loop_var_3_3_reg_277, 7'h00 }) > $signed(op_0_cast_reg_695);
assign _170_ = $signed({ loop_0_loop_var_2_0_reg_113, 7'h00 }) > $signed(op_0_cast_reg_695);
always @(posedge ap_clk)
select_ln15_reg_712[7:0] <= 8'h00;
always @(posedge ap_clk)
select_ln15_reg_712[15:9] <= 7'h00;
always @(posedge ap_clk)
sext_ln545_reg_746 <= _041_;
always @(posedge ap_clk)
ret_V_reg_872 <= _037_;
always @(posedge ap_clk)
ret_V_7_0_reg_741 <= _032_;
always @(posedge ap_clk)
ret_V_5_reg_877 <= _031_;
always @(posedge ap_clk)
ret_V_7_reg_848 <= _033_;
always @(posedge ap_clk)
ret_V_cast_reg_853 <= _036_;
always @(posedge ap_clk)
ret_V_9_reg_860 <= _035_;
always @(posedge ap_clk)
ret_V_3_reg_865 <= _030_;
always @(posedge ap_clk)
ret_V_8_reg_882 <= _034_;
always @(posedge ap_clk)
ret_V_10_reg_887 <= _029_;
always @(posedge ap_clk)
p_Result_2_reg_724 <= _028_;
always @(posedge ap_clk)
op_3_V_0_reg_125 <= _018_;
always @(posedge ap_clk)
op_4_V_0_reg_137 <= _023_;
always @(posedge ap_clk)
op_0_cast_reg_695 <= _017_;
always @(posedge ap_clk)
tmp_reg_707 <= _042_;
always @(posedge ap_clk)
select_ln15_reg_712[8] <= _040_;
always @(posedge ap_clk)
icmp_ln851_reg_828 <= _011_;
always @(posedge ap_clk)
icmp_ln851_2_reg_843 <= _010_;
always @(posedge ap_clk)
icmp_ln1497_reg_720 <= _008_;
always @(posedge ap_clk)
icmp_ln1497_4_reg_767 <= _007_;
always @(posedge ap_clk)
icmp_ln1497_3_reg_801 <= _006_;
always @(posedge ap_clk)
icmp_ln1497_2_reg_784 <= _005_;
always @(posedge ap_clk)
icmp_ln851_1_reg_731 <= _009_;
always @(posedge ap_clk)
add_ln691_reg_736 <= _003_;
always @(posedge ap_clk)
add_ln16_reg_762 <= _002_;
always @(posedge ap_clk)
add_ln16_2_reg_796 <= _001_;
always @(posedge ap_clk)
add_ln16_1_reg_779 <= _000_;
always @(posedge ap_clk)
rhs_reg_304 <= _039_;
always @(posedge ap_clk)
rhs_1_reg_287 <= _038_;
always @(posedge ap_clk)
op_4_V_1_3_reg_263 <= _027_;
always @(posedge ap_clk)
op_4_V_1_2_reg_228 <= _026_;
always @(posedge ap_clk)
op_4_V_1_1_reg_194 <= _025_;
always @(posedge ap_clk)
op_4_V_1_0_reg_160 <= _024_;
always @(posedge ap_clk)
op_3_V_1_3_reg_251 <= _022_;
always @(posedge ap_clk)
op_3_V_1_2_reg_217 <= _021_;
always @(posedge ap_clk)
op_3_V_1_1_reg_183 <= _020_;
always @(posedge ap_clk)
op_3_V_1_0_reg_149 <= _019_;
always @(posedge ap_clk)
loop_1_loop_var_3_3_reg_277 <= _016_;
always @(posedge ap_clk)
loop_1_loop_var_3_2_reg_241 <= _015_;
always @(posedge ap_clk)
loop_1_loop_var_3_1_reg_207 <= _014_;
always @(posedge ap_clk)
loop_1_loop_var_3_0_reg_173 <= _013_;
always @(posedge ap_clk)
loop_0_loop_var_2_0_reg_113 <= _012_;
always @(posedge ap_clk)
ap_CS_fsm <= _004_;
assign _043_ = _068_ ? 24'h800000 : 24'h400000;
assign _171_ = ap_CS_fsm == 22'h200000;
assign _051_[24:0] = _055_ ? 25'h0200000 : 25'h1000000;
assign _172_ = ap_CS_fsm == 21'h100000;
assign _050_ = _067_ ? 19'h40000 : 19'h20000;
assign _173_ = ap_CS_fsm == 17'h10000;
assign _049_ = _054_ ? 25'h0010000 : 25'h1000000;
assign _174_ = ap_CS_fsm == 16'h8000;
assign _048_ = _066_ ? 14'h2000 : 14'h1000;
assign _175_ = ap_CS_fsm == 12'h800;
assign _047_ = _053_ ? 25'h0000800 : 25'h1000000;
assign _176_ = ap_CS_fsm == 11'h400;
assign _046_ = _065_ ? 9'h100 : 9'h080;
assign _177_ = ap_CS_fsm == 7'h40;
assign _045_ = _059_ ? 25'h1000000 : 25'h0000008;
assign _178_ = ap_CS_fsm == 3'h4;
assign _044_ = _052_ ? 2'h2 : 2'h1;
assign _179_ = ap_CS_fsm == 1'h1;
function [30:0] _487_;
input [30:0] a;
input [929:0] b;
input [29:0] s;
case (s)
30'b000000000000000000000000000001:
_487_ = b[30:0];
30'b000000000000000000000000000010:
_487_ = b[61:31];
30'b000000000000000000000000000100:
_487_ = b[92:62];
30'b000000000000000000000000001000:
_487_ = b[123:93];
30'b000000000000000000000000010000:
_487_ = b[154:124];
30'b000000000000000000000000100000:
_487_ = b[185:155];
30'b000000000000000000000001000000:
_487_ = b[216:186];
30'b000000000000000000000010000000:
_487_ = b[247:217];
30'b000000000000000000000100000000:
_487_ = b[278:248];
30'b000000000000000000001000000000:
_487_ = b[309:279];
30'b000000000000000000010000000000:
_487_ = b[340:310];
30'b000000000000000000100000000000:
_487_ = b[371:341];
30'b000000000000000001000000000000:
_487_ = b[402:372];
30'b000000000000000010000000000000:
_487_ = b[433:403];
30'b000000000000000100000000000000:
_487_ = b[464:434];
30'b000000000000001000000000000000:
_487_ = b[495:465];
30'b000000000000010000000000000000:
_487_ = b[526:496];
30'b000000000000100000000000000000:
_487_ = b[557:527];
30'b000000000001000000000000000000:
_487_ = b[588:558];
30'b000000000010000000000000000000:
_487_ = b[619:589];
30'b000000000100000000000000000000:
_487_ = b[650:620];
30'b000000001000000000000000000000:
_487_ = b[681:651];
30'b000000010000000000000000000000:
_487_ = b[712:682];
30'b000000100000000000000000000000:
_487_ = b[743:713];
30'b000001000000000000000000000000:
_487_ = b[774:744];
30'b000010000000000000000000000000:
_487_ = b[805:775];
30'b000100000000000000000000000000:
_487_ = b[836:806];
30'b001000000000000000000000000000:
_487_ = b[867:837];
30'b010000000000000000000000000000:
_487_ = b[898:868];
30'b100000000000000000000000000000:
_487_ = b[929:899];
30'b000000000000000000000000000000:
_487_ = a;
default:
_487_ = 31'bx;
endcase
endfunction
assign ap_NS_fsm = _487_(31'hxxxxxxxx, { 29'h00000000, _044_, 37'h0000000100, _045_, 84'h000000200000008000000, _046_, 99'h0000004000000400000010000, _047_, 17'h00000, _048_, 99'h0000080000008000000200000, _049_, 12'h000, _050_, 99'h0001000000100000004000000, _051_[24:0], 7'h00, _043_, 279'h0020000000000004080000002000000080000002000000080000002000000000000001 }, { _179_, _201_, _178_, _200_, _199_, _177_, _069_, _196_, _195_, _176_, _175_, _194_, _193_, _192_, _174_, _173_, _191_, _190_, _189_, _172_, _171_, _188_, _187_, _186_, _185_, _184_, _183_, _182_, _181_, _180_ });
assign _180_ = ap_CS_fsm == 31'h40000000;
assign _181_ = ap_CS_fsm == 30'h20000000;
assign _182_ = ap_CS_fsm == 29'h10000000;
assign _183_ = ap_CS_fsm == 28'h8000000;
assign _184_ = ap_CS_fsm == 27'h4000000;
assign _185_ = ap_CS_fsm == 26'h2000000;
assign _186_ = ap_CS_fsm == 25'h1000000;
assign _187_ = ap_CS_fsm == 24'h800000;
assign _188_ = ap_CS_fsm == 23'h400000;
assign _189_ = ap_CS_fsm == 20'h80000;
assign _190_ = ap_CS_fsm == 19'h40000;
assign _191_ = ap_CS_fsm == 18'h20000;
assign _192_ = ap_CS_fsm == 15'h4000;
assign _193_ = ap_CS_fsm == 14'h2000;
assign _194_ = ap_CS_fsm == 13'h1000;
assign _195_ = ap_CS_fsm == 10'h200;
assign _196_ = ap_CS_fsm == 9'h100;
assign _197_ = ap_CS_fsm == 8'h80;
assign _198_ = ap_CS_fsm == 6'h20;
assign _199_ = ap_CS_fsm == 5'h10;
assign _200_ = ap_CS_fsm == 4'h8;
assign _201_ = ap_CS_fsm == 2'h2;
assign op_9_ap_vld = ap_CS_fsm[30] ? 1'h1 : 1'h0;
assign ap_idle = _064_ ? 1'h1 : 1'h0;
assign _041_ = ap_CS_fsm[5] ? { ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741 } : sext_ln545_reg_746;
assign _037_ = _063_ ? grp_fu_617_p2 : ret_V_reg_872;
assign _032_ = ap_CS_fsm[4] ? ret_V_7_0_fu_391_p3 : ret_V_7_0_reg_741;
assign _031_ = _062_ ? grp_fu_622_p2 : ret_V_5_reg_877;
assign _030_ = ap_CS_fsm[25] ? grp_fu_582_p2[16:7] : ret_V_3_reg_865;
assign _035_ = ap_CS_fsm[25] ? grp_fu_582_p2 : ret_V_9_reg_860;
assign _036_ = ap_CS_fsm[25] ? grp_fu_551_p2[11:8] : ret_V_cast_reg_853;
assign _033_ = ap_CS_fsm[25] ? grp_fu_551_p2 : ret_V_7_reg_848;
assign _029_ = ap_CS_fsm[28] ? ret_V_10_fu_658_p3 : ret_V_10_reg_887;
assign _034_ = ap_CS_fsm[28] ? ret_V_8_fu_639_p3 : ret_V_8_reg_882;
assign _028_ = _061_ ? op_0[15:7] : p_Result_2_reg_724;
assign _023_ = ap_CS_fsm[23] ? op_4_V_1_3_reg_263 : op_4_V_0_reg_137;
assign _018_ = ap_CS_fsm[23] ? op_3_V_1_3_reg_251 : op_3_V_0_reg_125;
assign _040_ = ap_CS_fsm[0] ? select_ln15_fu_341_p3[8] : select_ln15_reg_712[8];
assign _042_ = ap_CS_fsm[0] ? op_0[15] : tmp_reg_707;
assign _017_ = ap_CS_fsm[0] ? { op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0 } : op_0_cast_reg_695;
assign _010_ = ap_CS_fsm[24] ? icmp_ln851_1_fu_380_p2 : icmp_ln851_2_reg_843;
assign _011_ = ap_CS_fsm[24] ? icmp_ln851_fu_561_p2 : icmp_ln851_reg_828;
assign _008_ = ap_CS_fsm[1] ? icmp_ln1497_fu_357_p2 : icmp_ln1497_reg_720;
assign _007_ = ap_CS_fsm[9] ? icmp_ln1497_4_fu_432_p2 : icmp_ln1497_4_reg_767;
assign _006_ = ap_CS_fsm[19] ? icmp_ln1497_3_fu_506_p2 : icmp_ln1497_3_reg_801;
assign _005_ = ap_CS_fsm[14] ? icmp_ln1497_2_fu_469_p2 : icmp_ln1497_2_reg_784;
assign _003_ = _060_ ? grp_fu_371_p2 : add_ln691_reg_736;
assign _009_ = _060_ ? icmp_ln851_1_fu_380_p2 : icmp_ln851_1_reg_731;
assign _002_ = ap_CS_fsm[8] ? grp_fu_419_p2 : add_ln16_reg_762;
assign _001_ = ap_CS_fsm[18] ? grp_fu_493_p2 : add_ln16_2_reg_796;
assign _000_ = ap_CS_fsm[13] ? grp_fu_456_p2 : add_ln16_1_reg_779;
assign _202_ = _059_ ? op_3_V_0_reg_125 : rhs_reg_304;
assign _203_ = _058_ ? op_3_V_1_0_reg_149 : _202_;
assign _204_ = _057_ ? op_3_V_1_1_reg_183 : _203_;
assign _039_ = _056_ ? op_3_V_1_2_reg_217 : _204_;
assign _205_ = _059_ ? op_4_V_0_reg_137 : rhs_1_reg_287;
assign _206_ = _058_ ? op_4_V_1_0_reg_160 : _205_;
assign _207_ = _057_ ? op_4_V_1_1_reg_194 : _206_;
assign _038_ = _056_ ? op_4_V_1_2_reg_228 : _207_;
assign _208_ = ap_CS_fsm[22] ? 2'h0 : op_4_V_1_3_reg_263;
assign _027_ = _055_ ? op_4_V_1_2_reg_228 : _208_;
assign _209_ = ap_CS_fsm[17] ? 2'h0 : op_4_V_1_2_reg_228;
assign _026_ = _054_ ? op_4_V_1_1_reg_194 : _209_;
assign _210_ = ap_CS_fsm[12] ? 2'h0 : op_4_V_1_1_reg_194;
assign _025_ = _053_ ? op_4_V_1_0_reg_160 : _210_;
assign _211_ = ap_CS_fsm[5] ? op_4_V_0_reg_137 : op_4_V_1_0_reg_160;
assign _024_ = ap_CS_fsm[7] ? 2'h0 : _211_;
assign _212_ = ap_CS_fsm[22] ? select_ln15_reg_712 : op_3_V_1_3_reg_251;
assign _022_ = _055_ ? op_3_V_1_2_reg_217 : _212_;
assign _213_ = ap_CS_fsm[17] ? select_ln15_reg_712 : op_3_V_1_2_reg_217;
assign _021_ = _054_ ? op_3_V_1_1_reg_183 : _213_;
assign _214_ = ap_CS_fsm[12] ? select_ln15_reg_712 : op_3_V_1_1_reg_183;
assign _020_ = _053_ ? op_3_V_1_0_reg_149 : _214_;
assign _215_ = ap_CS_fsm[5] ? op_3_V_0_reg_125 : op_3_V_1_0_reg_149;
assign _019_ = ap_CS_fsm[7] ? select_ln15_reg_712 : _215_;
assign _216_ = ap_CS_fsm[22] ? grp_fu_524_p2 : loop_1_loop_var_3_3_reg_277;
assign _016_ = _055_ ? sext_ln545_reg_746 : _216_;
assign _217_ = ap_CS_fsm[17] ? grp_fu_487_p2 : loop_1_loop_var_3_2_reg_241;
assign _015_ = _054_ ? sext_ln545_reg_746 : _217_;
assign _218_ = ap_CS_fsm[12] ? grp_fu_450_p2 : loop_1_loop_var_3_1_reg_207;
assign _014_ = _053_ ? sext_ln545_reg_746 : _218_;
assign _219_ = ap_CS_fsm[5] ? { ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741 } : loop_1_loop_var_3_0_reg_173;
assign _013_ = ap_CS_fsm[7] ? grp_fu_413_p2 : _219_;
assign _220_ = _052_ ? 32'd10 : loop_0_loop_var_2_0_reg_113;
assign _012_ = ap_CS_fsm[23] ? grp_fu_530_p2 : _220_;
assign _004_ = ap_rst ? 31'h00000001 : ap_NS_fsm;
assign icmp_ln1497_1_fu_408_p2 = _163_ ? 1'h1 : 1'h0;
assign icmp_ln1497_2_fu_469_p2 = _164_ ? 1'h1 : 1'h0;
assign icmp_ln1497_3_fu_506_p2 = _165_ ? 1'h1 : 1'h0;
assign icmp_ln1497_4_fu_432_p2 = _166_ ? 1'h1 : 1'h0;
assign icmp_ln1497_5_fu_445_p2 = _167_ ? 1'h1 : 1'h0;
assign icmp_ln1497_6_fu_482_p2 = _168_ ? 1'h1 : 1'h0;
assign icmp_ln1497_7_fu_519_p2 = _169_ ? 1'h1 : 1'h0;
assign icmp_ln1497_fu_357_p2 = _170_ ? 1'h1 : 1'h0;
assign icmp_ln851_1_fu_380_p2 = _077_ ? 1'h1 : 1'h0;
assign icmp_ln851_fu_561_p2 = _078_ ? 1'h1 : 1'h0;
assign ret_V_10_fu_658_p3 = ret_V_9_reg_860[16] ? select_ln850_2_fu_653_p3 : ret_V_3_reg_865;
assign ret_V_7_0_fu_391_p3 = tmp_reg_707 ? select_ln850_1_fu_386_p3 : p_Result_2_reg_724;
assign ret_V_8_fu_639_p3 = ret_V_7_reg_848[16] ? select_ln850_fu_634_p3 : ret_V_cast_reg_853;
assign select_ln15_fu_341_p3 = op_1[1] ? 9'h000 : 9'h100;
assign select_ln850_1_fu_386_p3 = icmp_ln851_1_reg_731 ? p_Result_2_reg_724 : add_ln691_reg_736;
assign select_ln850_2_fu_653_p3 = icmp_ln851_2_reg_843 ? ret_V_3_reg_865 : ret_V_5_reg_877;
assign select_ln850_fu_634_p3 = icmp_ln851_reg_828 ? ret_V_cast_reg_853 : ret_V_reg_872;
assign _051_[30:25] = 6'h00;
assign ap_CS_fsm_state1 = ap_CS_fsm[0];
assign ap_CS_fsm_state10 = ap_CS_fsm[9];
assign ap_CS_fsm_state11 = ap_CS_fsm[10];
assign ap_CS_fsm_state12 = ap_CS_fsm[11];
assign ap_CS_fsm_state13 = ap_CS_fsm[12];
assign ap_CS_fsm_state14 = ap_CS_fsm[13];
assign ap_CS_fsm_state15 = ap_CS_fsm[14];
assign ap_CS_fsm_state16 = ap_CS_fsm[15];
assign ap_CS_fsm_state17 = ap_CS_fsm[16];
assign ap_CS_fsm_state18 = ap_CS_fsm[17];
assign ap_CS_fsm_state19 = ap_CS_fsm[18];
assign ap_CS_fsm_state2 = ap_CS_fsm[1];
assign ap_CS_fsm_state20 = ap_CS_fsm[19];
assign ap_CS_fsm_state21 = ap_CS_fsm[20];
assign ap_CS_fsm_state22 = ap_CS_fsm[21];
assign ap_CS_fsm_state23 = ap_CS_fsm[22];
assign ap_CS_fsm_state24 = ap_CS_fsm[23];
assign ap_CS_fsm_state25 = ap_CS_fsm[24];
assign ap_CS_fsm_state26 = ap_CS_fsm[25];
assign ap_CS_fsm_state27 = ap_CS_fsm[26];
assign ap_CS_fsm_state28 = ap_CS_fsm[27];
assign ap_CS_fsm_state29 = ap_CS_fsm[28];
assign ap_CS_fsm_state3 = ap_CS_fsm[2];
assign ap_CS_fsm_state30 = ap_CS_fsm[29];
assign ap_CS_fsm_state31 = ap_CS_fsm[30];
assign ap_CS_fsm_state4 = ap_CS_fsm[3];
assign ap_CS_fsm_state5 = ap_CS_fsm[4];
assign ap_CS_fsm_state6 = ap_CS_fsm[5];
assign ap_CS_fsm_state7 = ap_CS_fsm[6];
assign ap_CS_fsm_state8 = ap_CS_fsm[7];
assign ap_CS_fsm_state9 = ap_CS_fsm[8];
assign ap_done = op_9_ap_vld;
assign ap_ready = op_9_ap_vld;
assign grp_fu_371_p0 = op_0[15:7];
assign grp_fu_551_p0 = { op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1, 8'h00 };
assign grp_fu_551_p1 = { rhs_reg_304[15], rhs_reg_304 };
assign grp_fu_582_p0 = { 8'h00, rhs_1_reg_287, 7'h00 };
assign grp_fu_582_p1 = { op_0[15], op_0 };
assign grp_fu_671_p0 = { ret_V_10_reg_887[9], ret_V_10_reg_887 };
assign grp_fu_671_p1 = { 7'h00, ret_V_8_reg_882 };
assign icmp_ln851_2_fu_591_p2 = icmp_ln851_1_fu_380_p2;
assign lhs_fu_536_p3 = { op_1, 8'h00 };
assign op_0_cast_fu_321_p0 = op_0;
assign op_0_cast_fu_321_p1 = { op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0 };
assign op_9 = { grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2[10], grp_fu_671_p2 };
assign p_Result_1_fu_646_p3 = ret_V_9_reg_860[16];
assign p_Result_2_fu_362_p1 = op_0;
assign p_Result_s_fu_627_p3 = ret_V_7_reg_848[16];
assign rhs_2_fu_570_p3 = { rhs_1_reg_287, 7'h00 };
assign sext_ln545_fu_397_p1 = { ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741[8], ret_V_7_0_reg_741 };
assign sext_ln703_1_fu_567_p0 = op_0;
assign shl_ln728_1_fu_425_p3 = { add_ln16_reg_762, 7'h00 };
assign shl_ln728_2_fu_462_p3 = { add_ln16_1_reg_779, 7'h00 };
assign shl_ln728_3_fu_499_p3 = { add_ln16_2_reg_796, 7'h00 };
assign shl_ln728_4_fu_400_p3 = { loop_1_loop_var_3_0_reg_173, 7'h00 };
assign shl_ln728_5_fu_437_p3 = { loop_1_loop_var_3_1_reg_207, 7'h00 };
assign shl_ln728_6_fu_474_p3 = { loop_1_loop_var_3_2_reg_241, 7'h00 };
assign shl_ln728_9_fu_511_p3 = { loop_1_loop_var_3_3_reg_277, 7'h00 };
assign shl_ln_fu_349_p3 = { loop_0_loop_var_2_0_reg_113, 7'h00 };
assign tmp_1_fu_333_p3 = op_1[1];
assign tmp_fu_325_p1 = op_0;
assign trunc_ln851_1_fu_557_p1 = rhs_reg_304[7:0];
assign trunc_ln851_2_fu_588_p0 = op_0;
assign trunc_ln851_2_fu_588_p1 = op_0[6:0];
assign trunc_ln851_fu_377_p0 = op_0;
assign trunc_ln851_fu_377_p1 = op_0[6:0];
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s0  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.a ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s0  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.b ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.s  = { \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s2 , \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.sum_s1  };
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.a  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s1 ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.b  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s1 ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cin  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.carry_s1 ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.facout_s2  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cout ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s2  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.s ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.a  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.a [3:0];
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.b  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.b [3:0];
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cin  = 1'h0;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.facout_s1  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cout ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s1  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.s ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.a  = \add_9ns_9ns_9_2_1_U1.din0 ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.b  = \add_9ns_9ns_9_2_1_U1.din1 ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce  = \add_9ns_9ns_9_2_1_U1.ce ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk  = \add_9ns_9ns_9_2_1_U1.clk ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.reset  = \add_9ns_9ns_9_2_1_U1.reset ;
assign \add_9ns_9ns_9_2_1_U1.dout  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.s ;
assign \add_9ns_9ns_9_2_1_U1.ce  = 1'h1;
assign \add_9ns_9ns_9_2_1_U1.clk  = ap_clk;
assign \add_9ns_9ns_9_2_1_U1.din0  = op_0[15:7];
assign \add_9ns_9ns_9_2_1_U1.din1  = 9'h001;
assign grp_fu_371_p2 = \add_9ns_9ns_9_2_1_U1.dout ;
assign \add_9ns_9ns_9_2_1_U1.reset  = ap_rst;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s0  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.a ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s0  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.b ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.s  = { \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s2 , \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.sum_s1  };
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.a  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s1 ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.b  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s1 ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cin  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.carry_s1 ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.facout_s2  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cout ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s2  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.s ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.a  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.a [1:0];
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.b  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.b [1:0];
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cin  = 1'h0;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.facout_s1  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cout ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s1  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.s ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.a  = \add_4ns_4ns_4_2_1_U12.din0 ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.b  = \add_4ns_4ns_4_2_1_U12.din1 ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.ce  = \add_4ns_4ns_4_2_1_U12.ce ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.clk  = \add_4ns_4ns_4_2_1_U12.clk ;
assign \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.reset  = \add_4ns_4ns_4_2_1_U12.reset ;
assign \add_4ns_4ns_4_2_1_U12.dout  = \add_4ns_4ns_4_2_1_U12.top_add_4ns_4ns_4_2_1_Adder_4_U.s ;
assign \add_4ns_4ns_4_2_1_U12.ce  = 1'h1;
assign \add_4ns_4ns_4_2_1_U12.clk  = ap_clk;
assign \add_4ns_4ns_4_2_1_U12.din0  = ret_V_cast_reg_853;
assign \add_4ns_4ns_4_2_1_U12.din1  = 4'h1;
assign grp_fu_617_p2 = \add_4ns_4ns_4_2_1_U12.dout ;
assign \add_4ns_4ns_4_2_1_U12.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.s  = { \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 , \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.a  = \add_32ns_32ns_32_2_1_U9.din0 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.b  = \add_32ns_32ns_32_2_1_U9.din1 ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  = \add_32ns_32ns_32_2_1_U9.ce ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.clk  = \add_32ns_32ns_32_2_1_U9.clk ;
assign \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.reset  = \add_32ns_32ns_32_2_1_U9.reset ;
assign \add_32ns_32ns_32_2_1_U9.dout  = \add_32ns_32ns_32_2_1_U9.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
assign \add_32ns_32ns_32_2_1_U9.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U9.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U9.din0  = loop_0_loop_var_2_0_reg_113;
assign \add_32ns_32ns_32_2_1_U9.din1  = 32'd32;
assign grp_fu_530_p2 = \add_32ns_32ns_32_2_1_U9.dout ;
assign \add_32ns_32ns_32_2_1_U9.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.s  = { \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 , \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.a  = \add_32ns_32ns_32_2_1_U8.din0 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.b  = \add_32ns_32ns_32_2_1_U8.din1 ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  = \add_32ns_32ns_32_2_1_U8.ce ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.clk  = \add_32ns_32ns_32_2_1_U8.clk ;
assign \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.reset  = \add_32ns_32ns_32_2_1_U8.reset ;
assign \add_32ns_32ns_32_2_1_U8.dout  = \add_32ns_32ns_32_2_1_U8.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
assign \add_32ns_32ns_32_2_1_U8.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U8.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U8.din0  = loop_1_loop_var_3_3_reg_277;
assign \add_32ns_32ns_32_2_1_U8.din1  = 32'd2;
assign grp_fu_524_p2 = \add_32ns_32ns_32_2_1_U8.dout ;
assign \add_32ns_32ns_32_2_1_U8.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.s  = { \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 , \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.a  = \add_32ns_32ns_32_2_1_U7.din0 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.b  = \add_32ns_32ns_32_2_1_U7.din1 ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  = \add_32ns_32ns_32_2_1_U7.ce ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.clk  = \add_32ns_32ns_32_2_1_U7.clk ;
assign \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.reset  = \add_32ns_32ns_32_2_1_U7.reset ;
assign \add_32ns_32ns_32_2_1_U7.dout  = \add_32ns_32ns_32_2_1_U7.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
assign \add_32ns_32ns_32_2_1_U7.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U7.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U7.din0  = loop_0_loop_var_2_0_reg_113;
assign \add_32ns_32ns_32_2_1_U7.din1  = 32'd24;
assign grp_fu_493_p2 = \add_32ns_32ns_32_2_1_U7.dout ;
assign \add_32ns_32ns_32_2_1_U7.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.s  = { \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 , \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.a  = \add_32ns_32ns_32_2_1_U6.din0 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.b  = \add_32ns_32ns_32_2_1_U6.din1 ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  = \add_32ns_32ns_32_2_1_U6.ce ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.clk  = \add_32ns_32ns_32_2_1_U6.clk ;
assign \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.reset  = \add_32ns_32ns_32_2_1_U6.reset ;
assign \add_32ns_32ns_32_2_1_U6.dout  = \add_32ns_32ns_32_2_1_U6.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
assign \add_32ns_32ns_32_2_1_U6.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U6.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U6.din0  = loop_1_loop_var_3_2_reg_241;
assign \add_32ns_32ns_32_2_1_U6.din1  = 32'd2;
assign grp_fu_487_p2 = \add_32ns_32ns_32_2_1_U6.dout ;
assign \add_32ns_32ns_32_2_1_U6.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.s  = { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.a  = \add_32ns_32ns_32_2_1_U5.din0 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.b  = \add_32ns_32ns_32_2_1_U5.din1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  = \add_32ns_32ns_32_2_1_U5.ce ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.clk  = \add_32ns_32ns_32_2_1_U5.clk ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.reset  = \add_32ns_32ns_32_2_1_U5.reset ;
assign \add_32ns_32ns_32_2_1_U5.dout  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
assign \add_32ns_32ns_32_2_1_U5.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U5.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U5.din0  = loop_0_loop_var_2_0_reg_113;
assign \add_32ns_32ns_32_2_1_U5.din1  = 32'd16;
assign grp_fu_456_p2 = \add_32ns_32ns_32_2_1_U5.dout ;
assign \add_32ns_32ns_32_2_1_U5.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.s  = { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.a  = \add_32ns_32ns_32_2_1_U4.din0 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.b  = \add_32ns_32ns_32_2_1_U4.din1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  = \add_32ns_32ns_32_2_1_U4.ce ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.clk  = \add_32ns_32ns_32_2_1_U4.clk ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.reset  = \add_32ns_32ns_32_2_1_U4.reset ;
assign \add_32ns_32ns_32_2_1_U4.dout  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
assign \add_32ns_32ns_32_2_1_U4.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U4.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U4.din0  = loop_1_loop_var_3_1_reg_207;
assign \add_32ns_32ns_32_2_1_U4.din1  = 32'd2;
assign grp_fu_450_p2 = \add_32ns_32ns_32_2_1_U4.dout ;
assign \add_32ns_32ns_32_2_1_U4.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.s  = { \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 , \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.a  = \add_32ns_32ns_32_2_1_U3.din0 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.b  = \add_32ns_32ns_32_2_1_U3.din1 ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  = \add_32ns_32ns_32_2_1_U3.ce ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.clk  = \add_32ns_32ns_32_2_1_U3.clk ;
assign \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.reset  = \add_32ns_32ns_32_2_1_U3.reset ;
assign \add_32ns_32ns_32_2_1_U3.dout  = \add_32ns_32ns_32_2_1_U3.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
assign \add_32ns_32ns_32_2_1_U3.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U3.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U3.din0  = loop_0_loop_var_2_0_reg_113;
assign \add_32ns_32ns_32_2_1_U3.din1  = 32'd8;
assign grp_fu_419_p2 = \add_32ns_32ns_32_2_1_U3.dout ;
assign \add_32ns_32ns_32_2_1_U3.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s0  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.a ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s0  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.b ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.s  = { \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2 , \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.a  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.b  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cin  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s2  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s2  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.a  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.b  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.facout_s1  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.fas_s1  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.a  = \add_32ns_32ns_32_2_1_U2.din0 ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.b  = \add_32ns_32ns_32_2_1_U2.din1 ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.ce  = \add_32ns_32ns_32_2_1_U2.ce ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.clk  = \add_32ns_32ns_32_2_1_U2.clk ;
assign \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.reset  = \add_32ns_32ns_32_2_1_U2.reset ;
assign \add_32ns_32ns_32_2_1_U2.dout  = \add_32ns_32ns_32_2_1_U2.top_add_32ns_32ns_32_2_1_Adder_1_U.s ;
assign \add_32ns_32ns_32_2_1_U2.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U2.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U2.din0  = loop_1_loop_var_3_0_reg_173;
assign \add_32ns_32ns_32_2_1_U2.din1  = 32'd2;
assign grp_fu_413_p2 = \add_32ns_32ns_32_2_1_U2.dout ;
assign \add_32ns_32ns_32_2_1_U2.reset  = ap_rst;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ain_s0  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.a ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.bin_s0  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.b ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.s  = { \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.fas_s2 , \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.sum_s1  };
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.a  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ain_s1 ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.b  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.bin_s1 ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.cin  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.carry_s1 ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.facout_s2  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.cout ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.fas_s2  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u2.s ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.a  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.a [7:0];
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.b  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.b [7:0];
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.facout_s1  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.cout ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.fas_s1  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.u1.s ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.a  = \add_17s_17s_17_2_1_U10.din0 ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.b  = \add_17s_17s_17_2_1_U10.din1 ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.ce  = \add_17s_17s_17_2_1_U10.ce ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.clk  = \add_17s_17s_17_2_1_U10.clk ;
assign \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.reset  = \add_17s_17s_17_2_1_U10.reset ;
assign \add_17s_17s_17_2_1_U10.dout  = \add_17s_17s_17_2_1_U10.top_add_17s_17s_17_2_1_Adder_2_U.s ;
assign \add_17s_17s_17_2_1_U10.ce  = 1'h1;
assign \add_17s_17s_17_2_1_U10.clk  = ap_clk;
assign \add_17s_17s_17_2_1_U10.din0  = { op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1, 8'h00 };
assign \add_17s_17s_17_2_1_U10.din1  = { rhs_reg_304[15], rhs_reg_304 };
assign grp_fu_551_p2 = \add_17s_17s_17_2_1_U10.dout ;
assign \add_17s_17s_17_2_1_U10.reset  = ap_rst;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ain_s0  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.a ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.bin_s0  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.b ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.s  = { \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.fas_s2 , \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.sum_s1  };
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.a  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ain_s1 ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.b  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.bin_s1 ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.cin  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.carry_s1 ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.facout_s2  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.cout ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.fas_s2  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u2.s ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.a  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.a [7:0];
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.b  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.b [7:0];
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.facout_s1  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.cout ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.fas_s1  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.u1.s ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.a  = \add_17ns_17s_17_2_1_U11.din0 ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.b  = \add_17ns_17s_17_2_1_U11.din1 ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.ce  = \add_17ns_17s_17_2_1_U11.ce ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.clk  = \add_17ns_17s_17_2_1_U11.clk ;
assign \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.reset  = \add_17ns_17s_17_2_1_U11.reset ;
assign \add_17ns_17s_17_2_1_U11.dout  = \add_17ns_17s_17_2_1_U11.top_add_17ns_17s_17_2_1_Adder_3_U.s ;
assign \add_17ns_17s_17_2_1_U11.ce  = 1'h1;
assign \add_17ns_17s_17_2_1_U11.clk  = ap_clk;
assign \add_17ns_17s_17_2_1_U11.din0  = { 8'h00, rhs_1_reg_287, 7'h00 };
assign \add_17ns_17s_17_2_1_U11.din1  = { op_0[15], op_0 };
assign grp_fu_582_p2 = \add_17ns_17s_17_2_1_U11.dout ;
assign \add_17ns_17s_17_2_1_U11.reset  = ap_rst;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s0  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.a ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s0  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.b ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.s  = { \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s2 , \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.sum_s1  };
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.a  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s1 ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.b  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s1 ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cin  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.carry_s1 ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.facout_s2  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cout ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s2  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u2.s ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.a  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.a [4:0];
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.b  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.b [4:0];
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cin  = 1'h0;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.facout_s1  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cout ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s1  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.u1.s ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.a  = \add_11s_11ns_11_2_1_U14.din0 ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.b  = \add_11s_11ns_11_2_1_U14.din1 ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.ce  = \add_11s_11ns_11_2_1_U14.ce ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.clk  = \add_11s_11ns_11_2_1_U14.clk ;
assign \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.reset  = \add_11s_11ns_11_2_1_U14.reset ;
assign \add_11s_11ns_11_2_1_U14.dout  = \add_11s_11ns_11_2_1_U14.top_add_11s_11ns_11_2_1_Adder_6_U.s ;
assign \add_11s_11ns_11_2_1_U14.ce  = 1'h1;
assign \add_11s_11ns_11_2_1_U14.clk  = ap_clk;
assign \add_11s_11ns_11_2_1_U14.din0  = { ret_V_10_reg_887[9], ret_V_10_reg_887 };
assign \add_11s_11ns_11_2_1_U14.din1  = { 7'h00, ret_V_8_reg_882 };
assign grp_fu_671_p2 = \add_11s_11ns_11_2_1_U14.dout ;
assign \add_11s_11ns_11_2_1_U14.reset  = ap_rst;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s0  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.a ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s0  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.b ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.s  = { \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s2 , \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.sum_s1  };
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.a  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s1 ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.b  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s1 ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cin  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.carry_s1 ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.facout_s2  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cout ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s2  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.s ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.a  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.a [4:0];
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.b  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.b [4:0];
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cin  = 1'h0;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.facout_s1  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cout ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s1  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.s ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.a  = \add_10ns_10ns_10_2_1_U13.din0 ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.b  = \add_10ns_10ns_10_2_1_U13.din1 ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.ce  = \add_10ns_10ns_10_2_1_U13.ce ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.clk  = \add_10ns_10ns_10_2_1_U13.clk ;
assign \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.reset  = \add_10ns_10ns_10_2_1_U13.reset ;
assign \add_10ns_10ns_10_2_1_U13.dout  = \add_10ns_10ns_10_2_1_U13.top_add_10ns_10ns_10_2_1_Adder_5_U.s ;
assign \add_10ns_10ns_10_2_1_U13.ce  = 1'h1;
assign \add_10ns_10ns_10_2_1_U13.clk  = ap_clk;
assign \add_10ns_10ns_10_2_1_U13.din0  = ret_V_3_reg_865;
assign \add_10ns_10ns_10_2_1_U13.din1  = 10'h001;
assign grp_fu_622_p2 = \add_10ns_10ns_10_2_1_U13.dout ;
assign \add_10ns_10ns_10_2_1_U13.reset  = ap_rst;
endmodule


// Machine B:
// Processed by function `add_clk_enable_signal` in `verilog_tricks.py`.
// Processed by function `remove_reset_signal` in `verilog_tricks.py`.
module top_B (
  ap_clk,
  ap_start,
  ap_done,
  ap_idle,
  ap_ready,
  op_0,
  op_1,
  op_9,
  op_9_ap_vld,
clk_enable
);
input clk_enable;


input ap_clk;
wire ap_rst;
assign ap_rst = op_9_ap_vld;
input ap_start;
input [15:0] op_0;
input [1:0] op_1;
output ap_done;
output ap_idle;
output ap_ready;
output [31:0] op_9;
output op_9_ap_vld;


reg [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s1 ;
reg [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s1 ;
reg \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.carry_s1 ;
reg [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.sum_s1 ;
reg [5:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s1 ;
reg [5:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s1 ;
reg \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.carry_s1 ;
reg [4:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.sum_s1 ;
reg [8:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ain_s1 ;
reg [8:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.bin_s1 ;
reg \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.carry_s1 ;
reg [7:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.sum_s1 ;
reg [8:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ain_s1 ;
reg [8:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.bin_s1 ;
reg \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.carry_s1 ;
reg [7:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
reg \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
reg [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s1 ;
reg \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.carry_s1 ;
reg [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.sum_s1 ;
reg [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s1 ;
reg [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s1 ;
reg \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.carry_s1 ;
reg [3:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.sum_s1 ;
reg [13:0] ap_CS_fsm = 14'h0001;
reg icmp_ln851_1_reg_447;
reg icmp_ln851_2_reg_477;
reg icmp_ln851_reg_462;
reg [31:0] loop_0_loop_var_1_reg_109;
reg [31:0] loop_1_loop_var_reg_121;
reg [38:0] op_0_cast_reg_421;
reg [8:0] ret_V_10_reg_487;
reg [16:0] ret_V_11_reg_510;
reg [3:0] ret_V_12_reg_544;
reg [16:0] ret_V_13_reg_522;
reg [9:0] ret_V_14_reg_549;
reg [8:0] ret_V_1_reg_440;
reg [9:0] ret_V_4_reg_527;
reg [9:0] ret_V_6_reg_539;
reg [8:0] ret_V_8_reg_482;
reg [3:0] ret_V_cast_reg_515;
reg [3:0] ret_V_reg_534;
reg [15:0] rhs_1_fu_86;
reg tmp_reg_427;
reg \select_ln15_reg_432_reg[8] ;
wire [13:0] _000_;
wire _001_;
wire _002_;
wire _003_;
wire [31:0] _004_;
wire [31:0] _005_;
wire [38:0] _006_;
wire [8:0] _007_;
wire [16:0] _008_;
wire [3:0] _009_;
wire [16:0] _010_;
wire [9:0] _011_;
wire [8:0] _012_;
wire [9:0] _013_;
wire [9:0] _014_;
wire [8:0] _015_;
wire [3:0] _016_;
wire [3:0] _017_;
wire _018_;
wire _019_;
wire _020_;
wire [1:0] _021_;
wire [8:0] _022_;
wire [7:0] _023_;
wire _024_;
wire _025_;
wire _026_;
wire _027_;
wire _028_;
wire _029_;
wire _030_;
wire _031_;
wire _032_;
wire _033_;
wire _034_;
wire _035_;
wire _036_;
wire _037_;
wire _038_;
wire _039_;
wire _040_;
wire _041_;
wire _042_;
wire [4:0] _043_;
wire [4:0] _044_;
wire _045_;
wire [4:0] _046_;
wire [5:0] _047_;
wire [5:0] _048_;
wire [5:0] _049_;
wire [5:0] _050_;
wire _051_;
wire [4:0] _052_;
wire [5:0] _053_;
wire [6:0] _054_;
wire [8:0] _055_;
wire [8:0] _056_;
wire _057_;
wire [7:0] _058_;
wire [8:0] _059_;
wire [9:0] _060_;
wire [8:0] _061_;
wire [8:0] _062_;
wire _063_;
wire [7:0] _064_;
wire [8:0] _065_;
wire [9:0] _066_;
wire [15:0] _067_;
wire [15:0] _068_;
wire _069_;
wire [15:0] _070_;
wire [16:0] _071_;
wire [16:0] _072_;
wire [15:0] _073_;
wire [15:0] _074_;
wire _075_;
wire [15:0] _076_;
wire [16:0] _077_;
wire [16:0] _078_;
wire [1:0] _079_;
wire [1:0] _080_;
wire _081_;
wire [1:0] _082_;
wire [2:0] _083_;
wire [2:0] _084_;
wire [4:0] _085_;
wire [4:0] _086_;
wire _087_;
wire [3:0] _088_;
wire [4:0] _089_;
wire [5:0] _090_;
wire _091_;
wire _092_;
wire _093_;
wire _094_;
wire _095_;
wire _096_;
wire _097_;
wire _098_;
wire _099_;
wire _100_;
wire _101_;
wire _102_;
wire _103_;
wire _104_;
wire _105_;
wire _106_;
wire [31:0] _107_;
wire [31:0] _108_;
wire \add_10ns_10ns_10_2_1_U7.ce ;
wire \add_10ns_10ns_10_2_1_U7.clk ;
wire [9:0] \add_10ns_10ns_10_2_1_U7.din0 ;
wire [9:0] \add_10ns_10ns_10_2_1_U7.din1 ;
wire [9:0] \add_10ns_10ns_10_2_1_U7.dout ;
wire \add_10ns_10ns_10_2_1_U7.reset ;
wire [9:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.a ;
wire [9:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s0 ;
wire [9:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.b ;
wire [9:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s0 ;
wire \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ce ;
wire \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.clk ;
wire \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.facout_s1 ;
wire \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.facout_s2 ;
wire [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s1 ;
wire [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s2 ;
wire \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.reset ;
wire [9:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.s ;
wire [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.a ;
wire [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.b ;
wire \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cin ;
wire \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cout ;
wire [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.s ;
wire [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.a ;
wire [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.b ;
wire \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cin ;
wire \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cout ;
wire [4:0] \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.s ;
wire \add_11s_11ns_11_2_1_U8.ce ;
wire \add_11s_11ns_11_2_1_U8.clk ;
wire [10:0] \add_11s_11ns_11_2_1_U8.din0 ;
wire [10:0] \add_11s_11ns_11_2_1_U8.din1 ;
wire [10:0] \add_11s_11ns_11_2_1_U8.dout ;
wire \add_11s_11ns_11_2_1_U8.reset ;
wire [10:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.a ;
wire [10:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s0 ;
wire [10:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.b ;
wire [10:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s0 ;
wire \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ce ;
wire \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.clk ;
wire \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.facout_s1 ;
wire \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.facout_s2 ;
wire [4:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s1 ;
wire [5:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s2 ;
wire \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.reset ;
wire [10:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.s ;
wire [4:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.a ;
wire [4:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.b ;
wire \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cin ;
wire \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cout ;
wire [4:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.s ;
wire [5:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.a ;
wire [5:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.b ;
wire \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cin ;
wire \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cout ;
wire [5:0] \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.s ;
wire \add_17ns_17s_17_2_1_U3.ce ;
wire \add_17ns_17s_17_2_1_U3.clk ;
wire [16:0] \add_17ns_17s_17_2_1_U3.din0 ;
wire [16:0] \add_17ns_17s_17_2_1_U3.din1 ;
wire [16:0] \add_17ns_17s_17_2_1_U3.dout ;
wire \add_17ns_17s_17_2_1_U3.reset ;
wire [16:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.a ;
wire [16:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ain_s0 ;
wire [16:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.b ;
wire [16:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.bin_s0 ;
wire \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ce ;
wire \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.clk ;
wire \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.facout_s1 ;
wire \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.facout_s2 ;
wire [7:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.fas_s1 ;
wire [8:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.fas_s2 ;
wire \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.reset ;
wire [16:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.s ;
wire [7:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.a ;
wire [7:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.b ;
wire \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.cin ;
wire \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.cout ;
wire [7:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.s ;
wire [8:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.a ;
wire [8:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.b ;
wire \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.cin ;
wire \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.cout ;
wire [8:0] \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.s ;
wire \add_17s_17s_17_2_1_U2.ce ;
wire \add_17s_17s_17_2_1_U2.clk ;
wire [16:0] \add_17s_17s_17_2_1_U2.din0 ;
wire [16:0] \add_17s_17s_17_2_1_U2.din1 ;
wire [16:0] \add_17s_17s_17_2_1_U2.dout ;
wire \add_17s_17s_17_2_1_U2.reset ;
wire [16:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.a ;
wire [16:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ain_s0 ;
wire [16:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.b ;
wire [16:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.bin_s0 ;
wire \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ce ;
wire \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.clk ;
wire \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.facout_s1 ;
wire \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.facout_s2 ;
wire [7:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.fas_s1 ;
wire [8:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.fas_s2 ;
wire \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.reset ;
wire [16:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.s ;
wire [7:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.a ;
wire [7:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.b ;
wire \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.cin ;
wire \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.cout ;
wire [7:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.s ;
wire [8:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.a ;
wire [8:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.b ;
wire \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.cin ;
wire \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.cout ;
wire [8:0] \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U4.ce ;
wire \add_32ns_32ns_32_2_1_U4.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.dout ;
wire \add_32ns_32ns_32_2_1_U4.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_32ns_32ns_32_2_1_U5.ce ;
wire \add_32ns_32ns_32_2_1_U5.clk ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.din0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.din1 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.dout ;
wire \add_32ns_32ns_32_2_1_U5.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0 ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2 ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1 ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.reset ;
wire [31:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
wire \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
wire [15:0] \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
wire \add_4ns_4ns_4_2_1_U6.ce ;
wire \add_4ns_4ns_4_2_1_U6.clk ;
wire [3:0] \add_4ns_4ns_4_2_1_U6.din0 ;
wire [3:0] \add_4ns_4ns_4_2_1_U6.din1 ;
wire [3:0] \add_4ns_4ns_4_2_1_U6.dout ;
wire \add_4ns_4ns_4_2_1_U6.reset ;
wire [3:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.a ;
wire [3:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s0 ;
wire [3:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.b ;
wire [3:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s0 ;
wire \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ce ;
wire \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.clk ;
wire \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.facout_s1 ;
wire \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.facout_s2 ;
wire [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s1 ;
wire [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s2 ;
wire \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.reset ;
wire [3:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.s ;
wire [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.a ;
wire [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.b ;
wire \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cin ;
wire \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cout ;
wire [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.s ;
wire [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.a ;
wire [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.b ;
wire \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cin ;
wire \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cout ;
wire [1:0] \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.s ;
wire \add_9ns_9ns_9_2_1_U1.ce ;
wire \add_9ns_9ns_9_2_1_U1.clk ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.din0 ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.din1 ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.dout ;
wire \add_9ns_9ns_9_2_1_U1.reset ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.a ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s0 ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.b ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s0 ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.facout_s1 ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.facout_s2 ;
wire [3:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s1 ;
wire [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s2 ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.reset ;
wire [8:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.s ;
wire [3:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.a ;
wire [3:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.b ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cin ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cout ;
wire [3:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.s ;
wire [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.a ;
wire [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.b ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cin ;
wire \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cout ;
wire [4:0] \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.s ;
wire ap_CS_fsm_state1;
wire ap_CS_fsm_state10;
wire ap_CS_fsm_state11;
wire ap_CS_fsm_state12;
wire ap_CS_fsm_state13;
wire ap_CS_fsm_state14;
wire ap_CS_fsm_state2;
wire ap_CS_fsm_state3;
wire ap_CS_fsm_state4;
wire ap_CS_fsm_state5;
wire ap_CS_fsm_state6;
wire ap_CS_fsm_state7;
wire ap_CS_fsm_state8;
wire ap_CS_fsm_state9;
wire [13:0] ap_NS_fsm;
wire ap_clk;
wire ap_done;
wire ap_idle;
wire ap_ready;
wire ap_rst;
wire ap_start;
wire [8:0] grp_fu_190_p0;
wire [8:0] grp_fu_190_p2;
wire [16:0] grp_fu_217_p0;
wire [16:0] grp_fu_217_p1;
wire [16:0] grp_fu_217_p2;
wire [16:0] grp_fu_248_p0;
wire [16:0] grp_fu_248_p1;
wire [16:0] grp_fu_248_p2;
wire [31:0] grp_fu_290_p2;
wire [31:0] grp_fu_300_p2;
wire [3:0] grp_fu_331_p2;
wire [9:0] grp_fu_336_p2;
wire [10:0] grp_fu_385_p0;
wire [10:0] grp_fu_385_p1;
wire [10:0] grp_fu_385_p2;
wire icmp_ln1497_1_fu_285_p2;
wire icmp_ln1497_fu_167_p2;
wire icmp_ln851_1_fu_184_p2;
wire icmp_ln851_2_fu_257_p2;
wire icmp_ln851_fu_227_p2;
wire [9:0] lhs_fu_202_p3;
wire [15:0] op_0;
wire [15:0] op_0_cast_fu_131_p0;
wire [38:0] op_0_cast_fu_131_p1;
wire [1:0] op_1;
wire [31:0] op_9;
wire op_9_ap_vld;
wire p_Result_1_fu_360_p3;
wire p_Result_s_fu_341_p3;
wire [8:0] ret_V_10_fu_268_p3;
wire [3:0] ret_V_12_fu_353_p3;
wire [9:0] ret_V_14_fu_372_p3;
wire [15:0] ret_V_1_fu_172_p1;
wire [8:0] rhs_2_fu_236_p3;
wire [1:0] rhs_fu_82;
wire [8:0] select_ln15_fu_151_p3;
wire [15:0] select_ln15_reg_432;
wire [8:0] select_ln850_1_fu_263_p3;
wire [9:0] select_ln850_2_fu_367_p3;
wire [3:0] select_ln850_fu_348_p3;
wire [31:0] sext_ln545_fu_274_p1;
wire [15:0] sext_ln703_1_fu_233_p0;
wire [15:0] sext_ln703_fu_213_p0;
wire [38:0] shl_ln728_3_fu_277_p3;
wire [38:0] shl_ln_fu_159_p3;
wire tmp_1_fu_143_p3;
wire [15:0] tmp_fu_135_p1;
wire [15:0] trunc_ln851_1_fu_254_p0;
wire [6:0] trunc_ln851_1_fu_254_p1;
wire [15:0] trunc_ln851_2_fu_181_p0;
wire [6:0] trunc_ln851_2_fu_181_p1;
wire [15:0] trunc_ln851_fu_223_p0;
wire [7:0] trunc_ln851_fu_223_p1;


assign _024_ = ap_CS_fsm[0] & ap_start;
assign _025_ = _036_ & tmp_reg_427;
assign _026_ = _025_ & ap_CS_fsm[1];
assign _027_ = icmp_ln1497_fu_167_p2 & ap_CS_fsm[1];
assign _028_ = _036_ & ap_CS_fsm[1];
assign _029_ = _037_ & ap_CS_fsm[10];
assign _030_ = tmp_reg_427 & ap_CS_fsm[2];
assign _031_ = _038_ & ap_CS_fsm[10];
assign _032_ = ap_CS_fsm[5] & _039_;
assign _033_ = ap_CS_fsm[0] & _040_;
assign _034_ = ap_CS_fsm[5] & icmp_ln1497_1_fu_285_p2;
assign _035_ = | { _104_, _103_ };
assign _036_ = ~ icmp_ln1497_fu_167_p2;
assign _037_ = ~ icmp_ln851_2_reg_477;
assign _038_ = ~ icmp_ln851_reg_462;
assign _039_ = ~ icmp_ln1497_1_fu_285_p2;
assign _040_ = ~ ap_start;
assign _041_ = ! op_0[6:0];
assign _042_ = ! rhs_1_fu_86[7:0];
always @(posedge \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.clk )
\add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s1  <= _044_;
always @(posedge \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.clk )
\add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s1  <= _043_;
always @(posedge \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.clk )
\add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.sum_s1  <= _046_;
always @(posedge \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.clk )
\add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.carry_s1  <= _045_;
assign _044_ = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ce  ? \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.b [9:5] : \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s1 ;
assign _043_ = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ce  ? \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.a [9:5] : \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s1 ;
assign _045_ = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ce  ? \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.facout_s1  : \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.carry_s1 ;
assign _046_ = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ce  ? \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s1  : \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.sum_s1 ;
assign _047_ = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.a  + \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.b ;
assign { \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cout , \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.s  } = _047_ + \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cin ;
assign _048_ = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.a  + \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.b ;
assign { \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cout , \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.s  } = _048_ + \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cin ;
always @(posedge \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.clk )
\add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s1  <= _050_;
always @(posedge \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.clk )
\add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s1  <= _049_;
always @(posedge \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.clk )
\add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.sum_s1  <= _052_;
always @(posedge \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.clk )
\add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.carry_s1  <= _051_;
assign _050_ = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ce  ? \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.b [10:5] : \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s1 ;
assign _049_ = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ce  ? \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.a [10:5] : \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s1 ;
assign _051_ = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ce  ? \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.facout_s1  : \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.carry_s1 ;
assign _052_ = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ce  ? \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s1  : \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.sum_s1 ;
assign _053_ = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.a  + \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.b ;
assign { \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cout , \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.s  } = _053_ + \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cin ;
assign _054_ = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.a  + \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.b ;
assign { \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cout , \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.s  } = _054_ + \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cin ;
always @(posedge \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.clk )
\add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.bin_s1  <= _056_;
always @(posedge \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.clk )
\add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ain_s1  <= _055_;
always @(posedge \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.clk )
\add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.sum_s1  <= _058_;
always @(posedge \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.clk )
\add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.carry_s1  <= _057_;
assign _056_ = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ce  ? \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.b [16:8] : \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.bin_s1 ;
assign _055_ = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ce  ? \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.a [16:8] : \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ain_s1 ;
assign _057_ = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ce  ? \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.facout_s1  : \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.carry_s1 ;
assign _058_ = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ce  ? \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.fas_s1  : \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.sum_s1 ;
assign _059_ = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.a  + \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.b ;
assign { \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.cout , \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.s  } = _059_ + \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.cin ;
assign _060_ = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.a  + \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.b ;
assign { \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.cout , \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.s  } = _060_ + \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.cin ;
always @(posedge \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.clk )
\add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.bin_s1  <= _062_;
always @(posedge \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.clk )
\add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ain_s1  <= _061_;
always @(posedge \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.clk )
\add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.sum_s1  <= _064_;
always @(posedge \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.clk )
\add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.carry_s1  <= _063_;
assign _062_ = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ce  ? \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.b [16:8] : \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.bin_s1 ;
assign _061_ = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ce  ? \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.a [16:8] : \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ain_s1 ;
assign _063_ = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ce  ? \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.facout_s1  : \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.carry_s1 ;
assign _064_ = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ce  ? \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.fas_s1  : \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.sum_s1 ;
assign _065_ = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.a  + \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.b ;
assign { \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.cout , \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.s  } = _065_ + \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.cin ;
assign _066_ = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.a  + \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.b ;
assign { \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.cout , \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.s  } = _066_ + \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _068_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _067_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _070_;
always @(posedge \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _069_;
assign _068_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _067_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _069_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _070_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _071_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _071_ + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _072_ = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _072_ + \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1  <= _074_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1  <= _073_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  <= _076_;
always @(posedge \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk )
\add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1  <= _075_;
assign _074_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b [31:16] : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign _073_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a [31:16] : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign _075_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign _076_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  ? \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  : \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1 ;
assign _077_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b ;
assign { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s  } = _077_ + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin ;
assign _078_ = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b ;
assign { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s  } = _078_ + \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin ;
always @(posedge \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.clk )
\add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s1  <= _080_;
always @(posedge \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.clk )
\add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s1  <= _079_;
always @(posedge \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.clk )
\add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.sum_s1  <= _082_;
always @(posedge \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.clk )
\add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.carry_s1  <= _081_;
assign _080_ = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ce  ? \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.b [3:2] : \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s1 ;
assign _079_ = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ce  ? \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.a [3:2] : \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s1 ;
assign _081_ = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ce  ? \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.facout_s1  : \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.carry_s1 ;
assign _082_ = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ce  ? \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s1  : \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.sum_s1 ;
assign _083_ = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.a  + \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.b ;
assign { \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cout , \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.s  } = _083_ + \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cin ;
assign _084_ = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.a  + \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.b ;
assign { \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cout , \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.s  } = _084_ + \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cin ;
always @(posedge \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk )
\add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s1  <= _086_;
always @(posedge \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk )
\add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s1  <= _085_;
always @(posedge \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk )
\add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.sum_s1  <= _088_;
always @(posedge \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk )
\add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.carry_s1  <= _087_;
assign _086_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce  ? \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.b [8:4] : \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s1 ;
assign _085_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce  ? \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.a [8:4] : \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s1 ;
assign _087_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce  ? \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.facout_s1  : \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.carry_s1 ;
assign _088_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce  ? \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s1  : \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.sum_s1 ;
assign _089_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.a  + \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.b ;
assign { \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cout , \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.s  } = _089_ + \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cin ;
assign _090_ = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.a  + \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.b ;
assign { \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cout , \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.s  } = _090_ + \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cin ;
assign _091_ = $signed({ loop_1_loop_var_reg_121, 7'h00 }) > $signed(op_0_cast_reg_421);
assign _092_ = $signed({ loop_0_loop_var_1_reg_109, 7'h00 }) > $signed(op_0_cast_reg_421);
always @(posedge ap_clk)
rhs_1_fu_86[7:0] <= 8'h00;
always @(posedge ap_clk)
rhs_1_fu_86[15:9] <= 7'h00;
always @(posedge ap_clk)
rhs_1_fu_86[8] <= _018_;
always @(posedge ap_clk)
ret_V_reg_534 <= _017_;
always @(posedge ap_clk)
ret_V_8_reg_482 <= _015_;
always @(posedge ap_clk)
ret_V_6_reg_539 <= _014_;
always @(posedge ap_clk)
ret_V_1_reg_440 <= _012_;
always @(posedge ap_clk)
ret_V_12_reg_544 <= _009_;
always @(posedge ap_clk)
ret_V_14_reg_549 <= _011_;
always @(posedge ap_clk)
ret_V_11_reg_510 <= _008_;
always @(posedge ap_clk)
ret_V_cast_reg_515 <= _016_;
always @(posedge ap_clk)
ret_V_13_reg_522 <= _010_;
always @(posedge ap_clk)
ret_V_4_reg_527 <= _013_;
always @(posedge ap_clk)
ret_V_10_reg_487 <= _007_;
always @(posedge ap_clk)
op_0_cast_reg_421 <= _006_;
always @(posedge ap_clk)
tmp_reg_427 <= _020_;
always @(posedge ap_clk)
\select_ln15_reg_432_reg[8]  <= _019_;
assign select_ln15_reg_432[8] = \select_ln15_reg_432_reg[8] ;
always @(posedge ap_clk)
icmp_ln851_reg_462 <= _003_;
always @(posedge ap_clk)
icmp_ln851_2_reg_477 <= _002_;
always @(posedge ap_clk)
icmp_ln851_1_reg_447 <= _001_;
always @(posedge ap_clk)
loop_1_loop_var_reg_121 <= _005_;
always @(posedge ap_clk)
loop_0_loop_var_1_reg_109 <= _004_;
always @(posedge ap_clk)
ap_CS_fsm <= _000_;
assign _023_ = _034_ ? 8'h80 : 8'h40;
assign _093_ = ap_CS_fsm == 6'h20;
assign _022_ = _027_ ? 9'h100 : 9'h004;
assign _094_ = ap_CS_fsm == 2'h2;
assign _021_ = _024_ ? 2'h2 : 2'h1;
assign _095_ = ap_CS_fsm == 1'h1;
function [13:0] _255_;
input [13:0] a;
input [181:0] b;
input [12:0] s;
case (s)
13'b0000000000001:
_255_ = b[13:0];
13'b0000000000010:
_255_ = b[27:14];
13'b0000000000100:
_255_ = b[41:28];
13'b0000000001000:
_255_ = b[55:42];
13'b0000000010000:
_255_ = b[69:56];
13'b0000000100000:
_255_ = b[83:70];
13'b0000001000000:
_255_ = b[97:84];
13'b0000010000000:
_255_ = b[111:98];
13'b0000100000000:
_255_ = b[125:112];
13'b0001000000000:
_255_ = b[139:126];
13'b0010000000000:
_255_ = b[153:140];
13'b0100000000000:
_255_ = b[167:154];
13'b1000000000000:
_255_ = b[181:168];
13'b0000000000000:
_255_ = a;
default:
_255_ = 14'bx;
endcase
endfunction
assign ap_NS_fsm = _255_(14'hxxxx, { 12'h000, _021_, 5'h00, _022_, 34'h000800400, _023_, 112'h0080002080040020010008000001 }, { _095_, _094_, _106_, _105_, _093_, _035_, _102_, _101_, _100_, _099_, _098_, _097_, _096_ });
assign _096_ = ap_CS_fsm == 14'h2000;
assign _097_ = ap_CS_fsm == 13'h1000;
assign _098_ = ap_CS_fsm == 12'h800;
assign _099_ = ap_CS_fsm == 11'h400;
assign _100_ = ap_CS_fsm == 10'h200;
assign _101_ = ap_CS_fsm == 9'h100;
assign _102_ = ap_CS_fsm == 8'h80;
assign _103_ = ap_CS_fsm == 7'h40;
assign _104_ = ap_CS_fsm == 5'h10;
assign _105_ = ap_CS_fsm == 4'h8;
assign _106_ = ap_CS_fsm == 3'h4;
assign op_9_ap_vld = ap_CS_fsm[13] ? 1'h1 : 1'h0;
assign ap_idle = _033_ ? 1'h1 : 1'h0;
assign _018_ = _032_ ? select_ln15_reg_432[8] : rhs_1_fu_86[8];
assign _017_ = _031_ ? grp_fu_331_p2 : ret_V_reg_534;
assign _015_ = _030_ ? grp_fu_190_p2 : ret_V_8_reg_482;
assign _014_ = _029_ ? grp_fu_336_p2 : ret_V_6_reg_539;
assign _012_ = _028_ ? op_0[15:7] : ret_V_1_reg_440;
assign _011_ = ap_CS_fsm[11] ? ret_V_14_fu_372_p3 : ret_V_14_reg_549;
assign _009_ = ap_CS_fsm[11] ? ret_V_12_fu_353_p3 : ret_V_12_reg_544;
assign _013_ = ap_CS_fsm[8] ? grp_fu_248_p2[16:7] : ret_V_4_reg_527;
assign _010_ = ap_CS_fsm[8] ? grp_fu_248_p2 : ret_V_13_reg_522;
assign _016_ = ap_CS_fsm[8] ? grp_fu_217_p2[11:8] : ret_V_cast_reg_515;
assign _008_ = ap_CS_fsm[8] ? grp_fu_217_p2 : ret_V_11_reg_510;
assign _007_ = ap_CS_fsm[3] ? ret_V_10_fu_268_p3 : ret_V_10_reg_487;
assign _019_ = ap_CS_fsm[0] ? select_ln15_fu_151_p3[8] : select_ln15_reg_432[8];
assign _020_ = ap_CS_fsm[0] ? op_0[15] : tmp_reg_427;
assign _006_ = ap_CS_fsm[0] ? { op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0 } : op_0_cast_reg_421;
assign _002_ = _027_ ? icmp_ln851_1_fu_184_p2 : icmp_ln851_2_reg_477;
assign _003_ = _027_ ? icmp_ln851_fu_227_p2 : icmp_ln851_reg_462;
assign _001_ = _026_ ? icmp_ln851_1_fu_184_p2 : icmp_ln851_1_reg_447;
assign _107_ = ap_CS_fsm[4] ? { ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487 } : loop_1_loop_var_reg_121;
assign _005_ = ap_CS_fsm[6] ? grp_fu_290_p2 : _107_;
assign _108_ = _024_ ? 32'd10 : loop_0_loop_var_1_reg_109;
assign _004_ = ap_CS_fsm[7] ? grp_fu_300_p2 : _108_;
assign _000_ = ap_rst ? 14'h0001 : ap_NS_fsm;
assign icmp_ln1497_1_fu_285_p2 = _091_ ? 1'h1 : 1'h0;
assign icmp_ln1497_fu_167_p2 = _092_ ? 1'h1 : 1'h0;
assign icmp_ln851_1_fu_184_p2 = _041_ ? 1'h1 : 1'h0;
assign icmp_ln851_fu_227_p2 = _042_ ? 1'h1 : 1'h0;
assign ret_V_10_fu_268_p3 = tmp_reg_427 ? select_ln850_1_fu_263_p3 : ret_V_1_reg_440;
assign ret_V_12_fu_353_p3 = ret_V_11_reg_510[16] ? select_ln850_fu_348_p3 : ret_V_cast_reg_515;
assign ret_V_14_fu_372_p3 = ret_V_13_reg_522[16] ? select_ln850_2_fu_367_p3 : ret_V_4_reg_527;
assign select_ln15_fu_151_p3 = op_1[1] ? 9'h000 : 9'h100;
assign select_ln850_1_fu_263_p3 = icmp_ln851_1_reg_447 ? ret_V_1_reg_440 : ret_V_8_reg_482;
assign select_ln850_2_fu_367_p3 = icmp_ln851_2_reg_477 ? ret_V_4_reg_527 : ret_V_6_reg_539;
assign select_ln850_fu_348_p3 = icmp_ln851_reg_462 ? ret_V_cast_reg_515 : ret_V_reg_534;
assign ap_CS_fsm_state1 = ap_CS_fsm[0];
assign ap_CS_fsm_state10 = ap_CS_fsm[9];
assign ap_CS_fsm_state11 = ap_CS_fsm[10];
assign ap_CS_fsm_state12 = ap_CS_fsm[11];
assign ap_CS_fsm_state13 = ap_CS_fsm[12];
assign ap_CS_fsm_state14 = ap_CS_fsm[13];
assign ap_CS_fsm_state2 = ap_CS_fsm[1];
assign ap_CS_fsm_state3 = ap_CS_fsm[2];
assign ap_CS_fsm_state4 = ap_CS_fsm[3];
assign ap_CS_fsm_state5 = ap_CS_fsm[4];
assign ap_CS_fsm_state6 = ap_CS_fsm[5];
assign ap_CS_fsm_state7 = ap_CS_fsm[6];
assign ap_CS_fsm_state8 = ap_CS_fsm[7];
assign ap_CS_fsm_state9 = ap_CS_fsm[8];
assign ap_done = op_9_ap_vld;
assign ap_ready = op_9_ap_vld;
assign grp_fu_190_p0 = op_0[15:7];
assign grp_fu_217_p0 = { op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1, 8'h00 };
assign grp_fu_217_p1 = { rhs_1_fu_86[15], rhs_1_fu_86 };
assign grp_fu_248_p0 = 17'h00000;
assign grp_fu_248_p1 = { op_0[15], op_0 };
assign grp_fu_385_p0 = { ret_V_14_reg_549[9], ret_V_14_reg_549 };
assign grp_fu_385_p1 = { 7'h00, ret_V_12_reg_544 };
assign icmp_ln851_2_fu_257_p2 = icmp_ln851_1_fu_184_p2;
assign lhs_fu_202_p3 = { op_1, 8'h00 };
assign op_0_cast_fu_131_p0 = op_0;
assign op_0_cast_fu_131_p1 = { op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0[15], op_0 };
assign op_9 = { grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2[10], grp_fu_385_p2 };
assign p_Result_1_fu_360_p3 = ret_V_13_reg_522[16];
assign p_Result_s_fu_341_p3 = ret_V_11_reg_510[16];
assign ret_V_1_fu_172_p1 = op_0;
assign rhs_2_fu_236_p3 = 9'h000;
assign rhs_fu_82 = 2'h0;
assign sext_ln545_fu_274_p1 = { ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487[8], ret_V_10_reg_487 };
assign sext_ln703_1_fu_233_p0 = op_0;
assign sext_ln703_fu_213_p0 = rhs_1_fu_86;
assign shl_ln728_3_fu_277_p3 = { loop_1_loop_var_reg_121, 7'h00 };
assign shl_ln_fu_159_p3 = { loop_0_loop_var_1_reg_109, 7'h00 };
assign tmp_1_fu_143_p3 = op_1[1];
assign tmp_fu_135_p1 = op_0;
assign trunc_ln851_1_fu_254_p0 = op_0;
assign trunc_ln851_1_fu_254_p1 = op_0[6:0];
assign trunc_ln851_2_fu_181_p0 = op_0;
assign trunc_ln851_2_fu_181_p1 = op_0[6:0];
assign trunc_ln851_fu_223_p0 = rhs_1_fu_86;
assign trunc_ln851_fu_223_p1 = rhs_1_fu_86[7:0];
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s0  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.a ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s0  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.b ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.s  = { \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s2 , \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.sum_s1  };
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.a  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ain_s1 ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.b  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.bin_s1 ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cin  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.carry_s1 ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.facout_s2  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.cout ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s2  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u2.s ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.a  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.a [3:0];
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.b  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.b [3:0];
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cin  = 1'h0;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.facout_s1  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.cout ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.fas_s1  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.u1.s ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.a  = \add_9ns_9ns_9_2_1_U1.din0 ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.b  = \add_9ns_9ns_9_2_1_U1.din1 ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.ce  = \add_9ns_9ns_9_2_1_U1.ce ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.clk  = \add_9ns_9ns_9_2_1_U1.clk ;
assign \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.reset  = \add_9ns_9ns_9_2_1_U1.reset ;
assign \add_9ns_9ns_9_2_1_U1.dout  = \add_9ns_9ns_9_2_1_U1.top_add_9ns_9ns_9_2_1_Adder_0_U.s ;
assign \add_9ns_9ns_9_2_1_U1.ce  = 1'h1;
assign \add_9ns_9ns_9_2_1_U1.clk  = ap_clk;
assign \add_9ns_9ns_9_2_1_U1.din0  = op_0[15:7];
assign \add_9ns_9ns_9_2_1_U1.din1  = 9'h001;
assign grp_fu_190_p2 = \add_9ns_9ns_9_2_1_U1.dout ;
assign \add_9ns_9ns_9_2_1_U1.reset  = ap_rst;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s0  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.a ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s0  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.b ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.s  = { \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s2 , \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.sum_s1  };
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.a  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ain_s1 ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.b  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.bin_s1 ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cin  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.carry_s1 ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.facout_s2  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.cout ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s2  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u2.s ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.a  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.a [1:0];
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.b  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.b [1:0];
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cin  = 1'h0;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.facout_s1  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.cout ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.fas_s1  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.u1.s ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.a  = \add_4ns_4ns_4_2_1_U6.din0 ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.b  = \add_4ns_4ns_4_2_1_U6.din1 ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.ce  = \add_4ns_4ns_4_2_1_U6.ce ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.clk  = \add_4ns_4ns_4_2_1_U6.clk ;
assign \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.reset  = \add_4ns_4ns_4_2_1_U6.reset ;
assign \add_4ns_4ns_4_2_1_U6.dout  = \add_4ns_4ns_4_2_1_U6.top_add_4ns_4ns_4_2_1_Adder_4_U.s ;
assign \add_4ns_4ns_4_2_1_U6.ce  = 1'h1;
assign \add_4ns_4ns_4_2_1_U6.clk  = ap_clk;
assign \add_4ns_4ns_4_2_1_U6.din0  = ret_V_cast_reg_515;
assign \add_4ns_4ns_4_2_1_U6.din1  = 4'h1;
assign grp_fu_331_p2 = \add_4ns_4ns_4_2_1_U6.dout ;
assign \add_4ns_4ns_4_2_1_U6.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U5.din0 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U5.din1 ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U5.ce ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U5.clk ;
assign \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U5.reset ;
assign \add_32ns_32ns_32_2_1_U5.dout  = \add_32ns_32ns_32_2_1_U5.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U5.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U5.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U5.din0  = loop_0_loop_var_1_reg_109;
assign \add_32ns_32ns_32_2_1_U5.din1  = 32'd8;
assign grp_fu_300_p2 = \add_32ns_32ns_32_2_1_U5.dout ;
assign \add_32ns_32ns_32_2_1_U5.reset  = ap_rst;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s0  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s0  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.s  = { \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2 , \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.sum_s1  };
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.a  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ain_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.b  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.bin_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cin  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.carry_s1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s2  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.cout ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s2  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u2.s ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.a  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a [15:0];
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.b  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b [15:0];
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cin  = 1'h0;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.facout_s1  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.cout ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.fas_s1  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.u1.s ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.a  = \add_32ns_32ns_32_2_1_U4.din0 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.b  = \add_32ns_32ns_32_2_1_U4.din1 ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.ce  = \add_32ns_32ns_32_2_1_U4.ce ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.clk  = \add_32ns_32ns_32_2_1_U4.clk ;
assign \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.reset  = \add_32ns_32ns_32_2_1_U4.reset ;
assign \add_32ns_32ns_32_2_1_U4.dout  = \add_32ns_32ns_32_2_1_U4.top_add_32ns_32ns_32_2_1_Adder_3_U.s ;
assign \add_32ns_32ns_32_2_1_U4.ce  = 1'h1;
assign \add_32ns_32ns_32_2_1_U4.clk  = ap_clk;
assign \add_32ns_32ns_32_2_1_U4.din0  = loop_1_loop_var_reg_121;
assign \add_32ns_32ns_32_2_1_U4.din1  = 32'd2;
assign grp_fu_290_p2 = \add_32ns_32ns_32_2_1_U4.dout ;
assign \add_32ns_32ns_32_2_1_U4.reset  = ap_rst;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ain_s0  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.a ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.bin_s0  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.b ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.s  = { \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.fas_s2 , \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.sum_s1  };
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.a  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ain_s1 ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.b  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.bin_s1 ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.cin  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.carry_s1 ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.facout_s2  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.cout ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.fas_s2  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u2.s ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.a  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.a [7:0];
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.b  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.b [7:0];
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.cin  = 1'h0;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.facout_s1  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.cout ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.fas_s1  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.u1.s ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.a  = \add_17s_17s_17_2_1_U2.din0 ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.b  = \add_17s_17s_17_2_1_U2.din1 ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.ce  = \add_17s_17s_17_2_1_U2.ce ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.clk  = \add_17s_17s_17_2_1_U2.clk ;
assign \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.reset  = \add_17s_17s_17_2_1_U2.reset ;
assign \add_17s_17s_17_2_1_U2.dout  = \add_17s_17s_17_2_1_U2.top_add_17s_17s_17_2_1_Adder_1_U.s ;
assign \add_17s_17s_17_2_1_U2.ce  = 1'h1;
assign \add_17s_17s_17_2_1_U2.clk  = ap_clk;
assign \add_17s_17s_17_2_1_U2.din0  = { op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1[1], op_1, 8'h00 };
assign \add_17s_17s_17_2_1_U2.din1  = { rhs_1_fu_86[15], rhs_1_fu_86 };
assign grp_fu_217_p2 = \add_17s_17s_17_2_1_U2.dout ;
assign \add_17s_17s_17_2_1_U2.reset  = ap_rst;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ain_s0  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.a ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.bin_s0  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.b ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.s  = { \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.fas_s2 , \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.sum_s1  };
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.a  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ain_s1 ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.b  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.bin_s1 ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.cin  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.carry_s1 ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.facout_s2  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.cout ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.fas_s2  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u2.s ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.a  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.a [7:0];
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.b  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.b [7:0];
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.cin  = 1'h0;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.facout_s1  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.cout ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.fas_s1  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.u1.s ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.a  = \add_17ns_17s_17_2_1_U3.din0 ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.b  = \add_17ns_17s_17_2_1_U3.din1 ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.ce  = \add_17ns_17s_17_2_1_U3.ce ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.clk  = \add_17ns_17s_17_2_1_U3.clk ;
assign \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.reset  = \add_17ns_17s_17_2_1_U3.reset ;
assign \add_17ns_17s_17_2_1_U3.dout  = \add_17ns_17s_17_2_1_U3.top_add_17ns_17s_17_2_1_Adder_2_U.s ;
assign \add_17ns_17s_17_2_1_U3.ce  = 1'h1;
assign \add_17ns_17s_17_2_1_U3.clk  = ap_clk;
assign \add_17ns_17s_17_2_1_U3.din0  = 17'h00000;
assign \add_17ns_17s_17_2_1_U3.din1  = { op_0[15], op_0 };
assign grp_fu_248_p2 = \add_17ns_17s_17_2_1_U3.dout ;
assign \add_17ns_17s_17_2_1_U3.reset  = ap_rst;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s0  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.a ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s0  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.b ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.s  = { \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s2 , \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.sum_s1  };
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.a  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ain_s1 ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.b  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.bin_s1 ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cin  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.carry_s1 ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.facout_s2  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.cout ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s2  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u2.s ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.a  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.a [4:0];
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.b  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.b [4:0];
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cin  = 1'h0;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.facout_s1  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.cout ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.fas_s1  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.u1.s ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.a  = \add_11s_11ns_11_2_1_U8.din0 ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.b  = \add_11s_11ns_11_2_1_U8.din1 ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.ce  = \add_11s_11ns_11_2_1_U8.ce ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.clk  = \add_11s_11ns_11_2_1_U8.clk ;
assign \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.reset  = \add_11s_11ns_11_2_1_U8.reset ;
assign \add_11s_11ns_11_2_1_U8.dout  = \add_11s_11ns_11_2_1_U8.top_add_11s_11ns_11_2_1_Adder_6_U.s ;
assign \add_11s_11ns_11_2_1_U8.ce  = 1'h1;
assign \add_11s_11ns_11_2_1_U8.clk  = ap_clk;
assign \add_11s_11ns_11_2_1_U8.din0  = { ret_V_14_reg_549[9], ret_V_14_reg_549 };
assign \add_11s_11ns_11_2_1_U8.din1  = { 7'h00, ret_V_12_reg_544 };
assign grp_fu_385_p2 = \add_11s_11ns_11_2_1_U8.dout ;
assign \add_11s_11ns_11_2_1_U8.reset  = ap_rst;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s0  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.a ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s0  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.b ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.s  = { \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s2 , \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.sum_s1  };
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.a  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ain_s1 ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.b  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.bin_s1 ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cin  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.carry_s1 ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.facout_s2  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.cout ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s2  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u2.s ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.a  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.a [4:0];
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.b  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.b [4:0];
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cin  = 1'h0;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.facout_s1  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.cout ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.fas_s1  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.u1.s ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.a  = \add_10ns_10ns_10_2_1_U7.din0 ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.b  = \add_10ns_10ns_10_2_1_U7.din1 ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.ce  = \add_10ns_10ns_10_2_1_U7.ce ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.clk  = \add_10ns_10ns_10_2_1_U7.clk ;
assign \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.reset  = \add_10ns_10ns_10_2_1_U7.reset ;
assign \add_10ns_10ns_10_2_1_U7.dout  = \add_10ns_10ns_10_2_1_U7.top_add_10ns_10ns_10_2_1_Adder_5_U.s ;
assign \add_10ns_10ns_10_2_1_U7.ce  = 1'h1;
assign \add_10ns_10ns_10_2_1_U7.clk  = ap_clk;
assign \add_10ns_10ns_10_2_1_U7.din0  = ret_V_4_reg_527;
assign \add_10ns_10ns_10_2_1_U7.din1  = 10'h001;
assign grp_fu_336_p2 = \add_10ns_10ns_10_2_1_U7.dout ;
assign \add_10ns_10ns_10_2_1_U7.reset  = ap_rst;
endmodule


// Product machine:
module top_A_times_top_B (ap_start, op_0, op_1, ap_clk, unsafe_signal);
input ap_start;
input [15:0] op_0;
input [1:0] op_1;
input ap_clk;
output unsafe_signal;
reg _setup;
initial _setup = 1'b0;
always @ (posedge ap_clk) _setup <= 1'b1;
reg ap_start_internal;
always @ (posedge ap_clk) if (!_setup) ap_start_internal <= ap_start;
reg [15:0] op_0_internal;
always @ (posedge ap_clk) if (!_setup) op_0_internal <= op_0;
reg [1:0] op_1_internal;
always @ (posedge ap_clk) if (!_setup) op_1_internal <= op_1;
wire ap_done_A;
wire ap_done_B;
wire ap_done_eq;
assign ap_done_eq = ap_done_A == ap_done_B;
wire ap_idle_A;
wire ap_idle_B;
wire ap_idle_eq;
assign ap_idle_eq = ap_idle_A == ap_idle_B;
wire ap_ready_A;
wire ap_ready_B;
wire ap_ready_eq;
assign ap_ready_eq = ap_ready_A == ap_ready_B;
wire [31:0] op_9_A;
wire [31:0] op_9_B;
wire op_9_eq;
assign op_9_eq = op_9_A == op_9_B;
wire op_9_ap_vld_A;
wire op_9_ap_vld_B;
wire clk_enable_A;
wire clk_enable_B;
assign clk_enable_A = _setup & (~op_9_ap_vld_A | op_9_ap_vld_B);
assign clk_enable_B = _setup;
wire divergent;
assign divergent = ~(ap_done_eq & ap_idle_eq & ap_ready_eq & op_9_eq);
assign unsafe_signal = op_9_ap_vld_A & op_9_ap_vld_B & divergent;
top_A instance_A (
    .ap_clk(ap_clk),
    .clk_enable(clk_enable_A),
    .ap_start(ap_start_internal),
    .op_0(op_0_internal),
    .op_1(op_1_internal),
    .ap_done(ap_done_A),
    .ap_idle(ap_idle_A),
    .ap_ready(ap_ready_A),
    .op_9(op_9_A),
    .op_9_ap_vld(op_9_ap_vld_A)
);
top_B instance_B (
    .ap_clk(ap_clk),
    .clk_enable(clk_enable_B),
    .ap_start(ap_start_internal),
    .op_0(op_0_internal),
    .op_1(op_1_internal),
    .ap_done(ap_done_B),
    .ap_idle(ap_idle_B),
    .ap_ready(ap_ready_B),
    .op_9(op_9_B),
    .op_9_ap_vld(op_9_ap_vld_B)
);
endmodule
