Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
Finished loading tool scripts (7 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
          Version RC14.28 - v14.20-s067_1 (64-bit), built Jun 22 2016


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 636 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
================================================================================

rc:/> source rc
rc.cmd   rc.cmd1  rc.cmd2  rc.cmd3  rc.cmd4  rc.log  rc.log1  rc.log2  rc.log3
rc.log4  rc.tcl
rc:/> source rc.tcl 
Sourcing './rc.tcl' (Tue Mar 20 21:25:24 -0500 2018)...
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./

  Message Summary for Library gscl45nm.lib:
  *****************************************
  Could not find an attribute in the library. [LBR-436]: 96
  Missing library level attribute. [LBR-516]: 1
  *****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 27.000000) in library 'gscl45nm.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = gscl45nm.lib
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'pipe_mul_top' from file './pipe_mul.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'counter' with default parameters value.
Warning : Signal or variable has multiple drivers and no loads. This may cause verification mismatches between the original and synthesized designs. [CDFG-217]
        : 'unused' in module 'ctr_out_bank' in file './pipe_mul.v' on line 321.
        : Verify that the drivers of this signal are correct.
Warning : Output port is wider than connected signal. [CDFG-468]
        : Signal width (8) does not match width of port 'bin_out' (32) of instance 'dut_ctr_out' of module 'ctr_out_bank' in file './pipe_mul.v' on line 553.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'pipe_mul_top'.
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'pipe_mul_top'

No empty modules in design 'pipe_mul_top'

  Done Checking the design.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 20 2018  09:25:24 pm
  Module:                 pipe_mul_top
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/pipe_mul_top/instances_hier/dut_ctr_out/instances_hier/stoch2bin_0/instances_seq/out_reg[0]/pins_in/clk
/designs/pipe_mul_top/instances_hier/dut_ctr_out/instances_hier/stoch2bin_0/instances_seq/out_reg[1]/pins_in/clk
/designs/pipe_mul_top/instances_hier/dut_ctr_out/instances_hier/stoch2bin_0/instances_seq/out_reg[2]/pins_in/clk
  ... 119 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/pipe_mul_top/ports_in/clk
/designs/pipe_mul_top/ports_in/en
/designs/pipe_mul_top/ports_in/en_sr_a
  ... 13 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/pipe_mul_top/ports_out/bin_out[0]
/designs/pipe_mul_top/ports_out/bin_out[1]
/designs/pipe_mul_top/ports_out/bin_out[2]
  ... 5 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/pipe_mul_top/ports_in/clk
/designs/pipe_mul_top/ports_in/en
/designs/pipe_mul_top/ports_in/en_sr_a
  ... 13 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/pipe_mul_top/ports_out/bin_out[0]
/designs/pipe_mul_top/ports_out/bin_out[1]
/designs/pipe_mul_top/ports_out/bin_out[2]
  ... 5 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                   122
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          16
 Outputs without clocked external delays                          8
 Inputs without external driver/transition                       16
 Outputs without external load                                    8
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        170

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'pipe_mul_top' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 18 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 38 hierarchical instances.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'pipe_mul_top' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'counter_WIDTH4' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'counter_WIDTH4'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'counter_WIDTH4'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'ctr_out_bank' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'ctr_out_bank'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'ctr_out_bank'.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'pipe_mul_top'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'pipe_mul_top' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'pipe_mul_top' using 'medium' effort.
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 24 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 24 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 2532        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default          unconst. unconst.     N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                2752        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default          unconst. unconst.     N.A. 

Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'pipe_mul_top' in file 'fv/pipe_mul_top/rtl_to_g1.do' ...
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'pipe_mul_top'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'pipe_mul_top' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
-------------------------------------------------------------------------------
 init_iopt                  2752        0         0       164
 const_prop                 2752        0         0       164
 simp_cc_inputs             2719        0         0       164
 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                 2719        0         0       164

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2719        0         0       164

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       109  (        0 /        0 )  0.00
        plc_star       109  (        0 /        0 )  0.00
      drc_buf_sp       218  (        0 /      109 )  0.02
        drc_bufs       218  (        0 /      109 )  0.07
        drc_fopt       109  (        0 /        0 )  0.02
        drc_bufb       109  (        0 /        0 )  0.00
      simple_buf       109  (        0 /        0 )  0.12
             dup       109  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       109  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2719        0         0       164

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  2719        0         0       164

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       109  (        0 /        0 )  0.11
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        12  (        0 /       12 )  0.00
       area_down         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf       109  (        0 /        0 )  0.10
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                 2719        0         0       164

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2719        0         0       164

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       109  (        0 /        0 )  0.00
        plc_star       109  (        0 /        0 )  0.00
        drc_bufs       218  (        0 /      109 )  0.06
        drc_fopt       109  (        0 /        0 )  0.03
        drc_bufb       109  (        0 /        0 )  0.00
      simple_buf       109  (        0 /        0 )  0.12
             dup       109  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz       109  (        0 /        0 )  0.06


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  2719        0         0       164

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       109  (        0 /        0 )  0.11
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        12  (        0 /       12 )  0.00
       area_down         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'pipe_mul_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pipe_mul_top'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 20 2018  09:25:28 pm
  Module:                 pipe_mul_top
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin            Type     Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
dut_ctr_out
  stoch2bin_12
    out_reg[0]/CLK                            0             0 R 
    out_reg[0]/Q     DFFSR          1  1.5   10  +109     109 R 
    drc_bufs96/A                                   +0     109   
    drc_bufs96/Y     BUFX2          3 22.2   54   +64     173 R 
  stoch2bin_12/out[0] 
  csa_tree_add_469_129_groupi/in_3[0] 
    g1523/A                                        +0     173   
    g1523/YC         FAX1           1 12.7   68   +91     263 R 
    g1508/A                                        +0     263   
    g1508/YS         FAX1           1 12.7   67  +118     381 R 
    g1493/A                                        +0     381   
    g1493/YS         FAX1           1  8.8   27  +103     484 F 
    g1484/B                                        +0     484   
    g1484/YC         FAX1           1  8.8   34   +91     575 F 
    g1479/B                                        +0     575   
    g1479/YC         FAX1           1  7.1   29   +88     663 F 
    g1477/C                                        +0     663   
    g1477/YC         FAX1           1  7.1   29   +82     745 F 
    g1476/C                                        +0     745   
    g1476/YC         FAX1           1  7.1   29   +82     826 F 
    g1475/C                                        +0     826   
    g1475/YC         FAX1           1  7.1   29   +82     908 F 
    g1474/C                                        +0     908   
    g1474/YS         FAX1           1  0.0    2   +74     982 F 
  csa_tree_add_469_129_groupi/out_0[6] 
dut_ctr_out/bin_out[6] 
bin_out[6]           out port                      +0     982 F 
----------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : dut_ctr_out/stoch2bin_12/out_reg[0]/CLK
End-point    : bin_out[6]

============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 20 2018  09:25:28 pm
  Module:                 pipe_mul_top
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                     Leakage    Dynamic     Total   
           Instance           Cells Power(nW)  Power(nW)  Power(nW) 
--------------------------------------------------------------------
pipe_mul_top                    565 21492.229 198777.555 220269.784 
  dut_ctr_out                   348 14495.258 146491.254 160986.512 
    csa_tree_a..69_129_groupi    60  2386.042  35125.896  37511.938 
    stoch2bin_0                  18   756.826   6984.763   7741.589 
    stoch2bin_1                  18   756.826   6864.091   7620.917 
    stoch2bin_10                 18   756.826   7087.548   7844.374 
    stoch2bin_11                 18   756.826   7159.779   7916.605 
    stoch2bin_12                 18   756.826   7197.783   7954.609 
    stoch2bin_13                 18   756.826   7197.783   7954.609 
    stoch2bin_14                 18   756.826   6829.666   7586.492 
    stoch2bin_15                 18   756.826   6657.557   7414.383 
    stoch2bin_2                  18   756.826   6058.548   6815.374 
    stoch2bin_3                  18   756.826   6951.600   7708.426 
    stoch2bin_4                  18   756.826   7086.398   7843.224 
    stoch2bin_5                  18   756.826   6893.815   7650.641 
    stoch2bin_6                  18   756.826   6923.221   7680.047 
    stoch2bin_7                  18   756.826   7225.480   7982.306 
    stoch2bin_8                  18   756.826   7087.548   7844.374 
    stoch2bin_9                  18   756.826   7159.779   7916.605 
  dut_sr_b                       68  2408.453  17009.756  19418.209 
  dut_sr_a                       65  2380.278  16251.367  18631.645 
  dut_prg4b_a                    34   979.273   6072.948   7052.221 
    ctr4                         18   756.826   3990.715   4747.541 
    comp4                        16   222.447   2082.233   2304.680 
      comp1                       2    49.307    418.421    467.728 
      comp2                       2    49.307    350.043    399.350 
      comp3                       2    49.307    351.598    400.905 
      comp0                       2    17.348    148.448    165.795 
  dut_prg4b_b                    34   979.273   5976.430   6955.703 
    ctr4                         18   756.826   3990.715   4747.541 
    comp4                        16   222.447   1985.715   2208.162 
      comp1                       2    49.307    385.181    434.487 
      comp2                       2    49.307    350.043    399.350 
      comp3                       2    49.307    320.881    370.187 
      comp0                       2    17.348    148.448    165.795 
  dut_pipe_mul                   16   249.694   2856.758   3106.453 

rc:/> source rc
rc.cmd   rc.cmd1  rc.cmd2  rc.cmd3  rc.cmd4  rc.log  rc.log1  rc.log2  rc.log3
rc.log4  rc.tcl
rc:/> source rc.tcl 
Sourcing './rc.tcl' (Tue Mar 20 21:27:35 -0500 2018)...
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./
Freeing libraries in memory (gscl45nm.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 27.000000) in library 'gscl45nm.lib'.
  Setting attribute of root '/': 'library' = gscl45nm.lib
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'pipe_mul_top' from file './pipe_mul.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'counter' with default parameters value.
Warning : Signal or variable has multiple drivers and no loads. This may cause verification mismatches between the original and synthesized designs. [CDFG-217]
        : 'unused' in module 'ctr_out_bank' in file './pipe_mul.v' on line 285.
Warning : Output port is wider than connected signal. [CDFG-468]
        : Signal width (8) does not match width of port 'bin_out' (32) of instance 'dut_ctr_out' of module 'ctr_out_bank' in file './pipe_mul.v' on line 518.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'pipe_mul_top'.
Warning : Failed to generate G0 netlist because there are multiple top designs. [OVF-301]
        : Can not create one G0 netlist with multiple top designs.
        : G0 netlist can only be generated if there is exactly one top design.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [check_design]
        : There is no unique design here.
        : Specify a design by using the cd command to change to that design's directory or specify the design as an argument for the command.
Failed on find_unique_design
rc:/> exit
Normal exit.