// Seed: 2591207155
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input logic id_1,
    output logic id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    input tri1 id_6
);
  assign id_2 = id_1;
  always @(1, posedge 1 or negedge "" && id_6) begin : LABEL_0
    id_2 <= !1'h0;
  end
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire id_9;
  wire id_10;
endmodule
