
*** Running vivado
    with args -log cb4cled_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cb4cled_design_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cb4cled_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 306.301 ; gain = 16.445
Command: link_design -top cb4cled_design_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_CB4CLED_Top_0_0/cb4cled_design_CB4CLED_Top_0_0.dcp' for cell 'cb4cled_design_i/CB4CLED_Top_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_2/cb4cled_design_clk_2.dcp' for cell 'cb4cled_design_i/TC'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_2/cb4cled_design_rst_2.dcp' for cell 'cb4cled_design_i/ce'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_TC_0/cb4cled_design_TC_0.dcp' for cell 'cb4cled_design_i/ceo'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_axi_gpio_0_0/cb4cled_design_axi_gpio_0_0.dcp' for cell 'cb4cled_design_i/clk'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_1/cb4cled_design_clk_1.dcp' for cell 'cb4cled_design_i/count'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_1/cb4cled_design_rst_1.dcp' for cell 'cb4cled_design_i/load'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_0/cb4cled_design_rst_0.dcp' for cell 'cb4cled_design_i/loadDat'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_proc_sys_reset_0_0/cb4cled_design_proc_sys_reset_0_0.dcp' for cell 'cb4cled_design_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_processing_system7_0_0/cb4cled_design_processing_system7_0_0.dcp' for cell 'cb4cled_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_0/cb4cled_design_clk_0.dcp' for cell 'cb4cled_design_i/rst'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_3/cb4cled_design_rst_3.dcp' for cell 'cb4cled_design_i/up'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_xbar_1/cb4cled_design_xbar_1.dcp' for cell 'cb4cled_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_auto_pc_1/cb4cled_design_auto_pc_1.dcp' for cell 'cb4cled_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_processing_system7_0_0/cb4cled_design_processing_system7_0_0.xdc] for cell 'cb4cled_design_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_processing_system7_0_0/cb4cled_design_processing_system7_0_0.xdc] for cell 'cb4cled_design_i/processing_system7_0/inst'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_axi_gpio_0_0/cb4cled_design_axi_gpio_0_0_board.xdc] for cell 'cb4cled_design_i/clk/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_axi_gpio_0_0/cb4cled_design_axi_gpio_0_0_board.xdc] for cell 'cb4cled_design_i/clk/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_axi_gpio_0_0/cb4cled_design_axi_gpio_0_0.xdc] for cell 'cb4cled_design_i/clk/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_axi_gpio_0_0/cb4cled_design_axi_gpio_0_0.xdc] for cell 'cb4cled_design_i/clk/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_0/cb4cled_design_clk_0_board.xdc] for cell 'cb4cled_design_i/rst/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_0/cb4cled_design_clk_0_board.xdc] for cell 'cb4cled_design_i/rst/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_0/cb4cled_design_clk_0.xdc] for cell 'cb4cled_design_i/rst/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_0/cb4cled_design_clk_0.xdc] for cell 'cb4cled_design_i/rst/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_0/cb4cled_design_rst_0_board.xdc] for cell 'cb4cled_design_i/loadDat/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_0/cb4cled_design_rst_0_board.xdc] for cell 'cb4cled_design_i/loadDat/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_0/cb4cled_design_rst_0.xdc] for cell 'cb4cled_design_i/loadDat/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_0/cb4cled_design_rst_0.xdc] for cell 'cb4cled_design_i/loadDat/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_1/cb4cled_design_rst_1_board.xdc] for cell 'cb4cled_design_i/load/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_1/cb4cled_design_rst_1_board.xdc] for cell 'cb4cled_design_i/load/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_1/cb4cled_design_rst_1.xdc] for cell 'cb4cled_design_i/load/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_1/cb4cled_design_rst_1.xdc] for cell 'cb4cled_design_i/load/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_2/cb4cled_design_rst_2_board.xdc] for cell 'cb4cled_design_i/ce/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_2/cb4cled_design_rst_2_board.xdc] for cell 'cb4cled_design_i/ce/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_2/cb4cled_design_rst_2.xdc] for cell 'cb4cled_design_i/ce/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_2/cb4cled_design_rst_2.xdc] for cell 'cb4cled_design_i/ce/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_3/cb4cled_design_rst_3_board.xdc] for cell 'cb4cled_design_i/up/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_3/cb4cled_design_rst_3_board.xdc] for cell 'cb4cled_design_i/up/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_3/cb4cled_design_rst_3.xdc] for cell 'cb4cled_design_i/up/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_rst_3/cb4cled_design_rst_3.xdc] for cell 'cb4cled_design_i/up/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_1/cb4cled_design_clk_1_board.xdc] for cell 'cb4cled_design_i/count/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_1/cb4cled_design_clk_1_board.xdc] for cell 'cb4cled_design_i/count/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_1/cb4cled_design_clk_1.xdc] for cell 'cb4cled_design_i/count/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_1/cb4cled_design_clk_1.xdc] for cell 'cb4cled_design_i/count/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_2/cb4cled_design_clk_2_board.xdc] for cell 'cb4cled_design_i/TC/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_2/cb4cled_design_clk_2_board.xdc] for cell 'cb4cled_design_i/TC/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_2/cb4cled_design_clk_2.xdc] for cell 'cb4cled_design_i/TC/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_clk_2/cb4cled_design_clk_2.xdc] for cell 'cb4cled_design_i/TC/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_TC_0/cb4cled_design_TC_0_board.xdc] for cell 'cb4cled_design_i/ceo/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_TC_0/cb4cled_design_TC_0_board.xdc] for cell 'cb4cled_design_i/ceo/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_TC_0/cb4cled_design_TC_0.xdc] for cell 'cb4cled_design_i/ceo/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_TC_0/cb4cled_design_TC_0.xdc] for cell 'cb4cled_design_i/ceo/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_proc_sys_reset_0_0/cb4cled_design_proc_sys_reset_0_0_board.xdc] for cell 'cb4cled_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_proc_sys_reset_0_0/cb4cled_design_proc_sys_reset_0_0_board.xdc] for cell 'cb4cled_design_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_proc_sys_reset_0_0/cb4cled_design_proc_sys_reset_0_0.xdc] for cell 'cb4cled_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design/ip/cb4cled_design_proc_sys_reset_0_0/cb4cled_design_proc_sys_reset_0_0.xdc] for cell 'cb4cled_design_i/proc_sys_reset_0/U0'
Parsing XDC File [E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z1_c/physical_contr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z1_c/physical_contr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z1_c/physical_contr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z1_c/physical_contr.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z1_c/physical_contr.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z1_c/physical_contr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 747.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 747.469 ; gain = 441.168
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.827 . Memory (MB): peak = 767.488 ; gain = 20.020

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2488d439d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1304.918 ; gain = 537.430

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1398da72e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1447.195 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 91 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 14e9a6a63

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1447.195 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 16 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d1a8b104

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1447.195 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 216 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d1a8b104

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1447.195 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d1a8b104

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1447.195 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19dc46ee2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1447.195 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |              91  |                                              0  |
|  Constant propagation         |               2  |              16  |                                              0  |
|  Sweep                        |               0  |             216  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1447.195 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e887a4e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1447.195 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e887a4e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1447.195 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e887a4e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1447.195 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1447.195 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e887a4e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1447.195 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1447.195 ; gain = 699.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1447.195 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1447.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.runs/impl_1/cb4cled_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cb4cled_design_wrapper_drc_opted.rpt -pb cb4cled_design_wrapper_drc_opted.pb -rpx cb4cled_design_wrapper_drc_opted.rpx
Command: report_drc -file cb4cled_design_wrapper_drc_opted.rpt -pb cb4cled_design_wrapper_drc_opted.pb -rpx cb4cled_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.runs/impl_1/cb4cled_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1447.195 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9612fa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1447.195 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: accc1a4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f6196151

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f6196151

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.195 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f6196151

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b800700a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1447.195 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 11fa7e893

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1447.195 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 10273931b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1447.195 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10273931b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c111abf1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 130a7b6e6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 178e05cf3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e2a7f48d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10c41467f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ee14e286

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25fdd7a2c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1447.195 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 25fdd7a2c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1447.195 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c3607512

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c3607512

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.070 ; gain = 14.875
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.994. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14a246eea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.070 ; gain = 14.875
Phase 4.1 Post Commit Optimization | Checksum: 14a246eea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.070 ; gain = 14.875

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14a246eea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1462.070 ; gain = 14.875

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14a246eea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1462.070 ; gain = 14.875

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1462.070 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 126d21118

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1462.070 ; gain = 14.875
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 126d21118

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1462.070 ; gain = 14.875
Ending Placer Task | Checksum: 111e1b699

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1462.070 ; gain = 14.875
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1462.070 ; gain = 14.875
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1462.070 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.641 . Memory (MB): peak = 1463.121 ; gain = 1.051
INFO: [Common 17-1381] The checkpoint 'E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.runs/impl_1/cb4cled_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cb4cled_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1463.121 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cb4cled_design_wrapper_utilization_placed.rpt -pb cb4cled_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cb4cled_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1463.121 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ed6d14e7 ConstDB: 0 ShapeSum: 2474a1b2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 40d1b520

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1574.184 ; gain = 100.523
Post Restoration Checksum: NetGraph: 9071807 NumContArr: 37ca9d19 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 40d1b520

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1602.430 ; gain = 128.770

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 40d1b520

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1609.938 ; gain = 136.277

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 40d1b520

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1609.938 ; gain = 136.277
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a530e69f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1634.539 ; gain = 160.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.046  | TNS=0.000  | WHS=-0.193 | THS=-27.543|

Phase 2 Router Initialization | Checksum: 113287277

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1634.539 ; gain = 160.879

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000776639 %
  Global Horizontal Routing Utilization  = 0.0010142 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2006
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2005
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fe04e733

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 1634.539 ; gain = 160.879

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.061  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a50a35db

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.061  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 231e0617e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879
Phase 4 Rip-up And Reroute | Checksum: 231e0617e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2041d9739

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.075  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2041d9739

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2041d9739

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879
Phase 5 Delay and Skew Optimization | Checksum: 2041d9739

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f3964a65

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.075  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15e104616

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879
Phase 6 Post Hold Fix | Checksum: 15e104616

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.280884 %
  Global Horizontal Routing Utilization  = 0.329784 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1830c6394

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1830c6394

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1634.539 ; gain = 160.879

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11cec25ae

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1634.539 ; gain = 160.879

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.075  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11cec25ae

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1634.539 ; gain = 160.879
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1634.539 ; gain = 160.879

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.539 ; gain = 171.418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1634.539 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.627 . Memory (MB): peak = 1637.352 ; gain = 2.812
INFO: [Common 17-1381] The checkpoint 'E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.runs/impl_1/cb4cled_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cb4cled_design_wrapper_drc_routed.rpt -pb cb4cled_design_wrapper_drc_routed.pb -rpx cb4cled_design_wrapper_drc_routed.rpx
Command: report_drc -file cb4cled_design_wrapper_drc_routed.rpt -pb cb4cled_design_wrapper_drc_routed.pb -rpx cb4cled_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.runs/impl_1/cb4cled_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cb4cled_design_wrapper_methodology_drc_routed.rpt -pb cb4cled_design_wrapper_methodology_drc_routed.pb -rpx cb4cled_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cb4cled_design_wrapper_methodology_drc_routed.rpt -pb cb4cled_design_wrapper_methodology_drc_routed.pb -rpx cb4cled_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.runs/impl_1/cb4cled_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cb4cled_design_wrapper_power_routed.rpt -pb cb4cled_design_wrapper_power_summary_routed.pb -rpx cb4cled_design_wrapper_power_routed.rpx
Command: report_power -file cb4cled_design_wrapper_power_routed.rpt -pb cb4cled_design_wrapper_power_summary_routed.pb -rpx cb4cled_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cb4cled_design_wrapper_route_status.rpt -pb cb4cled_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cb4cled_design_wrapper_timing_summary_routed.rpt -pb cb4cled_design_wrapper_timing_summary_routed.pb -rpx cb4cled_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cb4cled_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cb4cled_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cb4cled_design_wrapper_bus_skew_routed.rpt -pb cb4cled_design_wrapper_bus_skew_routed.pb -rpx cb4cled_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force cb4cled_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cb4cled_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/BE_Project/Project/Project_files/CB4CLED/CB4CLED_Top/CB4CLED_Top/vhdl/xilinxprj/CB4CLED_Top.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jan 18 22:23:18 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2073.203 ; gain = 417.812
INFO: [Common 17-206] Exiting Vivado at Tue Jan 18 22:23:18 2022...
