Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun May 18 12:25:13 2025

drc -z TOP_MODULE.ncd TOP_MODULE.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp PLL/dcm_sp_inst, consult
   the device Data Sheet.
DRC detected 0 errors and 0 warnings.
