Microsemi Libero Software
Version: 11.8.0.26
Release: v11.8

Info: The design top_level_model.adb was last modified by software version 11.8.0.26.
Opened an existing Libero design top_level_model.adb.
'BA_NAME' set to 'top_level_model_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
While analyzing gated clock network, ambiguities have been found on gates
mReceiver/outputData_RNI080B[4]:Y, mReceiver/outputData_RNI2I0M[5]:Y,
mReceiver/outputData_RNI6E0B[7]:Y, mReceiver/outputData_RNI4C0B[6]:Y,
mReceiver/outputData_RNIOVVA[0]:Y, mReceiver/outputData_RNII10M[1]:Y,
mReceiver/outputData_RNIU50B[3]:Y, mReceiver/outputData_RNIS30B[2]:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Wrote timing report to file: top_level_model_maxdelay_timing_report.txt

The Report command succeeded ( 00:00:03 )
Wrote timing report to file: top_level_model_mindelay_timing_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: top_level_model_maxdelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: top_level_model_mindelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Design saved to file E:\repos\ECEN5863_HW\HW9\HW9P1_PartB\designer\impl1\top_level_model.adb.

The Execute Script command succeeded ( 00:00:04 )
Design closed.

