# Design: Design dip2 already active.
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: Flow Manager: Not Defined
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Warning: VCP2515 tb_simulation.v : (44, 3): Undefined module: image_read was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 tb_simulation.v : (60, 3): Undefined module: image_write was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Error: ELBREAD_0081 tb_simulation.v (29): Design unit image_read instantiated in dip2.tb_simulation not found in searched libraries: dip2.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: tb_simulation.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (11, 25): Redefinition of the macro INVERT_OPERATION.
# Warning: VCP5010 parameter.v : (11, 25): Redefinition of the macro INVERT_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7044 kB (elbread=427 elab2=6483 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  7:23 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# VSIM: 11 object(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module image_read found in current working library.
# Info: VCP2113 Module image_write found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 6ms
# KERNEL: stopped at time: 6000100 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7045 kB (elbread=427 elab2=6484 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  7:26 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7045 kB (elbread=427 elab2=6484 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  7:27 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7045 kB (elbread=427 elab2=6484 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  7:28 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7037 kB (elbread=427 elab2=6476 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  7:39 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7070 kB (elbread=427 elab2=6509 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  7:40 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: tb_simulation.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (12, 28): Redefinition of the macro THRESHOLD_OPERATION.
# Warning: VCP5010 parameter.v : (12, 28): Redefinition of the macro THRESHOLD_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7045 kB (elbread=427 elab2=6483 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  7:56 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 parameter.v : (13, 2): Syntax error. Unexpected token: '.
# Warning: VCP1008 image_read.v : (384, 1): `endif was expected at end of file.
# Error: VCP2020 image_write.v : (142, 10): begin...end pair(s) mismatch detected. 2 <end> tokens are missing.
# Error: VCP2020 image_write.v : (142, 10): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 image_write.v : (142, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Error: VCP1023 tb_simulation.v : (1, 11): Compiler directive `timescale is not allowed inside a module.
# Error: VCP2000 tb_simulation.v : (76, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 6 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 parameter.v : (13, 2): Syntax error. Unexpected token: '.
# Error: VCP2000 parameter.v : (13, 2): Syntax error. Unexpected token: '.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 image_read.v : (372, 21): Syntax error. Unexpected token: and[_AND].
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Compile failure 1 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7040 kB (elbread=427 elab2=6478 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:20 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
endsim
# KERNEL: stopped at time: 5379780 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7040 kB (elbread=427 elab2=6478 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:21 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7040 kB (elbread=427 elab2=6478 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:23 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 70 (98.59%) signals in SLP and 1 (1.41%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7040 kB (elbread=427 elab2=6478 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:23 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Pass 2. Processing instantiations.
# Info: VCP2876 tb_simulation.v : (37, 37): Implicit net declaration, symbol data_R has not been declared in module tb_simulation.
# Info: VCP2876 tb_simulation.v : (38, 37): Implicit net declaration, symbol data_G has not been declared in module tb_simulation.
# Info: VCP2876 tb_simulation.v : (39, 37): Implicit net declaration, symbol data_B has not been declared in module tb_simulation.
# Warning: VCP2590 tb_simulation.v : (37, 1): Undefined port DATA_R in module image_read.
# Warning: VCP2590 tb_simulation.v : (38, 1): Undefined port DATA_G in module image_read.
# Warning: VCP2590 tb_simulation.v : (39, 1): Undefined port DATA_B in module image_read.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 image_read.v : (234, 13): Undeclared identifier: DATA_R1.
# Error: VCP5103 image_read.v : (235, 13): Undeclared identifier: DATA_G1.
# Error: VCP5103 image_read.v : (236, 13): Undeclared identifier: DATA_B1.
# Error: VCP5103 image_read.v : (323, 19): Undeclared identifier: DATA_R.
# Error: VCP5103 image_read.v : (324, 19): Undeclared identifier: DATA_G.
# Error: VCP5103 image_read.v : (325, 19): Undeclared identifier: DATA_B.
# Compile failure 6 Errors 5 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Pass 2. Processing instantiations.
# Warning: VCP2590 tb_simulation.v : (34, 1): Undefined port DATA_R in module image_read.
# Warning: VCP2590 tb_simulation.v : (35, 1): Undefined port DATA_G in module image_read.
# Warning: VCP2590 tb_simulation.v : (36, 1): Undefined port DATA_B in module image_read.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 image_read.v : (231, 12): Undeclared identifier: DATA_R.
# Error: VCP5103 image_read.v : (232, 12): Undeclared identifier: DATA_G.
# Error: VCP5103 image_read.v : (233, 12): Undeclared identifier: DATA_B.
# Error: VCP5103 image_read.v : (321, 19): Undeclared identifier: DATA_R.
# Error: VCP5103 image_read.v : (322, 19): Undeclared identifier: DATA_G.
# Error: VCP5103 image_read.v : (323, 19): Undeclared identifier: DATA_B.
# Compile failure 6 Errors 5 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Warning: VCP5010 parameter.v : (13, 23): Redefinition of the macro TEST_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 58 (98.31%) signals in SLP and 1 (1.69%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7032 kB (elbread=427 elab2=6470 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:38 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /tb_simulation/data_R0 not found in c:/My_Designs/dip2/dip2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /tb_simulation/data_G0 not found in c:/My_Designs/dip2/dip2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /tb_simulation/data_B0 not found in c:/My_Designs/dip2/dip2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /tb_simulation/data_R1 not found in c:/My_Designs/dip2/dip2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /tb_simulation/data_G1 not found in c:/My_Designs/dip2/dip2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /tb_simulation/data_B1 not found in c:/My_Designs/dip2/dip2/src/wave.asdb.
run 6ms
# KERNEL: stopped at time: 6 ms
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 58 (98.31%) signals in SLP and 1 (1.69%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7046 kB (elbread=427 elab2=6484 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:41 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 58 (98.31%) signals in SLP and 1 (1.69%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7045 kB (elbread=427 elab2=6484 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:43 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 58 (98.31%) signals in SLP and 1 (1.69%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7046 kB (elbread=427 elab2=6484 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:48 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 6ms
# KERNEL: stopped at time: 6 ms
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 58 (98.31%) signals in SLP and 1 (1.69%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7046 kB (elbread=427 elab2=6484 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:48 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 12ms
# KERNEL: stopped at time: 12 ms
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 58 (98.31%) signals in SLP and 1 (1.69%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7046 kB (elbread=427 elab2=6484 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:49 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 12ms
# KERNEL: stopped at time: 12 ms
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 58 (98.31%) signals in SLP and 1 (1.69%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7046 kB (elbread=427 elab2=6484 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:53 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 12ms
# KERNEL: stopped at time: 12 ms
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Warning: VCP5010 parameter.v : (10, 29): Redefinition of the macro BRIGHTNESS_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work dip2 $dsn/src/image_read.v $dsn/src/image_write.v $dsn/src/parameter.v $dsn/src/tb_simulation.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP5010 parameter.v : (11, 25): Redefinition of the macro INVERT_OPERATION.
# Warning: VCP5010 parameter.v : (11, 25): Redefinition of the macro INVERT_OPERATION.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb_simulation.
# $root top modules: tb_simulation.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+tb_simulation tb_simulation
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_read' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: ELBREAD_0049 Module 'image_write' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 16 (100.00%) other processes in SLP
# SLP: 58 (98.31%) signals in SLP and 1 (1.69%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7035 kB (elbread=427 elab2=6474 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\dip2\dip2\src\wave.asdb
#  8:59 PM, Wednesday, January 18, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/dip2/dip2/src/wave.asdb'.
run 12ms
# KERNEL: stopped at time: 12 ms
endsim
# VSIM: Simulation has finished.
