$date
2023-11-09T15:04+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module shiftRAM_1 $end
 $var wire 1 ! io_out $end
 $var wire 1 " io_in $end
 $var wire 1 # reset $end
 $var wire 1 $ clock $end
 $var wire 4 % shiftReg $end
$upscope $end
$enddefinitions $end
$dumpvars
b0000 %
0!
0"
0#
0$
$end
#0
1#
#1
1$
#6
1"
0#
0$
#11
1$
b0001 %
#16
0"
0$
#21
1$
b0010 %
#26
1"
0$
#31
1$
b0101 %
#36
0"
0$
#41
1!
1$
b1010 %
#46
0$
#51
0!
1$
b0100 %
#56
0$
#61
1!
1$
b1000 %
#66
0$
#71
0!
1$
b0000 %
#76
0$
#81
1$
#86
0"
0$
