Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 64fc3c4946b6483982f3b87707ed6a4a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter_4bit_behav xil_defaultlib.tb_counter_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture d_f_f_arch of entity xil_defaultlib.D_f_f [d_f_f_default]
Compiling architecture counter_4bit_arch of entity xil_defaultlib.counter_4bit [counter_4bit_default]
Compiling architecture behavior of entity xil_defaultlib.tb_counter_4bit
Built simulation snapshot tb_counter_4bit_behav
