

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Fri May 31 16:28:36 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   27|   27|   23|   23| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     24|       0|   1925|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|     54|    2113|   1383|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    462|
|Register         |        -|      -|    1341|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|     78|    3454|   3770|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|     35|       3|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |rcReceiver_CTRL_s_axi_U   |rcReceiver_CTRL_s_axi   |        2|      0|  116|  110|
    |rcReceiver_OUT_r_m_axi_U  |rcReceiver_OUT_r_m_axi  |        2|      0|  537|  677|
    |rcReceiver_TEST_s_axi_U   |rcReceiver_TEST_s_axi   |        8|      0|  110|  110|
    |rcReceiver_mul_45bkb_U1   |rcReceiver_mul_45bkb    |        0|      9|  225|   81|
    |rcReceiver_mul_45bkb_U2   |rcReceiver_mul_45bkb    |        0|      9|  225|   81|
    |rcReceiver_mul_45bkb_U3   |rcReceiver_mul_45bkb    |        0|      9|  225|   81|
    |rcReceiver_mul_45bkb_U4   |rcReceiver_mul_45bkb    |        0|      9|  225|   81|
    |rcReceiver_mul_45bkb_U5   |rcReceiver_mul_45bkb    |        0|      9|  225|   81|
    |rcReceiver_mul_45bkb_U6   |rcReceiver_mul_45bkb    |        0|      9|  225|   81|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |       12|     54| 2113| 1383|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_12_fu_1288_p2                |     *    |      4|  0|  22|          33|          17|
    |p_Val2_17_fu_1460_p2                |     *    |      4|  0|  22|          33|          17|
    |p_Val2_1_fu_880_p2                  |     *    |      4|  0|  22|          33|          17|
    |p_Val2_20_fu_1632_p2                |     *    |      4|  0|  22|          33|          17|
    |p_Val2_4_fu_993_p2                  |     *    |      4|  0|  22|          33|          17|
    |p_Val2_8_fu_1116_p2                 |     *    |      4|  0|  22|          33|          17|
    |p_Val2_13_fu_1701_p2                |     +    |      0|  0|  26|          19|          18|
    |p_Val2_18_fu_1789_p2                |     +    |      0|  0|  26|          19|          18|
    |p_Val2_21_fu_1860_p2                |     +    |      0|  0|  26|          19|          18|
    |p_Val2_2_fu_1238_p2                 |     +    |      0|  0|  26|          19|          18|
    |p_Val2_5_fu_1410_p2                 |     +    |      0|  0|  26|          19|          18|
    |p_Val2_9_fu_1582_p2                 |     +    |      0|  0|  26|          19|          18|
    |r_V_1_fu_950_p2                     |     +    |      0|  0|  35|          28|          25|
    |r_V_2_fu_1063_p2                    |     +    |      0|  0|  35|          28|          25|
    |r_V_3_fu_1186_p2                    |     +    |      0|  0|  35|          28|          25|
    |r_V_4_fu_1358_p2                    |     +    |      0|  0|  35|          28|          25|
    |r_V_5_fu_1530_p2                    |     +    |      0|  0|  35|          28|          25|
    |r_V_fu_846_p2                       |     +    |      0|  0|  35|          28|          25|
    |tmp_12_fu_1981_p2                   |     +    |      0|  0|  39|          32|           1|
    |tmp_28_fu_1997_p2                   |     +    |      0|  0|  39|          32|           1|
    |neg_mul1_fu_1205_p2                 |     -    |      0|  0|  98|           1|          91|
    |neg_mul2_fu_1377_p2                 |     -    |      0|  0|  98|           1|          91|
    |neg_mul3_fu_1549_p2                 |     -    |      0|  0|  98|           1|          91|
    |neg_mul4_fu_1756_p2                 |     -    |      0|  0|  98|           1|          91|
    |neg_mul5_fu_1668_p2                 |     -    |      0|  0|  98|           1|          91|
    |neg_mul_fu_1827_p2                  |     -    |      0|  0|  98|           1|          91|
    |neg_ti1_fu_1226_p2                  |     -    |      0|  0|  26|           1|          19|
    |neg_ti2_fu_1398_p2                  |     -    |      0|  0|  26|           1|          19|
    |neg_ti3_fu_1570_p2                  |     -    |      0|  0|  26|           1|          19|
    |neg_ti4_fu_1689_p2                  |     -    |      0|  0|  26|           1|          19|
    |neg_ti9_fu_1777_p2                  |     -    |      0|  0|  26|           1|          19|
    |neg_ti_fu_1848_p2                   |     -    |      0|  0|  26|           1|          19|
    |ap_block_state17_pp0_stage16_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1692                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1697                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_477                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_600_p2                   |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_1915_p2                    |   icmp   |      0|  0|  11|           5|           1|
    |icmp_fu_1876_p2                     |   icmp   |      0|  0|   9|           4|           1|
    |tmp_146_4_fu_1312_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_146_5_fu_1484_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_150_1_fu_904_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_150_2_fu_1017_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_150_3_fu_1140_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_151_1_fu_910_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_151_2_fu_1023_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_151_3_fu_1146_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_151_4_fu_1318_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_151_5_fu_1490_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_1_i6_fu_1920_p2                 |   icmp   |      0|  0|  13|          16|          13|
    |tmp_29_fu_800_p2                    |   icmp   |      0|  0|  13|          11|           8|
    |tmp_30_fu_806_p2                    |   icmp   |      0|  0|  13|          11|           9|
    |tmp_fu_563_p2                       |   icmp   |      0|  0|  11|           8|           4|
    |tmp_s_fu_594_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |tmp_11_fu_679_p2                    |    or    |      0|  0|  10|          10|          10|
    |tmp_25_fu_780_p2                    |    or    |      0|  0|   9|           9|           9|
    |tmp_31_fu_812_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_37_fu_916_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_39_fu_1029_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_41_fu_1152_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_43_fu_1324_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_45_fu_1496_p2                   |    or    |      0|  0|   2|           1|           1|
    |p_v1_v_fu_1392_p3                   |  select  |      0|  0|  19|           1|          19|
    |p_v2_v_fu_1564_p3                   |  select  |      0|  0|  19|           1|          19|
    |p_v3_v_fu_1683_p3                   |  select  |      0|  0|  19|           1|          19|
    |p_v4_v_fu_1771_p3                   |  select  |      0|  0|  19|           1|          19|
    |p_v5_v_fu_1842_p3                   |  select  |      0|  0|  19|           1|          19|
    |p_v_v_fu_1220_p3                    |  select  |      0|  0|  19|           1|          19|
    |tmp_103_cast_fu_1925_p3             |  select  |      0|  0|   2|           1|           1|
    |tmp_32_cast_fu_818_p3               |  select  |      0|  0|   9|           1|           8|
    |tmp_32_fu_826_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_38_fu_1232_p3                   |  select  |      0|  0|  19|           1|          19|
    |tmp_40_fu_930_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_47_cast_fu_922_p3               |  select  |      0|  0|   9|           1|           8|
    |tmp_60_fu_1404_p3                   |  select  |      0|  0|  19|           1|          19|
    |tmp_61_fu_1043_p3                   |  select  |      0|  0|  11|           1|          11|
    |tmp_66_fu_1576_p3                   |  select  |      0|  0|  19|           1|          19|
    |tmp_67_cast_fu_1035_p3              |  select  |      0|  0|   9|           1|           8|
    |tmp_67_fu_1166_p3                   |  select  |      0|  0|  11|           1|          11|
    |tmp_72_fu_1695_p3                   |  select  |      0|  0|  19|           1|          19|
    |tmp_73_fu_1338_p3                   |  select  |      0|  0|  11|           1|          11|
    |tmp_76_cast_fu_1158_p3              |  select  |      0|  0|   9|           1|           8|
    |tmp_78_fu_1783_p3                   |  select  |      0|  0|  19|           1|          19|
    |tmp_79_fu_1510_p3                   |  select  |      0|  0|  11|           1|          11|
    |tmp_84_fu_1854_p3                   |  select  |      0|  0|  19|           1|          19|
    |tmp_85_cast_fu_1330_p3              |  select  |      0|  0|   9|           1|           8|
    |tmp_87_fu_1933_p3                   |  select  |      0|  0|   3|           1|           2|
    |tmp_94_cast_fu_1502_p3              |  select  |      0|  0|   9|           1|           8|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     24|  0|1925|         785|        1519|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |OUT_r_WDATA                             |   38|          7|   16|        112|
    |OUT_r_blk_n_AW                          |    9|          2|    1|          2|
    |OUT_r_blk_n_B                           |    9|          2|    1|          2|
    |OUT_r_blk_n_W                           |    9|          2|    1|          2|
    |SBUS_data_address0                      |   56|         13|    5|         65|
    |ap_NS_iter0_fsm                         |  113|         24|   23|        552|
    |ap_NS_iter1_fsm                         |   38|          7|    6|         42|
    |ap_phi_mux_p_Val2_29_phi_fu_508_p4      |   15|          3|   11|         33|
    |ap_phi_reg_pp0_iter0_p_Val2_23_reg_514  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_24_reg_523  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_25_reg_533  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_26_reg_543  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_27_reg_553  |    9|          2|   11|         22|
    |ap_sig_ioackin_OUT_r_AWREADY            |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY             |    9|          2|    1|          2|
    |test_V_address0                         |   56|         13|   12|        156|
    |test_V_d0                               |   56|         13|   32|        416|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  462|        100|  165|       1496|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |SBUS_data_load_1_reg_2066               |   8|   0|    8|          0|
    |SBUS_data_load_2_reg_2076               |   8|   0|    8|          0|
    |SBUS_data_load_3_reg_2014               |   8|   0|    8|          0|
    |SBUS_data_load_4_reg_2025               |   8|   0|    8|          0|
    |SBUS_data_load_5_reg_2087               |   8|   0|    8|          0|
    |SBUS_data_load_6_reg_2098               |   8|   0|    8|          0|
    |SBUS_data_load_7_reg_2035               |   8|   0|    8|          0|
    |SBUS_data_load_8_reg_2051               |   8|   0|    8|          0|
    |SBUS_data_load_9_reg_2109               |   8|   0|    8|          0|
    |agg_result_i5_reg_2493                  |  16|   0|   16|          0|
    |ap_CS_iter0_fsm                         |  23|   0|   23|          0|
    |ap_CS_iter1_fsm                         |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_23_reg_514  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_24_reg_523  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_25_reg_533  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_26_reg_543  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_27_reg_553  |  11|   0|   11|          0|
    |ap_reg_ioackin_OUT_r_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY             |   1|   0|    1|          0|
    |channels_0                              |  11|   0|   11|          0|
    |channels_1                              |  11|   0|   11|          0|
    |channels_2                              |  11|   0|   11|          0|
    |channels_3                              |  11|   0|   11|          0|
    |channels_4                              |  11|   0|   11|          0|
    |channels_5                              |  11|   0|   11|          0|
    |errors                                  |  32|   0|   32|          0|
    |icmp_reg_2498                           |   1|   0|    1|          0|
    |lost                                    |  32|   0|   32|          0|
    |mul1_reg_2254                           |  91|   0|   91|          0|
    |mul2_reg_2302                           |  91|   0|   91|          0|
    |mul3_reg_2441                           |  91|   0|   91|          0|
    |mul4_reg_2350                           |  91|   0|   91|          0|
    |mul5_reg_2398                           |  91|   0|   91|          0|
    |mul_reg_2467                            |  91|   0|   91|          0|
    |or_cond_reg_2154                        |   1|   0|    1|          0|
    |or_cond_reg_2154_pp0_iter0_reg          |   1|   0|    1|          0|
    |p_Val2_10_reg_2392                      |  16|   0|   16|          0|
    |p_Val2_15_reg_2435                      |  16|   0|   16|          0|
    |p_Val2_24_reg_523                       |  11|   0|   11|          0|
    |p_Val2_25_reg_533                       |  11|   0|   11|          0|
    |p_Val2_26_reg_543                       |  11|   0|   11|          0|
    |p_Val2_27_reg_553                       |  11|   0|   11|          0|
    |p_Val2_28_reg_2296                      |  16|   0|   16|          0|
    |p_Val2_6_reg_2344                       |  16|   0|   16|          0|
    |r_V_1_reg_2208                          |  12|   0|   28|         16|
    |r_V_2_reg_2239                          |  12|   0|   28|         16|
    |r_V_3_reg_2281                          |  12|   0|   28|         16|
    |r_V_4_reg_2329                          |  12|   0|   28|         16|
    |r_V_5_reg_2377                          |  12|   0|   28|         16|
    |r_V_reg_2183                            |  12|   0|   28|         16|
    |tmp_27_reg_2193                         |   1|   0|    1|          0|
    |tmp_27_reg_2193_pp0_iter0_reg           |   1|   0|    1|          0|
    |tmp_33_reg_2197                         |  29|   0|   29|          0|
    |tmp_34_reg_2202                         |   1|   0|    1|          0|
    |tmp_36_reg_2259                         |  19|   0|   19|          0|
    |tmp_42_reg_2228                         |  29|   0|   29|          0|
    |tmp_44_reg_2233                         |   1|   0|    1|          0|
    |tmp_59_reg_2307                         |  19|   0|   19|          0|
    |tmp_62_reg_2270                         |  29|   0|   29|          0|
    |tmp_63_reg_2275                         |   1|   0|    1|          0|
    |tmp_65_reg_2355                         |  19|   0|   19|          0|
    |tmp_68_reg_2318                         |  29|   0|   29|          0|
    |tmp_69_reg_2323                         |   1|   0|    1|          0|
    |tmp_71_reg_2403                         |  19|   0|   19|          0|
    |tmp_74_reg_2366                         |  29|   0|   29|          0|
    |tmp_75_reg_2371                         |   1|   0|    1|          0|
    |tmp_77_reg_2446                         |  19|   0|   19|          0|
    |tmp_80_reg_2414                         |  29|   0|   29|          0|
    |tmp_81_reg_2419                         |   1|   0|    1|          0|
    |tmp_83_reg_2472                         |  19|   0|   19|          0|
    |tmp_85_reg_2478                         |   4|   0|    4|          0|
    |tmp_86_reg_2504                         |   5|   0|    5|          0|
    |tmp_87_reg_2519                         |   2|   0|    2|          0|
    |tmp_reg_2061                            |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1341|   0| 1437|         96|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|interrupt             | out |    1| ap_ctrl_hs |  rcReceiver  | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

