<!DOCTYPE html><html lang="zh"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Verilog关于例化的笔记 | Arknights</title><script>var config = {"hostname":"http://example.com","root":"/","preload":false,"path":""}</script><link rel="stylesheet" href="/css/arknights.css"><link rel="stylesheet" href="//unpkg.com/@highlightjs/cdn-assets@11.4.0/styles/atom-one-dark-reasonable.min.css"><style>@font-face {
 font-family: BenderLight;
 src: local('Bender'), url("/font/BenderLight.ttf");
}
@font-face {
 font-family: 'JetBrains Mono';
 src: local('JetBrains Mono'), url('/font/JetBrainsMono-Regular.woff2') format('woff2');
}</style><meta name="generator" content="Hexo 6.1.0"></head><body style="background-image:url(https://ak.hypergryph.com/assets/index/images/ak/pc/bk.jpg);"><div id="cursor-container"><div id="cursor-outer"></div><div id="cursor-effect"></div></div><main><header><nav><div class="navBtn"><i class="navBtnIcon"><span class="navBtnIconBar"></span><span class="navBtnIconBar"></span><span class="navBtnIconBar"></span></i></div><ol class="navContent"><li class="navItem search-header"><input autocomplete="off" autocorrect="off" autocapitalize="none" placeholder="数据检索" spellcheck="false" maxlength="50" type="text" id="search-input"></li><li class="navItem"><a href="/"><span class="navItemTitle">Home</span></a></li><li class="navItem"><a href="/archives/"><span class="navItemTitle">Archives</span></a></li></ol></nav><div class="search-popup"><div id="search-result"></div></div></header><article><div id="post-bg"><div id="post-title"><h1>Verilog关于例化的笔记</h1><div id="post-info"><span>First Post:<span class="control"><time datetime="2022-06-20T06:37:13.000Z" id="date"> 2022-06-20</time></span></span><br><span>Last Update:<span class="control"><time datetime="2022-06-21T14:38:11.921Z" id="updated"> 2022-06-21</time></span></span></div></div><hr><div id="post-content"><h2 id="Verilog例化说明"><a href="#Verilog例化说明" class="headerlink" title="Verilog例化说明"></a>Verilog例化说明</h2><h3 id="什么是模块例化？为什么要例化？"><a href="#什么是模块例化？为什么要例化？" class="headerlink" title="什么是模块例化？为什么要例化？"></a>什么是模块例化？为什么要例化？</h3><p>模块例化可以理解成模块调用。对于一个FPGA工程，通常是由一个顶层模块与多个功能子模块组成，为了实现顶层模块与子模块的连接，需要进行模块间的例化(或说是调用)。在一个FPGA项目工程中，其输入、输出端口命名通常在设计前期就已确定下来，但会存在一些中间变量，一个工程可能会让不同的工程师在不同的时间段内共同完成，不同的人对于这些变量的命名会有所不同，故例化很有必要。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><code class="hljs c"><span class="hljs-comment">// 说白了,其实就是懒,图个方便,打个比方就像下面这个代码.</span><br><span class="hljs-type">int</span> <span class="hljs-title function_">main</span><span class="hljs-params">(<span class="hljs-type">void</span>)</span><br>&#123;<br>    <span class="hljs-type">int</span> x,y;<br>    <span class="hljs-type">int</span> z;<br>    <span class="hljs-comment">// 例化 </span><br>    x = <span class="hljs-number">1</span>;<br>    y = <span class="hljs-number">1</span>;<br>    z = x+y;<br>    <span class="hljs-keyword">if</span>(z==<span class="hljs-number">2</span>)<br>    <span class="hljs-built_in">printf</span>(<span class="hljs-string">&quot;example passed&quot;</span>);<br>&#125;<br></code></pre></td></tr></table></figure>

<h3 id="实例说明例化方法"><a href="#实例说明例化方法" class="headerlink" title="实例说明例化方法"></a>实例说明例化方法</h3><p>实例：静态数码管显示<br>根据功能将 FPGA 顶层例化了以下两个功能子模块:计时模(time_count)和数码管静态显示模块(seg_led_static)，如下图所示:<img src="https://milknougat-my.sharepoint.com/personal/milk_milknougat_onmicrosoft_com/_layouts/52/download.aspx?share=EVwCaCO5DfFMkGRMnhaBw-sBPH2y-IwF2fgn04cc5BoSkg"></p>
<p>1.计时模块（仅显示端口及参数）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> time_count(<br>	<span class="hljs-keyword">input</span>		clk ,                       <span class="hljs-comment">// 时钟信号</span><br>	<span class="hljs-keyword">input</span>		rst_n ,                     <span class="hljs-comment">// 复位信号</span><br><br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span>  flag                         <span class="hljs-comment">// 一个时钟周期的脉冲信号</span><br>);<br><br><span class="hljs-comment">//parameter define</span><br>	<span class="hljs-keyword">parameter</span> MAX_NUM = <span class="hljs-number">25000_000</span>;           <span class="hljs-comment">// 计数器最大计数值</span><br>......(省略功能代码)<br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<p>2.数码管静态显示模块（仅显示端口及参数）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> seg_led_static ( <br>	<span class="hljs-keyword">input</span> 			 clk ,                <span class="hljs-comment">// 时钟信号</span><br>	<span class="hljs-keyword">input</span> 			 rst_n ,              <span class="hljs-comment">// 复位信号（低有效）</span><br>	<span class="hljs-keyword">input</span> 			 add_flag,            <span class="hljs-comment">// 数码管变化的通知信号</span><br>	<br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [<span class="hljs-number">5</span>:<span class="hljs-number">0</span>] sel ,                <span class="hljs-comment">// 数码管位选</span><br>	<span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] seg_led              <span class="hljs-comment">// 数码管段选</span><br> );<br>......（省略功能代码）<br> <br> <span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<p>3.顶层模块（着重看下面“例化计时模块”、“例化数码管静态显示模块”）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> seg_led_static_top (<br>	<span class="hljs-keyword">input</span> 		 sys_clk ,              <span class="hljs-comment">// 系统时钟</span><br>	<span class="hljs-keyword">input</span> 		 sys_rst_n,             <span class="hljs-comment">// 系统复位信号（低有效）</span><br><br>	<span class="hljs-keyword">output</span> [<span class="hljs-number">5</span>:<span class="hljs-number">0</span>] sel ,                  <span class="hljs-comment">// 数码管位选</span><br>	<span class="hljs-keyword">output</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] seg_led                <span class="hljs-comment">// 数码管段选</span><br> );<br> <br> <span class="hljs-comment">//parameter define</span><br> <span class="hljs-keyword">parameter</span> TIME_SHOW = <span class="hljs-number">25&#x27;d25000_000</span>;   <span class="hljs-comment">// 数码管变化的时间间隔0.5s</span><br> <br> <span class="hljs-comment">//wire define</span><br> <span class="hljs-keyword">wire</span> add_flag;                         <span class="hljs-comment">// 数码管变化的通知信号</span><br><br> <span class="hljs-comment">//例化计时模块</span><br>time_count #(                           <span class="hljs-comment">//参数例化使用’#‘</span><br>	<span class="hljs-variable">.MAX_NUM</span> (TIME_SHOW)<br>) u_time_count(<br>	<span class="hljs-variable">.clk</span> (sys_clk ),<br> 	<span class="hljs-variable">.rst_n</span> (sys_rst_n),<br> 	<span class="hljs-variable">.flag</span> (add_flag )<br> );<br><br><span class="hljs-comment">//例化数码管静态显示模块</span><br>seg_led_static u_seg_led_static (<br>	<span class="hljs-variable">.clk</span> (sys_clk ),<br> 	<span class="hljs-variable">.rst_n</span> (sys_rst_n),<br><br> 	<span class="hljs-variable">.add_flag</span> (add_flag ),<br> 	<span class="hljs-variable">.sel</span> (sel ),<br>	<span class="hljs-variable">.seg_led</span> (seg_led )<br> );<br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>

<p>上面给出了顶层模块的完整代码，子模块只有模块的端口和参数定义的代码。这是因为顶层模块对子模块做例化时，只需要知道子模块的端口信号名，而不用关心子模块内部具体是如何实现的。</p>
<p>如果子模块内部使用parameter 定义了一些参数，Verilog 也支持对参数的例化（也叫参数的传递），即顶层模块可以通过例化参数来修改子模块内定义的参数。</p>
<p>下图为模块例化。</p>
<p><img src="https://milknougat-my.sharepoint.com/personal/milk_milknougat_onmicrosoft_com/_layouts/52/download.aspx?share=EaKfrONVzj9NulQA5uL1lY0BHgVK_RnSi5yUwHIlZI42Ag"></p>
<p>上图右侧是例化的数码管静态显示模块，子模块名是指被例化模块的模块名，而例化模块名相当于标识，当例化多个相同模块时，可以通过例化名来识别哪一个例化，我们一般命名为“u_”+“子模块名”。信号列表中“.”之后的信号是数码管静态显示模块定义的端口信号，括号内的信号则是顶层模块声明的信号，这样就将顶层模块的信号与子模块的信号一一对应起来，同时需要注意信号的位宽要保持一致。</p>
<p>接下来再来介绍一下参数的例化，参数的例化是在模块例化的基础上，增加了对参数的信号定义。</p>
<p>下图为参数例化：</p>
<p><img src="https://milknougat-my.sharepoint.com/personal/milk_milknougat_onmicrosoft_com/_layouts/52/download.aspx?share=EcaSBoj-ObdCpPgVh73p1OsB48VLaZXmwUCBJOWeh4oT0A"></p>
<p>在对参数进行例化时，在模块名的后面加上“#”，表示后面跟着的是参数列表。计时模块定义的MAX_NUM 和顶层模块的 TIME_SHOW 都是等于25000_000，当在顶层模块定义 TIME_SHOW&#x3D;12500_000时，那么子模块的 MAX_NUM 的值实际上是也等于 12500_000。当然即使子模块包含参数，在做模块的例化时也可以不添加对参数的例化，这样的话，子模块的参数值等于该模块内部实际定义的值。</p>
<p>值得一提的是，Verilog 语法中的localparam 代表的意思同样是参数定义，用法和 parameter 基本一致，区别在于 parameter 定义的参数可以做例化，而 localparam 定义的参数是指本地参数，上层模块不可以对localparam 定义的参数做例化。</p>
<p>文章来源:<a target="_blank" rel="noopener" href="https://blog.csdn.net/weixin_42470069/article/details/107421790">https://blog.csdn.net/weixin_42470069/article/details/107421790</a></p>
<div id="paginator"></div></div><div id="post-footer"><div id="pages"><div id="footer-link" style="right: calc(50% - 1px);order: 1;border-right: 1px solid #fe2;padding-left: unset;max-width: calc(50% - 4px);"><a href="/2022/06/21/guide-openwrt-expand-disk/">← Next (转载)OpenWRT overlay 空间扩容</a></div><div id="footer-link" style="left: 50%;order: 0;border-left: 1px solid #fe2;padding-right: unset;max-width: calc(50% - 5px);"><a href="/2022/06/14/study-cpp-note1/">C++中“-&gt;”和“.和“::”的区别 Prev →</a></div></div></div></div><div id="bottom-btn"><a id="to-top" onClick="index.scrolltop();" title="to top" style="opacity: 0; display: none;">∧</a></div></article><div class="aside-box"><aside><div id="aside-top"><div id="about"><a href="/" id="logo"><img src="https://ak.hypergryph.com/assets/index/images/ak/pc/faction/1.png" alt="Logo"></a><h1 id="Dr"><a href="/">Poetryrain</a></h1><div id="description"><p></p></div><!--if page.published === undefined--><section id="total"><a id="total-archives" href="/archives"><span class="total-title">Archives Total:</span><span class="total-number">29</span></a><div id="total-tags"><span class="total-title">Tags:</span><span class="total-number">11</span></div><div id="total-categories"><span class="total-title">Categories:</span><span class="total-number">0</span></div></section></div><div id="aside-block"><div id="toc-div"><h1>INDEX</h1><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#Verilog%E4%BE%8B%E5%8C%96%E8%AF%B4%E6%98%8E"><span class="toc-number">1.</span> <span class="toc-text">Verilog例化说明</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%80%E4%B9%88%E6%98%AF%E6%A8%A1%E5%9D%97%E4%BE%8B%E5%8C%96%EF%BC%9F%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E4%BE%8B%E5%8C%96%EF%BC%9F"><span class="toc-number">1.1.</span> <span class="toc-text">什么是模块例化？为什么要例化？</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9E%E4%BE%8B%E8%AF%B4%E6%98%8E%E4%BE%8B%E5%8C%96%E6%96%B9%E6%B3%95"><span class="toc-number">1.2.</span> <span class="toc-text">实例说明例化方法</span></a></li></ol></li></ol></div></div></div><footer><nobr><span class="text-title">©</span><span class="text-content">1970 to 2020</span></nobr><br><nobr><span class="text-title">ICP</span><span class="text-content">——备案号——</span></nobr><br><text>published with <a target="_blank" rel="noopener" href="http://hexo.io">Hexo</a></text><text> Theme <a target="_blank" rel="noopener" href="https://github.com/Yue-plus/hexo-theme-arknights">Arknight</a></text><wbr><text>by <a target="_blank" rel="noopener" href="https://github.com/Yue-plus">Yue_plus</a></text></footer></aside></div></main><canvas id="canvas-dust"></canvas><script src="/js/search.js"></script><script>const reset=_=>{}</script><script src="//unpkg.com/@highlightjs/cdn-assets@11.4.0/highlight.min.js"></script><script src="/js/arknights.js"></script><script>document.addEventListener("load",reset())</script></body></html>