# ---------------------------------------------
# Integration Vectors File
# Module   : EIP-97b-ie-AXI
# Version  : 2.3
# ---------------------------------------------
# @ 111 ns 
SetClockFrequency SYS_CLK 100
DeviceReset 10
# EIP97: Init(HW version 2.3.1)
# EIP97.EIP202: Init(HW version 2.7)
# EIP97.EIP202.AIC_G: Init(HW version 1.4, noi=32, mini_reg=0, ext_reg=0)
# EIP97.EIP202.AIC_R0: Init(HW version 1.4, noi=8, mini_reg=0, ext_reg=0)
# EIP97.EIP202.AIC_R1: Init(HW version 1.4, noi=8, mini_reg=0, ext_reg=0)
# EIP97.EIP202.AIC_R2: Init(HW version 1.4, noi=8, mini_reg=0, ext_reg=0)
# EIP97.EIP202.AIC_R3: Init(HW version 1.4, noi=8, mini_reg=0, ext_reg=0)
# EIP97.PE_0: Init(HW version 1.5)
# EIP97.PE_0.EIP96: Init(HW version 4.3.3)
# EIP97.PE_0.EIP96.EIP201: Init(HW version 1.4, noi=4, mini_reg=0, ext_reg=0)
# EIP97.PE_0.AIC: Init(HW version 1.4, noi=5, mini_reg=0, ext_reg=0)
#     Configure DFE
# @ 221 ns 
WriteWord MASTER1_XFER 0x0000f000 0xa7050f08 0xffffffff
#     Configure DSE
# @ 281 ns 
WriteWord MASTER1_XFER 0x0000f400 0x8000c807 0xffffffff
# @ 341 ns 
WriteWord MASTER1_XFER 0x00010100 0x00007500 0xffffffff
# @ 401 ns 
WriteWord MASTER1_XFER 0x00010000 0x0000f800 0xffffffff
# @ 461 ns 
WriteWord MASTER1_XFER 0x00011c00 0x00000087 0xffffffff
#     Enable optimal context updates and timeout counter for EIP-96
# @ 521 ns 
WriteWord MASTER1_XFER 0x00011000 0x00410000 0xffffffff
# @ 581 ns 
WriteWord MASTER1_XFER 0x00011008 0x00000225 0xffffffff
# EIP97: ConfigureHIA
#     'rings': 2(0x2)
# @ 641 ns 
WriteWord MASTER1_XFER 0x0000f200 0x80000000 0xffffffff
# @ 701 ns 
WriteWord MASTER1_XFER 0x0000f600 0x80000000 0xffffffff
# @ 761 ns 
ReadWord MASTER1_XFER 0x0000f200 0x80000000 0xffffffff
# @ 841 ns 
WriteWord MASTER1_XFER 0x0000f200 0x40000000 0xffffffff
# @ 901 ns 
ReadWord MASTER1_XFER 0x0000f600 0x80000000 0xffffffff
# @ 981 ns 
WriteWord MASTER1_XFER 0x0000f600 0x40000000 0xffffffff
# @ 1041 ns 
ReadWord PORTS_SPACE CMD_TRIG 0x0 0xffffffff
# EIP97.EIP202.CDR0: Init(Entries=256, EntrySize=24, EntryOffset=24, AddToken=1, TCM=0, 64BitMode=0)
#     EIP97.EIP202.CDR0Buf: Init(address=0x0 is allocated for 6144 bytes)
#         ARM: BaseAddress=0x0
#     Program data base address
# @ 1041 ns 
WriteWord64 MASTER1_XFER 0x00000008 0x00000000 0xffffffffffffffff
#     Program additional token base address
# @ 1161 ns 
WriteWord64 MASTER1_XFER 0x00000010 0x00000000 0xffffffffffffffff
#     Temporarily disable ext triggerring
# @ 1281 ns 
WriteWord MASTER1_XFER 0x00000020 0x00000000 0xffffffff
#     Clear pending prepared descriptors counter
# @ 1341 ns 
WriteWord MASTER1_XFER 0x0000002c 0x80000000 0xffffffff
#     Clear pending prepared descriptors pointer
# @ 1401 ns 
WriteWord MASTER1_XFER 0x00000034 0x00000000 0xffffffff
#     Clear pending ownership update pointer
# @ 1461 ns 
WriteWord MASTER1_XFER 0x00000038 0x00000000 0xffffffff
#     Ring size
# @ 1521 ns 
WriteWord MASTER1_XFER 0x00000018 0x00001800 0xffffffff
#     Ring base address
# @ 1581 ns 
WriteWord64 MASTER1_XFER 0x00000000 0x00000000 0xffffffffffffffff
#     Clear pending processed descriptors counter
# @ 1701 ns 
WriteWord MASTER1_XFER 0x00000030 0x80000000 0xffffffff
#     Configure data swapping
# @ 1761 ns 
WriteWord MASTER1_XFER 0x00000024 0x01000000 0xffffffff
#     Set sizes (in 32-bit words)
# @ 1821 ns 
WriteWord MASTER1_XFER 0x0000001c 0x40060006 0xffffffff
#     Clear any pending interrupts
# @ 1881 ns 
WriteWord MASTER1_XFER 0x0000003c 0x0000003f 0xffffffff
#     FIFO usage control
# EIP97.EIP202.CDR0:     Requested fetch count: 3
# @ 1941 ns 
WriteWord MASTER1_XFER 0x00000020 0x00120012 0xffffffff
# EIP97.EIP202.CDR0: Init_final(EntrySize=24, EntryOffset=24, FetchCount=3, MaxFetchCount=42, FetchThresh=18, FetchSize=18)
#     Ring number: 0
#     Ring entries: 256
#     Ring entry size: 24
#     Ring entry offset: 24
#     Ring base address: 0x0
#     Assign CDR0 to engine: {'slot': 15, 'eng_no': 0, 'prio': 0}
# @ 2001 ns 
ReadWord MASTER1_XFER 0x0000f010 0x00000000 0xffffffff
# @ 2081 ns 
WriteWord MASTER1_XFER 0x0000f010 0x0000000f 0xffffffff
# @ 2141 ns 
ReadWord MASTER1_XFER 0x0000f200 0x40000000 0xffffffff
# @ 2221 ns 
WriteWord MASTER1_XFER 0x0000f200 0x40000001 0xffffffff
# @ 2281 ns 
ReadWord PORTS_SPACE CMD_TRIG 0x0 0xffffffff
# EIP97.EIP202.CDR1: Init(Entries=256, EntrySize=24, EntryOffset=24, AddToken=1, TCM=0, 64BitMode=0)
#     EIP97.EIP202.CDR1Buf: Init(address=0x1800 is allocated for 6144 bytes)
#         ARM: BaseAddress=0x1800
#     Program data base address
# @ 2281 ns 
WriteWord64 MASTER1_XFER 0x00001008 0x00000000 0xffffffffffffffff
#     Program additional token base address
# @ 2401 ns 
WriteWord64 MASTER1_XFER 0x00001010 0x00000000 0xffffffffffffffff
#     Temporarily disable ext triggerring
# @ 2521 ns 
WriteWord MASTER1_XFER 0x00001020 0x00000000 0xffffffff
#     Clear pending prepared descriptors counter
# @ 2581 ns 
WriteWord MASTER1_XFER 0x0000102c 0x80000000 0xffffffff
#     Clear pending prepared descriptors pointer
# @ 2641 ns 
WriteWord MASTER1_XFER 0x00001034 0x00000000 0xffffffff
#     Clear pending ownership update pointer
# @ 2701 ns 
WriteWord MASTER1_XFER 0x00001038 0x00000000 0xffffffff
#     Ring size
# @ 2761 ns 
WriteWord MASTER1_XFER 0x00001018 0x00001800 0xffffffff
#     Ring base address
# @ 2821 ns 
WriteWord64 MASTER1_XFER 0x00001000 0x00001800 0xffffffffffffffff
#     Clear pending processed descriptors counter
# @ 2941 ns 
WriteWord MASTER1_XFER 0x00001030 0x80000000 0xffffffff
#     Configure data swapping
# @ 3001 ns 
WriteWord MASTER1_XFER 0x00001024 0x01000000 0xffffffff
#     Set sizes (in 32-bit words)
# @ 3061 ns 
WriteWord MASTER1_XFER 0x0000101c 0x40060006 0xffffffff
#     Clear any pending interrupts
# @ 3121 ns 
WriteWord MASTER1_XFER 0x0000103c 0x0000003f 0xffffffff
#     FIFO usage control
# EIP97.EIP202.CDR1:     Requested fetch count: 3
# @ 3181 ns 
WriteWord MASTER1_XFER 0x00001020 0x00120012 0xffffffff
# EIP97.EIP202.CDR1: Init_final(EntrySize=24, EntryOffset=24, FetchCount=3, MaxFetchCount=42, FetchThresh=18, FetchSize=18)
#     Ring number: 1
#     Ring entries: 256
#     Ring entry size: 24
#     Ring entry offset: 24
#     Ring base address: 0x1800
#     Assign CDR1 to engine: {'slot': 15, 'eng_no': 0, 'prio': 0}
# @ 3241 ns 
ReadWord MASTER1_XFER 0x0000f010 0x0000000f 0xffffffff
# @ 3321 ns 
WriteWord MASTER1_XFER 0x0000f010 0x00000f0f 0xffffffff
# @ 3381 ns 
ReadWord MASTER1_XFER 0x0000f200 0x40000001 0xffffffff
# @ 3461 ns 
WriteWord MASTER1_XFER 0x0000f200 0x40000003 0xffffffff
# @ 3521 ns 
ReadWord PORTS_SPACE RES_TRIG_PREP 0x0 0xffffffff
# @ 3521 ns 
ReadWord PORTS_SPACE RES_TRIG_PROC 0x0 0xffffffff
# @ 3521 ns 
WriteWord MASTER1_XFER 0x00000824 0x01000000 0xffffffff
# EIP97.EIP202.RDR0: Init(Entries=256, EntrySize=24, EntryOffset=24, TCM=0, 64BitMode=0, OwnershipWrite=0, SingleWr=0)
#     EIP97.EIP202.RDR0Buf: Init(address=0x3000 is allocated for 6144 bytes)
#         ARM: BaseAddress=0x3000
#     Program data base address
# @ 3581 ns 
WriteWord64 MASTER1_XFER 0x00000808 0x00000000 0xffffffffffffffff
#     Ring base address
# @ 3701 ns 
WriteWord64 MASTER1_XFER 0x00000800 0x00003000 0xffffffffffffffff
#     Ring size
# @ 3821 ns 
WriteWord MASTER1_XFER 0x00000818 0x00001800 0xffffffff
#     Set sizes (in 32-bit words)
# @ 3881 ns 
WriteWord MASTER1_XFER 0x0000081c 0x00060006 0xffffffff
#     FIFO usage control
# EIP97.EIP202.RDR0:     Requested fetch count: 4
# @ 3941 ns 
WriteWord MASTER1_XFER 0x00000820 0x00080018 0xffffffff
#     Clear descriptors counters
# @ 4001 ns 
WriteWord MASTER1_XFER 0x0000082c 0x80000000 0xffffffff
# @ 4061 ns 
WriteWord MASTER1_XFER 0x00000830 0x80000000 0xffffffff
# EIP97.EIP202.RDR0:     Decrement batch size: 3072
# @ 4121 ns 
WriteWord MASTER1_XFER 0x00000834 0x00000000 0xffffffff
# @ 4181 ns 
WriteWord MASTER1_XFER 0x00000838 0x00000000 0xffffffff
#     Threshold (Before clearing any interrupts)
# @ 4241 ns 
WriteWord MASTER1_XFER 0x00000828 0x00000000 0xffffffff
#     Clear any pending interrupts
# @ 4301 ns 
WriteWord MASTER1_XFER 0x0000083c 0x000000ff 0xffffffff
# EIP97.EIP202.RDR0: Init_final(EntrySize=24, EntryOffset=24, FetchCount=4, ThreshCount=4, MaxFetchCount=42, FetchThresh=8, FetchSize=24)
#     Ring number: 0
#     Ring entries: 256
#     Ring entry size: 24
#     Ring entry offset: 24
#     Ring base address: 0x3000
#     Assign RDR0 to engine: {'slot': 15, 'eng_no': 0, 'prio': 0}
# @ 4361 ns 
ReadWord MASTER1_XFER 0x0000f410 0x00000000 0xffffffff
# @ 4441 ns 
WriteWord MASTER1_XFER 0x0000f410 0x0000000f 0xffffffff
# @ 4501 ns 
ReadWord MASTER1_XFER 0x0000f600 0x40000000 0xffffffff
# @ 4581 ns 
WriteWord MASTER1_XFER 0x0000f600 0x40000001 0xffffffff
# @ 4641 ns 
ReadWord PORTS_SPACE RES_TRIG_PREP 0x0 0xffffffff
# @ 4641 ns 
ReadWord PORTS_SPACE RES_TRIG_PROC 0x0 0xffffffff
# @ 4641 ns 
WriteWord MASTER1_XFER 0x00001824 0x01000000 0xffffffff
# EIP97.EIP202.RDR1: Init(Entries=256, EntrySize=24, EntryOffset=24, TCM=0, 64BitMode=0, OwnershipWrite=0, SingleWr=0)
#     EIP97.EIP202.RDR1Buf: Init(address=0x4800 is allocated for 6144 bytes)
#         ARM: BaseAddress=0x4800
#     Program data base address
# @ 4701 ns 
WriteWord64 MASTER1_XFER 0x00001808 0x00000000 0xffffffffffffffff
#     Ring base address
# @ 4821 ns 
WriteWord64 MASTER1_XFER 0x00001800 0x00004800 0xffffffffffffffff
#     Ring size
# @ 4941 ns 
WriteWord MASTER1_XFER 0x00001818 0x00001800 0xffffffff
#     Set sizes (in 32-bit words)
# @ 5001 ns 
WriteWord MASTER1_XFER 0x0000181c 0x00060006 0xffffffff
#     FIFO usage control
# EIP97.EIP202.RDR1:     Requested fetch count: 4
# @ 5061 ns 
WriteWord MASTER1_XFER 0x00001820 0x00080018 0xffffffff
#     Clear descriptors counters
# @ 5121 ns 
WriteWord MASTER1_XFER 0x0000182c 0x80000000 0xffffffff
# @ 5181 ns 
WriteWord MASTER1_XFER 0x00001830 0x80000000 0xffffffff
# EIP97.EIP202.RDR1:     Decrement batch size: 3072
# @ 5241 ns 
WriteWord MASTER1_XFER 0x00001834 0x00000000 0xffffffff
# @ 5301 ns 
WriteWord MASTER1_XFER 0x00001838 0x00000000 0xffffffff
#     Threshold (Before clearing any interrupts)
# @ 5361 ns 
WriteWord MASTER1_XFER 0x00001828 0x00000000 0xffffffff
#     Clear any pending interrupts
# @ 5421 ns 
WriteWord MASTER1_XFER 0x0000183c 0x000000ff 0xffffffff
# EIP97.EIP202.RDR1: Init_final(EntrySize=24, EntryOffset=24, FetchCount=4, ThreshCount=4, MaxFetchCount=42, FetchThresh=8, FetchSize=24)
#     Ring number: 1
#     Ring entries: 256
#     Ring entry size: 24
#     Ring entry offset: 24
#     Ring base address: 0x4800
#     Assign RDR1 to engine: {'slot': 15, 'eng_no': 0, 'prio': 0}
# @ 5481 ns 
ReadWord MASTER1_XFER 0x0000f410 0x00000000 0xffffffff
# @ 5561 ns 
WriteWord MASTER1_XFER 0x0000f410 0x00000f00 0xffffffff
# @ 5621 ns 
ReadWord MASTER1_XFER 0x0000f600 0x40000001 0xffffffff
# @ 5701 ns 
WriteWord MASTER1_XFER 0x0000f600 0x40000003 0xffffffff
# Context dump
#     Template "Context Encrypt":
#       0 CCW0         0x010b0404: ToP=4(0x4) PktHashRestart=0 PktHashNoFinish=0 PktInitCouter=0 PktInitARC4=0 CtxLen=4(0x4) SeqnrAppend=0 fixed_seqnr_offs=0 Key=1 CryptoAlg=5(0x5) DigestType=0 HashAlg=2(0x2) SPI=0 Seq=0 Mask0=0 Mask1=0 
#       1 CCW1         0x00000000: CryptoMode=0(0x0) IV0=0 IV1=0 IV2=0 IV3=0 DigestCnt=0 IV_format=0 CryptoStore=0 PreCryptoOp=0 PadType=0 EncHashRes=0 Direction=0 HashStore=0 CryptoAlgExt=0 StateSelect=0 SeqNumStore=0 DisMaskUpdate=0 SeqNumPtr=0(0x0) SeqNumPtrAv=0 CtxFetchMode=0 
#       2 Key0         0x16157e2b: Data=370507307(0x16157e2b) 
#       3 Key1         0xa6d2ae28: Data=2798825000(0xa6d2ae28) 
#       4 Key2         0x8815f7ab: Data=2283141035(0x8815f7ab) 
#       5 Key3         0x3c4fcf09: Data=1011863305(0x3c4fcf09) 
#     ContextBuf: Init(address=0x6000 is allocated for 24 bytes)
#     ContextBuf: Write(len=24, address=0x6000, swap=0, tag=0)
# @ 5761 ns 
WriteBlock SLAVE1_XFER 0x00006000
Data 24
010b0404 00000000 16157e2b a6d2ae28 8815f7ab 3c4fcf09 
# Context dump
#     Template "Context Encrypt":
#       0 CCW0         0x010d0604: ToP=4(0x4) PktHashRestart=0 PktHashNoFinish=0 PktInitCouter=0 PktInitARC4=0 CtxLen=6(0x6) SeqnrAppend=0 fixed_seqnr_offs=0 Key=1 CryptoAlg=6(0x6) DigestType=0 HashAlg=2(0x2) SPI=0 Seq=0 Mask0=0 Mask1=0 
#       1 CCW1         0x00000000: CryptoMode=0(0x0) IV0=0 IV1=0 IV2=0 IV3=0 DigestCnt=0 IV_format=0 CryptoStore=0 PreCryptoOp=0 PadType=0 EncHashRes=0 Direction=0 HashStore=0 CryptoAlgExt=0 StateSelect=0 SeqNumStore=0 DisMaskUpdate=0 SeqNumPtr=0(0x0) SeqNumPtrAv=0 CtxFetchMode=0 
#       2 Key0         0xf7b0738e: Data=4155536270(0xf7b0738e) 
#       3 Key1         0x52640eda: Data=1382289114(0x52640eda) 
#       4 Key2         0x2bf310c8: Data=737349832(0x2bf310c8) 
#       5 Key3         0xe5799080: Data=3849949312(0xe5799080) 
#       6 Key4         0xd2eaf862: Data=3538614370(0xd2eaf862) 
#       7 Key5         0x7b6b2c52: Data=2070621266(0x7b6b2c52) 
#     ContextBuf: Init(address=0x6018 is allocated for 32 bytes)
#     ContextBuf: Write(len=32, address=0x6018, swap=0, tag=0)
# @ 5761 ns 
WriteBlock SLAVE1_XFER 0x00006018
Data 32
010d0604 00000000 f7b0738e 52640eda 2bf310c8 e5799080 d2eaf862 7b6b2c52 
# Context dump
#     Template "Context Encrypt":
#       0 CCW0         0x010f0804: ToP=4(0x4) PktHashRestart=0 PktHashNoFinish=0 PktInitCouter=0 PktInitARC4=0 CtxLen=8(0x8) SeqnrAppend=0 fixed_seqnr_offs=0 Key=1 CryptoAlg=7(0x7) DigestType=0 HashAlg=2(0x2) SPI=0 Seq=0 Mask0=0 Mask1=0 
#       1 CCW1         0x00000000: CryptoMode=0(0x0) IV0=0 IV1=0 IV2=0 IV3=0 DigestCnt=0 IV_format=0 CryptoStore=0 PreCryptoOp=0 PadType=0 EncHashRes=0 Direction=0 HashStore=0 CryptoAlgExt=0 StateSelect=0 SeqNumStore=0 DisMaskUpdate=0 SeqNumPtr=0(0x0) SeqNumPtrAv=0 CtxFetchMode=0 
#       2 Key0         0x10eb3d60: Data=283852128(0x10eb3d60) 
#       3 Key1         0xbe71ca15: Data=3195128341(0xbe71ca15) 
#       4 Key2         0xf0ae732b: Data=4037964587(0xf0ae732b) 
#       5 Key3         0x81777d85: Data=2172091781(0x81777d85) 
#       6 Key4         0x072c351f: Data=120337695(0x72c351f) 
#       7 Key5         0xd708613b: Data=3607650619(0xd708613b) 
#       8 Key6         0xa310982d: Data=2735773741(0xa310982d) 
#       9 Key7         0xf4df1409: Data=4108260361(0xf4df1409) 
#     ContextBuf: Init(address=0x6038 is allocated for 40 bytes)
#     ContextBuf: Write(len=40, address=0x6038, swap=0, tag=0)
# @ 5761 ns 
WriteBlock SLAVE1_XFER 0x00006038
Data 40
010f0804 00000000 10eb3d60 be71ca15 f0ae732b 81777d85 072c351f d708613b 
a310982d f4df1409 
# TestApp: TestQueueAddBurst(3 descriptors)
# CmdRes.Encrypt: Init(1, Module=EIP97)
# Test(WR1): F.1.1
#     Template "EncryptToken":
#       0 Description: token header
#         header       0x02220040: Length=64(0x40) EIP97Mode=1 CP=0 CT=0 RC=2 ToO=0 C=1 IV=0 U=0 Type=0 
#       1 app_id       0x005b1654: AppId=5969492(0x5b1654) 
#       2 ctx_ptr      0x00006000: CtxPtr=24576(0x6000) 
#       3 Description: context control word 0
#         CCW0         0x010b0404: ToP=4(0x4) PktHashRestart=0 PktHashNoFinish=0 PktInitCouter=0 PktInitARC4=0 CtxLen=4(0x4) SeqnrAppend=0 fixed_seqnr_offs=0 Key=1 CryptoAlg=5(0x5) DigestType=0 HashAlg=2(0x2) SPI=0 Seq=0 Mask0=0 Mask1=0 
#       4 Description: context control word 1
#         CCW1         0x00000000: CryptoMode=0(0x0) IV0=0 IV1=0 IV2=0 IV3=0 DigestCnt=0 IV_format=0 CryptoStore=0 PreCryptoOp=0 PadType=0 EncHashRes=0 Direction=0 HashStore=0 CryptoAlgExt=0 StateSelect=0 SeqNumStore=0 DisMaskUpdate=0 SeqNumPtr=0(0x0) SeqNumPtrAv=0 CtxFetchMode=0 
#       5 Description: process data
#         direction    0x0d060040: Length=64(0x40) Stat=3 TypeOfDest=5 L=1 OpCode=0(0x0) 
#     Template "ResultToken":
#       0 res_tkn_hdr0 0x00000040: Length=64(0x40) E0=0 E1=0 E2=0 E3=0 E4=0 E5=0 E6=0 E7=0 E8=0 E9=0 E10=0 E11=0 E12=0 E13=0 E14=0 
#       1 res_tkn_hdr1 0x00000000: BypassData=0(0x0) E15=0 H=0 HashBytes=0(0x0) B=0 C=0 N=0 L=0 
#       2 app_id       0x005b1654: AppId=5969492(0x5b1654) 
#       3 res_tkn_hdr3 0x00000000: NextHeader=0(0x0) PadLength=0(0x0) 
#     InputToken: Init(len=12 bytes, sg=0)
#         1 particle buffer(s) created
#     InputToken: Write(len=12, swap=0, tag=0)
# @ 5761 ns 
WriteBlock SLAVE1_XFER 0x00006060
Data 12
010b0404 00000000 0d060040 
#     PktInBuf: Init(len=64 bytes, sg=0)
#         1 particle buffer(s) created
#     PktInBuf: Write(len=64, swap=0, tag=0)
# @ 5761 ns 
WriteBlock SLAVE1_XFER 0x0000606c
Data 64
e2bec16b 969f402e 117e3de9 2a179373 578a2dae 9cac031e ac6fb79e 518eaf45 
461cc830 11e45ca3 19c1fbe5 ef520a1a 45249ff6 179b4fdf 7b412bad 10376ce6 
#     PktOutBuf: Init(len=64 bytes, sg=0)
#         1 particle buffer(s) created
#     PktOutBuf: Write(len=64, swap=0, tag=0)
# @ 5761 ns 
WriteBlock SLAVE1_XFER 0x000060ac
Data 64
cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc 
cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc 
#     EIP97.EIP202.RDR0: PrepareDescriptors(ExtBuffer=1, NumOfDescriptors=0, ParticleSize=0, IncrMode=0)
#     Template "PktOutBuf.0":
#       0 w00          0x04c00040: ParticleSize=64(0x40) LS=1 FS=1 ResultSize=4(0x4) 
#       1 dp0          0x000060ac: DataPtr0_Lo=24748(0x60ac) 
#     EIP97.EIP202.RDR0: WriteCommand(index=0)
#     EIP97.EIP202.RDR0Buf: Write(len=24, address=0x3000, swap=0, tag=0)
# @ 5761 ns 
WriteBlock SLAVE1_XFER 0x00003000
Data 24
04c00040 000060ac 77777777 77777777 77777777 77777777 
#     EIP97.EIP202.RDR0: CounterIncrement(1 entries + 0 pending = 1)
# @ 5761 ns 
WriteWord MASTER1_XFER 0x0000082c 0x00000018 0xffffffff
#     EIP97.EIP202.CDR0: Put(AddTokenEn=1, ControlDataEn=1)
#     Need to submit chain of 1 buffer(s)
#     EIP97.EIP202.CDR0: WaitForThresholdIrq(FreeDescr=1, pending=0)
#     - Request threshold interrupt for 1 descriptors to be free
# @ 5821 ns 
WriteWord MASTER1_XFER 0x00000028 0x000005fa 0xffffffff
# @ 5881 ns 
#     - Wait for threshold interrupt...

PollWord MASTER1_XFER 0x0000003c 0x00000002 0x00000002 1000000
# ...poll succeeded in 8 clocks (80 ns)
# @ 5961 ns 
ReadWord MASTER1_XFER 0x0000002c 0x00000000 0x00ffffff
# @ 6041 ns 
WriteWord MASTER1_XFER 0x0000003c 0x00000002 0xffffffff
#     EIP97.EIP202.CDR0: WriteCommand(index=0)
#     EIP97.EIP202.CDR0Buf: Write(len=24, address=0x0, swap=0, tag=0)
# @ 6101 ns 
WriteBlock SLAVE1_XFER 0x00000000
Data 24
03c00040 0000606c 00006060 02220040 005b1654 00006000 
#     EIP97.EIP202.CDR0: CounterIncrement(1 entries + 0 pending = 1)
# @ 6101 ns 
WriteWord MASTER1_XFER 0x0000002c 0x00000018 0xffffffff
#     PktOutBuf: EstimateBufferUsage(len=64)
#         estimated 1 buffer(s)
# CmdRes.Encrypt: Init(2, Module=EIP97)
# Test(WR2): F.1.3
#     Template "EncryptToken":
#       0 Description: token header
#         header       0x02220040: Length=64(0x40) EIP97Mode=1 CP=0 CT=0 RC=2 ToO=0 C=1 IV=0 U=0 Type=0 
#       1 app_id       0x0090e7e1: AppId=9496545(0x90e7e1) 
#       2 ctx_ptr      0x00006018: CtxPtr=24600(0x6018) 
#       3 Description: context control word 0
#         CCW0         0x010d0604: ToP=4(0x4) PktHashRestart=0 PktHashNoFinish=0 PktInitCouter=0 PktInitARC4=0 CtxLen=6(0x6) SeqnrAppend=0 fixed_seqnr_offs=0 Key=1 CryptoAlg=6(0x6) DigestType=0 HashAlg=2(0x2) SPI=0 Seq=0 Mask0=0 Mask1=0 
#       4 Description: context control word 1
#         CCW1         0x00000000: CryptoMode=0(0x0) IV0=0 IV1=0 IV2=0 IV3=0 DigestCnt=0 IV_format=0 CryptoStore=0 PreCryptoOp=0 PadType=0 EncHashRes=0 Direction=0 HashStore=0 CryptoAlgExt=0 StateSelect=0 SeqNumStore=0 DisMaskUpdate=0 SeqNumPtr=0(0x0) SeqNumPtrAv=0 CtxFetchMode=0 
#       5 Description: process data
#         direction    0x0d060040: Length=64(0x40) Stat=3 TypeOfDest=5 L=1 OpCode=0(0x0) 
#     Template "ResultToken":
#       0 res_tkn_hdr0 0x00000040: Length=64(0x40) E0=0 E1=0 E2=0 E3=0 E4=0 E5=0 E6=0 E7=0 E8=0 E9=0 E10=0 E11=0 E12=0 E13=0 E14=0 
#       1 res_tkn_hdr1 0x00000000: BypassData=0(0x0) E15=0 H=0 HashBytes=0(0x0) B=0 C=0 N=0 L=0 
#       2 app_id       0x0090e7e1: AppId=9496545(0x90e7e1) 
#       3 res_tkn_hdr3 0x00000000: NextHeader=0(0x0) PadLength=0(0x0) 
#     InputToken: Init(len=12 bytes, sg=0)
#         1 particle buffer(s) created
#     InputToken: Write(len=12, swap=0, tag=0)
# @ 6161 ns 
WriteBlock SLAVE1_XFER 0x000060ec
Data 12
010d0604 00000000 0d060040 
#     PktInBuf: Init(len=64 bytes, sg=0)
#         1 particle buffer(s) created
#     PktInBuf: Write(len=64, swap=0, tag=0)
# @ 6161 ns 
WriteBlock SLAVE1_XFER 0x000060f8
Data 64
e2bec16b 969f402e 117e3de9 2a179373 578a2dae 9cac031e ac6fb79e 518eaf45 
461cc830 11e45ca3 19c1fbe5 ef520a1a 45249ff6 179b4fdf 7b412bad 10376ce6 
#     PktOutBuf: Init(len=64 bytes, sg=0)
#         1 particle buffer(s) created
#     PktOutBuf: Write(len=64, swap=0, tag=0)
# @ 6161 ns 
WriteBlock SLAVE1_XFER 0x00006138
Data 64
cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc 
cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc 
#     EIP97.EIP202.RDR0: PrepareDescriptors(ExtBuffer=1, NumOfDescriptors=0, ParticleSize=0, IncrMode=0)
#     Template "PktOutBuf.0":
#       0 w00          0x04c00040: ParticleSize=64(0x40) LS=1 FS=1 ResultSize=4(0x4) 
#       1 dp0          0x00006138: DataPtr0_Lo=24888(0x6138) 
#     EIP97.EIP202.RDR0: WriteCommand(index=1)
#     EIP97.EIP202.RDR0Buf: Write(len=24, address=0x3018, swap=0, tag=0)
# @ 6161 ns 
WriteBlock SLAVE1_XFER 0x00003018
Data 24
04c00040 00006138 77777777 77777777 77777777 77777777 
#     EIP97.EIP202.RDR0: CounterIncrement(1 entries + 0 pending = 1)
# @ 6161 ns 
WriteWord MASTER1_XFER 0x0000082c 0x00000018 0xffffffff
#     EIP97.EIP202.CDR0: Put(AddTokenEn=1, ControlDataEn=1)
#     Need to submit chain of 1 buffer(s)
#     EIP97.EIP202.CDR0: WaitForThresholdIrq(FreeDescr=1, pending=0)
#     - Request threshold interrupt for 1 descriptors to be free
# @ 6221 ns 
WriteWord MASTER1_XFER 0x00000028 0x000005fa 0xffffffff
# @ 6281 ns 
#     - Wait for threshold interrupt...

PollWord MASTER1_XFER 0x0000003c 0x00000002 0x00000002 1000000
# ...poll succeeded in 7 clocks (70 ns)
# @ 6351 ns 
ReadWord MASTER1_XFER 0x0000002c 0x00000000 0x00ffffff
# @ 6421 ns 
WriteWord MASTER1_XFER 0x0000003c 0x00000002 0xffffffff
#     EIP97.EIP202.CDR0: WriteCommand(index=1)
#     EIP97.EIP202.CDR0Buf: Write(len=24, address=0x18, swap=0, tag=0)
# @ 6481 ns 
WriteBlock SLAVE1_XFER 0x00000018
Data 24
03c00040 000060f8 000060ec 02220040 0090e7e1 00006018 
#     EIP97.EIP202.CDR0: CounterIncrement(1 entries + 0 pending = 1)
# @ 6481 ns 
WriteWord MASTER1_XFER 0x0000002c 0x00000018 0xffffffff
#     PktOutBuf: EstimateBufferUsage(len=64)
#         estimated 1 buffer(s)
# CmdRes.Encrypt: Init(3, Module=EIP97)
# Test(WR3): F.1.5
#     Template "EncryptToken":
#       0 Description: token header
#         header       0x02220040: Length=64(0x40) EIP97Mode=1 CP=0 CT=0 RC=2 ToO=0 C=1 IV=0 U=0 Type=0 
#       1 app_id       0x00bf4dde: AppId=12537310(0xbf4dde) 
#       2 ctx_ptr      0x00006038: CtxPtr=24632(0x6038) 
#       3 Description: context control word 0
#         CCW0         0x010f0804: ToP=4(0x4) PktHashRestart=0 PktHashNoFinish=0 PktInitCouter=0 PktInitARC4=0 CtxLen=8(0x8) SeqnrAppend=0 fixed_seqnr_offs=0 Key=1 CryptoAlg=7(0x7) DigestType=0 HashAlg=2(0x2) SPI=0 Seq=0 Mask0=0 Mask1=0 
#       4 Description: context control word 1
#         CCW1         0x00000000: CryptoMode=0(0x0) IV0=0 IV1=0 IV2=0 IV3=0 DigestCnt=0 IV_format=0 CryptoStore=0 PreCryptoOp=0 PadType=0 EncHashRes=0 Direction=0 HashStore=0 CryptoAlgExt=0 StateSelect=0 SeqNumStore=0 DisMaskUpdate=0 SeqNumPtr=0(0x0) SeqNumPtrAv=0 CtxFetchMode=0 
#       5 Description: process data
#         direction    0x0d060040: Length=64(0x40) Stat=3 TypeOfDest=5 L=1 OpCode=0(0x0) 
#     Template "ResultToken":
#       0 res_tkn_hdr0 0x00000040: Length=64(0x40) E0=0 E1=0 E2=0 E3=0 E4=0 E5=0 E6=0 E7=0 E8=0 E9=0 E10=0 E11=0 E12=0 E13=0 E14=0 
#       1 res_tkn_hdr1 0x00000000: BypassData=0(0x0) E15=0 H=0 HashBytes=0(0x0) B=0 C=0 N=0 L=0 
#       2 app_id       0x00bf4dde: AppId=12537310(0xbf4dde) 
#       3 res_tkn_hdr3 0x00000000: NextHeader=0(0x0) PadLength=0(0x0) 
#     InputToken: Init(len=12 bytes, sg=0)
#         1 particle buffer(s) created
#     InputToken: Write(len=12, swap=0, tag=0)
# @ 6541 ns 
WriteBlock SLAVE1_XFER 0x00006178
Data 12
010f0804 00000000 0d060040 
#     PktInBuf: Init(len=64 bytes, sg=0)
#         1 particle buffer(s) created
#     PktInBuf: Write(len=64, swap=0, tag=0)
# @ 6541 ns 
WriteBlock SLAVE1_XFER 0x00006184
Data 64
e2bec16b 969f402e 117e3de9 2a179373 578a2dae 9cac031e ac6fb79e 518eaf45 
461cc830 11e45ca3 19c1fbe5 ef520a1a 45249ff6 179b4fdf 7b412bad 10376ce6 
#     PktOutBuf: Init(len=64 bytes, sg=0)
#         1 particle buffer(s) created
#     PktOutBuf: Write(len=64, swap=0, tag=0)
# @ 6541 ns 
WriteBlock SLAVE1_XFER 0x000061c4
Data 64
cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc 
cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc cccccccc 
#     EIP97.EIP202.RDR0: PrepareDescriptors(ExtBuffer=1, NumOfDescriptors=0, ParticleSize=0, IncrMode=0)
#     Template "PktOutBuf.0":
#       0 w00          0x04c00040: ParticleSize=64(0x40) LS=1 FS=1 ResultSize=4(0x4) 
#       1 dp0          0x000061c4: DataPtr0_Lo=25028(0x61c4) 
#     EIP97.EIP202.RDR0: WriteCommand(index=2)
#     EIP97.EIP202.RDR0Buf: Write(len=24, address=0x3030, swap=0, tag=0)
# @ 6541 ns 
WriteBlock SLAVE1_XFER 0x00003030
Data 24
04c00040 000061c4 77777777 77777777 77777777 77777777 
#     EIP97.EIP202.RDR0: CounterIncrement(1 entries + 0 pending = 1)
# @ 6541 ns 
WriteWord MASTER1_XFER 0x0000082c 0x00000018 0xffffffff
#     EIP97.EIP202.CDR0: Put(AddTokenEn=1, ControlDataEn=1)
#     Need to submit chain of 1 buffer(s)
#     EIP97.EIP202.CDR0: WaitForThresholdIrq(FreeDescr=1, pending=0)
#     - Request threshold interrupt for 1 descriptors to be free
# @ 6601 ns 
WriteWord MASTER1_XFER 0x00000028 0x000005fa 0xffffffff
# @ 6661 ns 
#     - Wait for threshold interrupt...

PollWord MASTER1_XFER 0x0000003c 0x00000002 0x00000002 1000000
# ...poll succeeded in 7 clocks (70 ns)
# @ 6731 ns 
ReadWord MASTER1_XFER 0x0000002c 0x00000000 0x00ffffff
# @ 6801 ns 
WriteWord MASTER1_XFER 0x0000003c 0x00000002 0xffffffff
#     EIP97.EIP202.CDR0: WriteCommand(index=2)
#     EIP97.EIP202.CDR0Buf: Write(len=24, address=0x30, swap=0, tag=0)
# @ 6861 ns 
WriteBlock SLAVE1_XFER 0x00000030
Data 24
03c00040 00006184 00006178 02220040 00bf4dde 00006038 
#     EIP97.EIP202.CDR0: CounterIncrement(1 entries + 0 pending = 1)
# @ 6861 ns 
WriteWord MASTER1_XFER 0x0000002c 0x00000018 0xffffffff
#     PktOutBuf: EstimateBufferUsage(len=64)
#         estimated 1 buffer(s)
# Test(RD1): F.1.1
Record 1
#     EIP97.EIP202.RDR0: WaitForThresholdIrq(ProcDescr=1, Leftover=0, cur=0, 0 (pend 0, 0))
#     - Request threshold interrupt for 1 descriptors to be processed
# @ 6921 ns 
WriteWord MASTER1_XFER 0x00000828 0x00000006 0xffffffff
# @ 6981 ns 
#     - Wait for threshold interrupt (number 0)...

PollWord MASTER1_XFER 0x0000083c 0x00000010 0x00000010 1000000
# ...poll succeeded in 125 clocks (1250 ns)
# @ 8231 ns 
ReadWord MASTER1_XFER 0x00000830 0x01000018 0xffffffff
# @ 8311 ns 
WriteWord MASTER1_XFER 0x0000083c 0x00000010 0xffffffff
#     EIP97.EIP202.RDR0: ReadResult(index=0)
# @ 8371 ns 
CheckBlock SLAVE1_XFER 0x00003000
Data 24
04c00040 000060ac 00000040 00000000 005b1654 00000000 
#     CombinedBuffer: Init(len=1 bytes, sg=0)
#         1 buffers form a complete packet
#     EIP97.EIP202.RDR0: ProcCounterDecrement(1 descr (0 pend), 0 pkts (0 pend), cur 24, 1)
# @ 8371 ns 
CheckBlock SLAVE1_XFER 0x000060ac
Data 64
b47bd73a 60367a0d f3ca9ea8 97ef6624 85d5d3f5 9d69b903 5a8985e7 afbafd96 
7fcdb143 23ce8e59 e3001b88 880603ed 5e780c7b 3fade827 71202382 d45d7204 
#         collected 64 bytes
# TestDel(1): F.1.1
# @ 8371 ns 
# @ 8371 ns 
# @ 8371 ns 
# Test(RD2): F.1.3
Record 2
#     EIP97.EIP202.RDR0: WaitForThresholdIrq(ProcDescr=1, Leftover=0, cur=1, 1 (pend 1, 0))
#     - Request threshold interrupt for 1 descriptors to be processed
# @ 8371 ns 
WriteWord MASTER1_XFER 0x00000828 0x0000000c 0xffffffff
# @ 8431 ns 
#     - Wait for threshold interrupt (number 0)...

PollWord MASTER1_XFER 0x0000083c 0x00000010 0x00000010 1000000
# ...poll succeeded in 61 clocks (610 ns)
# @ 9041 ns 
ReadWord MASTER1_XFER 0x00000830 0x02000030 0xffffffff
# @ 9121 ns 
WriteWord MASTER1_XFER 0x0000083c 0x00000010 0xffffffff
#     EIP97.EIP202.RDR0: ReadResult(index=1)
# @ 9181 ns 
CheckBlock SLAVE1_XFER 0x00003018
Data 24
04c00040 00006138 00000040 00000000 0090e7e1 00000000 
#     CombinedBuffer: Init(len=1 bytes, sg=0)
#         1 buffers form a complete packet
#     EIP97.EIP202.RDR0: ProcCounterDecrement(1 descr (24 pend), 0 pkts (0 pend), cur 48, 2)
# @ 9181 ns 
CheckBlock SLAVE1_XFER 0x00006138
Data 64
1d4f33bd 5ff2456e 14a212f7 cca51f57 84044197 add30a6d b3ec3477 ef4eeeec 
22fd7aef 0ae6e270 2fbae0dc 4e44e6ac ba414b9a 726c8d73 166916fb 0e8ec103 
#         collected 64 bytes
# TestDel(2): F.1.3
# @ 9181 ns 
# @ 9181 ns 
# @ 9181 ns 
# Test(RD3): F.1.5
Record 3
#     EIP97.EIP202.RDR0: WaitForThresholdIrq(ProcDescr=1, Leftover=0, cur=2, 2 (pend 2, 0))
#     - Request threshold interrupt for 1 descriptors to be processed
# @ 9181 ns 
WriteWord MASTER1_XFER 0x00000828 0x00000012 0xffffffff
# @ 9241 ns 
#     - Wait for threshold interrupt (number 0)...

PollWord MASTER1_XFER 0x0000083c 0x00000010 0x00000010 1000000
# ...poll succeeded in 69 clocks (690 ns)
# @ 9931 ns 
ReadWord MASTER1_XFER 0x00000830 0x03000048 0xffffffff
# @ 10011 ns 
WriteWord MASTER1_XFER 0x0000083c 0x00000010 0xffffffff
#     EIP97.EIP202.RDR0: ReadResult(index=2)
# @ 10071 ns 
CheckBlock SLAVE1_XFER 0x00003030
Data 24
04c00040 000061c4 00000040 00000000 00bf4dde 00000000 
#     CombinedBuffer: Init(len=1 bytes, sg=0)
#         1 buffers form a complete packet
#     EIP97.EIP202.RDR0: ProcCounterDecrement(1 descr (48 pend), 0 pkts (0 pend), cur 72, 3)
# @ 10071 ns 
CheckBlock SLAVE1_XFER 0x000061c4
Data 64
bdd1eef3 3ca0d2b5 7e5a4b06 f881b13d 10cb1c59 26ed10d4 4aa75bdc 70283631 
b921edb6 f9f4a69c b1e753f1 1dedafbe 7a4b3023 fff3f939 8f8d7d06 c7ec249e 
#         collected 64 bytes
# TestDel(3): F.1.5
# @ 10071 ns 
# @ 10071 ns 
# @ 10071 ns 
