{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 15:13:19 2016 " "Info: Processing started: Tue Apr 12 15:13:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LatchSR -c LatchSR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LatchSR -c LatchSR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "Qb " "Warning: Node \"Qb\"" {  } { { "LatchSR.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/LatchSR/LatchSR.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Qa " "Warning: Node \"Qa\"" {  } { { "LatchSR.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/LatchSR/LatchSR.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "LatchSR.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/LatchSR/LatchSR.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Clk Q 12.802 ns Longest " "Info: Longest tpd from source pin \"Clk\" to destination pin \"Q\" is 12.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns Clk 1 PIN PIN_A4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_A4; Fanout = 2; PIN Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LatchSR.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/LatchSR/LatchSR.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.807 ns) + CELL(0.419 ns) 6.096 ns S_g 2 COMB LCCOMB_X2_Y35_N22 2 " "Info: 2: + IC(4.807 ns) + CELL(0.419 ns) = 6.096 ns; Loc. = LCCOMB_X2_Y35_N22; Fanout = 2; COMB Node = 'S_g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.226 ns" { Clk S_g } "NODE_NAME" } } { "LatchSR.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/LatchSR/LatchSR.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.283 ns) 7.379 ns Qa 3 COMB LOOP LCCOMB_X2_Y35_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(1.283 ns) = 7.379 ns; Loc. = LCCOMB_X2_Y35_N16; Fanout = 2; COMB LOOP Node = 'Qa'" { { "Info" "ITDB_PART_OF_SCC" "Qa LCCOMB_X2_Y35_N16 " "Info: Loc. = LCCOMB_X2_Y35_N16; Node \"Qa\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qa } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Qb LCCOMB_X2_Y35_N12 " "Info: Loc. = LCCOMB_X2_Y35_N12; Node \"Qb\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qb } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qa } "NODE_NAME" } } { "LatchSR.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/LatchSR/LatchSR.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qb } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { S_g Qa } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.791 ns) + CELL(2.632 ns) 12.802 ns Q 4 PIN PIN_W6 0 " "Info: 4: + IC(2.791 ns) + CELL(2.632 ns) = 12.802 ns; Loc. = PIN_W6; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { Qa Q } "NODE_NAME" } } { "LatchSR.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/LatchSR/LatchSR.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.204 ns ( 40.65 % ) " "Info: Total cell delay = 5.204 ns ( 40.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.598 ns ( 59.35 % ) " "Info: Total interconnect delay = 7.598 ns ( 59.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.802 ns" { Clk S_g Qa Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.802 ns" { Clk {} Clk~combout {} S_g {} Qa {} Q {} } { 0.000ns 0.000ns 4.807ns 0.000ns 2.791ns } { 0.000ns 0.870ns 0.419ns 1.283ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 15:13:19 2016 " "Info: Processing ended: Tue Apr 12 15:13:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
