{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578668237507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578668237514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 15:57:17 2020 " "Processing started: Fri Jan 10 15:57:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578668237514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668237514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tse_tutorial -c tse_tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off tse_tutorial -c tse_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668237515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578668238768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578668238768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter " "Found entity 1: nios_system_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter_timing_adapter_0 " "Found entity 1: nios_system_avalon_st_adapter_timing_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: nios_system_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_009 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_009" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248326 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_009 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_009" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_008 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_008" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_007 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_007" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_007.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_009 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_009" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_008 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_008" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_007" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_009 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_009" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248343 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_024.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_024.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_024_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_024_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248347 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_024 " "Found entity 2: nios_system_mm_interconnect_0_router_024" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_023.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_023.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_023_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_023_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248348 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_023 " "Found entity 2: nios_system_mm_interconnect_0_router_023" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_022_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_022_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248349 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_022 " "Found entity 2: nios_system_mm_interconnect_0_router_022" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_021_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_021_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248350 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_021 " "Found entity 2: nios_system_mm_interconnect_0_router_021" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_014_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_014_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248352 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_014 " "Found entity 2: nios_system_mm_interconnect_0_router_014" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_010_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248353 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_010 " "Found entity 2: nios_system_mm_interconnect_0_router_010" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_009_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248354 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_009 " "Found entity 2: nios_system_mm_interconnect_0_router_009" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248355 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_005 " "Found entity 2: nios_system_mm_interconnect_0_router_005" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248356 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578668248357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248358 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_tse0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_tse0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tse0 " "Found entity 1: nios_system_tse0" {  } { { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668248991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668248991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328checker.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668249093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668249093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328generator.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668249194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668249194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "nios_system/synthesis/submodules/altera_tse_crc32ctl8.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668249293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668249293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "nios_system/synthesis/submodules/altera_tse_crc32galois8.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668249399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668249399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "nios_system/synthesis/submodules/altera_tse_gmii_io.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668249505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668249505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668249606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668249606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668249707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668249707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "nios_system/synthesis/submodules/altera_tse_hashing.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668249811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668249811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "nios_system/synthesis/submodules/altera_tse_host_control.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668249925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668249925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "nios_system/synthesis/submodules/altera_tse_host_control_small.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668250038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668250038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_control.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668250201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668250201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668250465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668250465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map_small.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668250695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668250695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668250831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668250831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "nios_system/synthesis/submodules/altera_tse_shared_mac_control.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668250976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668250976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "nios_system/synthesis/submodules/altera_tse_shared_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668251225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668251225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668251352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668251352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "nios_system/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668251453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668251453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668251563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668251563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "nios_system/synthesis/submodules/altera_tse_altshifttaps.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668251661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668251661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668251959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668251959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668252234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668252234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668252490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668252490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668252721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668252721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "nios_system/synthesis/submodules/altera_tse_magic_detection.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668252844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668252844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668252965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668252965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668253065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668253065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668253174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668253174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668253280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668253280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "nios_system/synthesis/submodules/altera_tse_mii_rx_if.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668253389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668253389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "nios_system/synthesis/submodules/altera_tse_mii_tx_if.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668253493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668253493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_tse_pipeline_base.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668253595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668253595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668253699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668253699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668253809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668253809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668253919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668253919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668254974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668254974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668255115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668255115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_length.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668255216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668255216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668255337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668255337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668255441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668255441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter8.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668255545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668255545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668255659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668255659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668255772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668255772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668255913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668255913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668256059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668256059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668256229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668256229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668256396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668256396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668256571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668256571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668256747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668256747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "nios_system/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668256940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668256940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_length.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "nios_system/synthesis/submodules/altera_tse_false_path_marker.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668257935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668257935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "nios_system/synthesis/submodules/altera_tse_clock_crosser.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668258037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668258037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668258146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668258146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668258255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668258255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668258361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668258361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668258479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668258479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668258593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668258593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668258711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668258711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "nios_system/synthesis/submodules/altera_tse_gray_cnt.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668258814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668258814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668258915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668258915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668259016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "nios_system/synthesis/submodules/altera_tse_bin_cnt.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668259117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "nios_system/synthesis/submodules/altera_tse_ph_calculator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668259221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "nios_system/synthesis/submodules/altera_tse_sdpm_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668259320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259432 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668259432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259538 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668259538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668259636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259751 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668259751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259856 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668259856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668259954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668259954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260062 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668260062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260165 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668260165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668260262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260380 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668260380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260489 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668260489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668260586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260711 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668260711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260821 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668260821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668260918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668260918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668261067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261178 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668261178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668261276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261398 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668261398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261509 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668261509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668261606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668261706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668261707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v 13 13 " "Found 13 design units, including 13 entities, in source file nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_nios_system_sgdma_tx0 " "Found entity 1: control_status_slave_which_resides_within_nios_system_sgdma_tx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_nios_system_sgdma_tx0 " "Found entity 3: descriptor_read_which_resides_within_nios_system_sgdma_tx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_nios_system_sgdma_tx0 " "Found entity 4: descriptor_write_which_resides_within_nios_system_sgdma_tx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_sgdma_tx0_chain " "Found entity 5: nios_system_sgdma_tx0_chain" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_sgdma_tx0_command_grabber " "Found entity 6: nios_system_sgdma_tx0_command_grabber" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_sgdma_tx0_m_read " "Found entity 7: nios_system_sgdma_tx0_m_read" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_sgdma_tx0_m_readfifo_m_readfifo " "Found entity 8: nios_system_sgdma_tx0_m_readfifo_m_readfifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_sgdma_tx0_m_readfifo " "Found entity 9: nios_system_sgdma_tx0_m_readfifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_sgdma_tx0_command_fifo " "Found entity 10: nios_system_sgdma_tx0_command_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_sgdma_tx0_desc_address_fifo " "Found entity 11: nios_system_sgdma_tx0_desc_address_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_sgdma_tx0_status_token_fifo " "Found entity 12: nios_system_sgdma_tx0_status_token_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_sgdma_tx0 " "Found entity 13: nios_system_sgdma_tx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2037 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668261734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v 14 14 " "Found 14 design units, including 14 entities, in source file nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_nios_system_sgdma_rx0 " "Found entity 1: control_status_slave_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_nios_system_sgdma_rx0 " "Found entity 3: descriptor_read_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_nios_system_sgdma_rx0 " "Found entity 4: descriptor_write_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 824 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_sgdma_rx0_chain " "Found entity 5: nios_system_sgdma_rx0_chain" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_sgdma_rx0_command_grabber " "Found entity 6: nios_system_sgdma_rx0_command_grabber" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "7 sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0 " "Found entity 7: sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "8 thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0 " "Found entity 8: thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "9 byteenable_gen_which_resides_within_nios_system_sgdma_rx0 " "Found entity 9: byteenable_gen_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_sgdma_rx0_m_write " "Found entity 10: nios_system_sgdma_rx0_m_write" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_sgdma_rx0_command_fifo " "Found entity 11: nios_system_sgdma_rx0_command_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_sgdma_rx0_desc_address_fifo " "Found entity 12: nios_system_sgdma_rx0_desc_address_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_sgdma_rx0_status_token_fifo " "Found entity 13: nios_system_sgdma_rx0_status_token_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_sgdma_rx0 " "Found entity 14: nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2000 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668261754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668261754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2.v 23 23 " "Found 23 design units, including 23 entities, in source file nios_system/synthesis/submodules/nios_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_ic_data_module " "Found entity 1: nios_system_nios2_ic_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_ic_tag_module " "Found entity 2: nios_system_nios2_ic_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_register_bank_a_module " "Found entity 3: nios_system_nios2_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_register_bank_b_module " "Found entity 4: nios_system_nios2_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_nios2_oci_debug " "Found entity 5: nios_system_nios2_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_ociram_sp_ram_module " "Found entity 6: nios_system_nios2_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_nios2_ocimem " "Found entity 7: nios_system_nios2_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_nios2_avalon_reg " "Found entity 8: nios_system_nios2_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_nios2_oci_break " "Found entity 9: nios_system_nios2_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_nios2_oci_xbrk " "Found entity 10: nios_system_nios2_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_nios2_oci_dbrk " "Found entity 11: nios_system_nios2_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_nios2_oci_itrace " "Found entity 12: nios_system_nios2_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_nios2_oci_td_mode " "Found entity 13: nios_system_nios2_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_nios2_oci_dtrace " "Found entity 14: nios_system_nios2_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios_system_nios2_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios_system_nios2_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_nios2_oci_fifo_cnt_inc " "Found entity 17: nios_system_nios2_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_nios2_oci_fifo " "Found entity 18: nios_system_nios2_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_nios2_oci_pib " "Found entity 19: nios_system_nios2_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_nios2_oci_im " "Found entity 20: nios_system_nios2_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_nios2_performance_monitors " "Found entity 21: nios_system_nios2_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_nios2_nios2_oci " "Found entity 22: nios_system_nios2_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_nios2 " "Found entity 23: nios_system_nios2" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_jtag_debug_module_wrapper " "Found entity 1: nios_system_nios2_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_jtag_debug_module_sysclk " "Found entity 1: nios_system_nios2_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_sysclk.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_jtag_debug_module_tck " "Found entity 1: nios_system_nios2_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_tck.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_oci_test_bench " "Found entity 1: nios_system_nios2_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_oci_test_bench.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_mult_cell " "Found entity 1: nios_system_nios2_mult_cell" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_test_bench " "Found entity 1: nios_system_nios2_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_test_bench.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_main_memory " "Found entity 1: nios_system_main_memory" {  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_main_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262448 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_scfifo_w " "Found entity 2: nios_system_jtag_uart_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262448 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262448 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_scfifo_r " "Found entity 4: nios_system_jtag_uart_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262448 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart " "Found entity 5: nios_system_jtag_uart" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_descriptor_memory1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_descriptor_memory1 " "Found entity 1: nios_system_descriptor_memory1" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_descriptor_memory0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_descriptor_memory0 " "Found entity 1: nios_system_descriptor_memory0" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262453 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tse_tutorial.v(113) " "Verilog HDL Module Instantiation warning at tse_tutorial.v(113): ignored dangling comma in List of Port Connections" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578668262453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tse_tutorial.v 1 1 " "Found 1 design units, including 1 entities, in source file tse_tutorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 tse_tutorial " "Found entity 1: tse_tutorial" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "my_pll.v" "" { Text "/home/tk-student/tse_tutorial/my_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file my_ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ddio_out " "Found entity 1: my_ddio_out" {  } { { "my_ddio_out.v" "" { Text "/home/tk-student/tse_tutorial/my_ddio_out.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668262456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668262456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_clk1 tse_tutorial.v(63) " "Verilog HDL Implicit Net warning at tse_tutorial.v(63): created implicit net for \"tx_clk1\"" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668262457 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2.v(1812) " "Verilog HDL or VHDL warning at nios_system_nios2.v(1812): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578668262473 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2.v(1814) " "Verilog HDL or VHDL warning at nios_system_nios2.v(1814): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578668262473 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2.v(1972) " "Verilog HDL or VHDL warning at nios_system_nios2.v(1972): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578668262474 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2.v(2802) " "Verilog HDL or VHDL warning at nios_system_nios2.v(2802): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578668262477 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sgdma_tx0.v(1471) " "Verilog HDL or VHDL warning at nios_system_sgdma_tx0.v(1471): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1471 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578668262487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tse_tutorial " "Elaborating entity \"tse_tutorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578668262819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll my_pll:pll_inst " "Elaborating entity \"my_pll\" for hierarchy \"my_pll:pll_inst\"" {  } { { "tse_tutorial.v" "pll_inst" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668262923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_pll:pll_inst\|altpll:altpll_component\"" {  } { { "my_pll.v" "altpll_component" { Text "/home/tk-student/tse_tutorial/my_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668263449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_pll:pll_inst\|altpll:altpll_component\"" {  } { { "my_pll.v" "" { Text "/home/tk-student/tse_tutorial/my_pll.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668263465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"my_pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263465 ""}  } { { "my_pll.v" "" { Text "/home/tk-student/tse_tutorial/my_pll.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668263465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll_altpll " "Found entity 1: my_pll_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668263571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668263571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll_altpll my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated " "Elaborating entity \"my_pll_altpll\" for hierarchy \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668263574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ddio_out my_ddio_out:ddio_out_inst " "Elaborating entity \"my_ddio_out\" for hierarchy \"my_ddio_out:ddio_out_inst\"" {  } { { "tse_tutorial.v" "ddio_out_inst" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668263749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "my_ddio_out.v" "ALTDDIO_OUT_component" { Text "/home/tk-student/tse_tutorial/my_ddio_out.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668263941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "my_ddio_out.v" "" { Text "/home/tk-student/tse_tutorial/my_ddio_out.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668263952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668263952 ""}  } { { "my_ddio_out.v" "" { Text "/home/tk-student/tse_tutorial/my_ddio_out.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668263952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_0aj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_0aj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_0aj " "Found entity 1: ddio_out_0aj" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668264006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668264006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_0aj my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated " "Elaborating entity \"ddio_out_0aj\" for hierarchy \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:system_inst " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:system_inst\"" {  } { { "tse_tutorial.v" "system_inst" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_descriptor_memory0 nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0 " "Elaborating entity \"nios_system_descriptor_memory0\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\"" {  } { { "nios_system/synthesis/nios_system.v" "descriptor_memory0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_descriptor_memory0.hex " "Parameter \"init_file\" = \"nios_system_descriptor_memory0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264302 ""}  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668264302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gsh1 " "Found entity 1: altsyncram_gsh1" {  } { { "db/altsyncram_gsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_gsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668264364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668264364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gsh1 nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram\|altsyncram_gsh1:auto_generated " "Elaborating entity \"altsyncram_gsh1\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram\|altsyncram_gsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_descriptor_memory1 nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1 " "Elaborating entity \"nios_system_descriptor_memory1\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\"" {  } { { "nios_system/synthesis/nios_system.v" "descriptor_memory1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_descriptor_memory1.hex " "Parameter \"init_file\" = \"nios_system_descriptor_memory1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264502 ""}  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668264502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hsh1 " "Found entity 1: altsyncram_hsh1" {  } { { "db/altsyncram_hsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_hsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668264541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668264541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hsh1 nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram\|altsyncram_hsh1:auto_generated " "Elaborating entity \"altsyncram_hsh1\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram\|altsyncram_hsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart nios_system:system_inst\|nios_system_jtag_uart:jtag_uart " "Elaborating entity \"nios_system_jtag_uart\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_w nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_scfifo_w\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_w" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "wfifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668264897 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668264897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668264949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668264949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668264978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668264978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/tk-student/tse_tutorial/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668264989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668264989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668264991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668265049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668265049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/tk-student/tse_tutorial/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668265052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668265090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668265090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668265092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668265131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668265131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668265133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_r nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_scfifo_r\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_r" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668265142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "nios_system_jtag_uart_alt_jtag_atlantic" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668265437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668265460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668265460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668265460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668265460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668265460 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668265460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668266056 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668266060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668266077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668266088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_main_memory nios_system:system_inst\|nios_system_main_memory:main_memory " "Elaborating entity \"nios_system_main_memory\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\"" {  } { { "nios_system/synthesis/nios_system.v" "main_memory" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668266091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_main_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668266117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_main_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668266127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_main_memory.hex " "Parameter \"init_file\" = \"nios_system_main_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 76800 " "Parameter \"maximum_depth\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668266128 ""}  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_main_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668266128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ah1 " "Found entity 1: altsyncram_9ah1" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_9ah1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668266229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668266229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ah1 nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated " "Elaborating entity \"altsyncram_9ah1\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668266231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "/home/tk-student/tse_tutorial/db/decode_5ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668268687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668268687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated\|decode_5ua:decode3 " "Elaborating entity \"decode_5ua\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated\|decode_5ua:decode3\"" {  } { { "db/altsyncram_9ah1.tdf" "decode3" { Text "/home/tk-student/tse_tutorial/db/altsyncram_9ah1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668268689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2qb " "Found entity 1: mux_2qb" {  } { { "db/mux_2qb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/mux_2qb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668268762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668268762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2qb nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated\|mux_2qb:mux2 " "Elaborating entity \"mux_2qb\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated\|mux_2qb:mux2\"" {  } { { "db/altsyncram_9ah1.tdf" "mux2" { Text "/home/tk-student/tse_tutorial/db/altsyncram_9ah1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668268764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2 nios_system:system_inst\|nios_system_nios2:nios2 " "Elaborating entity \"nios_system_nios2\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\"" {  } { { "nios_system/synthesis/nios_system.v" "nios2" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668268930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_test_bench nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_test_bench:the_nios_system_nios2_test_bench " "Elaborating entity \"nios_system_nios2_test_bench\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_test_bench:the_nios_system_nios2_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_test_bench" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 4952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_ic_data_module nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data " "Elaborating entity \"nios_system_nios2_ic_data_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_ic_data" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 5810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269246 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668269246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668269293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668269293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_ic_tag_module nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag " "Elaborating entity \"nios_system_nios2_ic_tag_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_ic_tag" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 5876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_ic_tag_ram.mif " "Parameter \"init_file\" = \"nios_system_nios2_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269381 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668269381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjh1 " "Found entity 1: altsyncram_pjh1" {  } { { "db/altsyncram_pjh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_pjh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668269417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668269417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjh1 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pjh1:auto_generated " "Elaborating entity \"altsyncram_pjh1\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pjh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_register_bank_a_module nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a " "Elaborating entity \"nios_system_nios2_register_bank_a_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_register_bank_a" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 6420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_nios2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269527 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668269527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9h1 " "Found entity 1: altsyncram_k9h1" {  } { { "db/altsyncram_k9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_k9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668269567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668269567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k9h1 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_k9h1:auto_generated " "Elaborating entity \"altsyncram_k9h1\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_k9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_register_bank_b_module nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b " "Elaborating entity \"nios_system_nios2_register_bank_b_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_register_bank_b" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 6442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 267 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_nios2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269674 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 267 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668269674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9h1 " "Found entity 1: altsyncram_l9h1" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_l9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668269712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668269712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9h1 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_l9h1:auto_generated " "Elaborating entity \"altsyncram_l9h1\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_l9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_mult_cell nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell " "Elaborating entity \"nios_system_nios2_mult_cell\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_mult_cell" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 7065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "the_altmult_add_part_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668269867 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668269867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668269932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668269932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668269975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270026 ""}  } { { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668270026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270033 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270042 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270054 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270069 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270145 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270184 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270281 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270314 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "the_altmult_add_part_2" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270398 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668270398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668270474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668270474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270551 ""}  } { { "db/altera_mult_add_s1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668270551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci " "Elaborating entity \"nios_system_nios2_nios2_oci\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 7334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_debug nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_nios2_oci_debug\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_debug" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altera_std_synchronizer" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668270964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668270964 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668270964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_ocimem nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem " "Elaborating entity \"nios_system_nios2_nios2_ocimem\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_ocimem" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_ociram_sp_ram_module nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_ociram_sp_ram_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_ociram_sp_ram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 478 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_nios2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668271143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668271143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668271143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668271143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668271143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668271143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668271143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668271143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668271143 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 478 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668271143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kv81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kv81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kv81 " "Found entity 1: altsyncram_kv81" {  } { { "db/altsyncram_kv81.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_kv81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668271182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668271182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kv81 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kv81:auto_generated " "Elaborating entity \"altsyncram_kv81\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kv81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_avalon_reg nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_avalon_reg:the_nios_system_nios2_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_nios2_avalon_reg\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_avalon_reg:the_nios_system_nios2_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_avalon_reg" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_break nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_break:the_nios_system_nios2_nios2_oci_break " "Elaborating entity \"nios_system_nios2_nios2_oci_break\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_break:the_nios_system_nios2_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_break" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_xbrk nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_xbrk:the_nios_system_nios2_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_nios2_oci_xbrk\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_xbrk:the_nios_system_nios2_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_xbrk" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_dbrk nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dbrk:the_nios_system_nios2_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_nios2_oci_dbrk\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dbrk:the_nios_system_nios2_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_dbrk" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_itrace nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_itrace:the_nios_system_nios2_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_nios2_oci_itrace\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_itrace:the_nios_system_nios2_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_itrace" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_dtrace nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dtrace:the_nios_system_nios2_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_nios2_oci_dtrace\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dtrace:the_nios_system_nios2_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_dtrace" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_td_mode nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dtrace:the_nios_system_nios2_nios2_oci_dtrace\|nios_system_nios2_nios2_oci_td_mode:nios_system_nios2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_nios2_oci_td_mode\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dtrace:the_nios_system_nios2_nios2_oci_dtrace\|nios_system_nios2_nios2_oci_td_mode:nios_system_nios2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_nios2_oci_trc_ctrl_td_mode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_fifo nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_nios2_oci_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_compute_input_tm_cnt nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_compute_input_tm_cnt" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_fifo_wrptr_inc nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_fifo_wrptr_inc" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_fifo_cnt_inc nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_fifo_cnt_inc" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_oci_test_bench nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_oci_test_bench:the_nios_system_nios2_oci_test_bench " "Elaborating entity \"nios_system_nios2_oci_test_bench\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_oci_test_bench:the_nios_system_nios2_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_oci_test_bench" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668271991 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_system_nios2_oci_test_bench " "Entity \"nios_system_nios2_oci_test_bench\" contains only dangling pins" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_oci_test_bench" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1578668271991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_pib nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_pib:the_nios_system_nios2_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_nios2_oci_pib\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_pib:the_nios_system_nios2_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_pib" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_im nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_im:the_nios_system_nios2_nios2_oci_im " "Elaborating entity \"nios_system_nios2_nios2_oci_im\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_im:the_nios_system_nios2_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_im" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_jtag_debug_module_wrapper nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_nios2_jtag_debug_module_wrapper\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_jtag_debug_module_wrapper" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_jtag_debug_module_tck nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|nios_system_nios2_jtag_debug_module_tck:the_nios_system_nios2_jtag_debug_module_tck " "Elaborating entity \"nios_system_nios2_jtag_debug_module_tck\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|nios_system_nios2_jtag_debug_module_tck:the_nios_system_nios2_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "the_nios_system_nios2_jtag_debug_module_tck" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_jtag_debug_module_sysclk nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|nios_system_nios2_jtag_debug_module_sysclk:the_nios_system_nios2_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_nios2_jtag_debug_module_sysclk\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|nios_system_nios2_jtag_debug_module_sysclk:the_nios_system_nios2_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "the_nios_system_nios2_jtag_debug_module_sysclk" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "nios_system_nios2_jtag_debug_module_phy" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272160 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668272160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0 " "Elaborating entity \"nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\"" {  } { { "nios_system/synthesis/nios_system.v" "sgdma_rx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_chain nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain " "Elaborating entity \"nios_system_sgdma_rx0_chain\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_chain" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|control_status_slave_which_resides_within_nios_system_sgdma_rx0:the_control_status_slave_which_resides_within_nios_system_sgdma_rx0 " "Elaborating entity \"control_status_slave_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|control_status_slave_which_resides_within_nios_system_sgdma_rx0:the_control_status_slave_which_resides_within_nios_system_sgdma_rx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_control_status_slave_which_resides_within_nios_system_sgdma_rx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0 " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_rx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668272751 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668272751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272839 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "/home/tk-student/tse_tutorial/db/mux_drc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668272878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668272878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0bf " "Found entity 1: cntr_0bf" {  } { { "db/cntr_0bf.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_0bf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668272969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668272969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0bf nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated " "Elaborating entity \"cntr_0bf\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668272989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6fg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6fg " "Found entity 1: cmpr_6fg" {  } { { "db/cmpr_6fg.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cmpr_6fg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668273087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668273087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6fg nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated " "Elaborating entity \"cmpr_6fg\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273096 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_write_which_resides_within_nios_system_sgdma_rx0:the_descriptor_write_which_resides_within_nios_system_sgdma_rx0 " "Elaborating entity \"descriptor_write_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_write_which_resides_within_nios_system_sgdma_rx0:the_descriptor_write_which_resides_within_nios_system_sgdma_rx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_descriptor_write_which_resides_within_nios_system_sgdma_rx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_command_grabber nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_grabber:the_nios_system_sgdma_rx0_command_grabber " "Elaborating entity \"nios_system_sgdma_rx0_command_grabber\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_grabber:the_nios_system_sgdma_rx0_command_grabber\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_command_grabber" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_m_write nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write " "Elaborating entity \"nios_system_sgdma_rx0_m_write\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_m_write" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0 " "Elaborating entity \"byteenable_gen_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:the_thirty_two_bit_byteenable_FSM\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_thirty_two_bit_byteenable_FSM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:lower_sixteen_bit_byteenable_FSM\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "lower_sixteen_bit_byteenable_FSM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_command_fifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo " "Elaborating entity \"nios_system_sgdma_rx0_command_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_command_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "nios_system_sgdma_rx0_command_fifo_command_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273307 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668273307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kc31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kc31 " "Found entity 1: scfifo_kc31" {  } { { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668273340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668273340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kc31 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated " "Elaborating entity \"scfifo_kc31\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ri31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ri31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ri31 " "Found entity 1: a_dpfifo_ri31" {  } { { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668273364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668273364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ri31 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo " "Elaborating entity \"a_dpfifo_ri31\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\"" {  } { { "db/scfifo_kc31.tdf" "dpfifo" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9h1 " "Found entity 1: altsyncram_t9h1" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668273425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668273425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t9h1 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram " "Elaborating entity \"altsyncram_t9h1\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\"" {  } { { "db/a_dpfifo_ri31.tdf" "FIFOram" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cmpr_es8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668273507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668273507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ri31.tdf" "almost_full_comparer" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_8o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668273543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668273543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_ri31.tdf" "usedw_counter" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_snb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668273580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668273580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_ri31.tdf" "wr_ptr" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_desc_address_fifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo " "Elaborating entity \"nios_system_sgdma_rx0_desc_address_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_desc_address_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273733 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668273733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273736 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273741 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/tk-student/tse_tutorial/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668273789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668273789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_status_token_fifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo " "Elaborating entity \"nios_system_sgdma_rx0_status_token_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_status_token_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "nios_system_sgdma_rx0_status_token_fifo_status_token_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1975 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668273991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668273991 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1975 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668273991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5b31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5b31 " "Found entity 1: scfifo_5b31" {  } { { "db/scfifo_5b31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_5b31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668274026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668274026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5b31 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated " "Elaborating entity \"scfifo_5b31\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668274028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ch31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ch31 " "Found entity 1: a_dpfifo_ch31" {  } { { "db/a_dpfifo_ch31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ch31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668274033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668274033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ch31 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo " "Elaborating entity \"a_dpfifo_ch31\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\"" {  } { { "db/scfifo_5b31.tdf" "dpfifo" { Text "/home/tk-student/tse_tutorial/db/scfifo_5b31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668274035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v6h1 " "Found entity 1: altsyncram_v6h1" {  } { { "db/altsyncram_v6h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_v6h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668274076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668274076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v6h1 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_v6h1:FIFOram " "Elaborating entity \"altsyncram_v6h1\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_v6h1:FIFOram\"" {  } { { "db/a_dpfifo_ch31.tdf" "FIFOram" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ch31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668274078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0 " "Elaborating entity \"nios_system_sgdma_tx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\"" {  } { { "nios_system/synthesis/nios_system.v" "sgdma_tx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668274763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_chain nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain " "Elaborating entity \"nios_system_sgdma_tx0_chain\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_chain" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668274783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_nios_system_sgdma_tx0 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|control_status_slave_which_resides_within_nios_system_sgdma_tx0:the_control_status_slave_which_resides_within_nios_system_sgdma_tx0 " "Elaborating entity \"control_status_slave_which_resides_within_nios_system_sgdma_tx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|control_status_slave_which_resides_within_nios_system_sgdma_tx0:the_control_status_slave_which_resides_within_nios_system_sgdma_tx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_control_status_slave_which_resides_within_nios_system_sgdma_tx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668274795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_tx0 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0 " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_tx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_tx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668274816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668274864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_nios_system_sgdma_tx0 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_write_which_resides_within_nios_system_sgdma_tx0:the_descriptor_write_which_resides_within_nios_system_sgdma_tx0 " "Elaborating entity \"descriptor_write_which_resides_within_nios_system_sgdma_tx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_write_which_resides_within_nios_system_sgdma_tx0:the_descriptor_write_which_resides_within_nios_system_sgdma_tx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_descriptor_write_which_resides_within_nios_system_sgdma_tx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_command_grabber nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_grabber:the_nios_system_sgdma_tx0_command_grabber " "Elaborating entity \"nios_system_sgdma_tx0_command_grabber\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_grabber:the_nios_system_sgdma_tx0_command_grabber\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_command_grabber" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_m_read nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_read:the_nios_system_sgdma_tx0_m_read " "Elaborating entity \"nios_system_sgdma_tx0_m_read\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_read:the_nios_system_sgdma_tx0_m_read\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_m_read" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275063 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "nios_system_sgdma_tx0.v(1472) " "Verilog HDL Case Statement information at nios_system_sgdma_tx0.v(1472): all case item expressions in this case statement are onehot" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1472 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1578668275067 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_m_read:the_nios_system_sgdma_tx0_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_m_readfifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo " "Elaborating entity \"nios_system_sgdma_tx0_m_readfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_m_readfifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_m_readfifo_m_readfifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo " "Elaborating entity \"nios_system_sgdma_tx0_m_readfifo_m_readfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_m_readfifo_m_readfifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668275236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668275236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668275236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668275236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668275236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668275236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668275236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668275236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668275236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668275236 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668275236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ev31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ev31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ev31 " "Found entity 1: scfifo_ev31" {  } { { "db/scfifo_ev31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_ev31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668275270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668275270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ev31 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated " "Elaborating entity \"scfifo_ev31\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l541 " "Found entity 1: a_dpfifo_l541" {  } { { "db/a_dpfifo_l541.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l541.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668275278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668275278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l541 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo " "Elaborating entity \"a_dpfifo_l541\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\"" {  } { { "db/scfifo_ev31.tdf" "dpfifo" { Text "/home/tk-student/tse_tutorial/db/scfifo_ev31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bh1 " "Found entity 1: altsyncram_1bh1" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1bh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668275340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668275340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bh1 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|altsyncram_1bh1:FIFOram " "Elaborating entity \"altsyncram_1bh1\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|altsyncram_1bh1:FIFOram\"" {  } { { "db/a_dpfifo_l541.tdf" "FIFOram" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l541.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_js8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_js8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_js8 " "Found entity 1: cmpr_js8" {  } { { "db/cmpr_js8.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cmpr_js8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668275394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668275394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:almost_full_comparer " "Elaborating entity \"cmpr_js8\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:almost_full_comparer\"" {  } { { "db/a_dpfifo_l541.tdf" "almost_full_comparer" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l541.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:two_comparison " "Elaborating entity \"cmpr_js8\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:two_comparison\"" {  } { { "db/a_dpfifo_l541.tdf" "two_comparison" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l541.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_0ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668275434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668275434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cntr_0ob:rd_ptr_msb " "Elaborating entity \"cntr_0ob\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cntr_0ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_l541.tdf" "rd_ptr_msb" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l541.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_command_fifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo " "Elaborating entity \"nios_system_sgdma_tx0_command_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_command_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_desc_address_fifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_desc_address_fifo:the_nios_system_sgdma_tx0_desc_address_fifo " "Elaborating entity \"nios_system_sgdma_tx0_desc_address_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_desc_address_fifo:the_nios_system_sgdma_tx0_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_desc_address_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_status_token_fifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_status_token_fifo:the_nios_system_sgdma_tx0_status_token_fifo " "Elaborating entity \"nios_system_sgdma_tx0_status_token_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_status_token_fifo:the_nios_system_sgdma_tx0_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_status_token_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668275777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tse0 nios_system:system_inst\|nios_system_tse0:tse0 " "Elaborating entity \"nios_system_tse0\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\"" {  } { { "nios_system/synthesis/nios_system.v" "tse0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668276738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "nios_system/synthesis/submodules/nios_system_tse0.v" "i_tse_mac" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668276793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "reset_sync_0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668276865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668276922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_control.v" "U_REG" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_control.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668277035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668277199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668277203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_EXCESS_COL" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668277278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_6" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668277446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_RXCNT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668277804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668277879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668277997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278079 ""}  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668278079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpl1 " "Found entity 1: altsyncram_kpl1" {  } { { "db/altsyncram_kpl1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_kpl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668278119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668278119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpl1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kpl1:auto_generated " "Elaborating entity \"altsyncram_kpl1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_TXCNT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668278426 ""}  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668278426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kml1 " "Found entity 1: altsyncram_kml1" {  } { { "db/altsyncram_kml1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_kml1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668278468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668278468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kml1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kml1:auto_generated " "Elaborating entity \"altsyncram_kml1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kml1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_8" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_control.v" "U_CTRL" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_control.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_MDIO" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "U_CLKGEN" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "U_CNTL" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668278989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "U_MDIO" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_module nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII " "Elaborating entity \"altera_tse_rgmii_module\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_RGMII" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in4 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4 " "Elaborating entity \"altera_tse_rgmii_in4\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_in4" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "altddio_in_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279240 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668279240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_13e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_13e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_13e " "Found entity 1: ddio_in_13e" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668279298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668279298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_13e nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated " "Elaborating entity \"ddio_in_13e\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1 " "Elaborating entity \"altera_tse_rgmii_in1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_in1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "altddio_in_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279314 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668279314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_u2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_u2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_u2e " "Found entity 1: ddio_in_u2e" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668279347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668279347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_u2e nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated " "Elaborating entity \"ddio_in_u2e\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out4 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4 " "Elaborating entity \"altera_tse_rgmii_out4\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_out4" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "altddio_out_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279372 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668279372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_1ob " "Found entity 1: ddio_out_1ob" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668279405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668279405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_1ob nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated " "Elaborating entity \"ddio_out_1ob\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1 " "Elaborating entity \"altera_tse_rgmii_out1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_out1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "altddio_out_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668279422 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668279422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_unb " "Found entity 1: ddio_out_unb" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668279457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668279457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_unb nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated " "Elaborating entity \"ddio_out_unb\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668279937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668280049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_GETH" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668280165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_RXSTAT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668280279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_RX" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668280401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "U_CRC" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668280623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328checker.v" "U_GALS" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668280723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668280828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_TXSTAT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668280934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_TX" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668281053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "U_SYNC_3" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668281161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "U_CRC" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668281241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328generator.v" "U_CTL" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668281394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_magic_detection nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC " "Elaborating entity \"altera_tse_magic_detection\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_MAGIC" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668281495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_RXFF" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668281608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668281689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_DATA" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668281842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668281958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 40 " "Parameter \"width_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282026 ""}  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668282026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92i1 " "Found entity 1: altsyncram_92i1" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668282069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668282069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92i1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated " "Elaborating entity \"altsyncram_92i1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RAM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668282640 ""}  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668282640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsh1 " "Found entity 1: altsyncram_dsh1" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668282679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668282679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsh1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated " "Elaborating entity \"altsyncram_dsh1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_WRT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RD" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_TXFF" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668282958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RTSM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283184 ""}  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668283184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sh1 " "Found entity 1: altsyncram_7sh1" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_7sh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668283219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668283219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7sh1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated " "Elaborating entity \"altsyncram_7sh1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RETR" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_DATA" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668283615 ""}  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668283615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j2i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j2i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j2i1 " "Found entity 1: altsyncram_j2i1" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_j2i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668283656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668283656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j2i1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated " "Elaborating entity \"altsyncram_j2i1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668283658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668284019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "U_RAM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668284128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668284137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668284145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668284145 ""}  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668284145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ph1 " "Found entity 1: altsyncram_7ph1" {  } { { "db/altsyncram_7ph1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_7ph1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668284181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668284181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ph1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated " "Elaborating entity \"altsyncram_7ph1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668284183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668284289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668288556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx1_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx1_descriptor_read_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx1_descriptor_read_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx1_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx1_descriptor_write_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx1_descriptor_write_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tse0_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tse0_control_port_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "tse0_control_port_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_rx0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_rx0_csr_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx0_csr_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_jtag_debug_module_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:main_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:main_memory_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "main_memory_s1_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:descriptor_memory0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:descriptor_memory0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "descriptor_memory0_s1_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_descriptor_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx1_descriptor_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_descriptor_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx1_descriptor_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_descriptor_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx1_descriptor_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_descriptor_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx1_descriptor_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_descriptor_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx0_descriptor_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_descriptor_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx0_descriptor_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_descriptor_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx0_descriptor_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_descriptor_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx0_descriptor_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_m_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx0_m_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_m_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx1_m_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_m_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx0_m_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_m_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx1_m_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_system_mm_interconnect_0_router_005\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_005" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_009 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"nios_system_mm_interconnect_0_router_009\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_009" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_009_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009\|nios_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009\|nios_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_010 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"nios_system_mm_interconnect_0_router_010\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_010:router_010\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_010" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_010_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_010:router_010\|nios_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_010:router_010\|nios_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_014 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"nios_system_mm_interconnect_0_router_014\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_014" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_014_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\|nios_system_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_014_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\|nios_system_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_021 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"nios_system_mm_interconnect_0_router_021\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_021" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_021_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021\|nios_system_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_021_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021\|nios_system_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_022 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"nios_system_mm_interconnect_0_router_022\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_022:router_022\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_022" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_022_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_022:router_022\|nios_system_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_022_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_022:router_022\|nios_system_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_023 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023 " "Elaborating entity \"nios_system_mm_interconnect_0_router_023\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_023" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_023_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023\|nios_system_mm_interconnect_0_router_023_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_023_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023\|nios_system_mm_interconnect_0_router_023_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_024 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_024:router_024 " "Elaborating entity \"nios_system_mm_interconnect_0_router_024\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_024:router_024\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_024" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_024_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_024:router_024\|nios_system_mm_interconnect_0_router_024_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_024_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_024:router_024\|nios_system_mm_interconnect_0_router_024_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_instruction_master_limiter" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_009 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_009:cmd_demux_009 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_009\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_009:cmd_demux_009\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_009" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_007 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_007\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_007" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_008 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_008\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_008" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" "arb" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_009 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_009\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_009" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv" "arb" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_007 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_007\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_007" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_008 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_008\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_008:rsp_demux_008\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_008" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_009 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_009\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_009" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668289993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_009 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_009:rsp_mux_009 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_009\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_009:rsp_mux_009\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_009" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_009:rsp_mux_009\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_009:rsp_mux_009\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv" "arb" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:system_inst\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:system_inst\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_avalon_st_adapter\" for hierarchy \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/nios_system.v" "avalon_st_adapter" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter_timing_adapter_0 nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"nios_system_avalon_st_adapter_timing_adapter_0\" for hierarchy \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" "timing_adapter_0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter_timing_adapter_0_fifo nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"nios_system_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" "nios_system_avalon_st_adapter_timing_adapter_0_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:system_inst\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668290193 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_system_nios2_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_system_nios2_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_itrace" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1578668294295 "|tse_tutorial|nios_system:system_inst|nios_system_nios2:nios2|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci|nios_system_nios2_nios2_oci_itrace:the_nios_system_nios2_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578668295339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.10.15:58:19 Progress: Loading sld99e16912/alt_sld_fab_wrapper_hw.tcl " "2020.01.10.15:58:19 Progress: Loading sld99e16912/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668299442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668302391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668302615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668303745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668303900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668304051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668304224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668304250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668304251 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578668305034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld99e16912/alt_sld_fab.v" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668305340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668305340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668305464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668305464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668305465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668305465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668305564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668305564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668305686 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668305686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668305686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668305789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668305789 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 40 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 72 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1064 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1096 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1128 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1160 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1192 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1224 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1256 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1288 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1320 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1352 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1384 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1416 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1448 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1480 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1512 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1544 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1576 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1608 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1640 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1672 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1704 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1736 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1768 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1800 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1832 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1864 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1896 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1928 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1960 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1992 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2024 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2056 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2600 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2632 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2664 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2696 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2728 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2760 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2792 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2824 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2856 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2888 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2920 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2952 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2984 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3016 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3048 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3080 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3208 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3240 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3272 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3304 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3336 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 40 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 72 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1064 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1096 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1128 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1160 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1192 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1224 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1256 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1288 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1320 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1352 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1384 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1416 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1448 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1480 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1512 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1544 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1576 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1608 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1640 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1672 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1704 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1736 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1768 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1800 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1832 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1864 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1896 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1928 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1960 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1992 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2024 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2056 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2600 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2632 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2664 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2696 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2728 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2760 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2792 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2824 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2856 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2888 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2920 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2952 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2984 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3016 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3048 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3080 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3208 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3240 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3272 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3304 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3336 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 40 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 72 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[2\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 104 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[3\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 136 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[4\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 168 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[5\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 200 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[6\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 232 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[7\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 264 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[8\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 296 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[9\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 328 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 360 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 392 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[12\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 424 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[13\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 456 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[14\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 488 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[15\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 520 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[16\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 552 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[17\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 584 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[18\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 616 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 648 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 680 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 712 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 744 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 776 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 808 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 840 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 872 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 904 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 936 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 968 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1000 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1032 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1064 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1096 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2600 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2632 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2664 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2696 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2728 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2760 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2792 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2824 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2856 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2888 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2920 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2952 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2984 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3016 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3048 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3080 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3112 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[97\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3144 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3208 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3240 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3272 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3304 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3336 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 40 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 72 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[2\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 104 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[3\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 136 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[4\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 168 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[5\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 200 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[6\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 232 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[7\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 264 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[8\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 296 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[9\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 328 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 360 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 392 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[12\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 424 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[13\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 456 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[14\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 488 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[15\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 520 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[16\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 552 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[17\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 584 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[18\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 616 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 648 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 680 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 712 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 744 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 776 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 808 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 840 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 872 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 904 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 936 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 968 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1000 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1032 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1064 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1096 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2600 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2632 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2664 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2696 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2728 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2760 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2792 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2824 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2856 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2888 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2920 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2952 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2984 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3016 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3048 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3080 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3112 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[97\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3144 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3208 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3240 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3272 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3304 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3336 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668308844 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578668308844 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578668308844 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk1 " "Found clock multiplexer tx_clk1" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1578668309882 "|tse_tutorial|tx_clk1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk1~0 " "Found clock multiplexer tx_clk1~0" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1578668309882 "|tse_tutorial|tx_clk1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk " "Found clock multiplexer tx_clk" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1578668309882 "|tse_tutorial|tx_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk~0 " "Found clock multiplexer tx_clk~0" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1578668309882 "|tse_tutorial|tx_clk~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1578668309882 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 648 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 680 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 712 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 744 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 776 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 808 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 840 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 872 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 904 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 936 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 968 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1000 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1032 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 648 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 680 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 712 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 744 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 776 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 808 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 840 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 872 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 904 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 936 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 968 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1000 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1032 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2056 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2024 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1992 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1960 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1928 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1896 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1864 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1832 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1800 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1768 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1736 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1704 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1672 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2056 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2024 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1992 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1960 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1928 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1896 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1864 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1832 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1800 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1768 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1736 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1704 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1672 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668323761 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578668323761 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578668323761 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 41 " "Parameter WIDTH_A set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 41 " "Parameter WIDTH_B set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 41 " "Parameter WIDTH_A set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 41 " "Parameter WIDTH_B set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324799 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578668324799 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324803 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668324803 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578668324803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668324851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 41 " "Parameter \"WIDTH_A\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 41 " "Parameter \"WIDTH_B\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668324851 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668324851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gsg1 " "Found entity 1: altsyncram_gsg1" {  } { { "db/altsyncram_gsg1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_gsg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668324894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668324894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668325071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668325071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668325071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668325071 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668325071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ulm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ulm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ulm " "Found entity 1: shift_taps_ulm" {  } { { "db/shift_taps_ulm.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_ulm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cc81 " "Found entity 1: altsyncram_cc81" {  } { { "db/altsyncram_cc81.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_cc81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qof " "Found entity 1: cntr_qof" {  } { { "db/cntr_qof.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_qof.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qec " "Found entity 1: cmpr_qec" {  } { { "db/cmpr_qec.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cmpr_qec.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668325412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668325412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668325412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668325412 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668325412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_r8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668325710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668325710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668325710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668325710 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668325710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d4n " "Found entity 1: shift_taps_d4n" {  } { { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1961 " "Found entity 1: altsyncram_1961" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668325964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668325964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668326111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326111 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668326111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f4n " "Found entity 1: shift_taps_f4n" {  } { { "db/shift_taps_f4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_f4n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668326144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668326144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uua1 " "Found entity 1: altsyncram_uua1" {  } { { "db/altsyncram_uua1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_uua1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668326183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668326183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_2 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668326332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_2 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326333 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668326333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q5n " "Found entity 1: shift_taps_q5n" {  } { { "db/shift_taps_q5n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_q5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668326365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668326365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1b1 " "Found entity 1: altsyncram_o1b1" {  } { { "db/altsyncram_o1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_o1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668326422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668326422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668326597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326597 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668326597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/tk-student/tse_tutorial/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668326644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668326644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668326659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578668326659 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578668326659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/tk-student/tse_tutorial/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578668326694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668326694 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 282 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 312 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 342 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 372 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 402 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 432 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 462 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 492 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 282 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 312 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 342 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 372 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 402 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 432 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 462 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 492 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 280 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 310 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a10 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a10\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 340 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a11 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a11\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 370 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a12 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a12\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 400 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 280 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 310 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a10 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a10\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 340 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a11 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a11\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 370 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a12 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a12\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 400 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578668326952 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578668326952 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578668326952 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578668328503 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 66 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 273 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 398 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 4866 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 83 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" 278 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 352 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 255 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 94 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 4561 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 245 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 183 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 4604 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 155 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 127 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 193 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1471 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" 65 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 762 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 926 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 366 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 807 -1 0 } } { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 88 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 4898 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 6324 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 193 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 899 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 2215 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 2178 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 1220 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 412 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_lfsr_10.v" 67 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 378 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 187 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 395 -1 0 } } { "db/shift_taps_f4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_f4n.tdf" 40 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 40 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 43 2 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 3222 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 1756 -1 0 } } { "db/shift_taps_q5n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_q5n.tdf" 40 2 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 380 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 2386 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 317 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1578668329104 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1578668329105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668338484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1277 " "1277 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578668353422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tk-student/tse_tutorial/output_files/tse_tutorial.map.smsg " "Generated suppressed messages file /home/tk-student/tse_tutorial/output_files/tse_tutorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668357856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578668365473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578668365473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19823 " "Implemented 19823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578668368166 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578668368166 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578668368166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18302 " "Implemented 18302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578668368166 ""} { "Info" "ICUT_CUT_TM_RAMS" "1467 " "Implemented 1467 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578668368166 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1578668368166 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1578668368166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578668368166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 370 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 370 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1431 " "Peak virtual memory: 1431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578668368428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 15:59:28 2020 " "Processing ended: Fri Jan 10 15:59:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578668368428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578668368428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578668368428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578668368428 ""}
