set_property PACKAGE_PIN Y21 [get_ports {A_P[11]}]
set_property PACKAGE_PIN W21 [get_ports {A_P[10]}]
set_property PACKAGE_PIN AA20 [get_ports {A_P[9]}]
set_property PACKAGE_PIN U22 [get_ports {A_P[8]}]
set_property PACKAGE_PIN AB21 [get_ports {A_P[7]}]
set_property PACKAGE_PIN V18 [get_ports {A_P[6]}]
set_property PACKAGE_PIN U17 [get_ports {A_P[5]}]
set_property PACKAGE_PIN P16 [get_ports {A_P[4]}]
set_property PACKAGE_PIN Y18 [get_ports {A_P[3]}]
set_property PACKAGE_PIN T19 [get_ports {A_P[2]}]
set_property PACKAGE_PIN AA18 [get_ports {A_P[1]}]
set_property PACKAGE_PIN R18 [get_ports {A_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {A_N[0]}]
set_property DIFF_TERM TRUE [get_ports {A_P[11]}]
set_property DIFF_TERM TRUE [get_ports {A_N[11]}]
set_property DIFF_TERM TRUE [get_ports {A_P[10]}]
set_property DIFF_TERM TRUE [get_ports {A_N[10]}]
set_property DIFF_TERM TRUE [get_ports {A_P[9]}]
set_property DIFF_TERM TRUE [get_ports {A_N[9]}]
set_property DIFF_TERM TRUE [get_ports {A_P[8]}]
set_property DIFF_TERM TRUE [get_ports {A_N[8]}]
set_property DIFF_TERM TRUE [get_ports {A_P[7]}]
set_property DIFF_TERM TRUE [get_ports {A_N[7]}]
set_property DIFF_TERM TRUE [get_ports {A_P[6]}]
set_property DIFF_TERM TRUE [get_ports {A_N[6]}]
set_property DIFF_TERM TRUE [get_ports {A_P[5]}]
set_property DIFF_TERM TRUE [get_ports {A_N[5]}]
set_property DIFF_TERM TRUE [get_ports {A_P[4]}]
set_property DIFF_TERM TRUE [get_ports {A_N[4]}]
set_property DIFF_TERM TRUE [get_ports {A_P[3]}]
set_property DIFF_TERM TRUE [get_ports {A_N[3]}]
set_property DIFF_TERM TRUE [get_ports {A_P[2]}]
set_property DIFF_TERM TRUE [get_ports {A_N[2]}]
set_property DIFF_TERM TRUE [get_ports {A_P[1]}]
set_property DIFF_TERM TRUE [get_ports {A_N[1]}]
set_property DIFF_TERM TRUE [get_ports {A_P[0]}]
set_property DIFF_TERM TRUE [get_ports {A_N[0]}]

set_property PACKAGE_PIN T16 [get_ports {DAC_CLK[0]}]
set_property PACKAGE_PIN AB2 [get_ports {DAC_CLK[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DAC_CLK[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DAC_CLK[0]}]
set_property PACKAGE_PIN Y3 [get_ports {DAC_DIN[1]}]
set_property PACKAGE_PIN U16 [get_ports {DAC_DIN[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DAC_DIN[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DAC_DIN[0]}]
set_property PACKAGE_PIN AB1 [get_ports {DAC_LATCH[1]}]
set_property PACKAGE_PIN T15 [get_ports {DAC_LATCH[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DAC_LATCH[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DAC_LATCH[0]}]
set_property PACKAGE_PIN R19 [get_ports {GAD[7]}]
set_property PACKAGE_PIN P19 [get_ports {GAD[6]}]
set_property PACKAGE_PIN U21 [get_ports {GAD[5]}]
set_property PACKAGE_PIN T21 [get_ports {GAD[4]}]
set_property PACKAGE_PIN P22 [get_ports {GAD[0]}]
set_property PACKAGE_PIN R22 [get_ports {GAD[1]}]
set_property PACKAGE_PIN P21 [get_ports {GAD[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {GAD[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {GAD[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {GAD[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {GAD[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {GAD[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {GAD[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {GAD[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {GAD[0]}]
set_property PACKAGE_PIN R21 [get_ports {GAD[3]}]
set_property PACKAGE_PIN AA1 [get_ports {MON[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MON[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MON[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MON[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MON[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {MON[0]}]
set_property PACKAGE_PIN T1 [get_ports {MON[1]}]
set_property PACKAGE_PIN U1 [get_ports {MON[2]}]
set_property PACKAGE_PIN R2 [get_ports {MON[3]}]
set_property PACKAGE_PIN T3 [get_ports {MON[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {TRAIN[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {TRAIN[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {VCDL[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {VCDL[0]}]
set_property PACKAGE_PIN W17 [get_ports {TRAIN[0]}]
set_property PACKAGE_PIN AA3 [get_ports {TRAIN[1]}]
set_property PACKAGE_PIN Y17 [get_ports {VCDL[0]}]
set_property PACKAGE_PIN AB3 [get_ports {VCDL[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {B_N[0]}]
set_property DIFF_TERM TRUE [get_ports {B_P[11]}]
set_property DIFF_TERM TRUE [get_ports {B_N[11]}]
set_property DIFF_TERM TRUE [get_ports {B_P[10]}]
set_property DIFF_TERM TRUE [get_ports {B_N[10]}]
set_property DIFF_TERM TRUE [get_ports {B_P[9]}]
set_property DIFF_TERM TRUE [get_ports {B_N[9]}]
set_property DIFF_TERM TRUE [get_ports {B_P[8]}]
set_property DIFF_TERM TRUE [get_ports {B_N[8]}]
set_property DIFF_TERM TRUE [get_ports {B_P[7]}]
set_property DIFF_TERM TRUE [get_ports {B_N[7]}]
set_property DIFF_TERM TRUE [get_ports {B_P[6]}]
set_property DIFF_TERM TRUE [get_ports {B_N[6]}]
set_property DIFF_TERM TRUE [get_ports {B_P[5]}]
set_property DIFF_TERM TRUE [get_ports {B_N[5]}]
set_property DIFF_TERM TRUE [get_ports {B_P[4]}]
set_property DIFF_TERM TRUE [get_ports {B_N[4]}]
set_property DIFF_TERM TRUE [get_ports {B_P[3]}]
set_property DIFF_TERM TRUE [get_ports {B_N[3]}]
set_property DIFF_TERM TRUE [get_ports {B_P[2]}]
set_property DIFF_TERM TRUE [get_ports {B_N[2]}]
set_property DIFF_TERM TRUE [get_ports {B_P[1]}]
set_property DIFF_TERM TRUE [get_ports {B_N[1]}]
set_property DIFF_TERM TRUE [get_ports {B_P[0]}]
set_property DIFF_TERM TRUE [get_ports {B_N[0]}]
set_property PACKAGE_PIN N18 [get_ports {B_P[0]}]
set_property PACKAGE_PIN M15 [get_ports {B_P[1]}]
set_property PACKAGE_PIN N20 [get_ports {B_P[2]}]
set_property PACKAGE_PIN N22 [get_ports {B_P[3]}]
set_property PACKAGE_PIN L16 [get_ports {B_P[4]}]
set_property PACKAGE_PIN M21 [get_ports {B_P[5]}]
set_property PACKAGE_PIN M18 [get_ports {B_P[6]}]
set_property PACKAGE_PIN K21 [get_ports {B_P[7]}]
set_property PACKAGE_PIN K18 [get_ports {B_P[8]}]
set_property PACKAGE_PIN J20 [get_ports {B_P[9]}]
set_property PACKAGE_PIN J22 [get_ports {B_P[10]}]
set_property PACKAGE_PIN H20 [get_ports {B_P[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {C_N[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {D_N[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {E_N[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {F_N[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_OUT_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_OUT_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_OUT_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_OUT_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_OUT_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_OUT_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_OUT_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_OUT_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_OUT_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_OUT_N[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_IN_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_IN_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_IN_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_IN_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_IN_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_IN_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_IN_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_IN_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_DOWN_IN_N[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_IN_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_IN_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_IN_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_IN_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_IN_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_IN_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_IN_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_IN_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_IN_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_IN_N[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_OUT_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_OUT_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_OUT_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_OUT_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_OUT_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_OUT_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_OUT_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_OUT_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_OUT_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {PHI_UP_OUT_N[0]}]
set_property IOSTANDARD LVDS_25 [get_ports A_CLK_P]
set_property IOSTANDARD LVDS_25 [get_ports A_CLK_N]
set_property IOSTANDARD LVDS_25 [get_ports B_CLK_P]
set_property IOSTANDARD LVDS_25 [get_ports B_CLK_N]
set_property IOSTANDARD LVDS_25 [get_ports C_CLK_P]
set_property IOSTANDARD LVDS_25 [get_ports C_CLK_N]
set_property IOSTANDARD LVDS_25 [get_ports D_CLK_P]
set_property IOSTANDARD LVDS_25 [get_ports D_CLK_N]
set_property IOSTANDARD LVDS_25 [get_ports E_CLK_P]
set_property IOSTANDARD LVDS_25 [get_ports E_CLK_N]
set_property IOSTANDARD LVDS_25 [get_ports F_CLK_P]
set_property IOSTANDARD LVDS_25 [get_ports F_CLK_N]
set_property IOSTANDARD LVCMOS25 [get_ports GA_SCL]
set_property IOSTANDARD LVCMOS25 [get_ports GA_SDA]
set_property IOSTANDARD LVDS_25 [get_ports GA_SYSCLK_P]
set_property IOSTANDARD LVDS_25 [get_ports GA_SYSCLK_N]
set_property IOSTANDARD LVCMOS25 [get_ports GCLK]
set_property IOSTANDARD LVCMOS25 [get_ports GRDWR_B]
set_property IOSTANDARD LVCMOS25 [get_ports GSEL_B]
set_property DIFF_TERM TRUE [get_ports {C_P[0]}]
set_property DIFF_TERM TRUE [get_ports {C_N[0]}]
set_property DIFF_TERM TRUE [get_ports {C_P[1]}]
set_property DIFF_TERM TRUE [get_ports {C_N[1]}]
set_property DIFF_TERM TRUE [get_ports {C_P[2]}]
set_property DIFF_TERM TRUE [get_ports {C_N[2]}]
set_property DIFF_TERM TRUE [get_ports {C_P[3]}]
set_property DIFF_TERM TRUE [get_ports {C_N[3]}]
set_property DIFF_TERM TRUE [get_ports {C_P[4]}]
set_property DIFF_TERM TRUE [get_ports {C_N[4]}]
set_property DIFF_TERM TRUE [get_ports {C_P[5]}]
set_property DIFF_TERM TRUE [get_ports {C_N[5]}]
set_property DIFF_TERM TRUE [get_ports {C_P[6]}]
set_property DIFF_TERM TRUE [get_ports {C_N[6]}]
set_property DIFF_TERM TRUE [get_ports {C_P[7]}]
set_property DIFF_TERM TRUE [get_ports {C_N[7]}]
set_property DIFF_TERM TRUE [get_ports {C_P[8]}]
set_property DIFF_TERM TRUE [get_ports {C_N[8]}]
set_property DIFF_TERM TRUE [get_ports {C_P[9]}]
set_property DIFF_TERM TRUE [get_ports {C_N[9]}]
set_property DIFF_TERM TRUE [get_ports {C_P[10]}]
set_property DIFF_TERM TRUE [get_ports {C_N[10]}]
set_property DIFF_TERM TRUE [get_ports {C_P[11]}]
set_property DIFF_TERM TRUE [get_ports {C_N[11]}]
set_property DIFF_TERM TRUE [get_ports {D_P[0]}]
set_property DIFF_TERM TRUE [get_ports {D_N[0]}]
set_property DIFF_TERM TRUE [get_ports {D_P[1]}]
set_property DIFF_TERM TRUE [get_ports {D_N[1]}]
set_property DIFF_TERM TRUE [get_ports {D_P[2]}]
set_property DIFF_TERM TRUE [get_ports {D_N[2]}]
set_property DIFF_TERM TRUE [get_ports {D_P[3]}]
set_property DIFF_TERM TRUE [get_ports {D_N[3]}]
set_property DIFF_TERM TRUE [get_ports {D_P[4]}]
set_property DIFF_TERM TRUE [get_ports {D_N[4]}]
set_property DIFF_TERM TRUE [get_ports {D_P[5]}]
set_property DIFF_TERM TRUE [get_ports {D_N[5]}]
set_property DIFF_TERM TRUE [get_ports {D_P[6]}]
set_property DIFF_TERM TRUE [get_ports {D_N[6]}]
set_property DIFF_TERM TRUE [get_ports {D_P[7]}]
set_property DIFF_TERM TRUE [get_ports {D_N[7]}]
set_property DIFF_TERM TRUE [get_ports {D_P[8]}]
set_property DIFF_TERM TRUE [get_ports {D_N[8]}]
set_property DIFF_TERM TRUE [get_ports {D_P[9]}]
set_property DIFF_TERM TRUE [get_ports {D_N[9]}]
set_property DIFF_TERM TRUE [get_ports {D_P[10]}]
set_property DIFF_TERM TRUE [get_ports {D_N[10]}]
set_property DIFF_TERM TRUE [get_ports {D_P[11]}]
set_property DIFF_TERM TRUE [get_ports {D_N[11]}]
set_property DIFF_TERM TRUE [get_ports {E_P[0]}]
set_property DIFF_TERM TRUE [get_ports {E_N[0]}]
set_property DIFF_TERM TRUE [get_ports {E_P[1]}]
set_property DIFF_TERM TRUE [get_ports {E_N[1]}]
set_property DIFF_TERM TRUE [get_ports {E_P[2]}]
set_property DIFF_TERM TRUE [get_ports {E_N[2]}]
set_property DIFF_TERM TRUE [get_ports {E_P[3]}]
set_property DIFF_TERM TRUE [get_ports {E_N[3]}]
set_property DIFF_TERM TRUE [get_ports {E_P[4]}]
set_property DIFF_TERM TRUE [get_ports {E_N[4]}]
set_property DIFF_TERM TRUE [get_ports {E_P[5]}]
set_property DIFF_TERM TRUE [get_ports {E_N[5]}]
set_property DIFF_TERM TRUE [get_ports {E_P[6]}]
set_property DIFF_TERM TRUE [get_ports {E_N[6]}]
set_property DIFF_TERM TRUE [get_ports {E_P[7]}]
set_property DIFF_TERM TRUE [get_ports {E_N[7]}]
set_property DIFF_TERM TRUE [get_ports {E_P[8]}]
set_property DIFF_TERM TRUE [get_ports {E_N[8]}]
set_property DIFF_TERM TRUE [get_ports {E_P[9]}]
set_property DIFF_TERM TRUE [get_ports {E_N[9]}]
set_property DIFF_TERM TRUE [get_ports {E_P[10]}]
set_property DIFF_TERM TRUE [get_ports {E_N[10]}]
set_property DIFF_TERM TRUE [get_ports {E_P[11]}]
set_property DIFF_TERM TRUE [get_ports {E_N[11]}]
set_property DIFF_TERM TRUE [get_ports {F_P[0]}]
set_property DIFF_TERM TRUE [get_ports {F_N[0]}]
set_property DIFF_TERM TRUE [get_ports {F_P[1]}]
set_property DIFF_TERM TRUE [get_ports {F_N[1]}]
set_property DIFF_TERM TRUE [get_ports {F_P[2]}]
set_property DIFF_TERM TRUE [get_ports {F_N[2]}]
set_property DIFF_TERM TRUE [get_ports {F_P[3]}]
set_property DIFF_TERM TRUE [get_ports {F_N[3]}]
set_property DIFF_TERM TRUE [get_ports {F_P[4]}]
set_property DIFF_TERM TRUE [get_ports {F_N[4]}]
set_property DIFF_TERM TRUE [get_ports {F_P[5]}]
set_property DIFF_TERM TRUE [get_ports {F_N[5]}]
set_property DIFF_TERM TRUE [get_ports {F_P[6]}]
set_property DIFF_TERM TRUE [get_ports {F_N[6]}]
set_property DIFF_TERM TRUE [get_ports {F_P[7]}]
set_property DIFF_TERM TRUE [get_ports {F_N[7]}]
set_property DIFF_TERM TRUE [get_ports {F_P[8]}]
set_property DIFF_TERM TRUE [get_ports {F_N[8]}]
set_property DIFF_TERM TRUE [get_ports {F_P[9]}]
set_property DIFF_TERM TRUE [get_ports {F_N[9]}]
set_property DIFF_TERM TRUE [get_ports {F_P[10]}]
set_property DIFF_TERM TRUE [get_ports {F_N[10]}]
set_property DIFF_TERM TRUE [get_ports {F_P[11]}]
set_property DIFF_TERM TRUE [get_ports {F_N[11]}]
set_property DIFF_TERM TRUE [get_ports {PHI_DOWN_IN_P[0]}]
set_property DIFF_TERM TRUE [get_ports {PHI_DOWN_IN_N[0]}]
set_property DIFF_TERM TRUE [get_ports {PHI_DOWN_IN_P[1]}]
set_property DIFF_TERM TRUE [get_ports {PHI_DOWN_IN_N[1]}]
set_property DIFF_TERM TRUE [get_ports {PHI_DOWN_IN_P[2]}]
set_property DIFF_TERM TRUE [get_ports {PHI_DOWN_IN_N[2]}]
set_property DIFF_TERM TRUE [get_ports {PHI_DOWN_IN_P[3]}]
set_property DIFF_TERM TRUE [get_ports {PHI_DOWN_IN_N[3]}]
set_property DIFF_TERM TRUE [get_ports {PHI_DOWN_IN_P[4]}]
set_property DIFF_TERM TRUE [get_ports {PHI_DOWN_IN_N[4]}]
set_property DIFF_TERM TRUE [get_ports {PHI_UP_IN_P[0]}]
set_property DIFF_TERM TRUE [get_ports {PHI_UP_IN_N[0]}]
set_property DIFF_TERM TRUE [get_ports {PHI_UP_IN_P[1]}]
set_property DIFF_TERM TRUE [get_ports {PHI_UP_IN_N[1]}]
set_property DIFF_TERM TRUE [get_ports {PHI_UP_IN_P[2]}]
set_property DIFF_TERM TRUE [get_ports {PHI_UP_IN_N[2]}]
set_property DIFF_TERM TRUE [get_ports {PHI_UP_IN_P[3]}]
set_property DIFF_TERM TRUE [get_ports {PHI_UP_IN_N[3]}]
set_property DIFF_TERM TRUE [get_ports {PHI_UP_IN_P[4]}]
set_property DIFF_TERM TRUE [get_ports {PHI_UP_IN_N[4]}]
set_property DIFF_TERM TRUE [get_ports A_CLK_P]
set_property DIFF_TERM TRUE [get_ports A_CLK_N]
set_property DIFF_TERM TRUE [get_ports B_CLK_P]
set_property DIFF_TERM TRUE [get_ports B_CLK_N]
set_property DIFF_TERM TRUE [get_ports C_CLK_P]
set_property DIFF_TERM TRUE [get_ports C_CLK_N]
set_property DIFF_TERM TRUE [get_ports D_CLK_P]
set_property DIFF_TERM TRUE [get_ports D_CLK_N]
set_property DIFF_TERM TRUE [get_ports E_CLK_P]
set_property DIFF_TERM TRUE [get_ports E_CLK_N]
set_property DIFF_TERM TRUE [get_ports F_CLK_P]
set_property DIFF_TERM TRUE [get_ports F_CLK_N]
set_property DIFF_TERM TRUE [get_ports GA_SYSCLK_P]
set_property DIFF_TERM TRUE [get_ports GA_SYSCLK_N]
set_property PACKAGE_PIN F18 [get_ports {C_P[0]}]
set_property PACKAGE_PIN A18 [get_ports {C_P[1]}]
set_property PACKAGE_PIN G21 [get_ports {C_P[2]}]
set_property PACKAGE_PIN F16 [get_ports {C_P[3]}]
set_property PACKAGE_PIN F19 [get_ports {C_P[4]}]
set_property PACKAGE_PIN C22 [get_ports {C_P[5]}]
set_property PACKAGE_PIN E21 [get_ports {C_P[6]}]
set_property PACKAGE_PIN B21 [get_ports {C_P[7]}]
set_property PACKAGE_PIN E22 [get_ports {C_P[8]}]
set_property PACKAGE_PIN B20 [get_ports {C_P[9]}]
set_property PACKAGE_PIN D20 [get_ports {C_P[10]}]
set_property PACKAGE_PIN C18 [get_ports {C_P[11]}]
set_property PACKAGE_PIN K2 [get_ports {D_P[0]}]
set_property PACKAGE_PIN P6 [get_ports {D_P[1]}]
set_property PACKAGE_PIN K1 [get_ports {D_P[2]}]
set_property PACKAGE_PIN N4 [get_ports {D_P[3]}]
set_property PACKAGE_PIN L5 [get_ports {D_P[4]}]
set_property PACKAGE_PIN K6 [get_ports {D_P[5]}]
set_property PACKAGE_PIN M1 [get_ports {D_P[6]}]
set_property PACKAGE_PIN M6 [get_ports {D_P[7]}]
set_property PACKAGE_PIN M3 [get_ports {D_P[8]}]
set_property PACKAGE_PIN P5 [get_ports {D_P[9]}]
set_property PACKAGE_PIN P2 [get_ports {D_P[10]}]
set_property PACKAGE_PIN R1 [get_ports {D_P[11]}]
set_property PACKAGE_PIN Y4 [get_ports {E_P[0]}]
set_property PACKAGE_PIN AA5 [get_ports {E_P[1]}]
set_property PACKAGE_PIN V4 [get_ports {E_P[2]}]
set_property PACKAGE_PIN U6 [get_ports {E_P[3]}]
set_property PACKAGE_PIN W6 [get_ports {E_P[4]}]
set_property PACKAGE_PIN Y6 [get_ports {E_P[5]}]
set_property PACKAGE_PIN AB7 [get_ports {E_P[6]}]
set_property PACKAGE_PIN Y8 [get_ports {E_P[7]}]
set_property PACKAGE_PIN V7 [get_ports {E_P[8]}]
set_property PACKAGE_PIN AA8 [get_ports {E_P[9]}]
set_property PACKAGE_PIN W9 [get_ports {E_P[10]}]
set_property PACKAGE_PIN V9 [get_ports {E_P[11]}]
set_property PACKAGE_PIN V13 [get_ports {F_P[0]}]
set_property PACKAGE_PIN AB16 [get_ports {F_P[1]}]
set_property PACKAGE_PIN AA13 [get_ports {F_P[2]}]
set_property PACKAGE_PIN Y16 [get_ports {F_P[3]}]
set_property PACKAGE_PIN W11 [get_ports {F_P[4]}]
set_property PACKAGE_PIN W15 [get_ports {F_P[5]}]
set_property PACKAGE_PIN AB11 [get_ports {F_P[6]}]
set_property PACKAGE_PIN AA15 [get_ports {F_P[7]}]
set_property PACKAGE_PIN AA10 [get_ports {F_P[8]}]
set_property PACKAGE_PIN W14 [get_ports {F_P[9]}]
set_property PACKAGE_PIN Y11 [get_ports {F_P[10]}]
set_property PACKAGE_PIN Y13 [get_ports {F_P[11]}]
set_property PACKAGE_PIN E16 [get_ports {PHI_DOWN_IN_P[0]}]
set_property PACKAGE_PIN F13 [get_ports {PHI_DOWN_IN_P[1]}]
set_property PACKAGE_PIN D14 [get_ports {PHI_DOWN_IN_P[2]}]
set_property PACKAGE_PIN E13 [get_ports {PHI_DOWN_IN_P[3]}]
set_property PACKAGE_PIN D17 [get_ports {PHI_DOWN_IN_P[4]}]
set_property PACKAGE_PIN C14 [get_ports {PHI_DOWN_OUT_P[0]}]
set_property PACKAGE_PIN C13 [get_ports {PHI_DOWN_OUT_P[1]}]
set_property PACKAGE_PIN A15 [get_ports {PHI_DOWN_OUT_P[2]}]
set_property PACKAGE_PIN A13 [get_ports {PHI_DOWN_OUT_P[3]}]
set_property PACKAGE_PIN B15 [get_ports {PHI_DOWN_OUT_P[4]}]
set_property PACKAGE_PIN G1 [get_ports {PHI_UP_IN_P[0]}]
set_property PACKAGE_PIN E1 [get_ports {PHI_UP_IN_P[1]}]
set_property PACKAGE_PIN H2 [get_ports {PHI_UP_IN_P[2]}]
set_property PACKAGE_PIN F3 [get_ports {PHI_UP_IN_P[3]}]
set_property PACKAGE_PIN H3 [get_ports {PHI_UP_IN_P[4]}]
set_property PACKAGE_PIN W1 [get_ports {PHI_UP_OUT_P[0]}]
set_property PACKAGE_PIN U3 [get_ports {PHI_UP_OUT_P[1]}]
set_property PACKAGE_PIN U2 [get_ports {PHI_UP_OUT_P[2]}]
set_property PACKAGE_PIN R4 [get_ports {PHI_UP_OUT_P[3]}]
set_property PACKAGE_PIN W2 [get_ports {PHI_UP_OUT_P[4]}]
set_property PACKAGE_PIN U20 [get_ports A_CLK_P]
set_property PACKAGE_PIN V20 [get_ports A_CLK_N]
set_property PACKAGE_PIN J19 [get_ports B_CLK_P]
set_property PACKAGE_PIN H19 [get_ports B_CLK_N]
set_property PACKAGE_PIN E19 [get_ports C_CLK_P]
set_property PACKAGE_PIN D19 [get_ports C_CLK_N]
set_property PACKAGE_PIN L3 [get_ports D_CLK_P]
set_property PACKAGE_PIN K3 [get_ports D_CLK_N]
set_property PACKAGE_PIN T5 [get_ports E_CLK_P]
set_property PACKAGE_PIN U5 [get_ports E_CLK_N]
set_property PACKAGE_PIN U15 [get_ports F_CLK_P]
set_property PACKAGE_PIN V15 [get_ports F_CLK_N]
set_property PACKAGE_PIN W20 [get_ports GA_SCL]
set_property PACKAGE_PIN W19 [get_ports GA_SDA]
set_property PACKAGE_PIN B17 [get_ports GA_SYSCLK_P]
set_property PACKAGE_PIN L19 [get_ports GCLK]
set_property PACKAGE_PIN AA19 [get_ports GRDWR_B]
set_property PACKAGE_PIN V17 [get_ports GSEL_B]

create_clock -period 3.077 -name A_CLK_P -waveform {0.000 1.538} [get_ports A_CLK_P]
create_clock -period 3.077 -name B_CLK_P -waveform {0.000 1.538} [get_ports B_CLK_P]
create_clock -period 3.077 -name C_CLK_P -waveform {0.000 1.538} [get_ports C_CLK_P]
create_clock -period 3.077 -name D_CLK_P -waveform {0.000 1.538} [get_ports D_CLK_P]
create_clock -period 3.077 -name E_CLK_P -waveform {0.000 1.538} [get_ports E_CLK_P]
create_clock -period 3.077 -name F_CLK_P -waveform {0.000 1.538} [get_ports F_CLK_P]
create_clock -period 62.500 -name GCLK -waveform {0.000 31.250} [get_ports GCLK]
set_input_delay -clock [get_clocks GCLK] -min -add_delay 5.500 [get_ports {GAD[*]}]
set_input_delay -clock [get_clocks GCLK] -max -add_delay 13.500 [get_ports {GAD[*]}]
set_input_delay -clock [get_clocks GCLK] -min -add_delay 5.500 [get_ports GRDWR_B]
set_input_delay -clock [get_clocks GCLK] -max -add_delay 13.500 [get_ports GRDWR_B]
set_input_delay -clock [get_clocks GCLK] -min -add_delay 5.500 [get_ports GSEL_B]
set_input_delay -clock [get_clocks GCLK] -max -add_delay 13.500 [get_ports GSEL_B]
set_output_delay -clock [get_clocks GCLK] -min -add_delay 10.000 [get_ports {GAD[*]}]
set_output_delay -clock [get_clocks GCLK] -max -add_delay 20.000 [get_ports {GAD[*]}]
create_clock -period 6.154 -name generated_sysclk -waveform {0.000 3.077} [get_nets u_clock_generator/sysclk_mult]

set_clock_groups -name clock_counters -asynchronous -group [get_clocks {A_CLK_P B_CLK_P C_CLK_P D_CLK_P E_CLK_P F_CLK_P glitcbus_clk_to_BUFG}]
set_clock_groups -name glitcbus_dataclk_div2 -asynchronous -group [get_clocks {glitcbus_clk_to_BUFG dataclk_div2_to_bufg}]
set_clock_groups -name glitcbus_sysclk_div2_ps -asynchronous -group [get_clocks {sysclk_div2_ps_to_bufg glitcbus_clk_to_BUFG}]
set_clock_groups -name glitcbus_sysclk -asynchronous -group [get_clocks {sysclk_to_bufg glitcbus_clk_to_BUFG}]
set_clock_groups -name glitcbus_dataclk -asynchronous -group [get_clocks {dataclk_to_bufg glitcbus_clk_to_BUFG}]




set_property OFFCHIP_TERM NONE [get_ports DAC_CLK[0]]
set_property OFFCHIP_TERM NONE [get_ports DAC_CLK[1]]
set_property OFFCHIP_TERM NONE [get_ports DAC_DIN[0]]
set_property OFFCHIP_TERM NONE [get_ports DAC_DIN[1]]
set_property OFFCHIP_TERM NONE [get_ports DAC_LATCH[0]]
set_property OFFCHIP_TERM NONE [get_ports DAC_LATCH[1]]
set_property OFFCHIP_TERM NONE [get_ports GAD[0]]
set_property OFFCHIP_TERM NONE [get_ports GAD[1]]
set_property OFFCHIP_TERM NONE [get_ports GAD[2]]
set_property OFFCHIP_TERM NONE [get_ports GAD[3]]
set_property OFFCHIP_TERM NONE [get_ports GAD[4]]
set_property OFFCHIP_TERM NONE [get_ports GAD[5]]
set_property OFFCHIP_TERM NONE [get_ports GAD[6]]
set_property OFFCHIP_TERM NONE [get_ports GAD[7]]
set_property OFFCHIP_TERM NONE [get_ports GA_SCL]
set_property OFFCHIP_TERM NONE [get_ports GA_SDA]
set_property OFFCHIP_TERM NONE [get_ports MON[0]]
set_property OFFCHIP_TERM NONE [get_ports MON[1]]
set_property OFFCHIP_TERM NONE [get_ports MON[2]]
set_property OFFCHIP_TERM NONE [get_ports MON[3]]
set_property OFFCHIP_TERM NONE [get_ports MON[4]]
set_property OFFCHIP_TERM NONE [get_ports TRAIN[0]]
set_property OFFCHIP_TERM NONE [get_ports TRAIN[1]]
set_property OFFCHIP_TERM NONE [get_ports VCDL[0]]
set_property OFFCHIP_TERM NONE [get_ports VCDL[1]]
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 2.5 [current_design]
