Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Sep 27 11:22:16 2016
| Host         : uncertainmove-Lenovo running 64-bit Ubuntu 16.04 LTS
| Command      : report_control_sets -verbose -file controler_control_sets_placed.rpt
| Design       : controler
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    47 |
| Unused register locations in slices containing registers |   159 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |           12 |
| Yes          | No                    | No                     |             137 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             454 |          127 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                            Enable Signal                            |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|  MODE_SEL/E[1]                            |                                                                     | MODE_SEL/AS[1]                                                         |                1 |              1 |
|  clk_BUFG[24]                             |                                                                     |                                                                        |                1 |              1 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk    |                                                                     |                                                                        |                2 |              2 |
|  TIMER_WASH/real_clk                      |                                                                     |                                                                        |                2 |              2 |
|  washing_machine_running_reg[1]_i_1_n_1   |                                                                     | p_3_in                                                                 |                2 |              2 |
|  TIMER_WASH/real_clk_0                    |                                                                     |                                                                        |                2 |              2 |
|  RINSING_TIMER/real_clk                   |                                                                     |                                                                        |                2 |              2 |
|  DEWATER_MODE/water_out_start_reg_i_2_n_1 |                                                                     |                                                                        |                1 |              2 |
|  DEWATERIGN_TIMER/real_clk                |                                                                     |                                                                        |                2 |              2 |
|  WASH_MODE/nextstate_reg[1]_i_2_n_1       |                                                                     | WASH_MODE/nextstate_reg[1]_i_3_n_1                                     |                1 |              2 |
|  WASH_MODE/water_in_start_reg_i_2_n_1     |                                                                     |                                                                        |                2 |              2 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk_1  |                                                                     |                                                                        |                2 |              2 |
|  WATER_OUT_MODE/WATER_IN_TIMER/real_clk   |                                                                     |                                                                        |                2 |              2 |
|  MODE_SEL/E[0]                            |                                                                     | MODE_SEL/AS[0]                                                         |                1 |              2 |
|  RING/next_state_reg[1]_i_2_n_1           |                                                                     |                                                                        |                1 |              2 |
|  DEWATER_MODE/nextstate_reg[1]_i_2__0_n_1 |                                                                     | DEWATER_MODE/nextstate_reg[1]_i_3__0_n_1                               |                1 |              2 |
|  w_r_d_start_reg[2]_i_2_n_1               |                                                                     | w_r_d_start_reg[2]_i_3_n_1                                             |                1 |              3 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk_1  | WASH_MODE/WATER_IN_MODE/WATER_IN_TIMER/count_mode[2]_i_1_n_1        |                                                                        |                1 |              3 |
|  WATER_OUT_MODE/WATER_IN_TIMER/real_clk   | DEWATER_MODE/WATER_OUT_MODE/WATER_IN_TIMER/count_mode[2]_i_1__1_n_1 |                                                                        |                1 |              3 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk    | RINSE_MODE/WATER_IN_MODE/WATER_IN_TIMER/count_mode[2]_i_1__0_n_1    |                                                                        |                1 |              3 |
|  n_0_2316_BUFG                            |                                                                     | RINSE_MODE/nextstate_reg[2]_i_2_n_1                                    |                2 |              3 |
|  TICK_DEVIDER/clk[0]                      |                                                                     |                                                                        |                2 |              3 |
|  TICK_DEVIDER/clk[1]                      |                                                                     | RINSE_MODE/nextstate_reg[2]_i_2_n_1                                    |                3 |              4 |
|  TICK_DEVIDER/clk[1]                      |                                                                     |                                                                        |                2 |              4 |
|  RINSE_MODE/water_in_start_reg_i_2__0_n_1 |                                                                     |                                                                        |                3 |              4 |
|  real_p_clk_BUFG                          |                                                                     |                                                                        |                2 |              5 |
|  TICK_DEVIDER/real_clk                    |                                                                     |                                                                        |                2 |              5 |
|  TICK_DEVIDER/init_flag_reg_1             |                                                                     |                                                                        |                1 |              5 |
|  clk_src_IBUF_BUFG                        |                                                                     |                                                                        |                7 |             26 |
|  clk_BUFG[0]                              |                                                                     |                                                                        |               19 |             30 |
|  real_p_clk_BUFG                          | power_IBUF                                                          | count[31]_i_1__0_n_1                                                   |                8 |             32 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk    | RINSE_MODE/WATER_IN_MODE/WATER_IN_TIMER/reverse_count               | RINSE_MODE/WATER_IN_MODE/WATER_IN_TIMER/reverse_count[0]_i_1__1_n_1    |                8 |             32 |
|  WATER_IN_MODE/WATER_IN_TIMER/real_clk_1  | WASH_MODE/WATER_IN_MODE/WATER_IN_TIMER/reverse_count                | WASH_MODE/WATER_IN_MODE/WATER_IN_TIMER/reverse_count[0]_i_1_n_1        |                8 |             32 |
|  WATER_OUT_MODE/WATER_IN_TIMER/real_clk   | DEWATER_MODE/WATER_OUT_MODE/WATER_IN_TIMER/reverse_count            | DEWATER_MODE/WATER_OUT_MODE/WATER_IN_TIMER/reverse_count[0]_i_1__4_n_1 |                8 |             32 |
|  clk_BUFG[0]                              | n_0_2316_BUFG                                                       | RINSE_MODE/nextstate_reg[2]_i_2_n_1                                    |               10 |             32 |
|  clk_BUFG[0]                              | WASH_MODE/nextstate_reg[1]_i_2_n_1                                  | WASH_MODE/nextstate_reg[1]_i_3_n_1                                     |                9 |             32 |
|  clk_BUFG[0]                              | DEWATER_MODE/nextstate_reg[1]_i_2__0_n_1                            | DEWATER_MODE/nextstate_reg[1]_i_3__0_n_1                               |                8 |             32 |
|  clk_BUFG[24]                             | RING/count[31]_i_2_n_1                                              | RING/count[31]_i_1_n_1                                                 |                9 |             32 |
|  RINSING_TIMER/real_clk                   | RINSE_MODE/RINSING_TIMER/reverse_count                              | RINSE_MODE/RINSING_TIMER/reverse_count[0]_i_1__3_n_1                   |                8 |             32 |
|  RINSING_TIMER/real_clk                   | RINSE_MODE/RINSING_TIMER/count_mode[31]_i_1__1_n_1                  |                                                                        |                8 |             32 |
|  TIMER_WASH/real_clk                      | WASH_MODE/TIMER_WASH/reverse_count                                  | WASH_MODE/TIMER_WASH/reverse_count[0]_i_1__0_n_1                       |                8 |             32 |
|  TIMER_WASH/real_clk                      | WASH_MODE/TIMER_WASH/count_mode[31]_i_1_n_1                         |                                                                        |                8 |             32 |
|  TIMER_WASH/real_clk_0                    | DEWATER_MODE/TIMER_WASH/reverse_count                               | DEWATER_MODE/TIMER_WASH/reverse_count[0]_i_1__5_n_1                    |                8 |             32 |
|  TIMER_WASH/real_clk_0                    | DEWATER_MODE/TIMER_WASH/count_mode[31]_i_1__2_n_1                   |                                                                        |                8 |             32 |
|  DEWATERIGN_TIMER/real_clk                | RINSE_MODE/DEWATERIGN_TIMER/reverse_count                           | RINSE_MODE/DEWATERIGN_TIMER/reverse_count[0]_i_1__2_n_1                |                8 |             32 |
|  DEWATERIGN_TIMER/real_clk                | RINSE_MODE/DEWATERIGN_TIMER/count_mode[31]_i_1__0_n_1               |                                                                        |                8 |             32 |
|  clk_BUFG[0]                              | washing_light_i_1__0_n_1                                            | p_3_in                                                                 |               27 |             70 |
+-------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+


