verilog xil_defaultlib --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/ec67/hdl" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/8c62/hdl" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_processing_system7_0_0" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/c923" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/1ddd/hdl/verilog" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_multi/ip/design_multi_processing_system7_0_0/sim/design_multi_processing_system7_0_0.v" \
"../../../bd/design_multi/ip/design_multi_microblaze_0_xlconcat_0/sim/design_multi_microblaze_0_xlconcat_0.v" \
"../../../bd/design_multi/ip/design_multi_clk_wiz_1_0/design_multi_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_multi/ip/design_multi_clk_wiz_1_0/design_multi_clk_wiz_1_0.v" \
"../../../bd/design_multi/ip/design_multi_xbar_0/sim/design_multi_xbar_0.v" \
"../../../bd/design_multi/ip/design_multi_xbar_1/sim/design_multi_xbar_1.v" \
"../../../bd/design_multi/ip/design_multi_xbar_6/sim/design_multi_xbar_6.v" \
"../../../bd/design_multi/ip/design_multi_axi_bram_ctrl_1_bram_0/sim/design_multi_axi_bram_ctrl_1_bram_0.v" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/sim/bd_6f76.v" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_6f76_one_0.v" \

sv xil_defaultlib --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/ec67/hdl" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/8c62/hdl" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_processing_system7_0_0" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/c923" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/1ddd/hdl/verilog" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_6f76_arsw_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_6f76_rsw_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_6f76_awsw_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_6f76_wsw_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_6f76_bsw_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_6f76_s00mmu_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_6f76_s00tr_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_6f76_s00sic_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_6f76_s00a2s_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_6f76_sarn_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_6f76_srn_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_6f76_sawn_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_6f76_swn_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_6f76_sbn_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_6f76_s01mmu_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_6f76_s01tr_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_6f76_s01sic_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_6f76_s01a2s_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_6f76_sarn_1.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_6f76_srn_1.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_6f76_m00s2a_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_6f76_m00arn_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_6f76_m00rn_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_6f76_m00awn_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_6f76_m00wn_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_6f76_m00bn_0.sv" \
"../../../bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_6f76_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/ec67/hdl" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/8c62/hdl" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_processing_system7_0_0" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/c923" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/1ddd/hdl/verilog" --include "../../../../Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_multi/ip/design_multi_lmb_bram_0/sim/design_multi_lmb_bram_0.v" \
"../../../bd/design_multi/ip/design_multi_auto_pc_0/sim/design_multi_auto_pc_0.v" \
"../../../bd/design_multi/ip/design_multi_auto_pc_1/sim/design_multi_auto_pc_1.v" \
"../../../bd/design_multi/ip/design_multi_auto_pc_2/sim/design_multi_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
