--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s400,ft256,-5 (PRODUCTION 1.39 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkT
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
par_ast     |    3.916(R)|   -0.399(R)|clkT_BUFGP        |   0.000|
par_data<0> |    1.553(R)|    0.663(R)|clkT_BUFGP        |   0.000|
par_data<1> |    1.807(R)|    0.574(R)|clkT_BUFGP        |   0.000|
par_data<2> |    2.174(R)|    0.687(R)|clkT_BUFGP        |   0.000|
par_data<3> |    2.230(R)|    0.469(R)|clkT_BUFGP        |   0.000|
par_data<4> |    1.386(R)|    0.772(R)|clkT_BUFGP        |   0.000|
par_data<5> |    2.228(R)|    0.477(R)|clkT_BUFGP        |   0.000|
par_data<6> |    1.732(R)|    0.635(R)|clkT_BUFGP        |   0.000|
par_data<7> |    1.591(R)|    0.724(R)|clkT_BUFGP        |   0.000|
par_dst     |    4.403(R)|   -0.115(R)|clkT_BUFGP        |   0.000|
par_wr      |    3.661(R)|   -0.054(R)|clkT_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clkT to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |   13.326(R)|clkT_BUFGP        |   0.000|
leds<1>     |   12.684(R)|clkT_BUFGP        |   0.000|
leds<2>     |   13.144(R)|clkT_BUFGP        |   0.000|
leds<3>     |   13.920(R)|clkT_BUFGP        |   0.000|
leds<4>     |   15.597(R)|clkT_BUFGP        |   0.000|
leds<5>     |   14.098(R)|clkT_BUFGP        |   0.000|
leds<6>     |   13.933(R)|clkT_BUFGP        |   0.000|
leds<7>     |   13.924(R)|clkT_BUFGP        |   0.000|
mt_we       |    6.424(R)|clkT_BUFGP        |   0.000|
par_data<0> |   14.280(R)|clkT_BUFGP        |   0.000|
par_data<1> |   13.874(R)|clkT_BUFGP        |   0.000|
par_data<2> |   14.591(R)|clkT_BUFGP        |   0.000|
par_data<3> |   13.554(R)|clkT_BUFGP        |   0.000|
par_data<4> |   13.087(R)|clkT_BUFGP        |   0.000|
par_data<5> |   13.037(R)|clkT_BUFGP        |   0.000|
par_data<6> |   13.612(R)|clkT_BUFGP        |   0.000|
par_data<7> |   14.388(R)|clkT_BUFGP        |   0.000|
par_wait    |    8.629(R)|clkT_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clkT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkT           |    5.394|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
par_ast        |par_data<0>    |   10.984|
par_ast        |par_data<1>    |    9.223|
par_ast        |par_data<2>    |   10.041|
par_ast        |par_data<3>    |   10.924|
par_ast        |par_data<4>    |    8.204|
par_ast        |par_data<5>    |    7.845|
par_ast        |par_data<6>    |    8.193|
par_ast        |par_data<7>    |    8.422|
par_wr         |par_data<0>    |    8.417|
par_wr         |par_data<1>    |    9.355|
par_wr         |par_data<2>    |    8.740|
par_wr         |par_data<3>    |    9.381|
par_wr         |par_data<4>    |    9.058|
par_wr         |par_data<5>    |    9.681|
par_wr         |par_data<6>    |    9.381|
par_wr         |par_data<7>    |    9.357|
pbs<0>         |par_data<0>    |   10.663|
pbs<1>         |par_data<1>    |   10.002|
pbs<2>         |par_data<2>    |   11.204|
pbs<3>         |par_data<3>    |    9.407|
switches<0>    |leds<0>        |   14.085|
switches<0>    |leds<1>        |   13.842|
switches<0>    |leds<2>        |   12.894|
switches<0>    |leds<3>        |   15.273|
switches<0>    |leds<4>        |   15.469|
switches<0>    |leds<5>        |   15.079|
switches<0>    |leds<6>        |   14.261|
switches<0>    |leds<7>        |   15.947|
switches<0>    |par_data<0>    |   10.209|
switches<1>    |leds<0>        |   14.270|
switches<1>    |leds<1>        |   14.027|
switches<1>    |leds<2>        |   13.079|
switches<1>    |leds<3>        |   15.458|
switches<1>    |leds<4>        |   15.654|
switches<1>    |leds<5>        |   15.264|
switches<1>    |leds<6>        |   14.446|
switches<1>    |leds<7>        |   16.132|
switches<1>    |par_data<1>    |   10.432|
switches<2>    |leds<0>        |   14.447|
switches<2>    |leds<1>        |   14.204|
switches<2>    |leds<2>        |   13.256|
switches<2>    |leds<3>        |   15.635|
switches<2>    |leds<4>        |   15.831|
switches<2>    |leds<5>        |   15.441|
switches<2>    |leds<6>        |   14.623|
switches<2>    |leds<7>        |   16.309|
switches<2>    |par_data<2>    |   11.210|
switches<3>    |leds<0>        |   14.266|
switches<3>    |leds<1>        |   14.023|
switches<3>    |leds<2>        |   13.075|
switches<3>    |leds<3>        |   15.454|
switches<3>    |leds<4>        |   15.650|
switches<3>    |leds<5>        |   15.260|
switches<3>    |leds<6>        |   14.442|
switches<3>    |leds<7>        |   16.128|
switches<3>    |par_data<3>    |   10.800|
switches<4>    |leds<0>        |   13.450|
switches<4>    |leds<1>        |   12.973|
switches<4>    |leds<2>        |   12.190|
switches<4>    |leds<3>        |   14.296|
switches<4>    |leds<4>        |   14.695|
switches<4>    |leds<5>        |   14.688|
switches<4>    |leds<6>        |   13.562|
switches<4>    |leds<7>        |   14.995|
switches<4>    |par_data<4>    |   10.295|
switches<5>    |leds<0>        |   13.705|
switches<5>    |leds<1>        |   13.228|
switches<5>    |leds<2>        |   12.445|
switches<5>    |leds<3>        |   14.551|
switches<5>    |leds<4>        |   14.950|
switches<5>    |leds<5>        |   14.943|
switches<5>    |leds<6>        |   13.817|
switches<5>    |leds<7>        |   15.250|
switches<5>    |par_data<5>    |    8.796|
switches<6>    |leds<0>        |   13.920|
switches<6>    |leds<1>        |   13.443|
switches<6>    |leds<2>        |   12.660|
switches<6>    |leds<3>        |   14.766|
switches<6>    |leds<4>        |   15.165|
switches<6>    |leds<5>        |   15.158|
switches<6>    |leds<6>        |   14.032|
switches<6>    |leds<7>        |   15.465|
switches<6>    |par_data<6>    |   10.344|
switches<7>    |leds<0>        |   14.386|
switches<7>    |leds<1>        |   13.909|
switches<7>    |leds<2>        |   13.126|
switches<7>    |leds<3>        |   15.232|
switches<7>    |leds<4>        |   15.631|
switches<7>    |leds<5>        |   15.624|
switches<7>    |leds<6>        |   14.498|
switches<7>    |leds<7>        |   15.931|
switches<7>    |par_data<7>    |   11.845|
---------------+---------------+---------+


Analysis completed Wed Sep 19 18:53:09 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



