INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_019/project_1/project_1.srcs/sources_1/new/carry_skip_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_skip_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_019/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_019/project_1/project_1.srcs/sources_1/new/mux_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_019/project_1/project_1.srcs/sim_1/new/tb_carry_skip_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_carry_skip_adder
