INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:25:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 buffer7/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 1.732ns (22.326%)  route 6.026ns (77.674%))
  Logic Levels:           14  (CARRY4=4 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1791, unset)         0.508     0.508    buffer7/clk
    SLICE_X4Y120         FDRE                                         r  buffer7/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer7/outs_reg[1]/Q
                         net (fo=15, routed)          0.468     1.192    buffer7/Q[1]
    SLICE_X4Y119         LUT4 (Prop_lut4_I1_O)        0.053     1.245 r  buffer7/result0_carry_i_8/O
                         net (fo=2, routed)           0.233     1.478    buffer7/result0_carry_i_8_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I1_O)        0.131     1.609 r  buffer7/result0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.609    cmpi0/S[2]
    SLICE_X3Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.797 r  cmpi0/result0_carry/CO[3]
                         net (fo=32, routed)          0.432     2.229    buffer22/fifo/CO[0]
    SLICE_X5Y115         LUT6 (Prop_lut6_I0_O)        0.043     2.272 r  buffer22/fifo/outputValid_i_2__1/O
                         net (fo=6, routed)           0.550     2.822    control_merge1/tehb/control/dataReg_reg[0]_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I1_O)        0.052     2.874 f  control_merge1/tehb/control/fullReg_i_6__0/O
                         net (fo=10, routed)          0.399     3.273    control_merge1/tehb/control/fullReg_reg_3
    SLICE_X7Y115         LUT2 (Prop_lut2_I0_O)        0.132     3.405 f  control_merge1/tehb/control/a_loadEn_INST_0_i_5/O
                         net (fo=11, routed)          0.432     3.837    control_merge1/tehb/control/transmitValue_reg_1
    SLICE_X6Y116         LUT6 (Prop_lut6_I4_O)        0.043     3.880 f  control_merge1/tehb/control/a_loadEn_INST_0_i_1/O
                         net (fo=25, routed)          0.564     4.443    control_merge1/tehb/control/fullReg_reg_9
    SLICE_X4Y126         LUT2 (Prop_lut2_I0_O)        0.054     4.497 f  control_merge1/tehb/control/Memory[0][4]_i_2__0/O
                         net (fo=5, routed)           0.581     5.079    control_merge1/tehb/control/transmitValue_reg_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.138     5.217 r  control_merge1/tehb/control/stq_addr_valid_5_q_i_3/O
                         net (fo=35, routed)          1.319     6.535    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/buffer9_outs_valid
    SLICE_X13Y152        LUT3 (Prop_lut3_I2_O)        0.136     6.671 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_i_1/O
                         net (fo=1, routed)           0.270     6.941    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_i_1_n_0
    SLICE_X8Y152         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.275     7.216 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     7.216    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.266 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.368 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1/O[0]
                         net (fo=2, routed)           0.309     7.677    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1_n_7
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.119     7.796 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/stq_addr_2_q[4]_i_1__0/O
                         net (fo=5, routed)           0.470     8.266    lsq3/handshake_lsq_lsq3_core/stq_addr_wen_2
    SLICE_X3Y151         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=1791, unset)         0.483    15.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X3Y151         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X3Y151         FDRE (Setup_fdre_C_CE)      -0.194    14.953    lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.687    




