In the standard scenario, we will simulate the design twice: once using the RTL and once using the gate-level netlist.

