
STM32U575VGT6_W25Q128J_ExternalLoader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000434  20000004  20000004  00001004  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .ARM          00000008  20000438  20000438  00001438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .init_array   00000004  20000440  20000440  00001440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  20000444  20000444  00001444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000098  20000448  20000448  00001448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000334  200004e0  200004e0  000014e0  2**2
                  ALLOC
  6 .text         00017e5c  20000814  20000814  00001814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .Dev_info     000000c8  20018670  20018670  0001a670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .rodata       0000016c  20018738  20018738  00019738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 ._user_heap_stack 00000600  200188a4  200188a4  000198a4  2**0
                  ALLOC
 10 .ARM.attributes 00000036  00000000  00000000  0001a738  2**0
                  CONTENTS, READONLY
 11 .debug_info   00019728  00000000  00000000  0001a76e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00003bcc  00000000  00000000  00033e96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000014d8  00000000  00000000  00037a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000352ae  00000000  00000000  00038f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d5db  00000000  00000000  0006e1ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013c16a  00000000  00000000  0008b7c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c7933  2**0
                  CONTENTS, READONLY
 18 .debug_rnglists 00000fa8  00000000  00000000  001c7976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00005864  00000000  00000000  001c8920  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000007d  00000000  00000000  001ce184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

20000814 <__do_global_dtors_aux>:
20000814:	b510      	push	{r4, lr}
20000816:	4c05      	ldr	r4, [pc, #20]	@ (2000082c <__do_global_dtors_aux+0x18>)
20000818:	7823      	ldrb	r3, [r4, #0]
2000081a:	b933      	cbnz	r3, 2000082a <__do_global_dtors_aux+0x16>
2000081c:	4b04      	ldr	r3, [pc, #16]	@ (20000830 <__do_global_dtors_aux+0x1c>)
2000081e:	b113      	cbz	r3, 20000826 <__do_global_dtors_aux+0x12>
20000820:	4804      	ldr	r0, [pc, #16]	@ (20000834 <__do_global_dtors_aux+0x20>)
20000822:	f3af 8000 	nop.w
20000826:	2301      	movs	r3, #1
20000828:	7023      	strb	r3, [r4, #0]
2000082a:	bd10      	pop	{r4, pc}
2000082c:	200004e0 	.word	0x200004e0
20000830:	00000000 	.word	0x00000000
20000834:	2001862c 	.word	0x2001862c

20000838 <frame_dummy>:
20000838:	b508      	push	{r3, lr}
2000083a:	4b03      	ldr	r3, [pc, #12]	@ (20000848 <frame_dummy+0x10>)
2000083c:	b11b      	cbz	r3, 20000846 <frame_dummy+0xe>
2000083e:	4903      	ldr	r1, [pc, #12]	@ (2000084c <frame_dummy+0x14>)
20000840:	4803      	ldr	r0, [pc, #12]	@ (20000850 <frame_dummy+0x18>)
20000842:	f3af 8000 	nop.w
20000846:	bd08      	pop	{r3, pc}
20000848:	00000000 	.word	0x00000000
2000084c:	200004e4 	.word	0x200004e4
20000850:	2001862c 	.word	0x2001862c

20000854 <_stack_init>:
20000854:	f5a3 3a80 	sub.w	sl, r3, #65536	@ 0x10000
20000858:	4770      	bx	lr
2000085a:	bf00      	nop

2000085c <_mainCRTStartup>:
2000085c:	4b17      	ldr	r3, [pc, #92]	@ (200008bc <_mainCRTStartup+0x60>)
2000085e:	2b00      	cmp	r3, #0
20000860:	bf08      	it	eq
20000862:	4b13      	ldreq	r3, [pc, #76]	@ (200008b0 <_mainCRTStartup+0x54>)
20000864:	469d      	mov	sp, r3
20000866:	f7ff fff5 	bl	20000854 <_stack_init>
2000086a:	2100      	movs	r1, #0
2000086c:	468b      	mov	fp, r1
2000086e:	460f      	mov	r7, r1
20000870:	4813      	ldr	r0, [pc, #76]	@ (200008c0 <_mainCRTStartup+0x64>)
20000872:	4a14      	ldr	r2, [pc, #80]	@ (200008c4 <_mainCRTStartup+0x68>)
20000874:	1a12      	subs	r2, r2, r0
20000876:	f017 fc2e 	bl	200180d6 <memset>
2000087a:	4b0e      	ldr	r3, [pc, #56]	@ (200008b4 <_mainCRTStartup+0x58>)
2000087c:	2b00      	cmp	r3, #0
2000087e:	d000      	beq.n	20000882 <_mainCRTStartup+0x26>
20000880:	4798      	blx	r3
20000882:	4b0d      	ldr	r3, [pc, #52]	@ (200008b8 <_mainCRTStartup+0x5c>)
20000884:	2b00      	cmp	r3, #0
20000886:	d000      	beq.n	2000088a <_mainCRTStartup+0x2e>
20000888:	4798      	blx	r3
2000088a:	2000      	movs	r0, #0
2000088c:	2100      	movs	r1, #0
2000088e:	0004      	movs	r4, r0
20000890:	000d      	movs	r5, r1
20000892:	480d      	ldr	r0, [pc, #52]	@ (200008c8 <_mainCRTStartup+0x6c>)
20000894:	2800      	cmp	r0, #0
20000896:	d002      	beq.n	2000089e <_mainCRTStartup+0x42>
20000898:	480c      	ldr	r0, [pc, #48]	@ (200008cc <_mainCRTStartup+0x70>)
2000089a:	f3af 8000 	nop.w
2000089e:	f017 fccd 	bl	2001823c <__libc_init_array>
200008a2:	0020      	movs	r0, r4
200008a4:	0029      	movs	r1, r5
200008a6:	f000 fc82 	bl	200011ae <main>
200008aa:	f017 fa75 	bl	20017d98 <exit>
200008ae:	bf00      	nop
200008b0:	00080000 	.word	0x00080000
	...
200008c0:	200004e0 	.word	0x200004e0
200008c4:	20000814 	.word	0x20000814
	...
200008d0:	20000448 	.word	0x20000448
200008d4:	20000448 	.word	0x20000448
200008d8:	200004e0 	.word	0x200004e0
200008dc:	200004e0 	.word	0x200004e0
200008e0:	20000814 	.word	0x20000814

200008e4 <strlen>:
200008e4:	4603      	mov	r3, r0
200008e6:	f813 2b01 	ldrb.w	r2, [r3], #1
200008ea:	2a00      	cmp	r2, #0
200008ec:	d1fb      	bne.n	200008e6 <strlen+0x2>
200008ee:	1a18      	subs	r0, r3, r0
200008f0:	3801      	subs	r0, #1
200008f2:	4770      	bx	lr

200008f4 <__aeabi_uldivmod>:
200008f4:	b953      	cbnz	r3, 2000090c <__aeabi_uldivmod+0x18>
200008f6:	b94a      	cbnz	r2, 2000090c <__aeabi_uldivmod+0x18>
200008f8:	2900      	cmp	r1, #0
200008fa:	bf08      	it	eq
200008fc:	2800      	cmpeq	r0, #0
200008fe:	bf1c      	itt	ne
20000900:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
20000904:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
20000908:	f000 b9b0 	b.w	20000c6c <__aeabi_idiv0>
2000090c:	f1ad 0c08 	sub.w	ip, sp, #8
20000910:	e96d ce04 	strd	ip, lr, [sp, #-16]!
20000914:	f000 f806 	bl	20000924 <__udivmoddi4>
20000918:	f8dd e004 	ldr.w	lr, [sp, #4]
2000091c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
20000920:	b004      	add	sp, #16
20000922:	4770      	bx	lr

20000924 <__udivmoddi4>:
20000924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20000928:	9d09      	ldr	r5, [sp, #36]	@ 0x24
2000092a:	4688      	mov	r8, r1
2000092c:	4604      	mov	r4, r0
2000092e:	468e      	mov	lr, r1
20000930:	2b00      	cmp	r3, #0
20000932:	d14a      	bne.n	200009ca <__udivmoddi4+0xa6>
20000934:	428a      	cmp	r2, r1
20000936:	4617      	mov	r7, r2
20000938:	d95f      	bls.n	200009fa <__udivmoddi4+0xd6>
2000093a:	fab2 f682 	clz	r6, r2
2000093e:	b14e      	cbz	r6, 20000954 <__udivmoddi4+0x30>
20000940:	f1c6 0320 	rsb	r3, r6, #32
20000944:	fa01 fe06 	lsl.w	lr, r1, r6
20000948:	40b7      	lsls	r7, r6
2000094a:	40b4      	lsls	r4, r6
2000094c:	fa20 f303 	lsr.w	r3, r0, r3
20000950:	ea43 0e0e 	orr.w	lr, r3, lr
20000954:	ea4f 4817 	mov.w	r8, r7, lsr #16
20000958:	fa1f fc87 	uxth.w	ip, r7
2000095c:	0c23      	lsrs	r3, r4, #16
2000095e:	fbbe f1f8 	udiv	r1, lr, r8
20000962:	fb08 ee11 	mls	lr, r8, r1, lr
20000966:	fb01 f20c 	mul.w	r2, r1, ip
2000096a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
2000096e:	429a      	cmp	r2, r3
20000970:	d907      	bls.n	20000982 <__udivmoddi4+0x5e>
20000972:	18fb      	adds	r3, r7, r3
20000974:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
20000978:	d202      	bcs.n	20000980 <__udivmoddi4+0x5c>
2000097a:	429a      	cmp	r2, r3
2000097c:	f200 8154 	bhi.w	20000c28 <__udivmoddi4+0x304>
20000980:	4601      	mov	r1, r0
20000982:	1a9b      	subs	r3, r3, r2
20000984:	b2a2      	uxth	r2, r4
20000986:	fbb3 f0f8 	udiv	r0, r3, r8
2000098a:	fb08 3310 	mls	r3, r8, r0, r3
2000098e:	fb00 fc0c 	mul.w	ip, r0, ip
20000992:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
20000996:	4594      	cmp	ip, r2
20000998:	d90b      	bls.n	200009b2 <__udivmoddi4+0x8e>
2000099a:	18ba      	adds	r2, r7, r2
2000099c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
200009a0:	bf2c      	ite	cs
200009a2:	2401      	movcs	r4, #1
200009a4:	2400      	movcc	r4, #0
200009a6:	4594      	cmp	ip, r2
200009a8:	d902      	bls.n	200009b0 <__udivmoddi4+0x8c>
200009aa:	2c00      	cmp	r4, #0
200009ac:	f000 813f 	beq.w	20000c2e <__udivmoddi4+0x30a>
200009b0:	4618      	mov	r0, r3
200009b2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
200009b6:	eba2 020c 	sub.w	r2, r2, ip
200009ba:	2100      	movs	r1, #0
200009bc:	b11d      	cbz	r5, 200009c6 <__udivmoddi4+0xa2>
200009be:	40f2      	lsrs	r2, r6
200009c0:	2300      	movs	r3, #0
200009c2:	e9c5 2300 	strd	r2, r3, [r5]
200009c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200009ca:	428b      	cmp	r3, r1
200009cc:	d905      	bls.n	200009da <__udivmoddi4+0xb6>
200009ce:	b10d      	cbz	r5, 200009d4 <__udivmoddi4+0xb0>
200009d0:	e9c5 0100 	strd	r0, r1, [r5]
200009d4:	2100      	movs	r1, #0
200009d6:	4608      	mov	r0, r1
200009d8:	e7f5      	b.n	200009c6 <__udivmoddi4+0xa2>
200009da:	fab3 f183 	clz	r1, r3
200009de:	2900      	cmp	r1, #0
200009e0:	d14e      	bne.n	20000a80 <__udivmoddi4+0x15c>
200009e2:	4543      	cmp	r3, r8
200009e4:	f0c0 8112 	bcc.w	20000c0c <__udivmoddi4+0x2e8>
200009e8:	4282      	cmp	r2, r0
200009ea:	f240 810f 	bls.w	20000c0c <__udivmoddi4+0x2e8>
200009ee:	4608      	mov	r0, r1
200009f0:	2d00      	cmp	r5, #0
200009f2:	d0e8      	beq.n	200009c6 <__udivmoddi4+0xa2>
200009f4:	e9c5 4e00 	strd	r4, lr, [r5]
200009f8:	e7e5      	b.n	200009c6 <__udivmoddi4+0xa2>
200009fa:	2a00      	cmp	r2, #0
200009fc:	f000 80ac 	beq.w	20000b58 <__udivmoddi4+0x234>
20000a00:	fab2 f682 	clz	r6, r2
20000a04:	2e00      	cmp	r6, #0
20000a06:	f040 80bb 	bne.w	20000b80 <__udivmoddi4+0x25c>
20000a0a:	1a8b      	subs	r3, r1, r2
20000a0c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
20000a10:	b2bc      	uxth	r4, r7
20000a12:	2101      	movs	r1, #1
20000a14:	0c02      	lsrs	r2, r0, #16
20000a16:	b280      	uxth	r0, r0
20000a18:	fbb3 fcfe 	udiv	ip, r3, lr
20000a1c:	fb0e 331c 	mls	r3, lr, ip, r3
20000a20:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
20000a24:	fb04 f20c 	mul.w	r2, r4, ip
20000a28:	429a      	cmp	r2, r3
20000a2a:	d90e      	bls.n	20000a4a <__udivmoddi4+0x126>
20000a2c:	18fb      	adds	r3, r7, r3
20000a2e:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
20000a32:	bf2c      	ite	cs
20000a34:	f04f 0901 	movcs.w	r9, #1
20000a38:	f04f 0900 	movcc.w	r9, #0
20000a3c:	429a      	cmp	r2, r3
20000a3e:	d903      	bls.n	20000a48 <__udivmoddi4+0x124>
20000a40:	f1b9 0f00 	cmp.w	r9, #0
20000a44:	f000 80ec 	beq.w	20000c20 <__udivmoddi4+0x2fc>
20000a48:	46c4      	mov	ip, r8
20000a4a:	1a9b      	subs	r3, r3, r2
20000a4c:	fbb3 f8fe 	udiv	r8, r3, lr
20000a50:	fb0e 3318 	mls	r3, lr, r8, r3
20000a54:	fb04 f408 	mul.w	r4, r4, r8
20000a58:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
20000a5c:	4294      	cmp	r4, r2
20000a5e:	d90b      	bls.n	20000a78 <__udivmoddi4+0x154>
20000a60:	18ba      	adds	r2, r7, r2
20000a62:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
20000a66:	bf2c      	ite	cs
20000a68:	2001      	movcs	r0, #1
20000a6a:	2000      	movcc	r0, #0
20000a6c:	4294      	cmp	r4, r2
20000a6e:	d902      	bls.n	20000a76 <__udivmoddi4+0x152>
20000a70:	2800      	cmp	r0, #0
20000a72:	f000 80d1 	beq.w	20000c18 <__udivmoddi4+0x2f4>
20000a76:	4698      	mov	r8, r3
20000a78:	1b12      	subs	r2, r2, r4
20000a7a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
20000a7e:	e79d      	b.n	200009bc <__udivmoddi4+0x98>
20000a80:	f1c1 0620 	rsb	r6, r1, #32
20000a84:	408b      	lsls	r3, r1
20000a86:	fa08 f401 	lsl.w	r4, r8, r1
20000a8a:	fa00 f901 	lsl.w	r9, r0, r1
20000a8e:	fa22 f706 	lsr.w	r7, r2, r6
20000a92:	fa28 f806 	lsr.w	r8, r8, r6
20000a96:	408a      	lsls	r2, r1
20000a98:	431f      	orrs	r7, r3
20000a9a:	fa20 f306 	lsr.w	r3, r0, r6
20000a9e:	0c38      	lsrs	r0, r7, #16
20000aa0:	4323      	orrs	r3, r4
20000aa2:	fa1f fc87 	uxth.w	ip, r7
20000aa6:	0c1c      	lsrs	r4, r3, #16
20000aa8:	fbb8 fef0 	udiv	lr, r8, r0
20000aac:	fb00 881e 	mls	r8, r0, lr, r8
20000ab0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
20000ab4:	fb0e f80c 	mul.w	r8, lr, ip
20000ab8:	45a0      	cmp	r8, r4
20000aba:	d90e      	bls.n	20000ada <__udivmoddi4+0x1b6>
20000abc:	193c      	adds	r4, r7, r4
20000abe:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
20000ac2:	bf2c      	ite	cs
20000ac4:	f04f 0b01 	movcs.w	fp, #1
20000ac8:	f04f 0b00 	movcc.w	fp, #0
20000acc:	45a0      	cmp	r8, r4
20000ace:	d903      	bls.n	20000ad8 <__udivmoddi4+0x1b4>
20000ad0:	f1bb 0f00 	cmp.w	fp, #0
20000ad4:	f000 80b8 	beq.w	20000c48 <__udivmoddi4+0x324>
20000ad8:	46d6      	mov	lr, sl
20000ada:	eba4 0408 	sub.w	r4, r4, r8
20000ade:	fa1f f883 	uxth.w	r8, r3
20000ae2:	fbb4 f3f0 	udiv	r3, r4, r0
20000ae6:	fb00 4413 	mls	r4, r0, r3, r4
20000aea:	fb03 fc0c 	mul.w	ip, r3, ip
20000aee:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
20000af2:	45a4      	cmp	ip, r4
20000af4:	d90e      	bls.n	20000b14 <__udivmoddi4+0x1f0>
20000af6:	193c      	adds	r4, r7, r4
20000af8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
20000afc:	bf2c      	ite	cs
20000afe:	f04f 0801 	movcs.w	r8, #1
20000b02:	f04f 0800 	movcc.w	r8, #0
20000b06:	45a4      	cmp	ip, r4
20000b08:	d903      	bls.n	20000b12 <__udivmoddi4+0x1ee>
20000b0a:	f1b8 0f00 	cmp.w	r8, #0
20000b0e:	f000 809f 	beq.w	20000c50 <__udivmoddi4+0x32c>
20000b12:	4603      	mov	r3, r0
20000b14:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
20000b18:	eba4 040c 	sub.w	r4, r4, ip
20000b1c:	fba0 ec02 	umull	lr, ip, r0, r2
20000b20:	4564      	cmp	r4, ip
20000b22:	4673      	mov	r3, lr
20000b24:	46e0      	mov	r8, ip
20000b26:	d302      	bcc.n	20000b2e <__udivmoddi4+0x20a>
20000b28:	d107      	bne.n	20000b3a <__udivmoddi4+0x216>
20000b2a:	45f1      	cmp	r9, lr
20000b2c:	d205      	bcs.n	20000b3a <__udivmoddi4+0x216>
20000b2e:	ebbe 0302 	subs.w	r3, lr, r2
20000b32:	eb6c 0c07 	sbc.w	ip, ip, r7
20000b36:	3801      	subs	r0, #1
20000b38:	46e0      	mov	r8, ip
20000b3a:	b15d      	cbz	r5, 20000b54 <__udivmoddi4+0x230>
20000b3c:	ebb9 0203 	subs.w	r2, r9, r3
20000b40:	eb64 0408 	sbc.w	r4, r4, r8
20000b44:	fa04 f606 	lsl.w	r6, r4, r6
20000b48:	fa22 f301 	lsr.w	r3, r2, r1
20000b4c:	40cc      	lsrs	r4, r1
20000b4e:	431e      	orrs	r6, r3
20000b50:	e9c5 6400 	strd	r6, r4, [r5]
20000b54:	2100      	movs	r1, #0
20000b56:	e736      	b.n	200009c6 <__udivmoddi4+0xa2>
20000b58:	fbb1 fcf2 	udiv	ip, r1, r2
20000b5c:	0c01      	lsrs	r1, r0, #16
20000b5e:	4614      	mov	r4, r2
20000b60:	b280      	uxth	r0, r0
20000b62:	4696      	mov	lr, r2
20000b64:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
20000b68:	2620      	movs	r6, #32
20000b6a:	4690      	mov	r8, r2
20000b6c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
20000b70:	4610      	mov	r0, r2
20000b72:	fbb1 f1f2 	udiv	r1, r1, r2
20000b76:	eba3 0308 	sub.w	r3, r3, r8
20000b7a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
20000b7e:	e74b      	b.n	20000a18 <__udivmoddi4+0xf4>
20000b80:	40b7      	lsls	r7, r6
20000b82:	f1c6 0320 	rsb	r3, r6, #32
20000b86:	fa01 f206 	lsl.w	r2, r1, r6
20000b8a:	fa21 f803 	lsr.w	r8, r1, r3
20000b8e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
20000b92:	fa20 f303 	lsr.w	r3, r0, r3
20000b96:	b2bc      	uxth	r4, r7
20000b98:	40b0      	lsls	r0, r6
20000b9a:	4313      	orrs	r3, r2
20000b9c:	0c02      	lsrs	r2, r0, #16
20000b9e:	0c19      	lsrs	r1, r3, #16
20000ba0:	b280      	uxth	r0, r0
20000ba2:	fbb8 f9fe 	udiv	r9, r8, lr
20000ba6:	fb0e 8819 	mls	r8, lr, r9, r8
20000baa:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
20000bae:	fb09 f804 	mul.w	r8, r9, r4
20000bb2:	4588      	cmp	r8, r1
20000bb4:	d951      	bls.n	20000c5a <__udivmoddi4+0x336>
20000bb6:	1879      	adds	r1, r7, r1
20000bb8:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
20000bbc:	bf2c      	ite	cs
20000bbe:	f04f 0a01 	movcs.w	sl, #1
20000bc2:	f04f 0a00 	movcc.w	sl, #0
20000bc6:	4588      	cmp	r8, r1
20000bc8:	d902      	bls.n	20000bd0 <__udivmoddi4+0x2ac>
20000bca:	f1ba 0f00 	cmp.w	sl, #0
20000bce:	d031      	beq.n	20000c34 <__udivmoddi4+0x310>
20000bd0:	eba1 0108 	sub.w	r1, r1, r8
20000bd4:	fbb1 f9fe 	udiv	r9, r1, lr
20000bd8:	fb09 f804 	mul.w	r8, r9, r4
20000bdc:	fb0e 1119 	mls	r1, lr, r9, r1
20000be0:	b29b      	uxth	r3, r3
20000be2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20000be6:	4543      	cmp	r3, r8
20000be8:	d235      	bcs.n	20000c56 <__udivmoddi4+0x332>
20000bea:	18fb      	adds	r3, r7, r3
20000bec:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
20000bf0:	bf2c      	ite	cs
20000bf2:	f04f 0a01 	movcs.w	sl, #1
20000bf6:	f04f 0a00 	movcc.w	sl, #0
20000bfa:	4543      	cmp	r3, r8
20000bfc:	d2bb      	bcs.n	20000b76 <__udivmoddi4+0x252>
20000bfe:	f1ba 0f00 	cmp.w	sl, #0
20000c02:	d1b8      	bne.n	20000b76 <__udivmoddi4+0x252>
20000c04:	f1a9 0102 	sub.w	r1, r9, #2
20000c08:	443b      	add	r3, r7
20000c0a:	e7b4      	b.n	20000b76 <__udivmoddi4+0x252>
20000c0c:	1a84      	subs	r4, r0, r2
20000c0e:	eb68 0203 	sbc.w	r2, r8, r3
20000c12:	2001      	movs	r0, #1
20000c14:	4696      	mov	lr, r2
20000c16:	e6eb      	b.n	200009f0 <__udivmoddi4+0xcc>
20000c18:	443a      	add	r2, r7
20000c1a:	f1a8 0802 	sub.w	r8, r8, #2
20000c1e:	e72b      	b.n	20000a78 <__udivmoddi4+0x154>
20000c20:	f1ac 0c02 	sub.w	ip, ip, #2
20000c24:	443b      	add	r3, r7
20000c26:	e710      	b.n	20000a4a <__udivmoddi4+0x126>
20000c28:	3902      	subs	r1, #2
20000c2a:	443b      	add	r3, r7
20000c2c:	e6a9      	b.n	20000982 <__udivmoddi4+0x5e>
20000c2e:	443a      	add	r2, r7
20000c30:	3802      	subs	r0, #2
20000c32:	e6be      	b.n	200009b2 <__udivmoddi4+0x8e>
20000c34:	eba7 0808 	sub.w	r8, r7, r8
20000c38:	f1a9 0c02 	sub.w	ip, r9, #2
20000c3c:	4441      	add	r1, r8
20000c3e:	fbb1 f9fe 	udiv	r9, r1, lr
20000c42:	fb09 f804 	mul.w	r8, r9, r4
20000c46:	e7c9      	b.n	20000bdc <__udivmoddi4+0x2b8>
20000c48:	f1ae 0e02 	sub.w	lr, lr, #2
20000c4c:	443c      	add	r4, r7
20000c4e:	e744      	b.n	20000ada <__udivmoddi4+0x1b6>
20000c50:	3b02      	subs	r3, #2
20000c52:	443c      	add	r4, r7
20000c54:	e75e      	b.n	20000b14 <__udivmoddi4+0x1f0>
20000c56:	4649      	mov	r1, r9
20000c58:	e78d      	b.n	20000b76 <__udivmoddi4+0x252>
20000c5a:	eba1 0108 	sub.w	r1, r1, r8
20000c5e:	46cc      	mov	ip, r9
20000c60:	fbb1 f9fe 	udiv	r9, r1, lr
20000c64:	fb09 f804 	mul.w	r8, r9, r4
20000c68:	e7b8      	b.n	20000bdc <__udivmoddi4+0x2b8>
20000c6a:	bf00      	nop

20000c6c <__aeabi_idiv0>:
20000c6c:	4770      	bx	lr
20000c6e:	bf00      	nop

20000c70 <Init>:
 * @param  None
 * @retval  LOADER_OK = 1   : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int
Init(void) {
20000c70:	b580      	push	{r7, lr}
20000c72:	b086      	sub	sp, #24
20000c74:	af00      	add	r7, sp, #0

    *(uint32_t*)0xE000EDF0 = 0xA05F0000; //enable interrupts in debug
20000c76:	4b27      	ldr	r3, [pc, #156]	@ (20000d14 <Init+0xa4>)
20000c78:	4a27      	ldr	r2, [pc, #156]	@ (20000d18 <Init+0xa8>)
20000c7a:	601a      	str	r2, [r3, #0]


    SystemInit();
20000c7c:	f000 fe0c 	bl	20001898 <SystemInit>
     * change VTOR setting for other devices
     * SCB->VTOR = 0x20000000 | 0x200;
     *
     * */

    SCB->VTOR = 0x20000000 | 0x200;
20000c80:	4b26      	ldr	r3, [pc, #152]	@ (20000d1c <Init+0xac>)
20000c82:	4a27      	ldr	r2, [pc, #156]	@ (20000d20 <Init+0xb0>)
20000c84:	609a      	str	r2, [r3, #8]
20000c86:	2300      	movs	r3, #0
20000c88:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000c8a:	693b      	ldr	r3, [r7, #16]
20000c8c:	f383 8810 	msr	PRIMASK, r3
}
20000c90:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts

    HAL_Init();
20000c92:	f001 fd25 	bl	200026e0 <HAL_Init>

    SystemClock_Config();
20000c96:	f000 fa9a 	bl	200011ce <SystemClock_Config>

    MX_GPIO_Init();
20000c9a:	f000 fa45 	bl	20001128 <MX_GPIO_Init>

	 __HAL_RCC_OSPI1_FORCE_RESET();  //completely reset peripheral
20000c9e:	4b21      	ldr	r3, [pc, #132]	@ (20000d24 <Init+0xb4>)
20000ca0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000ca2:	4a20      	ldr	r2, [pc, #128]	@ (20000d24 <Init+0xb4>)
20000ca4:	f043 0310 	orr.w	r3, r3, #16
20000ca8:	6693      	str	r3, [r2, #104]	@ 0x68
	 __HAL_RCC_OSPI1_RELEASE_RESET();
20000caa:	4b1e      	ldr	r3, [pc, #120]	@ (20000d24 <Init+0xb4>)
20000cac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000cae:	4a1d      	ldr	r2, [pc, #116]	@ (20000d24 <Init+0xb4>)
20000cb0:	f023 0310 	bic.w	r3, r3, #16
20000cb4:	6693      	str	r3, [r2, #104]	@ 0x68
    // if (CSP_QSPI_EnableMemoryMappedMode() != HAL_OK) {
    //     __set_PRIMASK(1); //disable interrupts
    //     return LOADER_FAIL;
    // }

    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK)
20000cb6:	481c      	ldr	r0, [pc, #112]	@ (20000d28 <Init+0xb8>)
20000cb8:	f001 f845 	bl	20001d46 <W25Q128_OCTO_SPI_Init>
20000cbc:	4603      	mov	r3, r0
20000cbe:	2b00      	cmp	r3, #0
20000cc0:	d007      	beq.n	20000cd2 <Init+0x62>
20000cc2:	2301      	movs	r3, #1
20000cc4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000cc6:	68fb      	ldr	r3, [r7, #12]
20000cc8:	f383 8810 	msr	PRIMASK, r3
}
20000ccc:	bf00      	nop
    {
    	__set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
20000cce:	2300      	movs	r3, #0
20000cd0:	e01b      	b.n	20000d0a <Init+0x9a>
    }


    if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1) != HAL_OK)
20000cd2:	4815      	ldr	r0, [pc, #84]	@ (20000d28 <Init+0xb8>)
20000cd4:	f001 fb47 	bl	20002366 <W25Q128_OSPI_EnableMemoryMappedMode>
20000cd8:	4603      	mov	r3, r0
20000cda:	2b00      	cmp	r3, #0
20000cdc:	d007      	beq.n	20000cee <Init+0x7e>
20000cde:	2301      	movs	r3, #1
20000ce0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000ce2:	68bb      	ldr	r3, [r7, #8]
20000ce4:	f383 8810 	msr	PRIMASK, r3
}
20000ce8:	bf00      	nop
    {
    	__set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
20000cea:	2300      	movs	r3, #0
20000cec:	e00d      	b.n	20000d0a <Init+0x9a>
    }

    /*Trigger read access before HAL_QSPI_Abort() otherwise abort functionality gets stuck*/
    uint32_t a = *(uint32_t*) 0x90000000;
20000cee:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
20000cf2:	681b      	ldr	r3, [r3, #0]
20000cf4:	617b      	str	r3, [r7, #20]
    a++;
20000cf6:	697b      	ldr	r3, [r7, #20]
20000cf8:	3301      	adds	r3, #1
20000cfa:	617b      	str	r3, [r7, #20]
20000cfc:	2301      	movs	r3, #1
20000cfe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000d00:	687b      	ldr	r3, [r7, #4]
20000d02:	f383 8810 	msr	PRIMASK, r3
}
20000d06:	bf00      	nop

    __set_PRIMASK(1); //disable interrupts


    return LOADER_OK;
20000d08:	2301      	movs	r3, #1
}
20000d0a:	4618      	mov	r0, r3
20000d0c:	3718      	adds	r7, #24
20000d0e:	46bd      	mov	sp, r7
20000d10:	bd80      	pop	{r7, pc}
20000d12:	bf00      	nop
20000d14:	e000edf0 	.word	0xe000edf0
20000d18:	a05f0000 	.word	0xa05f0000
20000d1c:	e000ed00 	.word	0xe000ed00
20000d20:	20000200 	.word	0x20000200
20000d24:	46020c00 	.word	0x46020c00
20000d28:	200005c8 	.word	0x200005c8

20000d2c <Write>:
 * @param   buffer : pointer to data buffer
 * @retval  LOADER_OK = 1       : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int Write(uint32_t Address, uint32_t Size, uint8_t* buffer)
{
20000d2c:	b580      	push	{r7, lr}
20000d2e:	b084      	sub	sp, #16
20000d30:	af00      	add	r7, sp, #0
20000d32:	60f8      	str	r0, [r7, #12]
20000d34:	60b9      	str	r1, [r7, #8]
20000d36:	607a      	str	r2, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
20000d38:	b662      	cpsie	i
}
20000d3a:	bf00      	nop
    __enable_irq(); // enable interrupts if needed by HAL

    // Full peripheral reset to ensure clean state
    __HAL_RCC_OSPI1_FORCE_RESET();
20000d3c:	4b1a      	ldr	r3, [pc, #104]	@ (20000da8 <Write+0x7c>)
20000d3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000d40:	4a19      	ldr	r2, [pc, #100]	@ (20000da8 <Write+0x7c>)
20000d42:	f043 0310 	orr.w	r3, r3, #16
20000d46:	6693      	str	r3, [r2, #104]	@ 0x68
    __HAL_RCC_OSPI1_RELEASE_RESET();
20000d48:	4b17      	ldr	r3, [pc, #92]	@ (20000da8 <Write+0x7c>)
20000d4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000d4c:	4a16      	ldr	r2, [pc, #88]	@ (20000da8 <Write+0x7c>)
20000d4e:	f023 0310 	bic.w	r3, r3, #16
20000d52:	6693      	str	r3, [r2, #104]	@ 0x68

    // Re-init OSPI peripheral
    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK)
20000d54:	4815      	ldr	r0, [pc, #84]	@ (20000dac <Write+0x80>)
20000d56:	f000 fff6 	bl	20001d46 <W25Q128_OCTO_SPI_Init>
20000d5a:	4603      	mov	r3, r0
20000d5c:	2b00      	cmp	r3, #0
20000d5e:	d003      	beq.n	20000d68 <Write+0x3c>
  __ASM volatile ("cpsid i" : : : "memory");
20000d60:	b672      	cpsid	i
}
20000d62:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000d64:	2300      	movs	r3, #0
20000d66:	e01b      	b.n	20000da0 <Write+0x74>
    }

    // Perform the actual write (page program via indirect mode)
    if (W25Q128_OSPI_Write(&hospi1, buffer, (Address & 0x00FFFFFF), Size) != HAL_OK)
20000d68:	68fb      	ldr	r3, [r7, #12]
20000d6a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
20000d6e:	68bb      	ldr	r3, [r7, #8]
20000d70:	6879      	ldr	r1, [r7, #4]
20000d72:	480e      	ldr	r0, [pc, #56]	@ (20000dac <Write+0x80>)
20000d74:	f001 fa27 	bl	200021c6 <W25Q128_OSPI_Write>
20000d78:	4603      	mov	r3, r0
20000d7a:	2b00      	cmp	r3, #0
20000d7c:	d003      	beq.n	20000d86 <Write+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
20000d7e:	b672      	cpsid	i
}
20000d80:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000d82:	2300      	movs	r3, #0
20000d84:	e00c      	b.n	20000da0 <Write+0x74>
    }

    // Re-enable memory-mapped (XIP) mode so CubeProgrammer can read
    if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1) != HAL_OK)
20000d86:	4809      	ldr	r0, [pc, #36]	@ (20000dac <Write+0x80>)
20000d88:	f001 faed 	bl	20002366 <W25Q128_OSPI_EnableMemoryMappedMode>
20000d8c:	4603      	mov	r3, r0
20000d8e:	2b00      	cmp	r3, #0
20000d90:	d003      	beq.n	20000d9a <Write+0x6e>
  __ASM volatile ("cpsid i" : : : "memory");
20000d92:	b672      	cpsid	i
}
20000d94:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000d96:	2300      	movs	r3, #0
20000d98:	e002      	b.n	20000da0 <Write+0x74>
  __ASM volatile ("cpsid i" : : : "memory");
20000d9a:	b672      	cpsid	i
}
20000d9c:	bf00      	nop
    }

    __disable_irq();
    return LOADER_OK;
20000d9e:	2301      	movs	r3, #1
}
20000da0:	4618      	mov	r0, r3
20000da2:	3710      	adds	r7, #16
20000da4:	46bd      	mov	sp, r7
20000da6:	bd80      	pop	{r7, pc}
20000da8:	46020c00 	.word	0x46020c00
20000dac:	200005c8 	.word	0x200005c8

20000db0 <SectorErase>:
 * @param   EraseEndAddress   :  erase end address
 * @retval  LOADER_OK = 1       : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int SectorErase(uint32_t EraseStartAddress, uint32_t EraseEndAddress)
{
20000db0:	b580      	push	{r7, lr}
20000db2:	b082      	sub	sp, #8
20000db4:	af00      	add	r7, sp, #0
20000db6:	6078      	str	r0, [r7, #4]
20000db8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsie i" : : : "memory");
20000dba:	b662      	cpsie	i
}
20000dbc:	bf00      	nop
    __enable_irq(); // enable if HAL timing relies on SysTick

    // Completely reset peripheral to safely exit memory-mapped mode
    __HAL_RCC_OSPI1_FORCE_RESET();
20000dbe:	4b19      	ldr	r3, [pc, #100]	@ (20000e24 <SectorErase+0x74>)
20000dc0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000dc2:	4a18      	ldr	r2, [pc, #96]	@ (20000e24 <SectorErase+0x74>)
20000dc4:	f043 0310 	orr.w	r3, r3, #16
20000dc8:	6693      	str	r3, [r2, #104]	@ 0x68
    __HAL_RCC_OSPI1_RELEASE_RESET();
20000dca:	4b16      	ldr	r3, [pc, #88]	@ (20000e24 <SectorErase+0x74>)
20000dcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20000dce:	4a15      	ldr	r2, [pc, #84]	@ (20000e24 <SectorErase+0x74>)
20000dd0:	f023 0310 	bic.w	r3, r3, #16
20000dd4:	6693      	str	r3, [r2, #104]	@ 0x68

    // Init OSPI again after reset
    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK)
20000dd6:	4814      	ldr	r0, [pc, #80]	@ (20000e28 <SectorErase+0x78>)
20000dd8:	f000 ffb5 	bl	20001d46 <W25Q128_OCTO_SPI_Init>
20000ddc:	4603      	mov	r3, r0
20000dde:	2b00      	cmp	r3, #0
20000de0:	d003      	beq.n	20000dea <SectorErase+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
20000de2:	b672      	cpsid	i
}
20000de4:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000de6:	2300      	movs	r3, #0
20000de8:	e018      	b.n	20000e1c <SectorErase+0x6c>
    }

    // Perform erase (indirect mode)
    if (W25Q128_OSPI_EraseSector(&hospi1, EraseStartAddress, EraseEndAddress) != HAL_OK)
20000dea:	683a      	ldr	r2, [r7, #0]
20000dec:	6879      	ldr	r1, [r7, #4]
20000dee:	480e      	ldr	r0, [pc, #56]	@ (20000e28 <SectorErase+0x78>)
20000df0:	f001 f997 	bl	20002122 <W25Q128_OSPI_EraseSector>
20000df4:	4603      	mov	r3, r0
20000df6:	2b00      	cmp	r3, #0
20000df8:	d003      	beq.n	20000e02 <SectorErase+0x52>
  __ASM volatile ("cpsid i" : : : "memory");
20000dfa:	b672      	cpsid	i
}
20000dfc:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000dfe:	2300      	movs	r3, #0
20000e00:	e00c      	b.n	20000e1c <SectorErase+0x6c>
    }

    // Re-enable memory-mapped mode so XIP works again
    if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1) != HAL_OK)
20000e02:	4809      	ldr	r0, [pc, #36]	@ (20000e28 <SectorErase+0x78>)
20000e04:	f001 faaf 	bl	20002366 <W25Q128_OSPI_EnableMemoryMappedMode>
20000e08:	4603      	mov	r3, r0
20000e0a:	2b00      	cmp	r3, #0
20000e0c:	d003      	beq.n	20000e16 <SectorErase+0x66>
  __ASM volatile ("cpsid i" : : : "memory");
20000e0e:	b672      	cpsid	i
}
20000e10:	bf00      	nop
    {
        __disable_irq();
        return LOADER_FAIL;
20000e12:	2300      	movs	r3, #0
20000e14:	e002      	b.n	20000e1c <SectorErase+0x6c>
  __ASM volatile ("cpsid i" : : : "memory");
20000e16:	b672      	cpsid	i
}
20000e18:	bf00      	nop
    }

    __disable_irq();
    return LOADER_OK;
20000e1a:	2301      	movs	r3, #1
}
20000e1c:	4618      	mov	r0, r3
20000e1e:	3708      	adds	r7, #8
20000e20:	46bd      	mov	sp, r7
20000e22:	bd80      	pop	{r7, pc}
20000e24:	46020c00 	.word	0x46020c00
20000e28:	200005c8 	.word	0x200005c8

20000e2c <MassErase>:
 * outputs   :
 *     none
 * Note: Optional for all types of device
 */
int MassErase(void)
{
20000e2c:	b580      	push	{r7, lr}
20000e2e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
20000e30:	b662      	cpsie	i
}
20000e32:	bf00      	nop
	__enable_irq(); //enable interrupts

    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK)
20000e34:	480c      	ldr	r0, [pc, #48]	@ (20000e68 <MassErase+0x3c>)
20000e36:	f000 ff86 	bl	20001d46 <W25Q128_OCTO_SPI_Init>
20000e3a:	4603      	mov	r3, r0
20000e3c:	2b00      	cmp	r3, #0
20000e3e:	d003      	beq.n	20000e48 <MassErase+0x1c>
  __ASM volatile ("cpsid i" : : : "memory");
20000e40:	b672      	cpsid	i
}
20000e42:	bf00      	nop
    {
    	__disable_irq();  //disable interrupts
        return LOADER_FAIL;
20000e44:	2300      	movs	r3, #0
20000e46:	e00c      	b.n	20000e62 <MassErase+0x36>
    }

    if (W25Q128_OSPI_Erase_Chip(&hospi1) != HAL_OK)
20000e48:	4807      	ldr	r0, [pc, #28]	@ (20000e68 <MassErase+0x3c>)
20000e4a:	f001 f923 	bl	20002094 <W25Q128_OSPI_Erase_Chip>
20000e4e:	4603      	mov	r3, r0
20000e50:	2b00      	cmp	r3, #0
20000e52:	d003      	beq.n	20000e5c <MassErase+0x30>
  __ASM volatile ("cpsid i" : : : "memory");
20000e54:	b672      	cpsid	i
}
20000e56:	bf00      	nop
    {
    	__disable_irq(); //disable interrupts
        return LOADER_FAIL;
20000e58:	2300      	movs	r3, #0
20000e5a:	e002      	b.n	20000e62 <MassErase+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
20000e5c:	b672      	cpsid	i
}
20000e5e:	bf00      	nop
    }

    __disable_irq(); //disable interrupts
    return LOADER_OK;
20000e60:	2301      	movs	r3, #1
}
20000e62:	4618      	mov	r0, r3
20000e64:	bd80      	pop	{r7, pc}
20000e66:	bf00      	nop
20000e68:	200005c8 	.word	0x200005c8

20000e6c <CheckSum>:
 * outputs   :
 *     R0             : Checksum value
 * Note: Optional for all types of device
 */
uint32_t CheckSum(uint32_t StartAddress, uint32_t Size, uint32_t InitVal)
{
20000e6c:	b480      	push	{r7}
20000e6e:	b089      	sub	sp, #36	@ 0x24
20000e70:	af00      	add	r7, sp, #0
20000e72:	60f8      	str	r0, [r7, #12]
20000e74:	60b9      	str	r1, [r7, #8]
20000e76:	607a      	str	r2, [r7, #4]
    uint8_t missalignementAddress = StartAddress % 4;
20000e78:	68fb      	ldr	r3, [r7, #12]
20000e7a:	b2db      	uxtb	r3, r3
20000e7c:	f003 0303 	and.w	r3, r3, #3
20000e80:	77fb      	strb	r3, [r7, #31]
    uint8_t missalignementSize = Size;
20000e82:	68bb      	ldr	r3, [r7, #8]
20000e84:	77bb      	strb	r3, [r7, #30]
    int cnt;
    uint32_t Val;

    StartAddress -= StartAddress % 4;
20000e86:	68fb      	ldr	r3, [r7, #12]
20000e88:	f023 0303 	bic.w	r3, r3, #3
20000e8c:	60fb      	str	r3, [r7, #12]
    Size += (Size % 4 == 0) ? 0 : 4 - (Size % 4);
20000e8e:	68bb      	ldr	r3, [r7, #8]
20000e90:	f003 0303 	and.w	r3, r3, #3
20000e94:	2b00      	cmp	r3, #0
20000e96:	d005      	beq.n	20000ea4 <CheckSum+0x38>
20000e98:	68bb      	ldr	r3, [r7, #8]
20000e9a:	f003 0303 	and.w	r3, r3, #3
20000e9e:	f1c3 0304 	rsb	r3, r3, #4
20000ea2:	e000      	b.n	20000ea6 <CheckSum+0x3a>
20000ea4:	2300      	movs	r3, #0
20000ea6:	68ba      	ldr	r2, [r7, #8]
20000ea8:	4413      	add	r3, r2
20000eaa:	60bb      	str	r3, [r7, #8]

    for (cnt = 0; cnt < Size; cnt += 4)
20000eac:	2300      	movs	r3, #0
20000eae:	61bb      	str	r3, [r7, #24]
20000eb0:	e0b3      	b.n	2000101a <CheckSum+0x1ae>
    {
        Val = *(uint32_t*) StartAddress;
20000eb2:	68fb      	ldr	r3, [r7, #12]
20000eb4:	681b      	ldr	r3, [r3, #0]
20000eb6:	617b      	str	r3, [r7, #20]
        if (missalignementAddress)
20000eb8:	7ffb      	ldrb	r3, [r7, #31]
20000eba:	2b00      	cmp	r3, #0
20000ebc:	d040      	beq.n	20000f40 <CheckSum+0xd4>
        {
            switch (missalignementAddress)
20000ebe:	7ffb      	ldrb	r3, [r7, #31]
20000ec0:	2b03      	cmp	r3, #3
20000ec2:	d032      	beq.n	20000f2a <CheckSum+0xbe>
20000ec4:	2b03      	cmp	r3, #3
20000ec6:	f300 80a2 	bgt.w	2000100e <CheckSum+0x1a2>
20000eca:	2b01      	cmp	r3, #1
20000ecc:	d002      	beq.n	20000ed4 <CheckSum+0x68>
20000ece:	2b02      	cmp	r3, #2
20000ed0:	d019      	beq.n	20000f06 <CheckSum+0x9a>
20000ed2:	e09c      	b.n	2000100e <CheckSum+0x1a2>
            {
                case 1:
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
20000ed4:	697b      	ldr	r3, [r7, #20]
20000ed6:	0a1b      	lsrs	r3, r3, #8
20000ed8:	b2db      	uxtb	r3, r3
20000eda:	461a      	mov	r2, r3
20000edc:	687b      	ldr	r3, [r7, #4]
20000ede:	4413      	add	r3, r2
20000ee0:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
20000ee2:	697b      	ldr	r3, [r7, #20]
20000ee4:	0c1b      	lsrs	r3, r3, #16
20000ee6:	b2db      	uxtb	r3, r3
20000ee8:	461a      	mov	r2, r3
20000eea:	687b      	ldr	r3, [r7, #4]
20000eec:	4413      	add	r3, r2
20000eee:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
20000ef0:	697b      	ldr	r3, [r7, #20]
20000ef2:	0e1b      	lsrs	r3, r3, #24
20000ef4:	b2db      	uxtb	r3, r3
20000ef6:	461a      	mov	r2, r3
20000ef8:	687b      	ldr	r3, [r7, #4]
20000efa:	4413      	add	r3, r2
20000efc:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 1;
20000efe:	7ffb      	ldrb	r3, [r7, #31]
20000f00:	3b01      	subs	r3, #1
20000f02:	77fb      	strb	r3, [r7, #31]
                    break;
20000f04:	e083      	b.n	2000100e <CheckSum+0x1a2>
                case 2:
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
20000f06:	697b      	ldr	r3, [r7, #20]
20000f08:	0c1b      	lsrs	r3, r3, #16
20000f0a:	b2db      	uxtb	r3, r3
20000f0c:	461a      	mov	r2, r3
20000f0e:	687b      	ldr	r3, [r7, #4]
20000f10:	4413      	add	r3, r2
20000f12:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
20000f14:	697b      	ldr	r3, [r7, #20]
20000f16:	0e1b      	lsrs	r3, r3, #24
20000f18:	b2db      	uxtb	r3, r3
20000f1a:	461a      	mov	r2, r3
20000f1c:	687b      	ldr	r3, [r7, #4]
20000f1e:	4413      	add	r3, r2
20000f20:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 2;
20000f22:	7ffb      	ldrb	r3, [r7, #31]
20000f24:	3b02      	subs	r3, #2
20000f26:	77fb      	strb	r3, [r7, #31]
                    break;
20000f28:	e071      	b.n	2000100e <CheckSum+0x1a2>
                case 3:
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
20000f2a:	697b      	ldr	r3, [r7, #20]
20000f2c:	0e1b      	lsrs	r3, r3, #24
20000f2e:	b2db      	uxtb	r3, r3
20000f30:	461a      	mov	r2, r3
20000f32:	687b      	ldr	r3, [r7, #4]
20000f34:	4413      	add	r3, r2
20000f36:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 3;
20000f38:	7ffb      	ldrb	r3, [r7, #31]
20000f3a:	3b03      	subs	r3, #3
20000f3c:	77fb      	strb	r3, [r7, #31]
                    break;
20000f3e:	e066      	b.n	2000100e <CheckSum+0x1a2>
            }
        }
        else if ((Size - missalignementSize) % 4 && (Size - cnt) <= 4)
20000f40:	7fbb      	ldrb	r3, [r7, #30]
20000f42:	68ba      	ldr	r2, [r7, #8]
20000f44:	1ad3      	subs	r3, r2, r3
20000f46:	f003 0303 	and.w	r3, r3, #3
20000f4a:	2b00      	cmp	r3, #0
20000f4c:	d044      	beq.n	20000fd8 <CheckSum+0x16c>
20000f4e:	69bb      	ldr	r3, [r7, #24]
20000f50:	68ba      	ldr	r2, [r7, #8]
20000f52:	1ad3      	subs	r3, r2, r3
20000f54:	2b04      	cmp	r3, #4
20000f56:	d83f      	bhi.n	20000fd8 <CheckSum+0x16c>
        {
            switch (Size - missalignementSize)
20000f58:	7fbb      	ldrb	r3, [r7, #30]
20000f5a:	68ba      	ldr	r2, [r7, #8]
20000f5c:	1ad3      	subs	r3, r2, r3
20000f5e:	2b03      	cmp	r3, #3
20000f60:	d02f      	beq.n	20000fc2 <CheckSum+0x156>
20000f62:	2b03      	cmp	r3, #3
20000f64:	d853      	bhi.n	2000100e <CheckSum+0x1a2>
20000f66:	2b01      	cmp	r3, #1
20000f68:	d002      	beq.n	20000f70 <CheckSum+0x104>
20000f6a:	2b02      	cmp	r3, #2
20000f6c:	d018      	beq.n	20000fa0 <CheckSum+0x134>
20000f6e:	e04e      	b.n	2000100e <CheckSum+0x1a2>
            {
                case 1:
                    InitVal += (uint8_t) Val;
20000f70:	697b      	ldr	r3, [r7, #20]
20000f72:	b2db      	uxtb	r3, r3
20000f74:	461a      	mov	r2, r3
20000f76:	687b      	ldr	r3, [r7, #4]
20000f78:	4413      	add	r3, r2
20000f7a:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
20000f7c:	697b      	ldr	r3, [r7, #20]
20000f7e:	0a1b      	lsrs	r3, r3, #8
20000f80:	b2db      	uxtb	r3, r3
20000f82:	461a      	mov	r2, r3
20000f84:	687b      	ldr	r3, [r7, #4]
20000f86:	4413      	add	r3, r2
20000f88:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
20000f8a:	697b      	ldr	r3, [r7, #20]
20000f8c:	0c1b      	lsrs	r3, r3, #16
20000f8e:	b2db      	uxtb	r3, r3
20000f90:	461a      	mov	r2, r3
20000f92:	687b      	ldr	r3, [r7, #4]
20000f94:	4413      	add	r3, r2
20000f96:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 1;
20000f98:	7fbb      	ldrb	r3, [r7, #30]
20000f9a:	3b01      	subs	r3, #1
20000f9c:	77bb      	strb	r3, [r7, #30]
                    break;
20000f9e:	e01a      	b.n	20000fd6 <CheckSum+0x16a>
                case 2:
                    InitVal += (uint8_t) Val;
20000fa0:	697b      	ldr	r3, [r7, #20]
20000fa2:	b2db      	uxtb	r3, r3
20000fa4:	461a      	mov	r2, r3
20000fa6:	687b      	ldr	r3, [r7, #4]
20000fa8:	4413      	add	r3, r2
20000faa:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
20000fac:	697b      	ldr	r3, [r7, #20]
20000fae:	0a1b      	lsrs	r3, r3, #8
20000fb0:	b2db      	uxtb	r3, r3
20000fb2:	461a      	mov	r2, r3
20000fb4:	687b      	ldr	r3, [r7, #4]
20000fb6:	4413      	add	r3, r2
20000fb8:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 2;
20000fba:	7fbb      	ldrb	r3, [r7, #30]
20000fbc:	3b02      	subs	r3, #2
20000fbe:	77bb      	strb	r3, [r7, #30]
                    break;
20000fc0:	e009      	b.n	20000fd6 <CheckSum+0x16a>
                case 3:
                    InitVal += (uint8_t) Val;
20000fc2:	697b      	ldr	r3, [r7, #20]
20000fc4:	b2db      	uxtb	r3, r3
20000fc6:	461a      	mov	r2, r3
20000fc8:	687b      	ldr	r3, [r7, #4]
20000fca:	4413      	add	r3, r2
20000fcc:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 3;
20000fce:	7fbb      	ldrb	r3, [r7, #30]
20000fd0:	3b03      	subs	r3, #3
20000fd2:	77bb      	strb	r3, [r7, #30]
                    break;
20000fd4:	bf00      	nop
            switch (Size - missalignementSize)
20000fd6:	e01a      	b.n	2000100e <CheckSum+0x1a2>
            }
        }
        else
        {
            InitVal += (uint8_t) Val;
20000fd8:	697b      	ldr	r3, [r7, #20]
20000fda:	b2db      	uxtb	r3, r3
20000fdc:	461a      	mov	r2, r3
20000fde:	687b      	ldr	r3, [r7, #4]
20000fe0:	4413      	add	r3, r2
20000fe2:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 8 & 0xff);
20000fe4:	697b      	ldr	r3, [r7, #20]
20000fe6:	0a1b      	lsrs	r3, r3, #8
20000fe8:	b2db      	uxtb	r3, r3
20000fea:	461a      	mov	r2, r3
20000fec:	687b      	ldr	r3, [r7, #4]
20000fee:	4413      	add	r3, r2
20000ff0:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 16 & 0xff);
20000ff2:	697b      	ldr	r3, [r7, #20]
20000ff4:	0c1b      	lsrs	r3, r3, #16
20000ff6:	b2db      	uxtb	r3, r3
20000ff8:	461a      	mov	r2, r3
20000ffa:	687b      	ldr	r3, [r7, #4]
20000ffc:	4413      	add	r3, r2
20000ffe:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 24 & 0xff);
20001000:	697b      	ldr	r3, [r7, #20]
20001002:	0e1b      	lsrs	r3, r3, #24
20001004:	b2db      	uxtb	r3, r3
20001006:	461a      	mov	r2, r3
20001008:	687b      	ldr	r3, [r7, #4]
2000100a:	4413      	add	r3, r2
2000100c:	607b      	str	r3, [r7, #4]
        }
        StartAddress += 4;
2000100e:	68fb      	ldr	r3, [r7, #12]
20001010:	3304      	adds	r3, #4
20001012:	60fb      	str	r3, [r7, #12]
    for (cnt = 0; cnt < Size; cnt += 4)
20001014:	69bb      	ldr	r3, [r7, #24]
20001016:	3304      	adds	r3, #4
20001018:	61bb      	str	r3, [r7, #24]
2000101a:	69bb      	ldr	r3, [r7, #24]
2000101c:	68ba      	ldr	r2, [r7, #8]
2000101e:	429a      	cmp	r2, r3
20001020:	f63f af47 	bhi.w	20000eb2 <CheckSum+0x46>
    }

    return (InitVal);
20001024:	687b      	ldr	r3, [r7, #4]
}
20001026:	4618      	mov	r0, r3
20001028:	3724      	adds	r7, #36	@ 0x24
2000102a:	46bd      	mov	sp, r7
2000102c:	f85d 7b04 	ldr.w	r7, [sp], #4
20001030:	4770      	bx	lr
	...

20001034 <Verify>:
 *     R0             : Operation failed (address of failure)
 *     R1             : Checksum value
 * Note: Optional for all types of device
 */
uint64_t Verify(uint32_t MemoryAddr, uint32_t RAMBufferAddr, uint32_t Size, uint32_t missalignement)
{
20001034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
20001038:	b088      	sub	sp, #32
2000103a:	af00      	add	r7, sp, #0
2000103c:	60f8      	str	r0, [r7, #12]
2000103e:	60b9      	str	r1, [r7, #8]
20001040:	607a      	str	r2, [r7, #4]
20001042:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsie i" : : : "memory");
20001044:	b662      	cpsie	i
}
20001046:	bf00      	nop
	__enable_irq(); //enable interrupts
    uint32_t VerifiedData = 0, InitVal = 0;
20001048:	2300      	movs	r3, #0
2000104a:	61fb      	str	r3, [r7, #28]
2000104c:	2300      	movs	r3, #0
2000104e:	61bb      	str	r3, [r7, #24]
    uint64_t checksum;
    Size *= 4;
20001050:	687b      	ldr	r3, [r7, #4]
20001052:	009b      	lsls	r3, r3, #2
20001054:	607b      	str	r3, [r7, #4]

    if (W25Q128_OCTO_SPI_Init(&hospi1) != HAL_OK)
20001056:	4833      	ldr	r0, [pc, #204]	@ (20001124 <Verify+0xf0>)
20001058:	f000 fe75 	bl	20001d46 <W25Q128_OCTO_SPI_Init>
2000105c:	4603      	mov	r3, r0
2000105e:	2b00      	cmp	r3, #0
20001060:	d006      	beq.n	20001070 <Verify+0x3c>
  __ASM volatile ("cpsid i" : : : "memory");
20001062:	b672      	cpsid	i
}
20001064:	bf00      	nop
    {
    	__disable_irq();  //disable interrupts
        return LOADER_FAIL;
20001066:	f04f 0400 	mov.w	r4, #0
2000106a:	f04f 0500 	mov.w	r5, #0
2000106e:	e050      	b.n	20001112 <Verify+0xde>
    }

    if (W25Q128_OSPI_EnableMemoryMappedMode(&hospi1) != HAL_OK)
20001070:	482c      	ldr	r0, [pc, #176]	@ (20001124 <Verify+0xf0>)
20001072:	f001 f978 	bl	20002366 <W25Q128_OSPI_EnableMemoryMappedMode>
20001076:	4603      	mov	r3, r0
20001078:	2b00      	cmp	r3, #0
2000107a:	d006      	beq.n	2000108a <Verify+0x56>
  __ASM volatile ("cpsid i" : : : "memory");
2000107c:	b672      	cpsid	i
}
2000107e:	bf00      	nop
    {
    	__disable_irq(); //disable interrupts
        return LOADER_FAIL;
20001080:	f04f 0400 	mov.w	r4, #0
20001084:	f04f 0500 	mov.w	r5, #0
20001088:	e043      	b.n	20001112 <Verify+0xde>
    }

    checksum = CheckSum((uint32_t) MemoryAddr + (missalignement & 0xf), Size - ((missalignement >> 16) & 0xF), InitVal);
2000108a:	683b      	ldr	r3, [r7, #0]
2000108c:	f003 020f 	and.w	r2, r3, #15
20001090:	68fb      	ldr	r3, [r7, #12]
20001092:	18d0      	adds	r0, r2, r3
20001094:	683b      	ldr	r3, [r7, #0]
20001096:	0c1b      	lsrs	r3, r3, #16
20001098:	f003 030f 	and.w	r3, r3, #15
2000109c:	687a      	ldr	r2, [r7, #4]
2000109e:	1ad3      	subs	r3, r2, r3
200010a0:	69ba      	ldr	r2, [r7, #24]
200010a2:	4619      	mov	r1, r3
200010a4:	f7ff fee2 	bl	20000e6c <CheckSum>
200010a8:	4603      	mov	r3, r0
200010aa:	2200      	movs	r2, #0
200010ac:	469a      	mov	sl, r3
200010ae:	4693      	mov	fp, r2
200010b0:	e9c7 ab04 	strd	sl, fp, [r7, #16]
    while (Size > VerifiedData)
200010b4:	e01f      	b.n	200010f6 <Verify+0xc2>
    {
        if (*(uint8_t*) MemoryAddr++!= *((uint8_t*) RAMBufferAddr + VerifiedData))
200010b6:	68fb      	ldr	r3, [r7, #12]
200010b8:	1c5a      	adds	r2, r3, #1
200010ba:	60fa      	str	r2, [r7, #12]
200010bc:	781a      	ldrb	r2, [r3, #0]
200010be:	69f9      	ldr	r1, [r7, #28]
200010c0:	68bb      	ldr	r3, [r7, #8]
200010c2:	440b      	add	r3, r1
200010c4:	781b      	ldrb	r3, [r3, #0]
200010c6:	429a      	cmp	r2, r3
200010c8:	d012      	beq.n	200010f0 <Verify+0xbc>
        {
        	//__disable_irq(); //disable interrupts
            return ((checksum << 32) + (MemoryAddr + VerifiedData));
200010ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
200010ce:	f04f 0200 	mov.w	r2, #0
200010d2:	f04f 0300 	mov.w	r3, #0
200010d6:	0003      	movs	r3, r0
200010d8:	2200      	movs	r2, #0
200010da:	68f8      	ldr	r0, [r7, #12]
200010dc:	69f9      	ldr	r1, [r7, #28]
200010de:	4401      	add	r1, r0
200010e0:	2000      	movs	r0, #0
200010e2:	4688      	mov	r8, r1
200010e4:	4681      	mov	r9, r0
200010e6:	eb12 0408 	adds.w	r4, r2, r8
200010ea:	eb43 0509 	adc.w	r5, r3, r9
200010ee:	e010      	b.n	20001112 <Verify+0xde>
        }
        VerifiedData++;
200010f0:	69fb      	ldr	r3, [r7, #28]
200010f2:	3301      	adds	r3, #1
200010f4:	61fb      	str	r3, [r7, #28]
    while (Size > VerifiedData)
200010f6:	687a      	ldr	r2, [r7, #4]
200010f8:	69fb      	ldr	r3, [r7, #28]
200010fa:	429a      	cmp	r2, r3
200010fc:	d8db      	bhi.n	200010b6 <Verify+0x82>
  __ASM volatile ("cpsid i" : : : "memory");
200010fe:	b672      	cpsid	i
}
20001100:	bf00      	nop
    }

    __disable_irq(); //disable interrupts
    return (checksum << 32);
20001102:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
20001106:	f04f 0400 	mov.w	r4, #0
2000110a:	f04f 0500 	mov.w	r5, #0
2000110e:	0015      	movs	r5, r2
20001110:	2400      	movs	r4, #0
}
20001112:	4622      	mov	r2, r4
20001114:	462b      	mov	r3, r5
20001116:	4610      	mov	r0, r2
20001118:	4619      	mov	r1, r3
2000111a:	3720      	adds	r7, #32
2000111c:	46bd      	mov	sp, r7
2000111e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
20001122:	bf00      	nop
20001124:	200005c8 	.word	0x200005c8

20001128 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
20001128:	b480      	push	{r7}
2000112a:	b085      	sub	sp, #20
2000112c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
2000112e:	4b19      	ldr	r3, [pc, #100]	@ (20001194 <MX_GPIO_Init+0x6c>)
20001130:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001134:	4a17      	ldr	r2, [pc, #92]	@ (20001194 <MX_GPIO_Init+0x6c>)
20001136:	f043 0301 	orr.w	r3, r3, #1
2000113a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
2000113e:	4b15      	ldr	r3, [pc, #84]	@ (20001194 <MX_GPIO_Init+0x6c>)
20001140:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001144:	f003 0301 	and.w	r3, r3, #1
20001148:	60fb      	str	r3, [r7, #12]
2000114a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
2000114c:	4b11      	ldr	r3, [pc, #68]	@ (20001194 <MX_GPIO_Init+0x6c>)
2000114e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001152:	4a10      	ldr	r2, [pc, #64]	@ (20001194 <MX_GPIO_Init+0x6c>)
20001154:	f043 0302 	orr.w	r3, r3, #2
20001158:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
2000115c:	4b0d      	ldr	r3, [pc, #52]	@ (20001194 <MX_GPIO_Init+0x6c>)
2000115e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001162:	f003 0302 	and.w	r3, r3, #2
20001166:	60bb      	str	r3, [r7, #8]
20001168:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
2000116a:	4b0a      	ldr	r3, [pc, #40]	@ (20001194 <MX_GPIO_Init+0x6c>)
2000116c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001170:	4a08      	ldr	r2, [pc, #32]	@ (20001194 <MX_GPIO_Init+0x6c>)
20001172:	f043 0310 	orr.w	r3, r3, #16
20001176:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
2000117a:	4b06      	ldr	r3, [pc, #24]	@ (20001194 <MX_GPIO_Init+0x6c>)
2000117c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001180:	f003 0310 	and.w	r3, r3, #16
20001184:	607b      	str	r3, [r7, #4]
20001186:	687b      	ldr	r3, [r7, #4]

}
20001188:	bf00      	nop
2000118a:	3714      	adds	r7, #20
2000118c:	46bd      	mov	sp, r7
2000118e:	f85d 7b04 	ldr.w	r7, [sp], #4
20001192:	4770      	bx	lr
20001194:	46020c00 	.word	0x46020c00

20001198 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
20001198:	b580      	push	{r7, lr}
2000119a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
2000119c:	f008 fc6e 	bl	20009a7c <HAL_ICACHE_Enable>
200011a0:	4603      	mov	r3, r0
200011a2:	2b00      	cmp	r3, #0
200011a4:	d001      	beq.n	200011aa <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
200011a6:	f000 f86e 	bl	20001286 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
200011aa:	bf00      	nop
200011ac:	bd80      	pop	{r7, pc}

200011ae <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
200011ae:	b580      	push	{r7, lr}
200011b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
200011b2:	f001 fa95 	bl	200026e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
200011b6:	f000 f80a 	bl	200011ce <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
200011ba:	f7ff ffb5 	bl	20001128 <MX_GPIO_Init>
  MX_OCTOSPI1_Init();
200011be:	f000 f869 	bl	20001294 <MX_OCTOSPI1_Init>
  MX_ICACHE_Init();
200011c2:	f7ff ffe9 	bl	20001198 <MX_ICACHE_Init>
  MX_USART2_UART_Init();
200011c6:	f000 fc97 	bl	20001af8 <MX_USART2_UART_Init>
*/
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
200011ca:	bf00      	nop
200011cc:	e7fd      	b.n	200011ca <main+0x1c>

200011ce <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
200011ce:	b580      	push	{r7, lr}
200011d0:	b09e      	sub	sp, #120	@ 0x78
200011d2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
200011d4:	f107 0318 	add.w	r3, r7, #24
200011d8:	2260      	movs	r2, #96	@ 0x60
200011da:	2100      	movs	r1, #0
200011dc:	4618      	mov	r0, r3
200011de:	f016 ff7a 	bl	200180d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
200011e2:	463b      	mov	r3, r7
200011e4:	2200      	movs	r2, #0
200011e6:	601a      	str	r2, [r3, #0]
200011e8:	605a      	str	r2, [r3, #4]
200011ea:	609a      	str	r2, [r3, #8]
200011ec:	60da      	str	r2, [r3, #12]
200011ee:	611a      	str	r2, [r3, #16]
200011f0:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
200011f2:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
200011f6:	f00b fc35 	bl	2000ca64 <HAL_PWREx_ControlVoltageScaling>
200011fa:	4603      	mov	r3, r0
200011fc:	2b00      	cmp	r3, #0
200011fe:	d001      	beq.n	20001204 <SystemClock_Config+0x36>
  {
    Error_Handler();
20001200:	f000 f841 	bl	20001286 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
20001204:	2310      	movs	r3, #16
20001206:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
20001208:	2301      	movs	r3, #1
2000120a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
2000120c:	2310      	movs	r3, #16
2000120e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
20001210:	2300      	movs	r3, #0
20001212:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
20001214:	2302      	movs	r3, #2
20001216:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
20001218:	2301      	movs	r3, #1
2000121a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
2000121c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20001220:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
20001222:	2303      	movs	r3, #3
20001224:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 15;
20001226:	230f      	movs	r3, #15
20001228:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
2000122a:	2302      	movs	r3, #2
2000122c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
2000122e:	2302      	movs	r3, #2
20001230:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
20001232:	2302      	movs	r3, #2
20001234:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
20001236:	230c      	movs	r3, #12
20001238:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
2000123a:	2300      	movs	r3, #0
2000123c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
2000123e:	f107 0318 	add.w	r3, r7, #24
20001242:	4618      	mov	r0, r3
20001244:	f00c ff76 	bl	2000e134 <HAL_RCC_OscConfig>
20001248:	4603      	mov	r3, r0
2000124a:	2b00      	cmp	r3, #0
2000124c:	d001      	beq.n	20001252 <SystemClock_Config+0x84>
  {
    Error_Handler();
2000124e:	f000 f81a 	bl	20001286 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
20001252:	231f      	movs	r3, #31
20001254:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
20001256:	2303      	movs	r3, #3
20001258:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
2000125a:	2300      	movs	r3, #0
2000125c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
2000125e:	2300      	movs	r3, #0
20001260:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
20001262:	2300      	movs	r3, #0
20001264:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
20001266:	2300      	movs	r3, #0
20001268:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
2000126a:	463b      	mov	r3, r7
2000126c:	2103      	movs	r1, #3
2000126e:	4618      	mov	r0, r3
20001270:	f00d fe3c 	bl	2000eeec <HAL_RCC_ClockConfig>
20001274:	4603      	mov	r3, r0
20001276:	2b00      	cmp	r3, #0
20001278:	d001      	beq.n	2000127e <SystemClock_Config+0xb0>
  {
    Error_Handler();
2000127a:	f000 f804 	bl	20001286 <Error_Handler>
  }
}
2000127e:	bf00      	nop
20001280:	3778      	adds	r7, #120	@ 0x78
20001282:	46bd      	mov	sp, r7
20001284:	bd80      	pop	{r7, pc}

20001286 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
20001286:	b480      	push	{r7}
20001288:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
2000128a:	b672      	cpsid	i
}
2000128c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
2000128e:	bf00      	nop
20001290:	e7fd      	b.n	2000128e <Error_Handler+0x8>
	...

20001294 <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
20001294:	b580      	push	{r7, lr}
20001296:	b086      	sub	sp, #24
20001298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
2000129a:	463b      	mov	r3, r7
2000129c:	2200      	movs	r2, #0
2000129e:	601a      	str	r2, [r3, #0]
200012a0:	605a      	str	r2, [r3, #4]
200012a2:	609a      	str	r2, [r3, #8]
200012a4:	60da      	str	r2, [r3, #12]
200012a6:	611a      	str	r2, [r3, #16]
200012a8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
200012aa:	4b27      	ldr	r3, [pc, #156]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012ac:	4a27      	ldr	r2, [pc, #156]	@ (2000134c <MX_OCTOSPI1_Init+0xb8>)
200012ae:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
200012b0:	4b25      	ldr	r3, [pc, #148]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012b2:	2201      	movs	r2, #1
200012b4:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
200012b6:	4b24      	ldr	r3, [pc, #144]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012b8:	2200      	movs	r2, #0
200012ba:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
200012bc:	4b22      	ldr	r3, [pc, #136]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012be:	2200      	movs	r2, #0
200012c0:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 24;
200012c2:	4b21      	ldr	r3, [pc, #132]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012c4:	2218      	movs	r2, #24
200012c6:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
200012c8:	4b1f      	ldr	r3, [pc, #124]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012ca:	2201      	movs	r2, #1
200012cc:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
200012ce:	4b1e      	ldr	r3, [pc, #120]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012d0:	2200      	movs	r2, #0
200012d2:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
200012d4:	4b1c      	ldr	r3, [pc, #112]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012d6:	2200      	movs	r2, #0
200012d8:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
200012da:	4b1b      	ldr	r3, [pc, #108]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012dc:	2200      	movs	r2, #0
200012de:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
200012e0:	4b19      	ldr	r3, [pc, #100]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012e2:	2202      	movs	r2, #2
200012e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
200012e6:	4b18      	ldr	r3, [pc, #96]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012e8:	2200      	movs	r2, #0
200012ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
200012ec:	4b16      	ldr	r3, [pc, #88]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012ee:	2200      	movs	r2, #0
200012f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
200012f2:	4b15      	ldr	r3, [pc, #84]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012f4:	2200      	movs	r2, #0
200012f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
200012f8:	4b13      	ldr	r3, [pc, #76]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
200012fa:	2208      	movs	r2, #8
200012fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
200012fe:	4b12      	ldr	r3, [pc, #72]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
20001300:	2200      	movs	r2, #0
20001302:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
20001304:	4b10      	ldr	r3, [pc, #64]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
20001306:	2200      	movs	r2, #0
20001308:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
2000130a:	480f      	ldr	r0, [pc, #60]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
2000130c:	f008 fdaa 	bl	20009e64 <HAL_OSPI_Init>
20001310:	4603      	mov	r3, r0
20001312:	2b00      	cmp	r3, #0
20001314:	d001      	beq.n	2000131a <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
20001316:	f7ff ffb6 	bl	20001286 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
2000131a:	2301      	movs	r3, #1
2000131c:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
2000131e:	2301      	movs	r3, #1
20001320:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
20001322:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
20001326:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001328:	463b      	mov	r3, r7
2000132a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000132e:	4619      	mov	r1, r3
20001330:	4805      	ldr	r0, [pc, #20]	@ (20001348 <MX_OCTOSPI1_Init+0xb4>)
20001332:	f00a f89d 	bl	2000b470 <HAL_OSPIM_Config>
20001336:	4603      	mov	r3, r0
20001338:	2b00      	cmp	r3, #0
2000133a:	d001      	beq.n	20001340 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
2000133c:	f7ff ffa3 	bl	20001286 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
20001340:	bf00      	nop
20001342:	3718      	adds	r7, #24
20001344:	46bd      	mov	sp, r7
20001346:	bd80      	pop	{r7, pc}
20001348:	200005c8 	.word	0x200005c8
2000134c:	420d1400 	.word	0x420d1400

20001350 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
20001350:	b580      	push	{r7, lr}
20001352:	b0be      	sub	sp, #248	@ 0xf8
20001354:	af00      	add	r7, sp, #0
20001356:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
20001358:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
2000135c:	2200      	movs	r2, #0
2000135e:	601a      	str	r2, [r3, #0]
20001360:	605a      	str	r2, [r3, #4]
20001362:	609a      	str	r2, [r3, #8]
20001364:	60da      	str	r2, [r3, #12]
20001366:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
20001368:	f107 0320 	add.w	r3, r7, #32
2000136c:	22c0      	movs	r2, #192	@ 0xc0
2000136e:	2100      	movs	r1, #0
20001370:	4618      	mov	r0, r3
20001372:	f016 feb0 	bl	200180d6 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
20001376:	687b      	ldr	r3, [r7, #4]
20001378:	681b      	ldr	r3, [r3, #0]
2000137a:	4a5d      	ldr	r2, [pc, #372]	@ (200014f0 <HAL_OSPI_MspInit+0x1a0>)
2000137c:	4293      	cmp	r3, r2
2000137e:	f040 80b3 	bne.w	200014e8 <HAL_OSPI_MspInit+0x198>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
20001382:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
20001386:	f04f 0300 	mov.w	r3, #0
2000138a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
2000138e:	2300      	movs	r3, #0
20001390:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
20001394:	f107 0320 	add.w	r3, r7, #32
20001398:	4618      	mov	r0, r3
2000139a:	f00e fb31 	bl	2000fa00 <HAL_RCCEx_PeriphCLKConfig>
2000139e:	4603      	mov	r3, r0
200013a0:	2b00      	cmp	r3, #0
200013a2:	d001      	beq.n	200013a8 <HAL_OSPI_MspInit+0x58>
    {
      Error_Handler();
200013a4:	f7ff ff6f 	bl	20001286 <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
200013a8:	4b52      	ldr	r3, [pc, #328]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
200013aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200013ae:	4a51      	ldr	r2, [pc, #324]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
200013b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
200013b4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
200013b8:	4b4e      	ldr	r3, [pc, #312]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
200013ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200013be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
200013c2:	61fb      	str	r3, [r7, #28]
200013c4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_OSPI1_CLK_ENABLE();
200013c6:	4b4b      	ldr	r3, [pc, #300]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
200013c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200013cc:	4a49      	ldr	r2, [pc, #292]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
200013ce:	f043 0310 	orr.w	r3, r3, #16
200013d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
200013d6:	4b47      	ldr	r3, [pc, #284]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
200013d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200013dc:	f003 0310 	and.w	r3, r3, #16
200013e0:	61bb      	str	r3, [r7, #24]
200013e2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
200013e4:	4b43      	ldr	r3, [pc, #268]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
200013e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200013ea:	4a42      	ldr	r2, [pc, #264]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
200013ec:	f043 0301 	orr.w	r3, r3, #1
200013f0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
200013f4:	4b3f      	ldr	r3, [pc, #252]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
200013f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200013fa:	f003 0301 	and.w	r3, r3, #1
200013fe:	617b      	str	r3, [r7, #20]
20001400:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
20001402:	4b3c      	ldr	r3, [pc, #240]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
20001404:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001408:	4a3a      	ldr	r2, [pc, #232]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
2000140a:	f043 0302 	orr.w	r3, r3, #2
2000140e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001412:	4b38      	ldr	r3, [pc, #224]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
20001414:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001418:	f003 0302 	and.w	r3, r3, #2
2000141c:	613b      	str	r3, [r7, #16]
2000141e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
20001420:	4b34      	ldr	r3, [pc, #208]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
20001422:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001426:	4a33      	ldr	r2, [pc, #204]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
20001428:	f043 0310 	orr.w	r3, r3, #16
2000142c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001430:	4b30      	ldr	r3, [pc, #192]	@ (200014f4 <HAL_OSPI_MspInit+0x1a4>)
20001432:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001436:	f003 0310 	and.w	r3, r3, #16
2000143a:	60fb      	str	r3, [r7, #12]
2000143c:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> OCTOSPIM_P1_IO2
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PE10     ------> OCTOSPIM_P1_CLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
2000143e:	2310      	movs	r3, #16
20001440:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20001444:	2302      	movs	r3, #2
20001446:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
2000144a:	2301      	movs	r3, #1
2000144c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
20001450:	2303      	movs	r3, #3
20001452:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
20001456:	2303      	movs	r3, #3
20001458:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
2000145c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
20001460:	4619      	mov	r1, r3
20001462:	4825      	ldr	r0, [pc, #148]	@ (200014f8 <HAL_OSPI_MspInit+0x1a8>)
20001464:	f007 fe34 	bl	200090d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
20001468:	23c0      	movs	r3, #192	@ 0xc0
2000146a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
2000146e:	2302      	movs	r3, #2
20001470:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
20001474:	2300      	movs	r3, #0
20001476:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
2000147a:	2303      	movs	r3, #3
2000147c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
20001480:	230a      	movs	r3, #10
20001482:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
20001486:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
2000148a:	4619      	mov	r1, r3
2000148c:	481a      	ldr	r0, [pc, #104]	@ (200014f8 <HAL_OSPI_MspInit+0x1a8>)
2000148e:	f007 fe1f 	bl	200090d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
20001492:	2303      	movs	r3, #3
20001494:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20001498:	2302      	movs	r3, #2
2000149a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
2000149e:	2300      	movs	r3, #0
200014a0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
200014a4:	2303      	movs	r3, #3
200014a6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
200014aa:	230a      	movs	r3, #10
200014ac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
200014b0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
200014b4:	4619      	mov	r1, r3
200014b6:	4811      	ldr	r0, [pc, #68]	@ (200014fc <HAL_OSPI_MspInit+0x1ac>)
200014b8:	f007 fe0a 	bl	200090d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
200014bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
200014c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
200014c4:	2302      	movs	r3, #2
200014c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
200014ca:	2300      	movs	r3, #0
200014cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
200014d0:	2303      	movs	r3, #3
200014d2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
200014d6:	230a      	movs	r3, #10
200014d8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
200014dc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
200014e0:	4619      	mov	r1, r3
200014e2:	4807      	ldr	r0, [pc, #28]	@ (20001500 <HAL_OSPI_MspInit+0x1b0>)
200014e4:	f007 fdf4 	bl	200090d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
200014e8:	bf00      	nop
200014ea:	37f8      	adds	r7, #248	@ 0xf8
200014ec:	46bd      	mov	sp, r7
200014ee:	bd80      	pop	{r7, pc}
200014f0:	420d1400 	.word	0x420d1400
200014f4:	46020c00 	.word	0x46020c00
200014f8:	42020000 	.word	0x42020000
200014fc:	42020400 	.word	0x42020400
20001500:	42021000 	.word	0x42021000

20001504 <HAL_OSPI_MspDeInit>:

void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* ospiHandle)
{
20001504:	b580      	push	{r7, lr}
20001506:	b082      	sub	sp, #8
20001508:	af00      	add	r7, sp, #0
2000150a:	6078      	str	r0, [r7, #4]

  if(ospiHandle->Instance==OCTOSPI1)
2000150c:	687b      	ldr	r3, [r7, #4]
2000150e:	681b      	ldr	r3, [r3, #0]
20001510:	4a11      	ldr	r2, [pc, #68]	@ (20001558 <HAL_OSPI_MspDeInit+0x54>)
20001512:	4293      	cmp	r3, r2
20001514:	d11c      	bne.n	20001550 <HAL_OSPI_MspDeInit+0x4c>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
20001516:	4b11      	ldr	r3, [pc, #68]	@ (2000155c <HAL_OSPI_MspDeInit+0x58>)
20001518:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000151c:	4a0f      	ldr	r2, [pc, #60]	@ (2000155c <HAL_OSPI_MspDeInit+0x58>)
2000151e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
20001522:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_OSPI1_CLK_DISABLE();
20001526:	4b0d      	ldr	r3, [pc, #52]	@ (2000155c <HAL_OSPI_MspDeInit+0x58>)
20001528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
2000152c:	4a0b      	ldr	r2, [pc, #44]	@ (2000155c <HAL_OSPI_MspDeInit+0x58>)
2000152e:	f023 0310 	bic.w	r3, r3, #16
20001532:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    PA7     ------> OCTOSPIM_P1_IO2
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PE10     ------> OCTOSPIM_P1_CLK
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7);
20001536:	21d0      	movs	r1, #208	@ 0xd0
20001538:	4809      	ldr	r0, [pc, #36]	@ (20001560 <HAL_OSPI_MspDeInit+0x5c>)
2000153a:	f007 ffa9 	bl	20009490 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
2000153e:	2103      	movs	r1, #3
20001540:	4808      	ldr	r0, [pc, #32]	@ (20001564 <HAL_OSPI_MspDeInit+0x60>)
20001542:	f007 ffa5 	bl	20009490 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10);
20001546:	f44f 6180 	mov.w	r1, #1024	@ 0x400
2000154a:	4807      	ldr	r0, [pc, #28]	@ (20001568 <HAL_OSPI_MspDeInit+0x64>)
2000154c:	f007 ffa0 	bl	20009490 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }
}
20001550:	bf00      	nop
20001552:	3708      	adds	r7, #8
20001554:	46bd      	mov	sp, r7
20001556:	bd80      	pop	{r7, pc}
20001558:	420d1400 	.word	0x420d1400
2000155c:	46020c00 	.word	0x46020c00
20001560:	42020000 	.word	0x42020000
20001564:	42020400 	.word	0x42020400
20001568:	42021000 	.word	0x42021000

2000156c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
2000156c:	b580      	push	{r7, lr}
2000156e:	b082      	sub	sp, #8
20001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
20001572:	4b0d      	ldr	r3, [pc, #52]	@ (200015a8 <HAL_MspInit+0x3c>)
20001574:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20001578:	4a0b      	ldr	r2, [pc, #44]	@ (200015a8 <HAL_MspInit+0x3c>)
2000157a:	f043 0304 	orr.w	r3, r3, #4
2000157e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
20001582:	4b09      	ldr	r3, [pc, #36]	@ (200015a8 <HAL_MspInit+0x3c>)
20001584:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20001588:	f003 0304 	and.w	r3, r3, #4
2000158c:	607b      	str	r3, [r7, #4]
2000158e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* ICACHE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ICACHE_IRQn, 0, 0);
20001590:	2200      	movs	r2, #0
20001592:	2100      	movs	r1, #0
20001594:	206b      	movs	r0, #107	@ 0x6b
20001596:	f001 fdae 	bl	200030f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ICACHE_IRQn);
2000159a:	206b      	movs	r0, #107	@ 0x6b
2000159c:	f001 fdc5 	bl	2000312a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
200015a0:	bf00      	nop
200015a2:	3708      	adds	r7, #8
200015a4:	46bd      	mov	sp, r7
200015a6:	bd80      	pop	{r7, pc}
200015a8:	46020c00 	.word	0x46020c00

200015ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
200015ac:	b480      	push	{r7}
200015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
200015b0:	bf00      	nop
200015b2:	e7fd      	b.n	200015b0 <NMI_Handler+0x4>

200015b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
200015b4:	b480      	push	{r7}
200015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
200015b8:	bf00      	nop
200015ba:	e7fd      	b.n	200015b8 <HardFault_Handler+0x4>

200015bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
200015bc:	b480      	push	{r7}
200015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
200015c0:	bf00      	nop
200015c2:	e7fd      	b.n	200015c0 <MemManage_Handler+0x4>

200015c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
200015c4:	b480      	push	{r7}
200015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
200015c8:	bf00      	nop
200015ca:	e7fd      	b.n	200015c8 <BusFault_Handler+0x4>

200015cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
200015cc:	b480      	push	{r7}
200015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
200015d0:	bf00      	nop
200015d2:	e7fd      	b.n	200015d0 <UsageFault_Handler+0x4>

200015d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
200015d4:	b480      	push	{r7}
200015d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
200015d8:	bf00      	nop
200015da:	46bd      	mov	sp, r7
200015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
200015e0:	4770      	bx	lr

200015e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
200015e2:	b480      	push	{r7}
200015e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
200015e6:	bf00      	nop
200015e8:	46bd      	mov	sp, r7
200015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
200015ee:	4770      	bx	lr

200015f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
200015f0:	b480      	push	{r7}
200015f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
200015f4:	bf00      	nop
200015f6:	46bd      	mov	sp, r7
200015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
200015fc:	4770      	bx	lr

200015fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
200015fe:	b580      	push	{r7, lr}
20001600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
20001602:	f001 f961 	bl	200028c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
20001606:	bf00      	nop
20001608:	bd80      	pop	{r7, pc}

2000160a <ICACHE_IRQHandler>:

/**
  * @brief This function handles Instruction cache global interrupt.
  */
void ICACHE_IRQHandler(void)
{
2000160a:	b580      	push	{r7, lr}
2000160c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ICACHE_IRQn 0 */

  /* USER CODE END ICACHE_IRQn 0 */
  HAL_ICACHE_IRQHandler();
2000160e:	f008 fb4f 	bl	20009cb0 <HAL_ICACHE_IRQHandler>
  /* USER CODE BEGIN ICACHE_IRQn 1 */

  /* USER CODE END ICACHE_IRQn 1 */
}
20001612:	bf00      	nop
20001614:	bd80      	pop	{r7, pc}

20001616 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
20001616:	b480      	push	{r7}
20001618:	af00      	add	r7, sp, #0
}
2000161a:	bf00      	nop
2000161c:	46bd      	mov	sp, r7
2000161e:	f85d 7b04 	ldr.w	r7, [sp], #4
20001622:	4770      	bx	lr

20001624 <_getpid>:

int _getpid(void)
{
20001624:	b480      	push	{r7}
20001626:	af00      	add	r7, sp, #0
  return 1;
20001628:	2301      	movs	r3, #1
}
2000162a:	4618      	mov	r0, r3
2000162c:	46bd      	mov	sp, r7
2000162e:	f85d 7b04 	ldr.w	r7, [sp], #4
20001632:	4770      	bx	lr

20001634 <_kill>:

int _kill(int pid, int sig)
{
20001634:	b580      	push	{r7, lr}
20001636:	b082      	sub	sp, #8
20001638:	af00      	add	r7, sp, #0
2000163a:	6078      	str	r0, [r7, #4]
2000163c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
2000163e:	f016 fdf7 	bl	20018230 <__errno>
20001642:	4603      	mov	r3, r0
20001644:	2216      	movs	r2, #22
20001646:	601a      	str	r2, [r3, #0]
  return -1;
20001648:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
2000164c:	4618      	mov	r0, r3
2000164e:	3708      	adds	r7, #8
20001650:	46bd      	mov	sp, r7
20001652:	bd80      	pop	{r7, pc}

20001654 <_exit>:

void _exit (int status)
{
20001654:	b580      	push	{r7, lr}
20001656:	b082      	sub	sp, #8
20001658:	af00      	add	r7, sp, #0
2000165a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
2000165c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
20001660:	6878      	ldr	r0, [r7, #4]
20001662:	f7ff ffe7 	bl	20001634 <_kill>
  while (1) {}    /* Make sure we hang here */
20001666:	bf00      	nop
20001668:	e7fd      	b.n	20001666 <_exit+0x12>

2000166a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
2000166a:	b580      	push	{r7, lr}
2000166c:	b086      	sub	sp, #24
2000166e:	af00      	add	r7, sp, #0
20001670:	60f8      	str	r0, [r7, #12]
20001672:	60b9      	str	r1, [r7, #8]
20001674:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
20001676:	2300      	movs	r3, #0
20001678:	617b      	str	r3, [r7, #20]
2000167a:	e00a      	b.n	20001692 <_read+0x28>
  {
    *ptr++ = __io_getchar();
2000167c:	f3af 8000 	nop.w
20001680:	4601      	mov	r1, r0
20001682:	68bb      	ldr	r3, [r7, #8]
20001684:	1c5a      	adds	r2, r3, #1
20001686:	60ba      	str	r2, [r7, #8]
20001688:	b2ca      	uxtb	r2, r1
2000168a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
2000168c:	697b      	ldr	r3, [r7, #20]
2000168e:	3301      	adds	r3, #1
20001690:	617b      	str	r3, [r7, #20]
20001692:	697a      	ldr	r2, [r7, #20]
20001694:	687b      	ldr	r3, [r7, #4]
20001696:	429a      	cmp	r2, r3
20001698:	dbf0      	blt.n	2000167c <_read+0x12>
  }

  return len;
2000169a:	687b      	ldr	r3, [r7, #4]
}
2000169c:	4618      	mov	r0, r3
2000169e:	3718      	adds	r7, #24
200016a0:	46bd      	mov	sp, r7
200016a2:	bd80      	pop	{r7, pc}

200016a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
200016a4:	b580      	push	{r7, lr}
200016a6:	b086      	sub	sp, #24
200016a8:	af00      	add	r7, sp, #0
200016aa:	60f8      	str	r0, [r7, #12]
200016ac:	60b9      	str	r1, [r7, #8]
200016ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
200016b0:	2300      	movs	r3, #0
200016b2:	617b      	str	r3, [r7, #20]
200016b4:	e009      	b.n	200016ca <_write+0x26>
  {
    __io_putchar(*ptr++);
200016b6:	68bb      	ldr	r3, [r7, #8]
200016b8:	1c5a      	adds	r2, r3, #1
200016ba:	60ba      	str	r2, [r7, #8]
200016bc:	781b      	ldrb	r3, [r3, #0]
200016be:	4618      	mov	r0, r3
200016c0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
200016c4:	697b      	ldr	r3, [r7, #20]
200016c6:	3301      	adds	r3, #1
200016c8:	617b      	str	r3, [r7, #20]
200016ca:	697a      	ldr	r2, [r7, #20]
200016cc:	687b      	ldr	r3, [r7, #4]
200016ce:	429a      	cmp	r2, r3
200016d0:	dbf1      	blt.n	200016b6 <_write+0x12>
  }
  return len;
200016d2:	687b      	ldr	r3, [r7, #4]
}
200016d4:	4618      	mov	r0, r3
200016d6:	3718      	adds	r7, #24
200016d8:	46bd      	mov	sp, r7
200016da:	bd80      	pop	{r7, pc}

200016dc <_close>:

int _close(int file)
{
200016dc:	b480      	push	{r7}
200016de:	b083      	sub	sp, #12
200016e0:	af00      	add	r7, sp, #0
200016e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
200016e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200016e8:	4618      	mov	r0, r3
200016ea:	370c      	adds	r7, #12
200016ec:	46bd      	mov	sp, r7
200016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
200016f2:	4770      	bx	lr

200016f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
200016f4:	b480      	push	{r7}
200016f6:	b083      	sub	sp, #12
200016f8:	af00      	add	r7, sp, #0
200016fa:	6078      	str	r0, [r7, #4]
200016fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
200016fe:	683b      	ldr	r3, [r7, #0]
20001700:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20001704:	605a      	str	r2, [r3, #4]
  return 0;
20001706:	2300      	movs	r3, #0
}
20001708:	4618      	mov	r0, r3
2000170a:	370c      	adds	r7, #12
2000170c:	46bd      	mov	sp, r7
2000170e:	f85d 7b04 	ldr.w	r7, [sp], #4
20001712:	4770      	bx	lr

20001714 <_isatty>:

int _isatty(int file)
{
20001714:	b480      	push	{r7}
20001716:	b083      	sub	sp, #12
20001718:	af00      	add	r7, sp, #0
2000171a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
2000171c:	2301      	movs	r3, #1
}
2000171e:	4618      	mov	r0, r3
20001720:	370c      	adds	r7, #12
20001722:	46bd      	mov	sp, r7
20001724:	f85d 7b04 	ldr.w	r7, [sp], #4
20001728:	4770      	bx	lr

2000172a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
2000172a:	b480      	push	{r7}
2000172c:	b085      	sub	sp, #20
2000172e:	af00      	add	r7, sp, #0
20001730:	60f8      	str	r0, [r7, #12]
20001732:	60b9      	str	r1, [r7, #8]
20001734:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
20001736:	2300      	movs	r3, #0
}
20001738:	4618      	mov	r0, r3
2000173a:	3714      	adds	r7, #20
2000173c:	46bd      	mov	sp, r7
2000173e:	f85d 7b04 	ldr.w	r7, [sp], #4
20001742:	4770      	bx	lr

20001744 <_open>:

int _open(char *path, int flags, ...)
{
20001744:	b40e      	push	{r1, r2, r3}
20001746:	b480      	push	{r7}
20001748:	b082      	sub	sp, #8
2000174a:	af00      	add	r7, sp, #0
2000174c:	6078      	str	r0, [r7, #4]
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
2000174e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20001752:	4618      	mov	r0, r3
20001754:	3708      	adds	r7, #8
20001756:	46bd      	mov	sp, r7
20001758:	f85d 7b04 	ldr.w	r7, [sp], #4
2000175c:	b003      	add	sp, #12
2000175e:	4770      	bx	lr

20001760 <_wait>:

int _wait(int *status)
{
20001760:	b580      	push	{r7, lr}
20001762:	b082      	sub	sp, #8
20001764:	af00      	add	r7, sp, #0
20001766:	6078      	str	r0, [r7, #4]
  (void)status;
  errno = ECHILD;
20001768:	f016 fd62 	bl	20018230 <__errno>
2000176c:	4603      	mov	r3, r0
2000176e:	220a      	movs	r2, #10
20001770:	601a      	str	r2, [r3, #0]
  return -1;
20001772:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20001776:	4618      	mov	r0, r3
20001778:	3708      	adds	r7, #8
2000177a:	46bd      	mov	sp, r7
2000177c:	bd80      	pop	{r7, pc}

2000177e <_unlink>:

int _unlink(char *name)
{
2000177e:	b580      	push	{r7, lr}
20001780:	b082      	sub	sp, #8
20001782:	af00      	add	r7, sp, #0
20001784:	6078      	str	r0, [r7, #4]
  (void)name;
  errno = ENOENT;
20001786:	f016 fd53 	bl	20018230 <__errno>
2000178a:	4603      	mov	r3, r0
2000178c:	2202      	movs	r2, #2
2000178e:	601a      	str	r2, [r3, #0]
  return -1;
20001790:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20001794:	4618      	mov	r0, r3
20001796:	3708      	adds	r7, #8
20001798:	46bd      	mov	sp, r7
2000179a:	bd80      	pop	{r7, pc}

2000179c <_times>:

int _times(struct tms *buf)
{
2000179c:	b480      	push	{r7}
2000179e:	b083      	sub	sp, #12
200017a0:	af00      	add	r7, sp, #0
200017a2:	6078      	str	r0, [r7, #4]
  (void)buf;
  return -1;
200017a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200017a8:	4618      	mov	r0, r3
200017aa:	370c      	adds	r7, #12
200017ac:	46bd      	mov	sp, r7
200017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
200017b2:	4770      	bx	lr

200017b4 <_stat>:

int _stat(char *file, struct stat *st)
{
200017b4:	b480      	push	{r7}
200017b6:	b083      	sub	sp, #12
200017b8:	af00      	add	r7, sp, #0
200017ba:	6078      	str	r0, [r7, #4]
200017bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
200017be:	683b      	ldr	r3, [r7, #0]
200017c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
200017c4:	605a      	str	r2, [r3, #4]
  return 0;
200017c6:	2300      	movs	r3, #0
}
200017c8:	4618      	mov	r0, r3
200017ca:	370c      	adds	r7, #12
200017cc:	46bd      	mov	sp, r7
200017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
200017d2:	4770      	bx	lr

200017d4 <_link>:

int _link(char *old, char *new)
{
200017d4:	b580      	push	{r7, lr}
200017d6:	b082      	sub	sp, #8
200017d8:	af00      	add	r7, sp, #0
200017da:	6078      	str	r0, [r7, #4]
200017dc:	6039      	str	r1, [r7, #0]
  (void)old;
  (void)new;
  errno = EMLINK;
200017de:	f016 fd27 	bl	20018230 <__errno>
200017e2:	4603      	mov	r3, r0
200017e4:	221f      	movs	r2, #31
200017e6:	601a      	str	r2, [r3, #0]
  return -1;
200017e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
200017ec:	4618      	mov	r0, r3
200017ee:	3708      	adds	r7, #8
200017f0:	46bd      	mov	sp, r7
200017f2:	bd80      	pop	{r7, pc}

200017f4 <_fork>:

int _fork(void)
{
200017f4:	b580      	push	{r7, lr}
200017f6:	af00      	add	r7, sp, #0
  errno = EAGAIN;
200017f8:	f016 fd1a 	bl	20018230 <__errno>
200017fc:	4603      	mov	r3, r0
200017fe:	220b      	movs	r2, #11
20001800:	601a      	str	r2, [r3, #0]
  return -1;
20001802:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20001806:	4618      	mov	r0, r3
20001808:	bd80      	pop	{r7, pc}

2000180a <_execve>:

int _execve(char *name, char **argv, char **env)
{
2000180a:	b580      	push	{r7, lr}
2000180c:	b084      	sub	sp, #16
2000180e:	af00      	add	r7, sp, #0
20001810:	60f8      	str	r0, [r7, #12]
20001812:	60b9      	str	r1, [r7, #8]
20001814:	607a      	str	r2, [r7, #4]
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
20001816:	f016 fd0b 	bl	20018230 <__errno>
2000181a:	4603      	mov	r3, r0
2000181c:	220c      	movs	r2, #12
2000181e:	601a      	str	r2, [r3, #0]
  return -1;
20001820:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
20001824:	4618      	mov	r0, r3
20001826:	3710      	adds	r7, #16
20001828:	46bd      	mov	sp, r7
2000182a:	bd80      	pop	{r7, pc}

2000182c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
2000182c:	b580      	push	{r7, lr}
2000182e:	b086      	sub	sp, #24
20001830:	af00      	add	r7, sp, #0
20001832:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
20001834:	4a14      	ldr	r2, [pc, #80]	@ (20001888 <_sbrk+0x5c>)
20001836:	4b15      	ldr	r3, [pc, #84]	@ (2000188c <_sbrk+0x60>)
20001838:	1ad3      	subs	r3, r2, r3
2000183a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
2000183c:	697b      	ldr	r3, [r7, #20]
2000183e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
20001840:	4b13      	ldr	r3, [pc, #76]	@ (20001890 <_sbrk+0x64>)
20001842:	681b      	ldr	r3, [r3, #0]
20001844:	2b00      	cmp	r3, #0
20001846:	d102      	bne.n	2000184e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
20001848:	4b11      	ldr	r3, [pc, #68]	@ (20001890 <_sbrk+0x64>)
2000184a:	4a12      	ldr	r2, [pc, #72]	@ (20001894 <_sbrk+0x68>)
2000184c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
2000184e:	4b10      	ldr	r3, [pc, #64]	@ (20001890 <_sbrk+0x64>)
20001850:	681a      	ldr	r2, [r3, #0]
20001852:	687b      	ldr	r3, [r7, #4]
20001854:	4413      	add	r3, r2
20001856:	693a      	ldr	r2, [r7, #16]
20001858:	429a      	cmp	r2, r3
2000185a:	d207      	bcs.n	2000186c <_sbrk+0x40>
  {
    errno = ENOMEM;
2000185c:	f016 fce8 	bl	20018230 <__errno>
20001860:	4603      	mov	r3, r0
20001862:	220c      	movs	r2, #12
20001864:	601a      	str	r2, [r3, #0]
    return (void *)-1;
20001866:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
2000186a:	e009      	b.n	20001880 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
2000186c:	4b08      	ldr	r3, [pc, #32]	@ (20001890 <_sbrk+0x64>)
2000186e:	681b      	ldr	r3, [r3, #0]
20001870:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
20001872:	4b07      	ldr	r3, [pc, #28]	@ (20001890 <_sbrk+0x64>)
20001874:	681a      	ldr	r2, [r3, #0]
20001876:	687b      	ldr	r3, [r7, #4]
20001878:	4413      	add	r3, r2
2000187a:	4a05      	ldr	r2, [pc, #20]	@ (20001890 <_sbrk+0x64>)
2000187c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
2000187e:	68fb      	ldr	r3, [r7, #12]
}
20001880:	4618      	mov	r0, r3
20001882:	3718      	adds	r7, #24
20001884:	46bd      	mov	sp, r7
20001886:	bd80      	pop	{r7, pc}
20001888:	200c0004 	.word	0x200c0004
2000188c:	00000400 	.word	0x00000400
20001890:	20000628 	.word	0x20000628
20001894:	200188a4 	.word	0x200188a4

20001898 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
20001898:	b480      	push	{r7}
2000189a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
2000189c:	4b18      	ldr	r3, [pc, #96]	@ (20001900 <SystemInit+0x68>)
2000189e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200018a2:	4a17      	ldr	r2, [pc, #92]	@ (20001900 <SystemInit+0x68>)
200018a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
200018a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
200018ac:	4b15      	ldr	r3, [pc, #84]	@ (20001904 <SystemInit+0x6c>)
200018ae:	2201      	movs	r2, #1
200018b0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
200018b2:	4b14      	ldr	r3, [pc, #80]	@ (20001904 <SystemInit+0x6c>)
200018b4:	2200      	movs	r2, #0
200018b6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
200018b8:	4b12      	ldr	r3, [pc, #72]	@ (20001904 <SystemInit+0x6c>)
200018ba:	2200      	movs	r2, #0
200018bc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
200018be:	4b11      	ldr	r3, [pc, #68]	@ (20001904 <SystemInit+0x6c>)
200018c0:	2200      	movs	r2, #0
200018c2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
200018c4:	4b0f      	ldr	r3, [pc, #60]	@ (20001904 <SystemInit+0x6c>)
200018c6:	681b      	ldr	r3, [r3, #0]
200018c8:	4a0e      	ldr	r2, [pc, #56]	@ (20001904 <SystemInit+0x6c>)
200018ca:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
200018ce:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
200018d2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
200018d4:	4b0b      	ldr	r3, [pc, #44]	@ (20001904 <SystemInit+0x6c>)
200018d6:	2200      	movs	r2, #0
200018d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
200018da:	4b0a      	ldr	r3, [pc, #40]	@ (20001904 <SystemInit+0x6c>)
200018dc:	681b      	ldr	r3, [r3, #0]
200018de:	4a09      	ldr	r2, [pc, #36]	@ (20001904 <SystemInit+0x6c>)
200018e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
200018e4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
200018e6:	4b07      	ldr	r3, [pc, #28]	@ (20001904 <SystemInit+0x6c>)
200018e8:	2200      	movs	r2, #0
200018ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
200018ec:	4b04      	ldr	r3, [pc, #16]	@ (20001900 <SystemInit+0x68>)
200018ee:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
200018f2:	609a      	str	r2, [r3, #8]
  #endif
}
200018f4:	bf00      	nop
200018f6:	46bd      	mov	sp, r7
200018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
200018fc:	4770      	bx	lr
200018fe:	bf00      	nop
20001900:	e000ed00 	.word	0xe000ed00
20001904:	46020c00 	.word	0x46020c00

20001908 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
20001908:	b480      	push	{r7}
2000190a:	b089      	sub	sp, #36	@ 0x24
2000190c:	af00      	add	r7, sp, #0
  uint32_t pllr, pllsource, pllm , tmp, pllfracen, msirange;
  float_t fracn1, pllvco;

  /* Get MSI Range frequency--------------------------------------------------*/
  if(READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
2000190e:	4b73      	ldr	r3, [pc, #460]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
20001910:	689b      	ldr	r3, [r3, #8]
20001912:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20001916:	2b00      	cmp	r3, #0
20001918:	d107      	bne.n	2000192a <SystemCoreClockUpdate+0x22>
  {
    /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
2000191a:	4b70      	ldr	r3, [pc, #448]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
2000191c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20001920:	0b1b      	lsrs	r3, r3, #12
20001922:	f003 030f 	and.w	r3, r3, #15
20001926:	61fb      	str	r3, [r7, #28]
20001928:	e005      	b.n	20001936 <SystemCoreClockUpdate+0x2e>
  }
  else
  {
    /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
2000192a:	4b6c      	ldr	r3, [pc, #432]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
2000192c:	689b      	ldr	r3, [r3, #8]
2000192e:	0f1b      	lsrs	r3, r3, #28
20001930:	f003 030f 	and.w	r3, r3, #15
20001934:	61fb      	str	r3, [r7, #28]
  }

  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
20001936:	4a6a      	ldr	r2, [pc, #424]	@ (20001ae0 <SystemCoreClockUpdate+0x1d8>)
20001938:	69fb      	ldr	r3, [r7, #28]
2000193a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2000193e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
20001940:	4b66      	ldr	r3, [pc, #408]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
20001942:	69db      	ldr	r3, [r3, #28]
20001944:	f003 030c 	and.w	r3, r3, #12
20001948:	2b0c      	cmp	r3, #12
2000194a:	f200 80ae 	bhi.w	20001aaa <SystemCoreClockUpdate+0x1a2>
2000194e:	a201      	add	r2, pc, #4	@ (adr r2, 20001954 <SystemCoreClockUpdate+0x4c>)
20001950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001954:	20001989 	.word	0x20001989
20001958:	20001aab 	.word	0x20001aab
2000195c:	20001aab 	.word	0x20001aab
20001960:	20001aab 	.word	0x20001aab
20001964:	20001991 	.word	0x20001991
20001968:	20001aab 	.word	0x20001aab
2000196c:	20001aab 	.word	0x20001aab
20001970:	20001aab 	.word	0x20001aab
20001974:	20001999 	.word	0x20001999
20001978:	20001aab 	.word	0x20001aab
2000197c:	20001aab 	.word	0x20001aab
20001980:	20001aab 	.word	0x20001aab
20001984:	200019a1 	.word	0x200019a1
  {
  case 0x00:  /* MSI used as system clock source */
    SystemCoreClock = msirange;
20001988:	4a56      	ldr	r2, [pc, #344]	@ (20001ae4 <SystemCoreClockUpdate+0x1dc>)
2000198a:	69fb      	ldr	r3, [r7, #28]
2000198c:	6013      	str	r3, [r2, #0]
    break;
2000198e:	e090      	b.n	20001ab2 <SystemCoreClockUpdate+0x1aa>

  case 0x04:  /* HSI used as system clock source */
    SystemCoreClock = HSI_VALUE;
20001990:	4b54      	ldr	r3, [pc, #336]	@ (20001ae4 <SystemCoreClockUpdate+0x1dc>)
20001992:	4a55      	ldr	r2, [pc, #340]	@ (20001ae8 <SystemCoreClockUpdate+0x1e0>)
20001994:	601a      	str	r2, [r3, #0]
    break;
20001996:	e08c      	b.n	20001ab2 <SystemCoreClockUpdate+0x1aa>

  case 0x08:  /* HSE used as system clock source */
    SystemCoreClock = HSE_VALUE;
20001998:	4b52      	ldr	r3, [pc, #328]	@ (20001ae4 <SystemCoreClockUpdate+0x1dc>)
2000199a:	4a53      	ldr	r2, [pc, #332]	@ (20001ae8 <SystemCoreClockUpdate+0x1e0>)
2000199c:	601a      	str	r2, [r3, #0]
    break;
2000199e:	e088      	b.n	20001ab2 <SystemCoreClockUpdate+0x1aa>

  case 0x0C:  /* PLL used as system clock source */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
200019a0:	4b4e      	ldr	r3, [pc, #312]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
200019a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200019a4:	f003 0303 	and.w	r3, r3, #3
200019a8:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M)>> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
200019aa:	4b4c      	ldr	r3, [pc, #304]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
200019ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200019ae:	0a1b      	lsrs	r3, r3, #8
200019b0:	f003 030f 	and.w	r3, r3, #15
200019b4:	3301      	adds	r3, #1
200019b6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN)>>RCC_PLL1CFGR_PLL1FRACEN_Pos);
200019b8:	4b48      	ldr	r3, [pc, #288]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
200019ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200019bc:	091b      	lsrs	r3, r3, #4
200019be:	f003 0301 	and.w	r3, r3, #1
200019c2:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN)>> RCC_PLL1FRACR_PLL1FRACN_Pos));
200019c4:	4b45      	ldr	r3, [pc, #276]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
200019c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
200019c8:	08db      	lsrs	r3, r3, #3
200019ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
200019ce:	68fa      	ldr	r2, [r7, #12]
200019d0:	fb02 f303 	mul.w	r3, r2, r3
200019d4:	ee07 3a90 	vmov	s15, r3
200019d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
200019dc:	edc7 7a02 	vstr	s15, [r7, #8]

      switch (pllsource)
200019e0:	697b      	ldr	r3, [r7, #20]
200019e2:	2b03      	cmp	r3, #3
200019e4:	d019      	beq.n	20001a1a <SystemCoreClockUpdate+0x112>
200019e6:	697b      	ldr	r3, [r7, #20]
200019e8:	2b03      	cmp	r3, #3
200019ea:	d822      	bhi.n	20001a32 <SystemCoreClockUpdate+0x12a>
200019ec:	697b      	ldr	r3, [r7, #20]
200019ee:	2b00      	cmp	r3, #0
200019f0:	d003      	beq.n	200019fa <SystemCoreClockUpdate+0xf2>
200019f2:	697b      	ldr	r3, [r7, #20]
200019f4:	2b02      	cmp	r3, #2
200019f6:	d004      	beq.n	20001a02 <SystemCoreClockUpdate+0xfa>
200019f8:	e01b      	b.n	20001a32 <SystemCoreClockUpdate+0x12a>
      {
      case 0x00:  /* No clock sent to PLL*/
        pllvco = (float_t)0U;
200019fa:	f04f 0300 	mov.w	r3, #0
200019fe:	61bb      	str	r3, [r7, #24]
        break;
20001a00:	e026      	b.n	20001a50 <SystemCoreClockUpdate+0x148>

      case 0x02:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm);
20001a02:	693b      	ldr	r3, [r7, #16]
20001a04:	ee07 3a90 	vmov	s15, r3
20001a08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
20001a0c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 20001aec <SystemCoreClockUpdate+0x1e4>
20001a10:	eec6 7a87 	vdiv.f32	s15, s13, s14
20001a14:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
20001a18:	e01a      	b.n	20001a50 <SystemCoreClockUpdate+0x148>

      case 0x03:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm);
20001a1a:	693b      	ldr	r3, [r7, #16]
20001a1c:	ee07 3a90 	vmov	s15, r3
20001a20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
20001a24:	eddf 6a31 	vldr	s13, [pc, #196]	@ 20001aec <SystemCoreClockUpdate+0x1e4>
20001a28:	eec6 7a87 	vdiv.f32	s15, s13, s14
20001a2c:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
20001a30:	e00e      	b.n	20001a50 <SystemCoreClockUpdate+0x148>

      default:    /* MSI used as PLL clock source */
        pllvco = ((float_t)msirange / (float_t)pllm);
20001a32:	69fb      	ldr	r3, [r7, #28]
20001a34:	ee07 3a90 	vmov	s15, r3
20001a38:	eef8 6a67 	vcvt.f32.u32	s13, s15
20001a3c:	693b      	ldr	r3, [r7, #16]
20001a3e:	ee07 3a90 	vmov	s15, r3
20001a42:	eeb8 7a67 	vcvt.f32.u32	s14, s15
20001a46:	eec6 7a87 	vdiv.f32	s15, s13, s14
20001a4a:	edc7 7a06 	vstr	s15, [r7, #24]
        break;
20001a4e:	bf00      	nop
      }

      pllvco = pllvco * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + (fracn1/(float_t)0x2000) + (float_t)1U);
20001a50:	4b22      	ldr	r3, [pc, #136]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
20001a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20001a54:	f3c3 0308 	ubfx	r3, r3, #0, #9
20001a58:	ee07 3a90 	vmov	s15, r3
20001a5c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
20001a60:	edd7 6a02 	vldr	s13, [r7, #8]
20001a64:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 20001af0 <SystemCoreClockUpdate+0x1e8>
20001a68:	eec6 7a86 	vdiv.f32	s15, s13, s12
20001a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
20001a70:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20001a74:	ee77 7a87 	vadd.f32	s15, s15, s14
20001a78:	ed97 7a06 	vldr	s14, [r7, #24]
20001a7c:	ee67 7a27 	vmul.f32	s15, s14, s15
20001a80:	edc7 7a06 	vstr	s15, [r7, #24]
      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U );
20001a84:	4b15      	ldr	r3, [pc, #84]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
20001a86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20001a88:	0e1b      	lsrs	r3, r3, #24
20001a8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20001a8e:	3301      	adds	r3, #1
20001a90:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (uint32_t)((uint32_t)pllvco/pllr);
20001a92:	edd7 7a06 	vldr	s15, [r7, #24]
20001a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20001a9a:	ee17 2a90 	vmov	r2, s15
20001a9e:	687b      	ldr	r3, [r7, #4]
20001aa0:	fbb2 f3f3 	udiv	r3, r2, r3
20001aa4:	4a0f      	ldr	r2, [pc, #60]	@ (20001ae4 <SystemCoreClockUpdate+0x1dc>)
20001aa6:	6013      	str	r3, [r2, #0]
      break;
20001aa8:	e003      	b.n	20001ab2 <SystemCoreClockUpdate+0x1aa>

  default:
    SystemCoreClock = msirange;
20001aaa:	4a0e      	ldr	r2, [pc, #56]	@ (20001ae4 <SystemCoreClockUpdate+0x1dc>)
20001aac:	69fb      	ldr	r3, [r7, #28]
20001aae:	6013      	str	r3, [r2, #0]
    break;
20001ab0:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos)];
20001ab2:	4b0a      	ldr	r3, [pc, #40]	@ (20001adc <SystemCoreClockUpdate+0x1d4>)
20001ab4:	6a1b      	ldr	r3, [r3, #32]
20001ab6:	f003 030f 	and.w	r3, r3, #15
20001aba:	4a0e      	ldr	r2, [pc, #56]	@ (20001af4 <SystemCoreClockUpdate+0x1ec>)
20001abc:	5cd3      	ldrb	r3, [r2, r3]
20001abe:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
20001ac0:	4b08      	ldr	r3, [pc, #32]	@ (20001ae4 <SystemCoreClockUpdate+0x1dc>)
20001ac2:	681a      	ldr	r2, [r3, #0]
20001ac4:	683b      	ldr	r3, [r7, #0]
20001ac6:	fa22 f303 	lsr.w	r3, r2, r3
20001aca:	4a06      	ldr	r2, [pc, #24]	@ (20001ae4 <SystemCoreClockUpdate+0x1dc>)
20001acc:	6013      	str	r3, [r2, #0]
}
20001ace:	bf00      	nop
20001ad0:	3724      	adds	r7, #36	@ 0x24
20001ad2:	46bd      	mov	sp, r7
20001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
20001ad8:	4770      	bx	lr
20001ada:	bf00      	nop
20001adc:	46020c00 	.word	0x46020c00
20001ae0:	200187bc 	.word	0x200187bc
20001ae4:	2000045c 	.word	0x2000045c
20001ae8:	00f42400 	.word	0x00f42400
20001aec:	4b742400 	.word	0x4b742400
20001af0:	46000000 	.word	0x46000000
20001af4:	200187a4 	.word	0x200187a4

20001af8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
20001af8:	b580      	push	{r7, lr}
20001afa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
20001afc:	4b22      	ldr	r3, [pc, #136]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001afe:	4a23      	ldr	r2, [pc, #140]	@ (20001b8c <MX_USART2_UART_Init+0x94>)
20001b00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
20001b02:	4b21      	ldr	r3, [pc, #132]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
20001b08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
20001b0a:	4b1f      	ldr	r3, [pc, #124]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b0c:	2200      	movs	r2, #0
20001b0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
20001b10:	4b1d      	ldr	r3, [pc, #116]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b12:	2200      	movs	r2, #0
20001b14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
20001b16:	4b1c      	ldr	r3, [pc, #112]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b18:	2200      	movs	r2, #0
20001b1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
20001b1c:	4b1a      	ldr	r3, [pc, #104]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b1e:	220c      	movs	r2, #12
20001b20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
20001b22:	4b19      	ldr	r3, [pc, #100]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b24:	2200      	movs	r2, #0
20001b26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
20001b28:	4b17      	ldr	r3, [pc, #92]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b2a:	2200      	movs	r2, #0
20001b2c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
20001b2e:	4b16      	ldr	r3, [pc, #88]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b30:	2200      	movs	r2, #0
20001b32:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
20001b34:	4b14      	ldr	r3, [pc, #80]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b36:	2200      	movs	r2, #0
20001b38:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
20001b3a:	4b13      	ldr	r3, [pc, #76]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b3c:	2200      	movs	r2, #0
20001b3e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
20001b40:	4811      	ldr	r0, [pc, #68]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b42:	f011 fb4b 	bl	200131dc <HAL_UART_Init>
20001b46:	4603      	mov	r3, r0
20001b48:	2b00      	cmp	r3, #0
20001b4a:	d001      	beq.n	20001b50 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
20001b4c:	f7ff fb9b 	bl	20001286 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
20001b50:	2100      	movs	r1, #0
20001b52:	480d      	ldr	r0, [pc, #52]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b54:	f015 fcf0 	bl	20017538 <HAL_UARTEx_SetTxFifoThreshold>
20001b58:	4603      	mov	r3, r0
20001b5a:	2b00      	cmp	r3, #0
20001b5c:	d001      	beq.n	20001b62 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
20001b5e:	f7ff fb92 	bl	20001286 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
20001b62:	2100      	movs	r1, #0
20001b64:	4808      	ldr	r0, [pc, #32]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b66:	f015 fd25 	bl	200175b4 <HAL_UARTEx_SetRxFifoThreshold>
20001b6a:	4603      	mov	r3, r0
20001b6c:	2b00      	cmp	r3, #0
20001b6e:	d001      	beq.n	20001b74 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
20001b70:	f7ff fb89 	bl	20001286 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
20001b74:	4804      	ldr	r0, [pc, #16]	@ (20001b88 <MX_USART2_UART_Init+0x90>)
20001b76:	f015 fca6 	bl	200174c6 <HAL_UARTEx_DisableFifoMode>
20001b7a:	4603      	mov	r3, r0
20001b7c:	2b00      	cmp	r3, #0
20001b7e:	d001      	beq.n	20001b84 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
20001b80:	f7ff fb81 	bl	20001286 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
20001b84:	bf00      	nop
20001b86:	bd80      	pop	{r7, pc}
20001b88:	2000062c 	.word	0x2000062c
20001b8c:	40004400 	.word	0x40004400

20001b90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
20001b90:	b580      	push	{r7, lr}
20001b92:	b0ba      	sub	sp, #232	@ 0xe8
20001b94:	af00      	add	r7, sp, #0
20001b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
20001b98:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
20001b9c:	2200      	movs	r2, #0
20001b9e:	601a      	str	r2, [r3, #0]
20001ba0:	605a      	str	r2, [r3, #4]
20001ba2:	609a      	str	r2, [r3, #8]
20001ba4:	60da      	str	r2, [r3, #12]
20001ba6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
20001ba8:	f107 0310 	add.w	r3, r7, #16
20001bac:	22c0      	movs	r2, #192	@ 0xc0
20001bae:	2100      	movs	r1, #0
20001bb0:	4618      	mov	r0, r3
20001bb2:	f016 fa90 	bl	200180d6 <memset>
  if(uartHandle->Instance==USART2)
20001bb6:	687b      	ldr	r3, [r7, #4]
20001bb8:	681b      	ldr	r3, [r3, #0]
20001bba:	4a26      	ldr	r2, [pc, #152]	@ (20001c54 <HAL_UART_MspInit+0xc4>)
20001bbc:	4293      	cmp	r3, r2
20001bbe:	d144      	bne.n	20001c4a <HAL_UART_MspInit+0xba>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
20001bc0:	f04f 0202 	mov.w	r2, #2
20001bc4:	f04f 0300 	mov.w	r3, #0
20001bc8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
20001bcc:	2300      	movs	r3, #0
20001bce:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
20001bd0:	f107 0310 	add.w	r3, r7, #16
20001bd4:	4618      	mov	r0, r3
20001bd6:	f00d ff13 	bl	2000fa00 <HAL_RCCEx_PeriphCLKConfig>
20001bda:	4603      	mov	r3, r0
20001bdc:	2b00      	cmp	r3, #0
20001bde:	d001      	beq.n	20001be4 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
20001be0:	f7ff fb51 	bl	20001286 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
20001be4:	4b1c      	ldr	r3, [pc, #112]	@ (20001c58 <HAL_UART_MspInit+0xc8>)
20001be6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
20001bea:	4a1b      	ldr	r2, [pc, #108]	@ (20001c58 <HAL_UART_MspInit+0xc8>)
20001bec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20001bf0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
20001bf4:	4b18      	ldr	r3, [pc, #96]	@ (20001c58 <HAL_UART_MspInit+0xc8>)
20001bf6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
20001bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20001bfe:	60fb      	str	r3, [r7, #12]
20001c00:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
20001c02:	4b15      	ldr	r3, [pc, #84]	@ (20001c58 <HAL_UART_MspInit+0xc8>)
20001c04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001c08:	4a13      	ldr	r2, [pc, #76]	@ (20001c58 <HAL_UART_MspInit+0xc8>)
20001c0a:	f043 0301 	orr.w	r3, r3, #1
20001c0e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001c12:	4b11      	ldr	r3, [pc, #68]	@ (20001c58 <HAL_UART_MspInit+0xc8>)
20001c14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001c18:	f003 0301 	and.w	r3, r3, #1
20001c1c:	60bb      	str	r3, [r7, #8]
20001c1e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
20001c20:	230c      	movs	r3, #12
20001c22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20001c26:	2302      	movs	r3, #2
20001c28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
20001c2c:	2300      	movs	r3, #0
20001c2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
20001c32:	2300      	movs	r3, #0
20001c34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
20001c38:	2307      	movs	r3, #7
20001c3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
20001c3e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
20001c42:	4619      	mov	r1, r3
20001c44:	4805      	ldr	r0, [pc, #20]	@ (20001c5c <HAL_UART_MspInit+0xcc>)
20001c46:	f007 fa43 	bl	200090d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
20001c4a:	bf00      	nop
20001c4c:	37e8      	adds	r7, #232	@ 0xe8
20001c4e:	46bd      	mov	sp, r7
20001c50:	bd80      	pop	{r7, pc}
20001c52:	bf00      	nop
20001c54:	40004400 	.word	0x40004400
20001c58:	46020c00 	.word	0x46020c00
20001c5c:	42020000 	.word	0x42020000

20001c60 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
20001c60:	b580      	push	{r7, lr}
20001c62:	b082      	sub	sp, #8
20001c64:	af00      	add	r7, sp, #0
20001c66:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
20001c68:	687b      	ldr	r3, [r7, #4]
20001c6a:	681b      	ldr	r3, [r3, #0]
20001c6c:	4a09      	ldr	r2, [pc, #36]	@ (20001c94 <HAL_UART_MspDeInit+0x34>)
20001c6e:	4293      	cmp	r3, r2
20001c70:	d10b      	bne.n	20001c8a <HAL_UART_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
20001c72:	4b09      	ldr	r3, [pc, #36]	@ (20001c98 <HAL_UART_MspDeInit+0x38>)
20001c74:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
20001c78:	4a07      	ldr	r2, [pc, #28]	@ (20001c98 <HAL_UART_MspDeInit+0x38>)
20001c7a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
20001c7e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
20001c82:	210c      	movs	r1, #12
20001c84:	4805      	ldr	r0, [pc, #20]	@ (20001c9c <HAL_UART_MspDeInit+0x3c>)
20001c86:	f007 fc03 	bl	20009490 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
20001c8a:	bf00      	nop
20001c8c:	3708      	adds	r7, #8
20001c8e:	46bd      	mov	sp, r7
20001c90:	bd80      	pop	{r7, pc}
20001c92:	bf00      	nop
20001c94:	40004400 	.word	0x40004400
20001c98:	46020c00 	.word	0x46020c00
20001c9c:	42020000 	.word	0x42020000

20001ca0 <USART_Println>:

/* USER CODE BEGIN 1 */
void USART_Println(char *msg)
{
20001ca0:	b580      	push	{r7, lr}
20001ca2:	b082      	sub	sp, #8
20001ca4:	af00      	add	r7, sp, #0
20001ca6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (const uint8_t *)msg, (uint16_t)strlen(msg), 1000);
20001ca8:	6878      	ldr	r0, [r7, #4]
20001caa:	f7fe fe1b 	bl	200008e4 <strlen>
20001cae:	4603      	mov	r3, r0
20001cb0:	b29a      	uxth	r2, r3
20001cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20001cb6:	6879      	ldr	r1, [r7, #4]
20001cb8:	4806      	ldr	r0, [pc, #24]	@ (20001cd4 <USART_Println+0x34>)
20001cba:	f011 fc66 	bl	2001358a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, "\n\r",2, 1000);
20001cbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20001cc2:	2202      	movs	r2, #2
20001cc4:	4904      	ldr	r1, [pc, #16]	@ (20001cd8 <USART_Println+0x38>)
20001cc6:	4803      	ldr	r0, [pc, #12]	@ (20001cd4 <USART_Println+0x34>)
20001cc8:	f011 fc5f 	bl	2001358a <HAL_UART_Transmit>
}
20001ccc:	bf00      	nop
20001cce:	3708      	adds	r7, #8
20001cd0:	46bd      	mov	sp, r7
20001cd2:	bd80      	pop	{r7, pc}
20001cd4:	2000062c 	.word	0x2000062c
20001cd8:	2001875c 	.word	0x2001875c

20001cdc <ospi_command_default_init>:
#include "w25q128jvsq.h"




static void ospi_command_default_init(OSPI_RegularCmdTypeDef *sCommand) {
20001cdc:	b480      	push	{r7}
20001cde:	b083      	sub	sp, #12
20001ce0:	af00      	add	r7, sp, #0
20001ce2:	6078      	str	r0, [r7, #4]
    sCommand->OperationType             = HAL_OSPI_OPTYPE_COMMON_CFG;             // Common configuration (indirect or auto-polling mode)
20001ce4:	687b      	ldr	r3, [r7, #4]
20001ce6:	2200      	movs	r2, #0
20001ce8:	601a      	str	r2, [r3, #0]
    sCommand->FlashId                   = HAL_OSPI_FLASH_ID_1;                    // Use Flash ID 1
20001cea:	687b      	ldr	r3, [r7, #4]
20001cec:	2200      	movs	r2, #0
20001cee:	605a      	str	r2, [r3, #4]
    sCommand->InstructionDtrMode        = HAL_OSPI_INSTRUCTION_DTR_DISABLE;       // Disable Instruction DDR/DTR Mode
20001cf0:	687b      	ldr	r3, [r7, #4]
20001cf2:	2200      	movs	r2, #0
20001cf4:	615a      	str	r2, [r3, #20]
    sCommand->AddressDtrMode            = HAL_OSPI_ADDRESS_DTR_DISABLE;           // Disable Address DDR/DTR Mode
20001cf6:	687b      	ldr	r3, [r7, #4]
20001cf8:	2200      	movs	r2, #0
20001cfa:	625a      	str	r2, [r3, #36]	@ 0x24
    sCommand->DataDtrMode               = HAL_OSPI_DATA_DTR_DISABLE;              // Disable Data DDR/DTR Mode
20001cfc:	687b      	ldr	r3, [r7, #4]
20001cfe:	2200      	movs	r2, #0
20001d00:	641a      	str	r2, [r3, #64]	@ 0x40
    sCommand->DQSMode                   = HAL_OSPI_DQS_DISABLE;                   // Disable Data Strobe (DQS)
20001d02:	687b      	ldr	r3, [r7, #4]
20001d04:	2200      	movs	r2, #0
20001d06:	649a      	str	r2, [r3, #72]	@ 0x48
    sCommand->SIOOMode                  = HAL_OSPI_SIOO_INST_EVERY_CMD;           // Send instruction on every command
20001d08:	687b      	ldr	r3, [r7, #4]
20001d0a:	2200      	movs	r2, #0
20001d0c:	64da      	str	r2, [r3, #76]	@ 0x4c
    sCommand->AlternateBytesMode        = HAL_OSPI_ALTERNATE_BYTES_NONE;          // No alternate bytes
20001d0e:	687b      	ldr	r3, [r7, #4]
20001d10:	2200      	movs	r2, #0
20001d12:	62da      	str	r2, [r3, #44]	@ 0x2c
    sCommand->AlternateBytes            = HAL_OSPI_ALTERNATE_BYTES_NONE;          // Alternate bytes = 0
20001d14:	687b      	ldr	r3, [r7, #4]
20001d16:	2200      	movs	r2, #0
20001d18:	629a      	str	r2, [r3, #40]	@ 0x28
    sCommand->AlternateBytesSize        = HAL_OSPI_ALTERNATE_BYTES_NONE;          // Size = 0
20001d1a:	687b      	ldr	r3, [r7, #4]
20001d1c:	2200      	movs	r2, #0
20001d1e:	631a      	str	r2, [r3, #48]	@ 0x30
    sCommand->AlternateBytesDtrMode     = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;   // Disable alternate bytes DTR mode
20001d20:	687b      	ldr	r3, [r7, #4]
20001d22:	2200      	movs	r2, #0
20001d24:	635a      	str	r2, [r3, #52]	@ 0x34
    sCommand->InstructionMode           = HAL_OSPI_INSTRUCTION_1_LINE;            // Use 1 line for instruction
20001d26:	687b      	ldr	r3, [r7, #4]
20001d28:	2201      	movs	r2, #1
20001d2a:	60da      	str	r2, [r3, #12]
    sCommand->InstructionSize           = HAL_OSPI_INSTRUCTION_8_BITS;            // 8-bit instruction
20001d2c:	687b      	ldr	r3, [r7, #4]
20001d2e:	2200      	movs	r2, #0
20001d30:	611a      	str	r2, [r3, #16]
    sCommand->AddressSize               = HAL_OSPI_ADDRESS_24_BITS;               // 24-bit address
20001d32:	687b      	ldr	r3, [r7, #4]
20001d34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20001d38:	621a      	str	r2, [r3, #32]
}
20001d3a:	bf00      	nop
20001d3c:	370c      	adds	r7, #12
20001d3e:	46bd      	mov	sp, r7
20001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
20001d44:	4770      	bx	lr

20001d46 <W25Q128_OCTO_SPI_Init>:



/* OCTO SPI Initial Function */
HAL_StatusTypeDef W25Q128_OCTO_SPI_Init(OSPI_HandleTypeDef* hospi)
{
20001d46:	b580      	push	{r7, lr}
20001d48:	b082      	sub	sp, #8
20001d4a:	af00      	add	r7, sp, #0
20001d4c:	6078      	str	r0, [r7, #4]
	if(hospi->State != HAL_OSPI_STATE_RESET){
20001d4e:	687b      	ldr	r3, [r7, #4]
20001d50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20001d52:	2b00      	cmp	r3, #0
20001d54:	d007      	beq.n	20001d66 <W25Q128_OCTO_SPI_Init+0x20>
		if (HAL_OSPI_DeInit(hospi) != HAL_OK) {
20001d56:	6878      	ldr	r0, [r7, #4]
20001d58:	f008 f94a 	bl	20009ff0 <HAL_OSPI_DeInit>
20001d5c:	4603      	mov	r3, r0
20001d5e:	2b00      	cmp	r3, #0
20001d60:	d001      	beq.n	20001d66 <W25Q128_OCTO_SPI_Init+0x20>
			    return HAL_ERROR;
20001d62:	2301      	movs	r3, #1
20001d64:	e022      	b.n	20001dac <W25Q128_OCTO_SPI_Init+0x66>
			}
	}


	MX_OCTOSPI1_Init();
20001d66:	f7ff fa95 	bl	20001294 <MX_OCTOSPI1_Init>

	if (W25Q128_OSPI_ResetChip(hospi) != HAL_OK) {
20001d6a:	6878      	ldr	r0, [r7, #4]
20001d6c:	f000 f822 	bl	20001db4 <W25Q128_OSPI_ResetChip>
20001d70:	4603      	mov	r3, r0
20001d72:	2b00      	cmp	r3, #0
20001d74:	d001      	beq.n	20001d7a <W25Q128_OCTO_SPI_Init+0x34>
	    return HAL_ERROR;
20001d76:	2301      	movs	r3, #1
20001d78:	e018      	b.n	20001dac <W25Q128_OCTO_SPI_Init+0x66>
	}
	if (W25Q128_OSPI_Configuration(hospi) != HAL_OK) {
20001d7a:	6878      	ldr	r0, [r7, #4]
20001d7c:	f000 f866 	bl	20001e4c <W25Q128_OSPI_Configuration>
20001d80:	4603      	mov	r3, r0
20001d82:	2b00      	cmp	r3, #0
20001d84:	d001      	beq.n	20001d8a <W25Q128_OCTO_SPI_Init+0x44>
        return HAL_ERROR;
20001d86:	2301      	movs	r3, #1
20001d88:	e010      	b.n	20001dac <W25Q128_OCTO_SPI_Init+0x66>
    }
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20001d8a:	6878      	ldr	r0, [r7, #4]
20001d8c:	f000 f942 	bl	20002014 <W25Q128_OSPI_AutoPollingMemReady>
20001d90:	4603      	mov	r3, r0
20001d92:	2b00      	cmp	r3, #0
20001d94:	d001      	beq.n	20001d9a <W25Q128_OCTO_SPI_Init+0x54>
        return HAL_ERROR;
20001d96:	2301      	movs	r3, #1
20001d98:	e008      	b.n	20001dac <W25Q128_OCTO_SPI_Init+0x66>
    }
    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
20001d9a:	6878      	ldr	r0, [r7, #4]
20001d9c:	f000 f8dc 	bl	20001f58 <W25Q128_OSPI_WriteEnable>
20001da0:	4603      	mov	r3, r0
20001da2:	2b00      	cmp	r3, #0
20001da4:	d001      	beq.n	20001daa <W25Q128_OCTO_SPI_Init+0x64>
        return HAL_ERROR;
20001da6:	2301      	movs	r3, #1
20001da8:	e000      	b.n	20001dac <W25Q128_OCTO_SPI_Init+0x66>
    }
    return HAL_OK;
20001daa:	2300      	movs	r3, #0
}
20001dac:	4618      	mov	r0, r3
20001dae:	3708      	adds	r7, #8
20001db0:	46bd      	mov	sp, r7
20001db2:	bd80      	pop	{r7, pc}

20001db4 <W25Q128_OSPI_ResetChip>:

/* Reset Chip Function */
HAL_StatusTypeDef W25Q128_OSPI_ResetChip(OSPI_HandleTypeDef* hospi)
{
20001db4:	b580      	push	{r7, lr}
20001db6:	b096      	sub	sp, #88	@ 0x58
20001db8:	af00      	add	r7, sp, #0
20001dba:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
20001dbc:	f107 0308 	add.w	r3, r7, #8
20001dc0:	2250      	movs	r2, #80	@ 0x50
20001dc2:	2100      	movs	r1, #0
20001dc4:	4618      	mov	r0, r3
20001dc6:	f016 f986 	bl	200180d6 <memset>

    /* Enable Reset --------------------------- */
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20001dca:	f107 0308 	add.w	r3, r7, #8
20001dce:	4618      	mov	r0, r3
20001dd0:	f7ff ff84 	bl	20001cdc <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_ENABLE_RST_CMD;						/* What We Do? */
20001dd4:	2366      	movs	r3, #102	@ 0x66
20001dd6:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001dd8:	2300      	movs	r3, #0
20001dda:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
20001ddc:	2300      	movs	r3, #0
20001dde:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20001de0:	2300      	movs	r3, #0
20001de2:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001de4:	2300      	movs	r3, #0
20001de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
20001de8:	2300      	movs	r3, #0
20001dea:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001dec:	f107 0308 	add.w	r3, r7, #8
20001df0:	f241 3288 	movw	r2, #5000	@ 0x1388
20001df4:	4619      	mov	r1, r3
20001df6:	6878      	ldr	r0, [r7, #4]
20001df8:	f008 fa6e 	bl	2000a2d8 <HAL_OSPI_Command>
20001dfc:	4603      	mov	r3, r0
20001dfe:	2b00      	cmp	r3, #0
20001e00:	d001      	beq.n	20001e06 <W25Q128_OSPI_ResetChip+0x52>
        return HAL_ERROR;
20001e02:	2301      	movs	r3, #1
20001e04:	e01e      	b.n	20001e44 <W25Q128_OSPI_ResetChip+0x90>
    }

    /* Reset Device --------------------------- */
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20001e06:	f107 0308 	add.w	r3, r7, #8
20001e0a:	4618      	mov	r0, r3
20001e0c:	f7ff ff66 	bl	20001cdc <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_RESET_CMD;							/* What We Do? */
20001e10:	2399      	movs	r3, #153	@ 0x99
20001e12:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001e14:	2300      	movs	r3, #0
20001e16:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
20001e18:	2300      	movs	r3, #0
20001e1a:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20001e1c:	2300      	movs	r3, #0
20001e1e:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001e20:	2300      	movs	r3, #0
20001e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
20001e24:	2300      	movs	r3, #0
20001e26:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001e28:	f107 0308 	add.w	r3, r7, #8
20001e2c:	f241 3288 	movw	r2, #5000	@ 0x1388
20001e30:	4619      	mov	r1, r3
20001e32:	6878      	ldr	r0, [r7, #4]
20001e34:	f008 fa50 	bl	2000a2d8 <HAL_OSPI_Command>
20001e38:	4603      	mov	r3, r0
20001e3a:	2b00      	cmp	r3, #0
20001e3c:	d001      	beq.n	20001e42 <W25Q128_OSPI_ResetChip+0x8e>
        return HAL_ERROR;
20001e3e:	2301      	movs	r3, #1
20001e40:	e000      	b.n	20001e44 <W25Q128_OSPI_ResetChip+0x90>
    }
    return HAL_OK;
20001e42:	2300      	movs	r3, #0
}
20001e44:	4618      	mov	r0, r3
20001e46:	3758      	adds	r7, #88	@ 0x58
20001e48:	46bd      	mov	sp, r7
20001e4a:	bd80      	pop	{r7, pc}

20001e4c <W25Q128_OSPI_Configuration>:

/* Enable Quad Mode & Set Dummy Cycles Count */
HAL_StatusTypeDef W25Q128_OSPI_Configuration(OSPI_HandleTypeDef* hospi)
{
20001e4c:	b580      	push	{r7, lr}
20001e4e:	b084      	sub	sp, #16
20001e50:	af00      	add	r7, sp, #0
20001e52:	6078      	str	r0, [r7, #4]
    uint8_t reg1=0, reg2=0, reg3=0;
20001e54:	2300      	movs	r3, #0
20001e56:	733b      	strb	r3, [r7, #12]
20001e58:	2300      	movs	r3, #0
20001e5a:	72fb      	strb	r3, [r7, #11]
20001e5c:	2300      	movs	r3, #0
20001e5e:	72bb      	strb	r3, [r7, #10]
    uint8_t w_reg1=0, w_reg2=0, w_reg3=0;
20001e60:	2300      	movs	r3, #0
20001e62:	73fb      	strb	r3, [r7, #15]
20001e64:	2300      	movs	r3, #0
20001e66:	73bb      	strb	r3, [r7, #14]
20001e68:	2300      	movs	r3, #0
20001e6a:	737b      	strb	r3, [r7, #13]

    if (W25Q128_Read_Status_Registers(hospi, &reg1, 1) != HAL_OK)
20001e6c:	f107 030c 	add.w	r3, r7, #12
20001e70:	2201      	movs	r2, #1
20001e72:	4619      	mov	r1, r3
20001e74:	6878      	ldr	r0, [r7, #4]
20001e76:	f000 fb2b 	bl	200024d0 <W25Q128_Read_Status_Registers>
20001e7a:	4603      	mov	r3, r0
20001e7c:	2b00      	cmp	r3, #0
20001e7e:	d001      	beq.n	20001e84 <W25Q128_OSPI_Configuration+0x38>
    {
        return HAL_ERROR;
20001e80:	2301      	movs	r3, #1
20001e82:	e065      	b.n	20001f50 <W25Q128_OSPI_Configuration+0x104>
    }

    if (W25Q128_Read_Status_Registers(hospi, &reg2, 2) != HAL_OK)
20001e84:	f107 030b 	add.w	r3, r7, #11
20001e88:	2202      	movs	r2, #2
20001e8a:	4619      	mov	r1, r3
20001e8c:	6878      	ldr	r0, [r7, #4]
20001e8e:	f000 fb1f 	bl	200024d0 <W25Q128_Read_Status_Registers>
20001e92:	4603      	mov	r3, r0
20001e94:	2b00      	cmp	r3, #0
20001e96:	d001      	beq.n	20001e9c <W25Q128_OSPI_Configuration+0x50>
    {
        return HAL_ERROR;
20001e98:	2301      	movs	r3, #1
20001e9a:	e059      	b.n	20001f50 <W25Q128_OSPI_Configuration+0x104>
    }

    if (W25Q128_Read_Status_Registers(hospi, &reg3, 3) != HAL_OK)
20001e9c:	f107 030a 	add.w	r3, r7, #10
20001ea0:	2203      	movs	r2, #3
20001ea2:	4619      	mov	r1, r3
20001ea4:	6878      	ldr	r0, [r7, #4]
20001ea6:	f000 fb13 	bl	200024d0 <W25Q128_Read_Status_Registers>
20001eaa:	4603      	mov	r3, r0
20001eac:	2b00      	cmp	r3, #0
20001eae:	d001      	beq.n	20001eb4 <W25Q128_OSPI_Configuration+0x68>
    {
        return HAL_ERROR;
20001eb0:	2301      	movs	r3, #1
20001eb2:	e04d      	b.n	20001f50 <W25Q128_OSPI_Configuration+0x104>
    }

    // w_reg1 = reg1;
    // w_reg2 = reg2 | W25Q_SR_Quad_Enable;
    w_reg1 = 0;
20001eb4:	2300      	movs	r3, #0
20001eb6:	73fb      	strb	r3, [r7, #15]
    w_reg2 = W25Q_SR_Quad_Enable;
20001eb8:	2302      	movs	r3, #2
20001eba:	73bb      	strb	r3, [r7, #14]
    w_reg3 = (reg3 & W25Q_SR_DRV1);
20001ebc:	7abb      	ldrb	r3, [r7, #10]
20001ebe:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
20001ec2:	737b      	strb	r3, [r7, #13]

    if (W25Q128_Write_Status_Registers(hospi, w_reg1, 1) != HAL_OK)
20001ec4:	7bfb      	ldrb	r3, [r7, #15]
20001ec6:	2201      	movs	r2, #1
20001ec8:	4619      	mov	r1, r3
20001eca:	6878      	ldr	r0, [r7, #4]
20001ecc:	f000 fb51 	bl	20002572 <W25Q128_Write_Status_Registers>
20001ed0:	4603      	mov	r3, r0
20001ed2:	2b00      	cmp	r3, #0
20001ed4:	d001      	beq.n	20001eda <W25Q128_OSPI_Configuration+0x8e>
    {
        return HAL_ERROR;
20001ed6:	2301      	movs	r3, #1
20001ed8:	e03a      	b.n	20001f50 <W25Q128_OSPI_Configuration+0x104>
    }
    if (W25Q128_Write_Status_Registers(hospi, w_reg2, 2) != HAL_OK)
20001eda:	7bbb      	ldrb	r3, [r7, #14]
20001edc:	2202      	movs	r2, #2
20001ede:	4619      	mov	r1, r3
20001ee0:	6878      	ldr	r0, [r7, #4]
20001ee2:	f000 fb46 	bl	20002572 <W25Q128_Write_Status_Registers>
20001ee6:	4603      	mov	r3, r0
20001ee8:	2b00      	cmp	r3, #0
20001eea:	d001      	beq.n	20001ef0 <W25Q128_OSPI_Configuration+0xa4>
    {
        return HAL_ERROR;
20001eec:	2301      	movs	r3, #1
20001eee:	e02f      	b.n	20001f50 <W25Q128_OSPI_Configuration+0x104>
    }

    if (W25Q128_Write_Status_Registers(hospi, w_reg3, 3) != HAL_OK)
20001ef0:	7b7b      	ldrb	r3, [r7, #13]
20001ef2:	2203      	movs	r2, #3
20001ef4:	4619      	mov	r1, r3
20001ef6:	6878      	ldr	r0, [r7, #4]
20001ef8:	f000 fb3b 	bl	20002572 <W25Q128_Write_Status_Registers>
20001efc:	4603      	mov	r3, r0
20001efe:	2b00      	cmp	r3, #0
20001f00:	d001      	beq.n	20001f06 <W25Q128_OSPI_Configuration+0xba>
    {
        return HAL_ERROR;
20001f02:	2301      	movs	r3, #1
20001f04:	e024      	b.n	20001f50 <W25Q128_OSPI_Configuration+0x104>
    }

        // Read again after write
    if (W25Q128_Read_Status_Registers(hospi, &reg1, 1) != HAL_OK)
20001f06:	f107 030c 	add.w	r3, r7, #12
20001f0a:	2201      	movs	r2, #1
20001f0c:	4619      	mov	r1, r3
20001f0e:	6878      	ldr	r0, [r7, #4]
20001f10:	f000 fade 	bl	200024d0 <W25Q128_Read_Status_Registers>
20001f14:	4603      	mov	r3, r0
20001f16:	2b00      	cmp	r3, #0
20001f18:	d001      	beq.n	20001f1e <W25Q128_OSPI_Configuration+0xd2>
        return HAL_ERROR;
20001f1a:	2301      	movs	r3, #1
20001f1c:	e018      	b.n	20001f50 <W25Q128_OSPI_Configuration+0x104>
    if (W25Q128_Read_Status_Registers(hospi, &reg2, 2) != HAL_OK)
20001f1e:	f107 030b 	add.w	r3, r7, #11
20001f22:	2202      	movs	r2, #2
20001f24:	4619      	mov	r1, r3
20001f26:	6878      	ldr	r0, [r7, #4]
20001f28:	f000 fad2 	bl	200024d0 <W25Q128_Read_Status_Registers>
20001f2c:	4603      	mov	r3, r0
20001f2e:	2b00      	cmp	r3, #0
20001f30:	d001      	beq.n	20001f36 <W25Q128_OSPI_Configuration+0xea>
        return HAL_ERROR;
20001f32:	2301      	movs	r3, #1
20001f34:	e00c      	b.n	20001f50 <W25Q128_OSPI_Configuration+0x104>
    if (W25Q128_Read_Status_Registers(hospi, &reg3, 3) != HAL_OK)
20001f36:	f107 030a 	add.w	r3, r7, #10
20001f3a:	2203      	movs	r2, #3
20001f3c:	4619      	mov	r1, r3
20001f3e:	6878      	ldr	r0, [r7, #4]
20001f40:	f000 fac6 	bl	200024d0 <W25Q128_Read_Status_Registers>
20001f44:	4603      	mov	r3, r0
20001f46:	2b00      	cmp	r3, #0
20001f48:	d001      	beq.n	20001f4e <W25Q128_OSPI_Configuration+0x102>
        return HAL_ERROR;
20001f4a:	2301      	movs	r3, #1
20001f4c:	e000      	b.n	20001f50 <W25Q128_OSPI_Configuration+0x104>

    return HAL_OK;
20001f4e:	2300      	movs	r3, #0
}
20001f50:	4618      	mov	r0, r3
20001f52:	3710      	adds	r7, #16
20001f54:	46bd      	mov	sp, r7
20001f56:	bd80      	pop	{r7, pc}

20001f58 <W25Q128_OSPI_WriteEnable>:


/* Write Enable Function */
HAL_StatusTypeDef W25Q128_OSPI_WriteEnable(OSPI_HandleTypeDef* hospi)
{
20001f58:	b580      	push	{r7, lr}
20001f5a:	b09c      	sub	sp, #112	@ 0x70
20001f5c:	af00      	add	r7, sp, #0
20001f5e:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand;
    OSPI_AutoPollingTypeDef sConfig;

    /* Enable write operations ------------------------------------------ */
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20001f60:	f107 0320 	add.w	r3, r7, #32
20001f64:	4618      	mov	r0, r3
20001f66:	f7ff feb9 	bl	20001cdc <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_WRITE_ENABLE_CMD;					/* What We Do? */
20001f6a:	2306      	movs	r3, #6
20001f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001f6e:	2300      	movs	r3, #0
20001f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
20001f72:	2300      	movs	r3, #0
20001f74:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20001f76:	2300      	movs	r3, #0
20001f78:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001f7a:	2300      	movs	r3, #0
20001f7c:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
20001f7e:	2300      	movs	r3, #0
20001f80:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001f82:	f107 0320 	add.w	r3, r7, #32
20001f86:	f241 3288 	movw	r2, #5000	@ 0x1388
20001f8a:	4619      	mov	r1, r3
20001f8c:	6878      	ldr	r0, [r7, #4]
20001f8e:	f008 f9a3 	bl	2000a2d8 <HAL_OSPI_Command>
20001f92:	4603      	mov	r3, r0
20001f94:	2b00      	cmp	r3, #0
20001f96:	d001      	beq.n	20001f9c <W25Q128_OSPI_WriteEnable+0x44>
        return HAL_ERROR;
20001f98:	2301      	movs	r3, #1
20001f9a:	e037      	b.n	2000200c <W25Q128_OSPI_WriteEnable+0xb4>
    }

	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20001f9c:	f107 0320 	add.w	r3, r7, #32
20001fa0:	4618      	mov	r0, r3
20001fa2:	f7ff fe9b 	bl	20001cdc <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_READ_SR1_CMD;						/* What We Do? */
20001fa6:	2305      	movs	r3, #5
20001fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20001faa:	2300      	movs	r3, #0
20001fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
20001fae:	2300      	movs	r3, #0
20001fb0:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
20001fb2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20001fb6:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20001fb8:	2300      	movs	r3, #0
20001fba:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
20001fbc:	2301      	movs	r3, #1
20001fbe:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001fc0:	f107 0320 	add.w	r3, r7, #32
20001fc4:	f241 3288 	movw	r2, #5000	@ 0x1388
20001fc8:	4619      	mov	r1, r3
20001fca:	6878      	ldr	r0, [r7, #4]
20001fcc:	f008 f984 	bl	2000a2d8 <HAL_OSPI_Command>
20001fd0:	4603      	mov	r3, r0
20001fd2:	2b00      	cmp	r3, #0
20001fd4:	d001      	beq.n	20001fda <W25Q128_OSPI_WriteEnable+0x82>
        return HAL_ERROR;
20001fd6:	2301      	movs	r3, #1
20001fd8:	e018      	b.n	2000200c <W25Q128_OSPI_WriteEnable+0xb4>
    }

    /* Configure automatic polling mode to wait for write enabling ---- */
    sConfig.Match 					= 0x02U;
20001fda:	2302      	movs	r3, #2
20001fdc:	60fb      	str	r3, [r7, #12]
    sConfig.Mask 					= 0x02U;
20001fde:	2302      	movs	r3, #2
20001fe0:	613b      	str	r3, [r7, #16]
    sConfig.MatchMode 				= HAL_OSPI_MATCH_MODE_AND;
20001fe2:	2300      	movs	r3, #0
20001fe4:	617b      	str	r3, [r7, #20]
    sConfig.Interval 				= W25Q_AUTOPOLLING_INTERVAL_TIME;
20001fe6:	2310      	movs	r3, #16
20001fe8:	61fb      	str	r3, [r7, #28]
    sConfig.AutomaticStop 			= HAL_OSPI_AUTOMATIC_STOP_ENABLE;
20001fea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
20001fee:	61bb      	str	r3, [r7, #24]


    if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20001ff0:	f107 030c 	add.w	r3, r7, #12
20001ff4:	f241 3288 	movw	r2, #5000	@ 0x1388
20001ff8:	4619      	mov	r1, r3
20001ffa:	6878      	ldr	r0, [r7, #4]
20001ffc:	f008 ff3c 	bl	2000ae78 <HAL_OSPI_AutoPolling>
20002000:	4603      	mov	r3, r0
20002002:	2b00      	cmp	r3, #0
20002004:	d001      	beq.n	2000200a <W25Q128_OSPI_WriteEnable+0xb2>
        return HAL_ERROR;
20002006:	2301      	movs	r3, #1
20002008:	e000      	b.n	2000200c <W25Q128_OSPI_WriteEnable+0xb4>
    }

    return HAL_OK;
2000200a:	2300      	movs	r3, #0
}
2000200c:	4618      	mov	r0, r3
2000200e:	3770      	adds	r7, #112	@ 0x70
20002010:	46bd      	mov	sp, r7
20002012:	bd80      	pop	{r7, pc}

20002014 <W25Q128_OSPI_AutoPollingMemReady>:

/* Auto Polling Memory Function */
HAL_StatusTypeDef W25Q128_OSPI_AutoPollingMemReady(OSPI_HandleTypeDef* hospi)
{
20002014:	b580      	push	{r7, lr}
20002016:	b09c      	sub	sp, #112	@ 0x70
20002018:	af00      	add	r7, sp, #0
2000201a:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand;
    OSPI_AutoPollingTypeDef sConfig;

    /* Configure automatic polling mode to wait for memory ready ------ */
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
2000201c:	f107 0320 	add.w	r3, r7, #32
20002020:	4618      	mov	r0, r3
20002022:	f7ff fe5b 	bl	20001cdc <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_READ_SR1_CMD;						/* What We Do? */
20002026:	2305      	movs	r3, #5
20002028:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
2000202a:	2300      	movs	r3, #0
2000202c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
2000202e:	2300      	movs	r3, #0
20002030:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
20002032:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20002036:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
20002038:	2300      	movs	r3, #0
2000203a:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
2000203c:	2301      	movs	r3, #1
2000203e:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20002040:	f107 0320 	add.w	r3, r7, #32
20002044:	f241 3288 	movw	r2, #5000	@ 0x1388
20002048:	4619      	mov	r1, r3
2000204a:	6878      	ldr	r0, [r7, #4]
2000204c:	f008 f944 	bl	2000a2d8 <HAL_OSPI_Command>
20002050:	4603      	mov	r3, r0
20002052:	2b00      	cmp	r3, #0
20002054:	d001      	beq.n	2000205a <W25Q128_OSPI_AutoPollingMemReady+0x46>
        return HAL_ERROR;
20002056:	2301      	movs	r3, #1
20002058:	e018      	b.n	2000208c <W25Q128_OSPI_AutoPollingMemReady+0x78>
    }

    sConfig.Match           			= 0x00U;
2000205a:	2300      	movs	r3, #0
2000205c:	60fb      	str	r3, [r7, #12]
    sConfig.Mask            			= 0x01U;
2000205e:	2301      	movs	r3, #1
20002060:	613b      	str	r3, [r7, #16]
    sConfig.MatchMode       			= HAL_OSPI_MATCH_MODE_AND;
20002062:	2300      	movs	r3, #0
20002064:	617b      	str	r3, [r7, #20]
    sConfig.Interval        			= W25Q_AUTOPOLLING_INTERVAL_TIME;
20002066:	2310      	movs	r3, #16
20002068:	61fb      	str	r3, [r7, #28]
    sConfig.AutomaticStop   			= HAL_OSPI_AUTOMATIC_STOP_ENABLE;
2000206a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
2000206e:	61bb      	str	r3, [r7, #24]

    if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20002070:	f107 030c 	add.w	r3, r7, #12
20002074:	f241 3288 	movw	r2, #5000	@ 0x1388
20002078:	4619      	mov	r1, r3
2000207a:	6878      	ldr	r0, [r7, #4]
2000207c:	f008 fefc 	bl	2000ae78 <HAL_OSPI_AutoPolling>
20002080:	4603      	mov	r3, r0
20002082:	2b00      	cmp	r3, #0
20002084:	d001      	beq.n	2000208a <W25Q128_OSPI_AutoPollingMemReady+0x76>
        return HAL_ERROR;
20002086:	2301      	movs	r3, #1
20002088:	e000      	b.n	2000208c <W25Q128_OSPI_AutoPollingMemReady+0x78>
    }

    return HAL_OK;
2000208a:	2300      	movs	r3, #0
}
2000208c:	4618      	mov	r0, r3
2000208e:	3770      	adds	r7, #112	@ 0x70
20002090:	46bd      	mov	sp, r7
20002092:	bd80      	pop	{r7, pc}

20002094 <W25Q128_OSPI_Erase_Chip>:

/* Erase Chip Function */
HAL_StatusTypeDef W25Q128_OSPI_Erase_Chip(OSPI_HandleTypeDef* hospi)
{
20002094:	b580      	push	{r7, lr}
20002096:	b096      	sub	sp, #88	@ 0x58
20002098:	af00      	add	r7, sp, #0
2000209a:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
2000209c:	f107 0308 	add.w	r3, r7, #8
200020a0:	2250      	movs	r2, #80	@ 0x50
200020a2:	2100      	movs	r1, #0
200020a4:	4618      	mov	r0, r3
200020a6:	f016 f816 	bl	200180d6 <memset>
    //uint8_t reg3=0, w_reg3=0;

    /* Erasing Sequence ---------------------------------*/
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
200020aa:	f107 0308 	add.w	r3, r7, #8
200020ae:	4618      	mov	r0, r3
200020b0:	f7ff fe14 	bl	20001cdc <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_CHIP_ERASE_CMD;						/* What We Do? */
200020b4:	23c7      	movs	r3, #199	@ 0xc7
200020b6:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
200020b8:	2300      	movs	r3, #0
200020ba:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
200020bc:	2300      	movs	r3, #0
200020be:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
200020c0:	2300      	movs	r3, #0
200020c2:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
200020c4:	2300      	movs	r3, #0
200020c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
200020c8:	2301      	movs	r3, #1
200020ca:	647b      	str	r3, [r7, #68]	@ 0x44

    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
200020cc:	6878      	ldr	r0, [r7, #4]
200020ce:	f7ff ff43 	bl	20001f58 <W25Q128_OSPI_WriteEnable>
200020d2:	4603      	mov	r3, r0
200020d4:	2b00      	cmp	r3, #0
200020d6:	d001      	beq.n	200020dc <W25Q128_OSPI_Erase_Chip+0x48>
        return HAL_ERROR;
200020d8:	2301      	movs	r3, #1
200020da:	e01e      	b.n	2000211a <W25Q128_OSPI_Erase_Chip+0x86>
    }

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200020dc:	f107 0308 	add.w	r3, r7, #8
200020e0:	f241 3288 	movw	r2, #5000	@ 0x1388
200020e4:	4619      	mov	r1, r3
200020e6:	6878      	ldr	r0, [r7, #4]
200020e8:	f008 f8f6 	bl	2000a2d8 <HAL_OSPI_Command>
200020ec:	4603      	mov	r3, r0
200020ee:	2b00      	cmp	r3, #0
200020f0:	d004      	beq.n	200020fc <W25Q128_OSPI_Erase_Chip+0x68>
        return HAL_ERROR;
200020f2:	2301      	movs	r3, #1
200020f4:	e011      	b.n	2000211a <W25Q128_OSPI_Erase_Chip+0x86>
    }

    while (W25Q128_IsBusy(hospi)==HAL_ERROR)
    {
    	HAL_Delay(1);
200020f6:	2001      	movs	r0, #1
200020f8:	f000 fc46 	bl	20002988 <HAL_Delay>
    while (W25Q128_IsBusy(hospi)==HAL_ERROR)
200020fc:	6878      	ldr	r0, [r7, #4]
200020fe:	f000 f9c4 	bl	2000248a <W25Q128_IsBusy>
20002102:	4603      	mov	r3, r0
20002104:	2b01      	cmp	r3, #1
20002106:	d0f6      	beq.n	200020f6 <W25Q128_OSPI_Erase_Chip+0x62>
    }

    if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20002108:	6878      	ldr	r0, [r7, #4]
2000210a:	f7ff ff83 	bl	20002014 <W25Q128_OSPI_AutoPollingMemReady>
2000210e:	4603      	mov	r3, r0
20002110:	2b00      	cmp	r3, #0
20002112:	d001      	beq.n	20002118 <W25Q128_OSPI_Erase_Chip+0x84>
        return HAL_ERROR;
20002114:	2301      	movs	r3, #1
20002116:	e000      	b.n	2000211a <W25Q128_OSPI_Erase_Chip+0x86>
    }

    return HAL_OK;
20002118:	2300      	movs	r3, #0
}
2000211a:	4618      	mov	r0, r3
2000211c:	3758      	adds	r7, #88	@ 0x58
2000211e:	46bd      	mov	sp, r7
20002120:	bd80      	pop	{r7, pc}

20002122 <W25Q128_OSPI_EraseSector>:

/* Erase Sector Function */
HAL_StatusTypeDef W25Q128_OSPI_EraseSector(OSPI_HandleTypeDef* hospi, uint32_t EraseStartAddress, uint32_t EraseEndAddress)
{
20002122:	b580      	push	{r7, lr}
20002124:	b09a      	sub	sp, #104	@ 0x68
20002126:	af00      	add	r7, sp, #0
20002128:	60f8      	str	r0, [r7, #12]
2000212a:	60b9      	str	r1, [r7, #8]
2000212c:	607a      	str	r2, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
2000212e:	f107 0314 	add.w	r3, r7, #20
20002132:	2250      	movs	r2, #80	@ 0x50
20002134:	2100      	movs	r1, #0
20002136:	4618      	mov	r0, r3
20002138:	f015 ffcd 	bl	200180d6 <memset>
    uint32_t StartAddress=0;
2000213c:	2300      	movs	r3, #0
2000213e:	667b      	str	r3, [r7, #100]	@ 0x64

    StartAddress = EraseStartAddress - (EraseStartAddress % W25Q_SECTOR_SIZE);
20002140:	68bb      	ldr	r3, [r7, #8]
20002142:	0c1b      	lsrs	r3, r3, #16
20002144:	041b      	lsls	r3, r3, #16
20002146:	667b      	str	r3, [r7, #100]	@ 0x64

    while (EraseEndAddress >= StartAddress)
20002148:	e034      	b.n	200021b4 <W25Q128_OSPI_EraseSector+0x92>
    {
    	/* Erasing Sequence -------------------------------------------------- */
    	/* Common Commands*/
        ospi_command_default_init(&sCommand);
2000214a:	f107 0314 	add.w	r3, r7, #20
2000214e:	4618      	mov	r0, r3
20002150:	f7ff fdc4 	bl	20001cdc <ospi_command_default_init>
    	/* Instruction */
    	sCommand.Instruction 				= W25Q_64KB_BLOCK_ERASE_CMD;				/* What We Do? */
20002154:	23d8      	movs	r3, #216	@ 0xd8
20002156:	61fb      	str	r3, [r7, #28]
        // sCommand.Instruction 				= W25Q_SECTOR_ERASE_CMD;
    	/* Address */
    	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
20002158:	f44f 7380 	mov.w	r3, #256	@ 0x100
2000215c:	633b      	str	r3, [r7, #48]	@ 0x30
    	sCommand.Address					= (StartAddress & 0xFFFFFF);				/* Byte Address */
2000215e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20002160:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
20002164:	62fb      	str	r3, [r7, #44]	@ 0x2c
    	/* Data */
    	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20002166:	2300      	movs	r3, #0
20002168:	64fb      	str	r3, [r7, #76]	@ 0x4c
    	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
2000216a:	2300      	movs	r3, #0
2000216c:	65bb      	str	r3, [r7, #88]	@ 0x58
    	sCommand.NbData            			= 0;										/* Bytes Send With Data */
2000216e:	2300      	movs	r3, #0
20002170:	653b      	str	r3, [r7, #80]	@ 0x50

        if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
20002172:	68f8      	ldr	r0, [r7, #12]
20002174:	f7ff fef0 	bl	20001f58 <W25Q128_OSPI_WriteEnable>
20002178:	4603      	mov	r3, r0
2000217a:	2b00      	cmp	r3, #0
2000217c:	d001      	beq.n	20002182 <W25Q128_OSPI_EraseSector+0x60>
            return HAL_ERROR;
2000217e:	2301      	movs	r3, #1
20002180:	e01d      	b.n	200021be <W25Q128_OSPI_EraseSector+0x9c>
        }

        if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20002182:	f107 0314 	add.w	r3, r7, #20
20002186:	f241 3288 	movw	r2, #5000	@ 0x1388
2000218a:	4619      	mov	r1, r3
2000218c:	68f8      	ldr	r0, [r7, #12]
2000218e:	f008 f8a3 	bl	2000a2d8 <HAL_OSPI_Command>
20002192:	4603      	mov	r3, r0
20002194:	2b00      	cmp	r3, #0
20002196:	d001      	beq.n	2000219c <W25Q128_OSPI_EraseSector+0x7a>
            return HAL_ERROR;
20002198:	2301      	movs	r3, #1
2000219a:	e010      	b.n	200021be <W25Q128_OSPI_EraseSector+0x9c>
        }

        if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
2000219c:	68f8      	ldr	r0, [r7, #12]
2000219e:	f7ff ff39 	bl	20002014 <W25Q128_OSPI_AutoPollingMemReady>
200021a2:	4603      	mov	r3, r0
200021a4:	2b00      	cmp	r3, #0
200021a6:	d001      	beq.n	200021ac <W25Q128_OSPI_EraseSector+0x8a>
            return HAL_ERROR;
200021a8:	2301      	movs	r3, #1
200021aa:	e008      	b.n	200021be <W25Q128_OSPI_EraseSector+0x9c>
        }

        StartAddress += W25Q_SECTOR_SIZE;
200021ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
200021ae:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
200021b2:	667b      	str	r3, [r7, #100]	@ 0x64
    while (EraseEndAddress >= StartAddress)
200021b4:	687a      	ldr	r2, [r7, #4]
200021b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
200021b8:	429a      	cmp	r2, r3
200021ba:	d2c6      	bcs.n	2000214a <W25Q128_OSPI_EraseSector+0x28>
    }

    return HAL_OK;
200021bc:	2300      	movs	r3, #0
}
200021be:	4618      	mov	r0, r3
200021c0:	3768      	adds	r7, #104	@ 0x68
200021c2:	46bd      	mov	sp, r7
200021c4:	bd80      	pop	{r7, pc}

200021c6 <W25Q128_OSPI_Write>:

/* Write Function */
HAL_StatusTypeDef W25Q128_OSPI_Write(OSPI_HandleTypeDef* hospi, uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
200021c6:	b580      	push	{r7, lr}
200021c8:	b09c      	sub	sp, #112	@ 0x70
200021ca:	af00      	add	r7, sp, #0
200021cc:	60f8      	str	r0, [r7, #12]
200021ce:	60b9      	str	r1, [r7, #8]
200021d0:	607a      	str	r2, [r7, #4]
200021d2:	603b      	str	r3, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand={0};
200021d4:	f107 0310 	add.w	r3, r7, #16
200021d8:	2250      	movs	r2, #80	@ 0x50
200021da:	2100      	movs	r1, #0
200021dc:	4618      	mov	r0, r3
200021de:	f015 ff7a 	bl	200180d6 <memset>
  uint32_t end_addr=0, current_size=0, current_addr=0;
200021e2:	2300      	movs	r3, #0
200021e4:	663b      	str	r3, [r7, #96]	@ 0x60
200021e6:	2300      	movs	r3, #0
200021e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
200021ea:	2300      	movs	r3, #0
200021ec:	66bb      	str	r3, [r7, #104]	@ 0x68
  uint32_t data_addr=0;
200021ee:	2300      	movs	r3, #0
200021f0:	667b      	str	r3, [r7, #100]	@ 0x64

  current_addr = 0;
200021f2:	2300      	movs	r3, #0
200021f4:	66bb      	str	r3, [r7, #104]	@ 0x68

  while (current_addr <= WriteAddr) {
200021f6:	e003      	b.n	20002200 <W25Q128_OSPI_Write+0x3a>
      current_addr += W25Q_PAGE_SIZE;
200021f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200021fa:	f503 7380 	add.w	r3, r3, #256	@ 0x100
200021fe:	66bb      	str	r3, [r7, #104]	@ 0x68
  while (current_addr <= WriteAddr) {
20002200:	6eba      	ldr	r2, [r7, #104]	@ 0x68
20002202:	687b      	ldr	r3, [r7, #4]
20002204:	429a      	cmp	r2, r3
20002206:	d9f7      	bls.n	200021f8 <W25Q128_OSPI_Write+0x32>
  }
  current_size = current_addr - WriteAddr;
20002208:	6eba      	ldr	r2, [r7, #104]	@ 0x68
2000220a:	687b      	ldr	r3, [r7, #4]
2000220c:	1ad3      	subs	r3, r2, r3
2000220e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size) {
20002210:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
20002212:	683b      	ldr	r3, [r7, #0]
20002214:	429a      	cmp	r2, r3
20002216:	d901      	bls.n	2000221c <W25Q128_OSPI_Write+0x56>
      current_size = Size;
20002218:	683b      	ldr	r3, [r7, #0]
2000221a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
2000221c:	687b      	ldr	r3, [r7, #4]
2000221e:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
20002220:	687a      	ldr	r2, [r7, #4]
20002222:	683b      	ldr	r3, [r7, #0]
20002224:	4413      	add	r3, r2
20002226:	663b      	str	r3, [r7, #96]	@ 0x60

  data_addr = (uint32_t)pData;
20002228:	68bb      	ldr	r3, [r7, #8]
2000222a:	667b      	str	r3, [r7, #100]	@ 0x64
  /* Perform the write page by page */
  do
  {
	/* Initialize the program command */
	/* Common Commands*/
    ospi_command_default_init(&sCommand);
2000222c:	f107 0310 	add.w	r3, r7, #16
20002230:	4618      	mov	r0, r3
20002232:	f7ff fd53 	bl	20001cdc <ospi_command_default_init>
	/* Instruction */
	sCommand.Instruction 				= W25Q_PAGE_PROGRAM_QUAD_INP_CMD;			/* What We Do? */
20002236:	2332      	movs	r3, #50	@ 0x32
20002238:	61bb      	str	r3, [r7, #24]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
2000223a:	f44f 7380 	mov.w	r3, #256	@ 0x100
2000223e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.Address					= current_addr;								/* Byte Address */
20002240:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
20002242:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
20002244:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
20002248:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
2000224a:	2300      	movs	r3, #0
2000224c:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.NbData            			= current_size;								/* Bytes Send With Data */
2000224e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
20002250:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (current_size == 0) {
20002252:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
20002254:	2b00      	cmp	r3, #0
20002256:	d101      	bne.n	2000225c <W25Q128_OSPI_Write+0x96>
        return HAL_OK;
20002258:	2300      	movs	r3, #0
2000225a:	e042      	b.n	200022e2 <W25Q128_OSPI_Write+0x11c>
    }

    /* Enable write operations */
    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK)
2000225c:	68f8      	ldr	r0, [r7, #12]
2000225e:	f7ff fe7b 	bl	20001f58 <W25Q128_OSPI_WriteEnable>
20002262:	4603      	mov	r3, r0
20002264:	2b00      	cmp	r3, #0
20002266:	d001      	beq.n	2000226c <W25Q128_OSPI_Write+0xa6>
    {
      return HAL_ERROR;
20002268:	2301      	movs	r3, #1
2000226a:	e03a      	b.n	200022e2 <W25Q128_OSPI_Write+0x11c>
    }

    /* Configure the command */
    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
2000226c:	f107 0310 	add.w	r3, r7, #16
20002270:	f241 3288 	movw	r2, #5000	@ 0x1388
20002274:	4619      	mov	r1, r3
20002276:	68f8      	ldr	r0, [r7, #12]
20002278:	f008 f82e 	bl	2000a2d8 <HAL_OSPI_Command>
2000227c:	4603      	mov	r3, r0
2000227e:	2b00      	cmp	r3, #0
20002280:	d001      	beq.n	20002286 <W25Q128_OSPI_Write+0xc0>
    {
      return HAL_ERROR;
20002282:	2301      	movs	r3, #1
20002284:	e02d      	b.n	200022e2 <W25Q128_OSPI_Write+0x11c>
    }

    /* Transmission of the data */
    if (HAL_OSPI_Transmit(hospi, (uint8_t*)data_addr, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20002286:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20002288:	f241 3288 	movw	r2, #5000	@ 0x1388
2000228c:	4619      	mov	r1, r3
2000228e:	68f8      	ldr	r0, [r7, #12]
20002290:	f008 f99e 	bl	2000a5d0 <HAL_OSPI_Transmit>
20002294:	4603      	mov	r3, r0
20002296:	2b00      	cmp	r3, #0
20002298:	d001      	beq.n	2000229e <W25Q128_OSPI_Write+0xd8>
    {
      return HAL_ERROR;
2000229a:	2301      	movs	r3, #1
2000229c:	e021      	b.n	200022e2 <W25Q128_OSPI_Write+0x11c>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK)
2000229e:	68f8      	ldr	r0, [r7, #12]
200022a0:	f7ff feb8 	bl	20002014 <W25Q128_OSPI_AutoPollingMemReady>
200022a4:	4603      	mov	r3, r0
200022a6:	2b00      	cmp	r3, #0
200022a8:	d001      	beq.n	200022ae <W25Q128_OSPI_Write+0xe8>
    {
      return HAL_ERROR;
200022aa:	2301      	movs	r3, #1
200022ac:	e019      	b.n	200022e2 <W25Q128_OSPI_Write+0x11c>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
200022ae:	6eba      	ldr	r2, [r7, #104]	@ 0x68
200022b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
200022b2:	4413      	add	r3, r2
200022b4:	66bb      	str	r3, [r7, #104]	@ 0x68
    data_addr += current_size;
200022b6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
200022b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
200022ba:	4413      	add	r3, r2
200022bc:	667b      	str	r3, [r7, #100]	@ 0x64
    current_size = ((current_addr + W25Q_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : W25Q_PAGE_SIZE;
200022be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200022c0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
200022c4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
200022c6:	429a      	cmp	r2, r3
200022c8:	d203      	bcs.n	200022d2 <W25Q128_OSPI_Write+0x10c>
200022ca:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
200022cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200022ce:	1ad3      	subs	r3, r2, r3
200022d0:	e001      	b.n	200022d6 <W25Q128_OSPI_Write+0x110>
200022d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
200022d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr <= end_addr);
200022d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
200022da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
200022dc:	429a      	cmp	r2, r3
200022de:	d9a5      	bls.n	2000222c <W25Q128_OSPI_Write+0x66>

  return HAL_OK;
200022e0:	2300      	movs	r3, #0
}
200022e2:	4618      	mov	r0, r3
200022e4:	3770      	adds	r7, #112	@ 0x70
200022e6:	46bd      	mov	sp, r7
200022e8:	bd80      	pop	{r7, pc}

200022ea <W25Q128_OSPI_Read>:

/* Read Function */
HAL_StatusTypeDef W25Q128_OSPI_Read(OSPI_HandleTypeDef* hospi,uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
200022ea:	b580      	push	{r7, lr}
200022ec:	b098      	sub	sp, #96	@ 0x60
200022ee:	af00      	add	r7, sp, #0
200022f0:	60f8      	str	r0, [r7, #12]
200022f2:	60b9      	str	r1, [r7, #8]
200022f4:	607a      	str	r2, [r7, #4]
200022f6:	603b      	str	r3, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand={0};
200022f8:	f107 0310 	add.w	r3, r7, #16
200022fc:	2250      	movs	r2, #80	@ 0x50
200022fe:	2100      	movs	r1, #0
20002300:	4618      	mov	r0, r3
20002302:	f015 fee8 	bl	200180d6 <memset>
  /* Initialize the read command */
  /* Common Commands*/
  ospi_command_default_init(&sCommand);
20002306:	f107 0310 	add.w	r3, r7, #16
2000230a:	4618      	mov	r0, r3
2000230c:	f7ff fce6 	bl	20001cdc <ospi_command_default_init>
  /* Instruction */
  sCommand.Instruction 				= W25Q_FAST_READ_QUAD_IO_CMD;				/* What We Do? */
20002310:	23eb      	movs	r3, #235	@ 0xeb
20002312:	61bb      	str	r3, [r7, #24]
  /* Address */
  sCommand.AddressMode       		= HAL_OSPI_ADDRESS_4_LINES;					/* Define Address Lines: Address On Four Line */
20002314:	f44f 7340 	mov.w	r3, #768	@ 0x300
20002318:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.Address					= ReadAddr;									/* Byte Address */
2000231a:	687b      	ldr	r3, [r7, #4]
2000231c:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Data */
  sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
2000231e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
20002322:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DummyCycles       		= W25Q_DUMMY_CYCLES_READ_QUAD;										/* Bytes Send With No Data */
20002324:	2306      	movs	r3, #6
20002326:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData            		= Size;										/* Bytes Send With Data */
20002328:	683b      	ldr	r3, [r7, #0]
2000232a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
2000232c:	f107 0310 	add.w	r3, r7, #16
20002330:	f241 3288 	movw	r2, #5000	@ 0x1388
20002334:	4619      	mov	r1, r3
20002336:	68f8      	ldr	r0, [r7, #12]
20002338:	f007 ffce 	bl	2000a2d8 <HAL_OSPI_Command>
2000233c:	4603      	mov	r3, r0
2000233e:	2b00      	cmp	r3, #0
20002340:	d001      	beq.n	20002346 <W25Q128_OSPI_Read+0x5c>
  {
    return HAL_ERROR;
20002342:	2301      	movs	r3, #1
20002344:	e00b      	b.n	2000235e <W25Q128_OSPI_Read+0x74>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(hospi, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20002346:	f241 3288 	movw	r2, #5000	@ 0x1388
2000234a:	68b9      	ldr	r1, [r7, #8]
2000234c:	68f8      	ldr	r0, [r7, #12]
2000234e:	f008 f9b2 	bl	2000a6b6 <HAL_OSPI_Receive>
20002352:	4603      	mov	r3, r0
20002354:	2b00      	cmp	r3, #0
20002356:	d001      	beq.n	2000235c <W25Q128_OSPI_Read+0x72>
  {
    return HAL_ERROR;
20002358:	2301      	movs	r3, #1
2000235a:	e000      	b.n	2000235e <W25Q128_OSPI_Read+0x74>
  }

  return HAL_OK;
2000235c:	2300      	movs	r3, #0
}
2000235e:	4618      	mov	r0, r3
20002360:	3760      	adds	r7, #96	@ 0x60
20002362:	46bd      	mov	sp, r7
20002364:	bd80      	pop	{r7, pc}

20002366 <W25Q128_OSPI_EnableMemoryMappedMode>:

/* Memory Map Enable Function */
HAL_StatusTypeDef W25Q128_OSPI_EnableMemoryMappedMode(OSPI_HandleTypeDef* hospi)
{
20002366:	b580      	push	{r7, lr}
20002368:	b098      	sub	sp, #96	@ 0x60
2000236a:	af00      	add	r7, sp, #0
2000236c:	6078      	str	r0, [r7, #4]

    OSPI_RegularCmdTypeDef sCommand={0};
2000236e:	f107 0310 	add.w	r3, r7, #16
20002372:	2250      	movs	r2, #80	@ 0x50
20002374:	2100      	movs	r1, #0
20002376:	4618      	mov	r0, r3
20002378:	f015 fead 	bl	200180d6 <memset>
    OSPI_MemoryMappedTypeDef sMemMappedCfg={0};
2000237c:	f107 0308 	add.w	r3, r7, #8
20002380:	2200      	movs	r2, #0
20002382:	601a      	str	r2, [r3, #0]
20002384:	605a      	str	r2, [r3, #4]

    /* Enable Memory-Mapped mode-------------------------------------------------- */
	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_READ_CFG; 				/* Read Configuration (Memory-Mapped Mode) */
20002386:	2301      	movs	r3, #1
20002388:	613b      	str	r3, [r7, #16]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
2000238a:	2300      	movs	r3, #0
2000238c:	617b      	str	r3, [r7, #20]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
2000238e:	2300      	movs	r3, #0
20002390:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
20002392:	2300      	movs	r3, #0
20002394:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
20002396:	2300      	movs	r3, #0
20002398:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
2000239a:	2300      	movs	r3, #0
2000239c:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
2000239e:	2300      	movs	r3, #0
200023a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
200023a2:	2300      	movs	r3, #0
200023a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
200023a6:	2300      	movs	r3, #0
200023a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
200023aa:	2300      	movs	r3, #0
200023ac:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
200023ae:	2300      	movs	r3, #0
200023b0:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
200023b2:	2301      	movs	r3, #1
200023b4:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
200023b6:	2300      	movs	r3, #0
200023b8:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
200023ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
200023be:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Instruction */
    sCommand.Instruction 			= W25Q_FAST_READ_QUAD_IO_CMD;				/* What We Do? */
200023c0:	23eb      	movs	r3, #235	@ 0xeb
200023c2:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_4_LINES;					/* Define Address Lines: Address On Four Lines */
200023c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
200023c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
200023ca:	2300      	movs	r3, #0
200023cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
200023ce:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
200023d2:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= W25Q_DUMMY_CYCLES_READ_QUAD;				/* Bytes Send With No Data */
200023d4:	2306      	movs	r3, #6
200023d6:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
200023d8:	2300      	movs	r3, #0
200023da:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200023dc:	f107 0310 	add.w	r3, r7, #16
200023e0:	f241 3288 	movw	r2, #5000	@ 0x1388
200023e4:	4619      	mov	r1, r3
200023e6:	6878      	ldr	r0, [r7, #4]
200023e8:	f007 ff76 	bl	2000a2d8 <HAL_OSPI_Command>
200023ec:	4603      	mov	r3, r0
200023ee:	2b00      	cmp	r3, #0
200023f0:	d001      	beq.n	200023f6 <W25Q128_OSPI_EnableMemoryMappedMode+0x90>
        return HAL_ERROR;
200023f2:	2301      	movs	r3, #1
200023f4:	e045      	b.n	20002482 <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    /* Initialize the program command */
	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_WRITE_CFG; 				/* Write Configuration (Memory-Mapped Mode)) */
200023f6:	2302      	movs	r3, #2
200023f8:	613b      	str	r3, [r7, #16]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
200023fa:	2300      	movs	r3, #0
200023fc:	617b      	str	r3, [r7, #20]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
200023fe:	2300      	movs	r3, #0
20002400:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
20002402:	2300      	movs	r3, #0
20002404:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
20002406:	2300      	movs	r3, #0
20002408:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
2000240a:	2300      	movs	r3, #0
2000240c:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
2000240e:	2300      	movs	r3, #0
20002410:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
20002412:	2300      	movs	r3, #0
20002414:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
20002416:	2300      	movs	r3, #0
20002418:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
2000241a:	2300      	movs	r3, #0
2000241c:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
2000241e:	2300      	movs	r3, #0
20002420:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
20002422:	2301      	movs	r3, #1
20002424:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
20002426:	2300      	movs	r3, #0
20002428:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
2000242a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
2000242e:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Instruction */
    sCommand.Instruction 			= W25Q_PAGE_PROGRAM_QUAD_INP_CMD;			/* What We Do? */
20002430:	2332      	movs	r3, #50	@ 0x32
20002432:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
20002434:	f44f 7380 	mov.w	r3, #256	@ 0x100
20002438:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
2000243a:	2300      	movs	r3, #0
2000243c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
2000243e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
20002442:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
20002444:	2300      	movs	r3, #0
20002446:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
20002448:	2300      	movs	r3, #0
2000244a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
2000244c:	f107 0310 	add.w	r3, r7, #16
20002450:	f241 3288 	movw	r2, #5000	@ 0x1388
20002454:	4619      	mov	r1, r3
20002456:	6878      	ldr	r0, [r7, #4]
20002458:	f007 ff3e 	bl	2000a2d8 <HAL_OSPI_Command>
2000245c:	4603      	mov	r3, r0
2000245e:	2b00      	cmp	r3, #0
20002460:	d001      	beq.n	20002466 <W25Q128_OSPI_EnableMemoryMappedMode+0x100>
        return HAL_ERROR;
20002462:	2301      	movs	r3, #1
20002464:	e00d      	b.n	20002482 <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    /* Initialize Memory Mapped Command */
    sMemMappedCfg.TimeOutActivation 	= HAL_OSPI_TIMEOUT_COUNTER_DISABLE;		/* Timeout counter disabled, nCS remains active */
20002466:	2300      	movs	r3, #0
20002468:	60bb      	str	r3, [r7, #8]

    if (HAL_OSPI_MemoryMapped(hospi, &sMemMappedCfg) != HAL_OK) {
2000246a:	f107 0308 	add.w	r3, r7, #8
2000246e:	4619      	mov	r1, r3
20002470:	6878      	ldr	r0, [r7, #4]
20002472:	f008 fe03 	bl	2000b07c <HAL_OSPI_MemoryMapped>
20002476:	4603      	mov	r3, r0
20002478:	2b00      	cmp	r3, #0
2000247a:	d001      	beq.n	20002480 <W25Q128_OSPI_EnableMemoryMappedMode+0x11a>
        return HAL_ERROR;
2000247c:	2301      	movs	r3, #1
2000247e:	e000      	b.n	20002482 <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    return HAL_OK;
20002480:	2300      	movs	r3, #0
}
20002482:	4618      	mov	r0, r3
20002484:	3760      	adds	r7, #96	@ 0x60
20002486:	46bd      	mov	sp, r7
20002488:	bd80      	pop	{r7, pc}

2000248a <W25Q128_IsBusy>:

/* Check Chip is Busy Function */
HAL_StatusTypeDef W25Q128_IsBusy(OSPI_HandleTypeDef* hospi)
{
2000248a:	b580      	push	{r7, lr}
2000248c:	b084      	sub	sp, #16
2000248e:	af00      	add	r7, sp, #0
20002490:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef state;
	uint8_t status_rgister = {0};
20002492:	2300      	movs	r3, #0
20002494:	73bb      	strb	r3, [r7, #14]

	state = W25Q128_Read_Status_Registers(hospi, &status_rgister, 1);
20002496:	f107 030e 	add.w	r3, r7, #14
2000249a:	2201      	movs	r2, #1
2000249c:	4619      	mov	r1, r3
2000249e:	6878      	ldr	r0, [r7, #4]
200024a0:	f000 f816 	bl	200024d0 <W25Q128_Read_Status_Registers>
200024a4:	4603      	mov	r3, r0
200024a6:	73fb      	strb	r3, [r7, #15]
	if (state != HAL_OK)
200024a8:	7bfb      	ldrb	r3, [r7, #15]
200024aa:	2b00      	cmp	r3, #0
200024ac:	d001      	beq.n	200024b2 <W25Q128_IsBusy+0x28>
		return state;
200024ae:	7bfb      	ldrb	r3, [r7, #15]
200024b0:	e00a      	b.n	200024c8 <W25Q128_IsBusy+0x3e>

	status_rgister = status_rgister & 0b1;
200024b2:	7bbb      	ldrb	r3, [r7, #14]
200024b4:	f003 0301 	and.w	r3, r3, #1
200024b8:	b2db      	uxtb	r3, r3
200024ba:	73bb      	strb	r3, [r7, #14]

	return status_rgister ? HAL_ERROR : HAL_OK;
200024bc:	7bbb      	ldrb	r3, [r7, #14]
200024be:	2b00      	cmp	r3, #0
200024c0:	bf14      	ite	ne
200024c2:	2301      	movne	r3, #1
200024c4:	2300      	moveq	r3, #0
200024c6:	b2db      	uxtb	r3, r3
}
200024c8:	4618      	mov	r0, r3
200024ca:	3710      	adds	r7, #16
200024cc:	46bd      	mov	sp, r7
200024ce:	bd80      	pop	{r7, pc}

200024d0 <W25Q128_Read_Status_Registers>:

/* Read Status Registers Function */
HAL_StatusTypeDef W25Q128_Read_Status_Registers(OSPI_HandleTypeDef* hospi, uint8_t* register_data, uint8_t register_num)
{
200024d0:	b580      	push	{r7, lr}
200024d2:	b098      	sub	sp, #96	@ 0x60
200024d4:	af00      	add	r7, sp, #0
200024d6:	60f8      	str	r0, [r7, #12]
200024d8:	60b9      	str	r1, [r7, #8]
200024da:	4613      	mov	r3, r2
200024dc:	71fb      	strb	r3, [r7, #7]
	OSPI_RegularCmdTypeDef sCommand={0};
200024de:	f107 0310 	add.w	r3, r7, #16
200024e2:	2250      	movs	r2, #80	@ 0x50
200024e4:	2100      	movs	r1, #0
200024e6:	4618      	mov	r0, r3
200024e8:	f015 fdf5 	bl	200180d6 <memset>

	/* Common Commands*/
    ospi_command_default_init(&sCommand);
200024ec:	f107 0310 	add.w	r3, r7, #16
200024f0:	4618      	mov	r0, r3
200024f2:	f7ff fbf3 	bl	20001cdc <ospi_command_default_init>
    /* Instruction */
    sCommand.Instruction 			= 0;										/* What We Do? */
200024f6:	2300      	movs	r3, #0
200024f8:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
200024fa:	2300      	movs	r3, #0
200024fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
200024fe:	2300      	movs	r3, #0
20002500:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
20002502:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20002506:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
20002508:	2300      	movs	r3, #0
2000250a:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 1;										/* Bytes Send With Data */
2000250c:	2301      	movs	r3, #1
2000250e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (register_num == 1)
20002510:	79fb      	ldrb	r3, [r7, #7]
20002512:	2b01      	cmp	r3, #1
20002514:	d102      	bne.n	2000251c <W25Q128_Read_Status_Registers+0x4c>
		sCommand.Instruction = W25Q_READ_SR1_CMD;
20002516:	2305      	movs	r3, #5
20002518:	61bb      	str	r3, [r7, #24]
2000251a:	e00d      	b.n	20002538 <W25Q128_Read_Status_Registers+0x68>
	else if (register_num == 2)
2000251c:	79fb      	ldrb	r3, [r7, #7]
2000251e:	2b02      	cmp	r3, #2
20002520:	d102      	bne.n	20002528 <W25Q128_Read_Status_Registers+0x58>
		sCommand.Instruction = W25Q_READ_SR2_CMD;
20002522:	2335      	movs	r3, #53	@ 0x35
20002524:	61bb      	str	r3, [r7, #24]
20002526:	e007      	b.n	20002538 <W25Q128_Read_Status_Registers+0x68>
	else if (register_num == 3)
20002528:	79fb      	ldrb	r3, [r7, #7]
2000252a:	2b03      	cmp	r3, #3
2000252c:	d102      	bne.n	20002534 <W25Q128_Read_Status_Registers+0x64>
		sCommand.Instruction = W25Q_READ_SR3_CMD;
2000252e:	2315      	movs	r3, #21
20002530:	61bb      	str	r3, [r7, #24]
20002532:	e001      	b.n	20002538 <W25Q128_Read_Status_Registers+0x68>
	else
		return HAL_ERROR;
20002534:	2301      	movs	r3, #1
20002536:	e018      	b.n	2000256a <W25Q128_Read_Status_Registers+0x9a>

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20002538:	f107 0310 	add.w	r3, r7, #16
2000253c:	f241 3288 	movw	r2, #5000	@ 0x1388
20002540:	4619      	mov	r1, r3
20002542:	68f8      	ldr	r0, [r7, #12]
20002544:	f007 fec8 	bl	2000a2d8 <HAL_OSPI_Command>
20002548:	4603      	mov	r3, r0
2000254a:	2b00      	cmp	r3, #0
2000254c:	d001      	beq.n	20002552 <W25Q128_Read_Status_Registers+0x82>
    {
        return HAL_ERROR;
2000254e:	2301      	movs	r3, #1
20002550:	e00b      	b.n	2000256a <W25Q128_Read_Status_Registers+0x9a>
    }

    if (HAL_OSPI_Receive(hospi, register_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20002552:	f241 3288 	movw	r2, #5000	@ 0x1388
20002556:	68b9      	ldr	r1, [r7, #8]
20002558:	68f8      	ldr	r0, [r7, #12]
2000255a:	f008 f8ac 	bl	2000a6b6 <HAL_OSPI_Receive>
2000255e:	4603      	mov	r3, r0
20002560:	2b00      	cmp	r3, #0
20002562:	d001      	beq.n	20002568 <W25Q128_Read_Status_Registers+0x98>
    {
        return HAL_ERROR;
20002564:	2301      	movs	r3, #1
20002566:	e000      	b.n	2000256a <W25Q128_Read_Status_Registers+0x9a>
    }

	return HAL_OK;
20002568:	2300      	movs	r3, #0
}
2000256a:	4618      	mov	r0, r3
2000256c:	3760      	adds	r7, #96	@ 0x60
2000256e:	46bd      	mov	sp, r7
20002570:	bd80      	pop	{r7, pc}

20002572 <W25Q128_Write_Status_Registers>:

/* Write Status Registers Function */
HAL_StatusTypeDef W25Q128_Write_Status_Registers(OSPI_HandleTypeDef* hospi, uint8_t reg_data, uint8_t reg_num)
{
20002572:	b580      	push	{r7, lr}
20002574:	b096      	sub	sp, #88	@ 0x58
20002576:	af00      	add	r7, sp, #0
20002578:	6078      	str	r0, [r7, #4]
2000257a:	460b      	mov	r3, r1
2000257c:	70fb      	strb	r3, [r7, #3]
2000257e:	4613      	mov	r3, r2
20002580:	70bb      	strb	r3, [r7, #2]
	OSPI_RegularCmdTypeDef sCommand;

	/* Common Commands*/
    ospi_command_default_init(&sCommand);
20002582:	f107 0308 	add.w	r3, r7, #8
20002586:	4618      	mov	r0, r3
20002588:	f7ff fba8 	bl	20001cdc <ospi_command_default_init>
    /* Instruction */
    sCommand.Instruction 			= W25Q_WRITE_DISABLE_CMD;					/* What We Do? */
2000258c:	2304      	movs	r3, #4
2000258e:	613b      	str	r3, [r7, #16]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
20002590:	2300      	movs	r3, #0
20002592:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Address				= 0;										/* Byte Address */
20002594:	2300      	movs	r3, #0
20002596:	623b      	str	r3, [r7, #32]
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
20002598:	2300      	movs	r3, #0
2000259a:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
2000259c:	2300      	movs	r3, #0
2000259e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
200025a0:	2300      	movs	r3, #0
200025a2:	647b      	str	r3, [r7, #68]	@ 0x44

	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200025a4:	f107 0308 	add.w	r3, r7, #8
200025a8:	f241 3288 	movw	r2, #5000	@ 0x1388
200025ac:	4619      	mov	r1, r3
200025ae:	6878      	ldr	r0, [r7, #4]
200025b0:	f007 fe92 	bl	2000a2d8 <HAL_OSPI_Command>
200025b4:	4603      	mov	r3, r0
200025b6:	2b00      	cmp	r3, #0
200025b8:	d001      	beq.n	200025be <W25Q128_Write_Status_Registers+0x4c>
		return HAL_ERROR;
200025ba:	2301      	movs	r3, #1
200025bc:	e061      	b.n	20002682 <W25Q128_Write_Status_Registers+0x110>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
200025be:	6878      	ldr	r0, [r7, #4]
200025c0:	f7ff fd28 	bl	20002014 <W25Q128_OSPI_AutoPollingMemReady>
200025c4:	4603      	mov	r3, r0
200025c6:	2b00      	cmp	r3, #0
200025c8:	d001      	beq.n	200025ce <W25Q128_Write_Status_Registers+0x5c>
        return HAL_ERROR;
200025ca:	2301      	movs	r3, #1
200025cc:	e059      	b.n	20002682 <W25Q128_Write_Status_Registers+0x110>
    }

	sCommand.Instruction 			= W25Q_ENABLE_VOLATILE_SR_CMD;				/* What We Do? */
200025ce:	2350      	movs	r3, #80	@ 0x50
200025d0:	613b      	str	r3, [r7, #16]
	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
200025d2:	f107 0308 	add.w	r3, r7, #8
200025d6:	f241 3288 	movw	r2, #5000	@ 0x1388
200025da:	4619      	mov	r1, r3
200025dc:	6878      	ldr	r0, [r7, #4]
200025de:	f007 fe7b 	bl	2000a2d8 <HAL_OSPI_Command>
200025e2:	4603      	mov	r3, r0
200025e4:	2b00      	cmp	r3, #0
200025e6:	d001      	beq.n	200025ec <W25Q128_Write_Status_Registers+0x7a>
		return HAL_ERROR;
200025e8:	2301      	movs	r3, #1
200025ea:	e04a      	b.n	20002682 <W25Q128_Write_Status_Registers+0x110>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
200025ec:	6878      	ldr	r0, [r7, #4]
200025ee:	f7ff fd11 	bl	20002014 <W25Q128_OSPI_AutoPollingMemReady>
200025f2:	4603      	mov	r3, r0
200025f4:	2b00      	cmp	r3, #0
200025f6:	d001      	beq.n	200025fc <W25Q128_Write_Status_Registers+0x8a>
        return HAL_ERROR;
200025f8:	2301      	movs	r3, #1
200025fa:	e042      	b.n	20002682 <W25Q128_Write_Status_Registers+0x110>
    }

	if (reg_num == 1)
200025fc:	78bb      	ldrb	r3, [r7, #2]
200025fe:	2b01      	cmp	r3, #1
20002600:	d102      	bne.n	20002608 <W25Q128_Write_Status_Registers+0x96>
		sCommand.Instruction = W25Q_WRITE_SR1_CMD;
20002602:	2301      	movs	r3, #1
20002604:	613b      	str	r3, [r7, #16]
20002606:	e00d      	b.n	20002624 <W25Q128_Write_Status_Registers+0xb2>
	else if (reg_num == 2)
20002608:	78bb      	ldrb	r3, [r7, #2]
2000260a:	2b02      	cmp	r3, #2
2000260c:	d102      	bne.n	20002614 <W25Q128_Write_Status_Registers+0xa2>
		sCommand.Instruction = W25Q_WRITE_SR2_CMD;
2000260e:	2331      	movs	r3, #49	@ 0x31
20002610:	613b      	str	r3, [r7, #16]
20002612:	e007      	b.n	20002624 <W25Q128_Write_Status_Registers+0xb2>
	else if (reg_num == 3)
20002614:	78bb      	ldrb	r3, [r7, #2]
20002616:	2b03      	cmp	r3, #3
20002618:	d102      	bne.n	20002620 <W25Q128_Write_Status_Registers+0xae>
		sCommand.Instruction = W25Q_WRITE_SR3_CMD;
2000261a:	2311      	movs	r3, #17
2000261c:	613b      	str	r3, [r7, #16]
2000261e:	e001      	b.n	20002624 <W25Q128_Write_Status_Registers+0xb2>
	else
		return HAL_ERROR;
20002620:	2301      	movs	r3, #1
20002622:	e02e      	b.n	20002682 <W25Q128_Write_Status_Registers+0x110>

	sCommand.DataMode          		= HAL_OSPI_DATA_1_LINE;
20002624:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20002628:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.NbData            		= 1;
2000262a:	2301      	movs	r3, #1
2000262c:	647b      	str	r3, [r7, #68]	@ 0x44

	if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
2000262e:	6878      	ldr	r0, [r7, #4]
20002630:	f7ff fc92 	bl	20001f58 <W25Q128_OSPI_WriteEnable>
20002634:	4603      	mov	r3, r0
20002636:	2b00      	cmp	r3, #0
20002638:	d001      	beq.n	2000263e <W25Q128_Write_Status_Registers+0xcc>
		return HAL_ERROR;
2000263a:	2301      	movs	r3, #1
2000263c:	e021      	b.n	20002682 <W25Q128_Write_Status_Registers+0x110>
	}

	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
2000263e:	f107 0308 	add.w	r3, r7, #8
20002642:	f241 3288 	movw	r2, #5000	@ 0x1388
20002646:	4619      	mov	r1, r3
20002648:	6878      	ldr	r0, [r7, #4]
2000264a:	f007 fe45 	bl	2000a2d8 <HAL_OSPI_Command>
2000264e:	4603      	mov	r3, r0
20002650:	2b00      	cmp	r3, #0
20002652:	d001      	beq.n	20002658 <W25Q128_Write_Status_Registers+0xe6>
		return HAL_ERROR;
20002654:	2301      	movs	r3, #1
20002656:	e014      	b.n	20002682 <W25Q128_Write_Status_Registers+0x110>
	}
	if (HAL_OSPI_Transmit(hospi, &reg_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
20002658:	1cfb      	adds	r3, r7, #3
2000265a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000265e:	4619      	mov	r1, r3
20002660:	6878      	ldr	r0, [r7, #4]
20002662:	f007 ffb5 	bl	2000a5d0 <HAL_OSPI_Transmit>
20002666:	4603      	mov	r3, r0
20002668:	2b00      	cmp	r3, #0
2000266a:	d001      	beq.n	20002670 <W25Q128_Write_Status_Registers+0xfe>
		return HAL_ERROR;
2000266c:	2301      	movs	r3, #1
2000266e:	e008      	b.n	20002682 <W25Q128_Write_Status_Registers+0x110>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
20002670:	6878      	ldr	r0, [r7, #4]
20002672:	f7ff fccf 	bl	20002014 <W25Q128_OSPI_AutoPollingMemReady>
20002676:	4603      	mov	r3, r0
20002678:	2b00      	cmp	r3, #0
2000267a:	d001      	beq.n	20002680 <W25Q128_Write_Status_Registers+0x10e>
        return HAL_ERROR;
2000267c:	2301      	movs	r3, #1
2000267e:	e000      	b.n	20002682 <W25Q128_Write_Status_Registers+0x110>
    }

	return HAL_OK;
20002680:	2300      	movs	r3, #0
}
20002682:	4618      	mov	r0, r3
20002684:	3758      	adds	r7, #88	@ 0x58
20002686:	46bd      	mov	sp, r7
20002688:	bd80      	pop	{r7, pc}
	...

2000268c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
2000268c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 200026c4 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
20002690:	f7ff f902 	bl	20001898 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
20002694:	2100      	movs	r1, #0
  b	LoopCopyDataInit
20002696:	e003      	b.n	200026a0 <LoopCopyDataInit>

20002698 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
20002698:	4b0b      	ldr	r3, [pc, #44]	@ (200026c8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
2000269a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
2000269c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
2000269e:	3104      	adds	r1, #4

200026a0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
200026a0:	480a      	ldr	r0, [pc, #40]	@ (200026cc <LoopForever+0xa>)
	ldr	r3, =_edata
200026a2:	4b0b      	ldr	r3, [pc, #44]	@ (200026d0 <LoopForever+0xe>)
	adds	r2, r0, r1
200026a4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
200026a6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
200026a8:	d3f6      	bcc.n	20002698 <CopyDataInit>
	ldr	r2, =_sbss
200026aa:	4a0a      	ldr	r2, [pc, #40]	@ (200026d4 <LoopForever+0x12>)
	b	LoopFillZerobss
200026ac:	e002      	b.n	200026b4 <LoopFillZerobss>

200026ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
200026ae:	2300      	movs	r3, #0
	str	r3, [r2], #4
200026b0:	f842 3b04 	str.w	r3, [r2], #4

200026b4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
200026b4:	4b08      	ldr	r3, [pc, #32]	@ (200026d8 <LoopForever+0x16>)
	cmp	r2, r3
200026b6:	429a      	cmp	r2, r3
	bcc	FillZerobss
200026b8:	d3f9      	bcc.n	200026ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
200026ba:	f015 fdbf 	bl	2001823c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
200026be:	f7fe fd76 	bl	200011ae <main>

200026c2 <LoopForever>:

LoopForever:
    b LoopForever
200026c2:	e7fe      	b.n	200026c2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
200026c4:	200c0004 	.word	0x200c0004
	ldr	r3, =_sidata
200026c8:	20000448 	.word	0x20000448
	ldr	r0, =_sdata
200026cc:	20000448 	.word	0x20000448
	ldr	r3, =_edata
200026d0:	200004e0 	.word	0x200004e0
	ldr	r2, =_sbss
200026d4:	200004e0 	.word	0x200004e0
	ldr	r3, = _ebss
200026d8:	20000814 	.word	0x20000814

200026dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
200026dc:	e7fe      	b.n	200026dc <ADC1_IRQHandler>
	...

200026e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
200026e0:	b580      	push	{r7, lr}
200026e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
200026e4:	4b12      	ldr	r3, [pc, #72]	@ (20002730 <HAL_Init+0x50>)
200026e6:	681b      	ldr	r3, [r3, #0]
200026e8:	4a11      	ldr	r2, [pc, #68]	@ (20002730 <HAL_Init+0x50>)
200026ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
200026ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
200026f0:	2003      	movs	r0, #3
200026f2:	f000 fcf5 	bl	200030e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
200026f6:	f00c fe23 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
200026fa:	4602      	mov	r2, r0
200026fc:	4b0d      	ldr	r3, [pc, #52]	@ (20002734 <HAL_Init+0x54>)
200026fe:	6a1b      	ldr	r3, [r3, #32]
20002700:	f003 030f 	and.w	r3, r3, #15
20002704:	490c      	ldr	r1, [pc, #48]	@ (20002738 <HAL_Init+0x58>)
20002706:	5ccb      	ldrb	r3, [r1, r3]
20002708:	fa22 f303 	lsr.w	r3, r2, r3
2000270c:	4a0b      	ldr	r2, [pc, #44]	@ (2000273c <HAL_Init+0x5c>)
2000270e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
20002710:	2004      	movs	r0, #4
20002712:	f000 fda5 	bl	20003260 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
20002716:	200f      	movs	r0, #15
20002718:	f000 f860 	bl	200027dc <HAL_InitTick>
2000271c:	4603      	mov	r3, r0
2000271e:	2b00      	cmp	r3, #0
20002720:	d001      	beq.n	20002726 <HAL_Init+0x46>
  {
    return HAL_ERROR;
20002722:	2301      	movs	r3, #1
20002724:	e002      	b.n	2000272c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
20002726:	f7fe ff21 	bl	2000156c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
2000272a:	2300      	movs	r3, #0
}
2000272c:	4618      	mov	r0, r3
2000272e:	bd80      	pop	{r7, pc}
20002730:	40022000 	.word	0x40022000
20002734:	46020c00 	.word	0x46020c00
20002738:	200187a4 	.word	0x200187a4
2000273c:	2000045c 	.word	0x2000045c

20002740 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
20002740:	b580      	push	{r7, lr}
20002742:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
20002744:	4b18      	ldr	r3, [pc, #96]	@ (200027a8 <HAL_DeInit+0x68>)
20002746:	4a19      	ldr	r2, [pc, #100]	@ (200027ac <HAL_DeInit+0x6c>)
20002748:	675a      	str	r2, [r3, #116]	@ 0x74
2000274a:	4b17      	ldr	r3, [pc, #92]	@ (200027a8 <HAL_DeInit+0x68>)
2000274c:	4a18      	ldr	r2, [pc, #96]	@ (200027b0 <HAL_DeInit+0x70>)
2000274e:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
20002750:	4b15      	ldr	r3, [pc, #84]	@ (200027a8 <HAL_DeInit+0x68>)
20002752:	2200      	movs	r2, #0
20002754:	675a      	str	r2, [r3, #116]	@ 0x74
20002756:	4b14      	ldr	r3, [pc, #80]	@ (200027a8 <HAL_DeInit+0x68>)
20002758:	2200      	movs	r2, #0
2000275a:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
2000275c:	4b12      	ldr	r3, [pc, #72]	@ (200027a8 <HAL_DeInit+0x68>)
2000275e:	4a15      	ldr	r2, [pc, #84]	@ (200027b4 <HAL_DeInit+0x74>)
20002760:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
20002762:	4b11      	ldr	r3, [pc, #68]	@ (200027a8 <HAL_DeInit+0x68>)
20002764:	2200      	movs	r2, #0
20002766:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
20002768:	4b0f      	ldr	r3, [pc, #60]	@ (200027a8 <HAL_DeInit+0x68>)
2000276a:	4a13      	ldr	r2, [pc, #76]	@ (200027b8 <HAL_DeInit+0x78>)
2000276c:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
2000276e:	4b0e      	ldr	r3, [pc, #56]	@ (200027a8 <HAL_DeInit+0x68>)
20002770:	2200      	movs	r2, #0
20002772:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
20002774:	4b0c      	ldr	r3, [pc, #48]	@ (200027a8 <HAL_DeInit+0x68>)
20002776:	4a11      	ldr	r2, [pc, #68]	@ (200027bc <HAL_DeInit+0x7c>)
20002778:	665a      	str	r2, [r3, #100]	@ 0x64
2000277a:	4b0b      	ldr	r3, [pc, #44]	@ (200027a8 <HAL_DeInit+0x68>)
2000277c:	f240 1211 	movw	r2, #273	@ 0x111
20002780:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
20002782:	4b09      	ldr	r3, [pc, #36]	@ (200027a8 <HAL_DeInit+0x68>)
20002784:	2200      	movs	r2, #0
20002786:	665a      	str	r2, [r3, #100]	@ 0x64
20002788:	4b07      	ldr	r3, [pc, #28]	@ (200027a8 <HAL_DeInit+0x68>)
2000278a:	2200      	movs	r2, #0
2000278c:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
2000278e:	4b06      	ldr	r3, [pc, #24]	@ (200027a8 <HAL_DeInit+0x68>)
20002790:	f240 6261 	movw	r2, #1633	@ 0x661
20002794:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
20002796:	4b04      	ldr	r3, [pc, #16]	@ (200027a8 <HAL_DeInit+0x68>)
20002798:	2200      	movs	r2, #0
2000279a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
2000279c:	f000 f817 	bl	200027ce <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
200027a0:	2300      	movs	r3, #0
}
200027a2:	4618      	mov	r0, r3
200027a4:	bd80      	pop	{r7, pc}
200027a6:	bf00      	nop
200027a8:	46020c00 	.word	0x46020c00
200027ac:	027e403f 	.word	0x027e403f
200027b0:	00800222 	.word	0x00800222
200027b4:	00677800 	.word	0x00677800
200027b8:	0007100f 	.word	0x0007100f
200027bc:	19bf55ff 	.word	0x19bf55ff
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
200027c0:	b480      	push	{r7}
200027c2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
200027c4:	bf00      	nop
200027c6:	46bd      	mov	sp, r7
200027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
200027cc:	4770      	bx	lr

200027ce <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
200027ce:	b480      	push	{r7}
200027d0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
200027d2:	bf00      	nop
200027d4:	46bd      	mov	sp, r7
200027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
200027da:	4770      	bx	lr

200027dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
200027dc:	b580      	push	{r7, lr}
200027de:	b084      	sub	sp, #16
200027e0:	af00      	add	r7, sp, #0
200027e2:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
200027e4:	2300      	movs	r3, #0
200027e6:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
200027e8:	4b33      	ldr	r3, [pc, #204]	@ (200028b8 <HAL_InitTick+0xdc>)
200027ea:	781b      	ldrb	r3, [r3, #0]
200027ec:	2b00      	cmp	r3, #0
200027ee:	d101      	bne.n	200027f4 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
200027f0:	2301      	movs	r3, #1
200027f2:	e05c      	b.n	200028ae <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
200027f4:	4b31      	ldr	r3, [pc, #196]	@ (200028bc <HAL_InitTick+0xe0>)
200027f6:	681b      	ldr	r3, [r3, #0]
200027f8:	f003 0304 	and.w	r3, r3, #4
200027fc:	2b04      	cmp	r3, #4
200027fe:	d10c      	bne.n	2000281a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
20002800:	4b2f      	ldr	r3, [pc, #188]	@ (200028c0 <HAL_InitTick+0xe4>)
20002802:	681a      	ldr	r2, [r3, #0]
20002804:	4b2c      	ldr	r3, [pc, #176]	@ (200028b8 <HAL_InitTick+0xdc>)
20002806:	781b      	ldrb	r3, [r3, #0]
20002808:	4619      	mov	r1, r3
2000280a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
2000280e:	fbb3 f3f1 	udiv	r3, r3, r1
20002812:	fbb2 f3f3 	udiv	r3, r2, r3
20002816:	60fb      	str	r3, [r7, #12]
20002818:	e037      	b.n	2000288a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
2000281a:	f000 fd79 	bl	20003310 <HAL_SYSTICK_GetCLKSourceConfig>
2000281e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
20002820:	68bb      	ldr	r3, [r7, #8]
20002822:	2b02      	cmp	r3, #2
20002824:	d023      	beq.n	2000286e <HAL_InitTick+0x92>
20002826:	68bb      	ldr	r3, [r7, #8]
20002828:	2b02      	cmp	r3, #2
2000282a:	d82d      	bhi.n	20002888 <HAL_InitTick+0xac>
2000282c:	68bb      	ldr	r3, [r7, #8]
2000282e:	2b00      	cmp	r3, #0
20002830:	d003      	beq.n	2000283a <HAL_InitTick+0x5e>
20002832:	68bb      	ldr	r3, [r7, #8]
20002834:	2b01      	cmp	r3, #1
20002836:	d00d      	beq.n	20002854 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
20002838:	e026      	b.n	20002888 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
2000283a:	4b21      	ldr	r3, [pc, #132]	@ (200028c0 <HAL_InitTick+0xe4>)
2000283c:	681a      	ldr	r2, [r3, #0]
2000283e:	4b1e      	ldr	r3, [pc, #120]	@ (200028b8 <HAL_InitTick+0xdc>)
20002840:	781b      	ldrb	r3, [r3, #0]
20002842:	4619      	mov	r1, r3
20002844:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
20002848:	fbb3 f3f1 	udiv	r3, r3, r1
2000284c:	fbb2 f3f3 	udiv	r3, r2, r3
20002850:	60fb      	str	r3, [r7, #12]
        break;
20002852:	e01a      	b.n	2000288a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
20002854:	4b18      	ldr	r3, [pc, #96]	@ (200028b8 <HAL_InitTick+0xdc>)
20002856:	781b      	ldrb	r3, [r3, #0]
20002858:	461a      	mov	r2, r3
2000285a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
2000285e:	fbb3 f3f2 	udiv	r3, r3, r2
20002862:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
20002866:	fbb2 f3f3 	udiv	r3, r2, r3
2000286a:	60fb      	str	r3, [r7, #12]
        break;
2000286c:	e00d      	b.n	2000288a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
2000286e:	4b12      	ldr	r3, [pc, #72]	@ (200028b8 <HAL_InitTick+0xdc>)
20002870:	781b      	ldrb	r3, [r3, #0]
20002872:	461a      	mov	r2, r3
20002874:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20002878:	fbb3 f3f2 	udiv	r3, r3, r2
2000287c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
20002880:	fbb2 f3f3 	udiv	r3, r2, r3
20002884:	60fb      	str	r3, [r7, #12]
        break;
20002886:	e000      	b.n	2000288a <HAL_InitTick+0xae>
        break;
20002888:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
2000288a:	68f8      	ldr	r0, [r7, #12]
2000288c:	f000 fc6e 	bl	2000316c <HAL_SYSTICK_Config>
20002890:	4603      	mov	r3, r0
20002892:	2b00      	cmp	r3, #0
20002894:	d001      	beq.n	2000289a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
20002896:	2301      	movs	r3, #1
20002898:	e009      	b.n	200028ae <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
2000289a:	2200      	movs	r2, #0
2000289c:	6879      	ldr	r1, [r7, #4]
2000289e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
200028a2:	f000 fc28 	bl	200030f6 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
200028a6:	4a07      	ldr	r2, [pc, #28]	@ (200028c4 <HAL_InitTick+0xe8>)
200028a8:	687b      	ldr	r3, [r7, #4]
200028aa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
200028ac:	2300      	movs	r3, #0
}
200028ae:	4618      	mov	r0, r3
200028b0:	3710      	adds	r7, #16
200028b2:	46bd      	mov	sp, r7
200028b4:	bd80      	pop	{r7, pc}
200028b6:	bf00      	nop
200028b8:	20000464 	.word	0x20000464
200028bc:	e000e010 	.word	0xe000e010
200028c0:	2000045c 	.word	0x2000045c
200028c4:	20000460 	.word	0x20000460

200028c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
200028c8:	b480      	push	{r7}
200028ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
200028cc:	4b06      	ldr	r3, [pc, #24]	@ (200028e8 <HAL_IncTick+0x20>)
200028ce:	781b      	ldrb	r3, [r3, #0]
200028d0:	461a      	mov	r2, r3
200028d2:	4b06      	ldr	r3, [pc, #24]	@ (200028ec <HAL_IncTick+0x24>)
200028d4:	681b      	ldr	r3, [r3, #0]
200028d6:	4413      	add	r3, r2
200028d8:	4a04      	ldr	r2, [pc, #16]	@ (200028ec <HAL_IncTick+0x24>)
200028da:	6013      	str	r3, [r2, #0]
}
200028dc:	bf00      	nop
200028de:	46bd      	mov	sp, r7
200028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
200028e4:	4770      	bx	lr
200028e6:	bf00      	nop
200028e8:	20000464 	.word	0x20000464
200028ec:	200006c0 	.word	0x200006c0

200028f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
200028f0:	b480      	push	{r7}
200028f2:	af00      	add	r7, sp, #0
  return uwTick;
200028f4:	4b03      	ldr	r3, [pc, #12]	@ (20002904 <HAL_GetTick+0x14>)
200028f6:	681b      	ldr	r3, [r3, #0]
}
200028f8:	4618      	mov	r0, r3
200028fa:	46bd      	mov	sp, r7
200028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
20002900:	4770      	bx	lr
20002902:	bf00      	nop
20002904:	200006c0 	.word	0x200006c0

20002908 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
20002908:	b480      	push	{r7}
2000290a:	af00      	add	r7, sp, #0
  return uwTickPrio;
2000290c:	4b03      	ldr	r3, [pc, #12]	@ (2000291c <HAL_GetTickPrio+0x14>)
2000290e:	681b      	ldr	r3, [r3, #0]
}
20002910:	4618      	mov	r0, r3
20002912:	46bd      	mov	sp, r7
20002914:	f85d 7b04 	ldr.w	r7, [sp], #4
20002918:	4770      	bx	lr
2000291a:	bf00      	nop
2000291c:	20000460 	.word	0x20000460

20002920 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
20002920:	b580      	push	{r7, lr}
20002922:	b084      	sub	sp, #16
20002924:	af00      	add	r7, sp, #0
20002926:	4603      	mov	r3, r0
20002928:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
2000292a:	2300      	movs	r3, #0
2000292c:	73fb      	strb	r3, [r7, #15]
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
2000292e:	4b0e      	ldr	r3, [pc, #56]	@ (20002968 <HAL_SetTickFreq+0x48>)
20002930:	781b      	ldrb	r3, [r3, #0]
20002932:	79fa      	ldrb	r2, [r7, #7]
20002934:	429a      	cmp	r2, r3
20002936:	d012      	beq.n	2000295e <HAL_SetTickFreq+0x3e>
  {

    /* Back up uwTickFreq frequency */
    prevTickFreq = uwTickFreq;
20002938:	4b0b      	ldr	r3, [pc, #44]	@ (20002968 <HAL_SetTickFreq+0x48>)
2000293a:	781b      	ldrb	r3, [r3, #0]
2000293c:	73bb      	strb	r3, [r7, #14]

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;
2000293e:	4a0a      	ldr	r2, [pc, #40]	@ (20002968 <HAL_SetTickFreq+0x48>)
20002940:	79fb      	ldrb	r3, [r7, #7]
20002942:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
20002944:	4b09      	ldr	r3, [pc, #36]	@ (2000296c <HAL_SetTickFreq+0x4c>)
20002946:	681b      	ldr	r3, [r3, #0]
20002948:	4618      	mov	r0, r3
2000294a:	f7ff ff47 	bl	200027dc <HAL_InitTick>
2000294e:	4603      	mov	r3, r0
20002950:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
20002952:	7bfb      	ldrb	r3, [r7, #15]
20002954:	2b00      	cmp	r3, #0
20002956:	d002      	beq.n	2000295e <HAL_SetTickFreq+0x3e>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
20002958:	4a03      	ldr	r2, [pc, #12]	@ (20002968 <HAL_SetTickFreq+0x48>)
2000295a:	7bbb      	ldrb	r3, [r7, #14]
2000295c:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
2000295e:	7bfb      	ldrb	r3, [r7, #15]
}
20002960:	4618      	mov	r0, r3
20002962:	3710      	adds	r7, #16
20002964:	46bd      	mov	sp, r7
20002966:	bd80      	pop	{r7, pc}
20002968:	20000464 	.word	0x20000464
2000296c:	20000460 	.word	0x20000460

20002970 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
20002970:	b480      	push	{r7}
20002972:	af00      	add	r7, sp, #0
  return uwTickFreq;
20002974:	4b03      	ldr	r3, [pc, #12]	@ (20002984 <HAL_GetTickFreq+0x14>)
20002976:	781b      	ldrb	r3, [r3, #0]
}
20002978:	4618      	mov	r0, r3
2000297a:	46bd      	mov	sp, r7
2000297c:	f85d 7b04 	ldr.w	r7, [sp], #4
20002980:	4770      	bx	lr
20002982:	bf00      	nop
20002984:	20000464 	.word	0x20000464

20002988 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
20002988:	b580      	push	{r7, lr}
2000298a:	b084      	sub	sp, #16
2000298c:	af00      	add	r7, sp, #0
2000298e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
20002990:	f7ff ffae 	bl	200028f0 <HAL_GetTick>
20002994:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
20002996:	687b      	ldr	r3, [r7, #4]
20002998:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
2000299a:	68fb      	ldr	r3, [r7, #12]
2000299c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
200029a0:	d005      	beq.n	200029ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
200029a2:	4b0a      	ldr	r3, [pc, #40]	@ (200029cc <HAL_Delay+0x44>)
200029a4:	781b      	ldrb	r3, [r3, #0]
200029a6:	461a      	mov	r2, r3
200029a8:	68fb      	ldr	r3, [r7, #12]
200029aa:	4413      	add	r3, r2
200029ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
200029ae:	bf00      	nop
200029b0:	f7ff ff9e 	bl	200028f0 <HAL_GetTick>
200029b4:	4602      	mov	r2, r0
200029b6:	68bb      	ldr	r3, [r7, #8]
200029b8:	1ad3      	subs	r3, r2, r3
200029ba:	68fa      	ldr	r2, [r7, #12]
200029bc:	429a      	cmp	r2, r3
200029be:	d8f7      	bhi.n	200029b0 <HAL_Delay+0x28>
  {
  }
}
200029c0:	bf00      	nop
200029c2:	bf00      	nop
200029c4:	3710      	adds	r7, #16
200029c6:	46bd      	mov	sp, r7
200029c8:	bd80      	pop	{r7, pc}
200029ca:	bf00      	nop
200029cc:	20000464 	.word	0x20000464

200029d0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
200029d0:	b480      	push	{r7}
200029d2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
200029d4:	4b05      	ldr	r3, [pc, #20]	@ (200029ec <HAL_SuspendTick+0x1c>)
200029d6:	681b      	ldr	r3, [r3, #0]
200029d8:	4a04      	ldr	r2, [pc, #16]	@ (200029ec <HAL_SuspendTick+0x1c>)
200029da:	f023 0302 	bic.w	r3, r3, #2
200029de:	6013      	str	r3, [r2, #0]
}
200029e0:	bf00      	nop
200029e2:	46bd      	mov	sp, r7
200029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
200029e8:	4770      	bx	lr
200029ea:	bf00      	nop
200029ec:	e000e010 	.word	0xe000e010

200029f0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
200029f0:	b480      	push	{r7}
200029f2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
200029f4:	4b05      	ldr	r3, [pc, #20]	@ (20002a0c <HAL_ResumeTick+0x1c>)
200029f6:	681b      	ldr	r3, [r3, #0]
200029f8:	4a04      	ldr	r2, [pc, #16]	@ (20002a0c <HAL_ResumeTick+0x1c>)
200029fa:	f043 0302 	orr.w	r3, r3, #2
200029fe:	6013      	str	r3, [r2, #0]
}
20002a00:	bf00      	nop
20002a02:	46bd      	mov	sp, r7
20002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a08:	4770      	bx	lr
20002a0a:	bf00      	nop
20002a0c:	e000e010 	.word	0xe000e010

20002a10 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
20002a10:	b480      	push	{r7}
20002a12:	af00      	add	r7, sp, #0
  return __STM32U5xx_HAL_VERSION;
20002a14:	4b02      	ldr	r3, [pc, #8]	@ (20002a20 <HAL_GetHalVersion+0x10>)
}
20002a16:	4618      	mov	r0, r3
20002a18:	46bd      	mov	sp, r7
20002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a1e:	4770      	bx	lr
20002a20:	01060200 	.word	0x01060200

20002a24 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
20002a24:	b480      	push	{r7}
20002a26:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
20002a28:	4b04      	ldr	r3, [pc, #16]	@ (20002a3c <HAL_GetREVID+0x18>)
20002a2a:	681b      	ldr	r3, [r3, #0]
20002a2c:	0c1b      	lsrs	r3, r3, #16
20002a2e:	b29b      	uxth	r3, r3
}
20002a30:	4618      	mov	r0, r3
20002a32:	46bd      	mov	sp, r7
20002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a38:	4770      	bx	lr
20002a3a:	bf00      	nop
20002a3c:	e0044000 	.word	0xe0044000

20002a40 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
20002a40:	b480      	push	{r7}
20002a42:	af00      	add	r7, sp, #0
  return (DBGMCU->IDCODE & DBGMCU_IDCODE_DEV_ID);
20002a44:	4b04      	ldr	r3, [pc, #16]	@ (20002a58 <HAL_GetDEVID+0x18>)
20002a46:	681b      	ldr	r3, [r3, #0]
20002a48:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
20002a4c:	4618      	mov	r0, r3
20002a4e:	46bd      	mov	sp, r7
20002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a54:	4770      	bx	lr
20002a56:	bf00      	nop
20002a58:	e0044000 	.word	0xe0044000

20002a5c <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
20002a5c:	b480      	push	{r7}
20002a5e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
20002a60:	4b03      	ldr	r3, [pc, #12]	@ (20002a70 <HAL_GetUIDw0+0x14>)
20002a62:	681b      	ldr	r3, [r3, #0]
}
20002a64:	4618      	mov	r0, r3
20002a66:	46bd      	mov	sp, r7
20002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a6c:	4770      	bx	lr
20002a6e:	bf00      	nop
20002a70:	0bfa0700 	.word	0x0bfa0700

20002a74 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
20002a74:	b480      	push	{r7}
20002a76:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
20002a78:	4b03      	ldr	r3, [pc, #12]	@ (20002a88 <HAL_GetUIDw1+0x14>)
20002a7a:	681b      	ldr	r3, [r3, #0]
}
20002a7c:	4618      	mov	r0, r3
20002a7e:	46bd      	mov	sp, r7
20002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a84:	4770      	bx	lr
20002a86:	bf00      	nop
20002a88:	0bfa0704 	.word	0x0bfa0704

20002a8c <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
20002a8c:	b480      	push	{r7}
20002a8e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
20002a90:	4b03      	ldr	r3, [pc, #12]	@ (20002aa0 <HAL_GetUIDw2+0x14>)
20002a92:	681b      	ldr	r3, [r3, #0]
}
20002a94:	4618      	mov	r0, r3
20002a96:	46bd      	mov	sp, r7
20002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
20002a9c:	4770      	bx	lr
20002a9e:	bf00      	nop
20002aa0:	0bfa0708 	.word	0x0bfa0708

20002aa4 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
20002aa4:	b480      	push	{r7}
20002aa6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
20002aa8:	4b05      	ldr	r3, [pc, #20]	@ (20002ac0 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
20002aaa:	685b      	ldr	r3, [r3, #4]
20002aac:	4a04      	ldr	r2, [pc, #16]	@ (20002ac0 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
20002aae:	f043 0302 	orr.w	r3, r3, #2
20002ab2:	6053      	str	r3, [r2, #4]
}
20002ab4:	bf00      	nop
20002ab6:	46bd      	mov	sp, r7
20002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002abc:	4770      	bx	lr
20002abe:	bf00      	nop
20002ac0:	e0044000 	.word	0xe0044000

20002ac4 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
20002ac4:	b480      	push	{r7}
20002ac6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
20002ac8:	4b05      	ldr	r3, [pc, #20]	@ (20002ae0 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
20002aca:	685b      	ldr	r3, [r3, #4]
20002acc:	4a04      	ldr	r2, [pc, #16]	@ (20002ae0 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
20002ace:	f023 0302 	bic.w	r3, r3, #2
20002ad2:	6053      	str	r3, [r2, #4]
}
20002ad4:	bf00      	nop
20002ad6:	46bd      	mov	sp, r7
20002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002adc:	4770      	bx	lr
20002ade:	bf00      	nop
20002ae0:	e0044000 	.word	0xe0044000

20002ae4 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
20002ae4:	b480      	push	{r7}
20002ae6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
20002ae8:	4b05      	ldr	r3, [pc, #20]	@ (20002b00 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
20002aea:	685b      	ldr	r3, [r3, #4]
20002aec:	4a04      	ldr	r2, [pc, #16]	@ (20002b00 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
20002aee:	f043 0304 	orr.w	r3, r3, #4
20002af2:	6053      	str	r3, [r2, #4]
}
20002af4:	bf00      	nop
20002af6:	46bd      	mov	sp, r7
20002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002afc:	4770      	bx	lr
20002afe:	bf00      	nop
20002b00:	e0044000 	.word	0xe0044000

20002b04 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
20002b04:	b480      	push	{r7}
20002b06:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
20002b08:	4b05      	ldr	r3, [pc, #20]	@ (20002b20 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
20002b0a:	685b      	ldr	r3, [r3, #4]
20002b0c:	4a04      	ldr	r2, [pc, #16]	@ (20002b20 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
20002b0e:	f023 0304 	bic.w	r3, r3, #4
20002b12:	6053      	str	r3, [r2, #4]
}
20002b14:	bf00      	nop
20002b16:	46bd      	mov	sp, r7
20002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
20002b1c:	4770      	bx	lr
20002b1e:	bf00      	nop
20002b20:	e0044000 	.word	0xe0044000

20002b24 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE3: VREF_OUT1 around 2.5 V.
  *                                                This requires VDDA equal to or higher than 2.8 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
20002b24:	b480      	push	{r7}
20002b26:	b083      	sub	sp, #12
20002b28:	af00      	add	r7, sp, #0
20002b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
20002b2c:	4b06      	ldr	r3, [pc, #24]	@ (20002b48 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
20002b2e:	681b      	ldr	r3, [r3, #0]
20002b30:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
20002b34:	4904      	ldr	r1, [pc, #16]	@ (20002b48 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
20002b36:	687b      	ldr	r3, [r7, #4]
20002b38:	4313      	orrs	r3, r2
20002b3a:	600b      	str	r3, [r1, #0]
}
20002b3c:	bf00      	nop
20002b3e:	370c      	adds	r7, #12
20002b40:	46bd      	mov	sp, r7
20002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
20002b46:	4770      	bx	lr
20002b48:	46007400 	.word	0x46007400

20002b4c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
20002b4c:	b480      	push	{r7}
20002b4e:	b083      	sub	sp, #12
20002b50:	af00      	add	r7, sp, #0
20002b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
20002b54:	4b06      	ldr	r3, [pc, #24]	@ (20002b70 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
20002b56:	681b      	ldr	r3, [r3, #0]
20002b58:	f023 0202 	bic.w	r2, r3, #2
20002b5c:	4904      	ldr	r1, [pc, #16]	@ (20002b70 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
20002b5e:	687b      	ldr	r3, [r7, #4]
20002b60:	4313      	orrs	r3, r2
20002b62:	600b      	str	r3, [r1, #0]
}
20002b64:	bf00      	nop
20002b66:	370c      	adds	r7, #12
20002b68:	46bd      	mov	sp, r7
20002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
20002b6e:	4770      	bx	lr
20002b70:	46007400 	.word	0x46007400

20002b74 <HAL_SYSCFG_VREFBUF_TrimmingConfig>:
/**
  * @brief  Tune the Internal Voltage Reference buffer (VREFBUF).
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
{
20002b74:	b480      	push	{r7}
20002b76:	b083      	sub	sp, #12
20002b78:	af00      	add	r7, sp, #0
20002b7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue);
20002b7c:	4b06      	ldr	r3, [pc, #24]	@ (20002b98 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x24>)
20002b7e:	685b      	ldr	r3, [r3, #4]
20002b80:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
20002b84:	4904      	ldr	r1, [pc, #16]	@ (20002b98 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x24>)
20002b86:	687b      	ldr	r3, [r7, #4]
20002b88:	4313      	orrs	r3, r2
20002b8a:	604b      	str	r3, [r1, #4]
}
20002b8c:	bf00      	nop
20002b8e:	370c      	adds	r7, #12
20002b90:	46bd      	mov	sp, r7
20002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
20002b96:	4770      	bx	lr
20002b98:	46007400 	.word	0x46007400

20002b9c <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
20002b9c:	b580      	push	{r7, lr}
20002b9e:	b082      	sub	sp, #8
20002ba0:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
20002ba2:	4b0f      	ldr	r3, [pc, #60]	@ (20002be0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
20002ba4:	681b      	ldr	r3, [r3, #0]
20002ba6:	4a0e      	ldr	r2, [pc, #56]	@ (20002be0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
20002ba8:	f043 0301 	orr.w	r3, r3, #1
20002bac:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20002bae:	f7ff fe9f 	bl	200028f0 <HAL_GetTick>
20002bb2:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
20002bb4:	e008      	b.n	20002bc8 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
20002bb6:	f7ff fe9b 	bl	200028f0 <HAL_GetTick>
20002bba:	4602      	mov	r2, r0
20002bbc:	687b      	ldr	r3, [r7, #4]
20002bbe:	1ad3      	subs	r3, r2, r3
20002bc0:	2b0a      	cmp	r3, #10
20002bc2:	d901      	bls.n	20002bc8 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
20002bc4:	2303      	movs	r3, #3
20002bc6:	e006      	b.n	20002bd6 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
20002bc8:	4b05      	ldr	r3, [pc, #20]	@ (20002be0 <HAL_SYSCFG_EnableVREFBUF+0x44>)
20002bca:	681b      	ldr	r3, [r3, #0]
20002bcc:	f003 0308 	and.w	r3, r3, #8
20002bd0:	2b00      	cmp	r3, #0
20002bd2:	d0f0      	beq.n	20002bb6 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
20002bd4:	2300      	movs	r3, #0
}
20002bd6:	4618      	mov	r0, r3
20002bd8:	3708      	adds	r7, #8
20002bda:	46bd      	mov	sp, r7
20002bdc:	bd80      	pop	{r7, pc}
20002bde:	bf00      	nop
20002be0:	46007400 	.word	0x46007400

20002be4 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
20002be4:	b480      	push	{r7}
20002be6:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
20002be8:	4b05      	ldr	r3, [pc, #20]	@ (20002c00 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
20002bea:	681b      	ldr	r3, [r3, #0]
20002bec:	4a04      	ldr	r2, [pc, #16]	@ (20002c00 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
20002bee:	f023 0301 	bic.w	r3, r3, #1
20002bf2:	6013      	str	r3, [r2, #0]
}
20002bf4:	bf00      	nop
20002bf6:	46bd      	mov	sp, r7
20002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002bfc:	4770      	bx	lr
20002bfe:	bf00      	nop
20002c00:	46007400 	.word	0x46007400

20002c04 <HAL_SYSCFG_EnableIOAnalogBooster>:
  * @brief  Enable the I/O analog switch voltage booster
  *
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogBooster(void)
{
20002c04:	b480      	push	{r7}
20002c06:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
20002c08:	4b05      	ldr	r3, [pc, #20]	@ (20002c20 <HAL_SYSCFG_EnableIOAnalogBooster+0x1c>)
20002c0a:	685b      	ldr	r3, [r3, #4]
20002c0c:	4a04      	ldr	r2, [pc, #16]	@ (20002c20 <HAL_SYSCFG_EnableIOAnalogBooster+0x1c>)
20002c0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20002c12:	6053      	str	r3, [r2, #4]
}
20002c14:	bf00      	nop
20002c16:	46bd      	mov	sp, r7
20002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c1c:	4770      	bx	lr
20002c1e:	bf00      	nop
20002c20:	46000400 	.word	0x46000400

20002c24 <HAL_SYSCFG_DisableIOAnalogBooster>:
  * @brief  Disable the I/O analog switch voltage booster
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogBooster(void)
{
20002c24:	b480      	push	{r7}
20002c26:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
20002c28:	4b05      	ldr	r3, [pc, #20]	@ (20002c40 <HAL_SYSCFG_DisableIOAnalogBooster+0x1c>)
20002c2a:	685b      	ldr	r3, [r3, #4]
20002c2c:	4a04      	ldr	r2, [pc, #16]	@ (20002c40 <HAL_SYSCFG_DisableIOAnalogBooster+0x1c>)
20002c2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20002c32:	6053      	str	r3, [r2, #4]
}
20002c34:	bf00      	nop
20002c36:	46bd      	mov	sp, r7
20002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c3c:	4770      	bx	lr
20002c3e:	bf00      	nop
20002c40:	46000400 	.word	0x46000400

20002c44 <HAL_SYSCFG_EnableIOAnalogVoltageSelection>:
  * @brief  Enable the I/O analog switch voltage selection
  *
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogVoltageSelection(void)
{
20002c44:	b480      	push	{r7}
20002c46:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
20002c48:	4b05      	ldr	r3, [pc, #20]	@ (20002c60 <HAL_SYSCFG_EnableIOAnalogVoltageSelection+0x1c>)
20002c4a:	685b      	ldr	r3, [r3, #4]
20002c4c:	4a04      	ldr	r2, [pc, #16]	@ (20002c60 <HAL_SYSCFG_EnableIOAnalogVoltageSelection+0x1c>)
20002c4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
20002c52:	6053      	str	r3, [r2, #4]
}
20002c54:	bf00      	nop
20002c56:	46bd      	mov	sp, r7
20002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c5c:	4770      	bx	lr
20002c5e:	bf00      	nop
20002c60:	46000400 	.word	0x46000400

20002c64 <HAL_SYSCFG_DisableIOAnalogVoltageSelection>:
  * @brief  Disable the I/O analog switch voltage selection
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogVoltageSelection(void)
{
20002c64:	b480      	push	{r7}
20002c66:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
20002c68:	4b05      	ldr	r3, [pc, #20]	@ (20002c80 <HAL_SYSCFG_DisableIOAnalogVoltageSelection+0x1c>)
20002c6a:	685b      	ldr	r3, [r3, #4]
20002c6c:	4a04      	ldr	r2, [pc, #16]	@ (20002c80 <HAL_SYSCFG_DisableIOAnalogVoltageSelection+0x1c>)
20002c6e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
20002c72:	6053      	str	r3, [r2, #4]
}
20002c74:	bf00      	nop
20002c76:	46bd      	mov	sp, r7
20002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c7c:	4770      	bx	lr
20002c7e:	bf00      	nop
20002c80:	46000400 	.word	0x46000400

20002c84 <HAL_SYSCFG_EnableVddCompensationCell>:
  * @note   The vdd compensation cell can be used only when the device supply
  *         voltage ranges from 1.71 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_EnableVddCompensationCell(void)
{
20002c84:	b480      	push	{r7}
20002c86:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN1);
20002c88:	4b05      	ldr	r3, [pc, #20]	@ (20002ca0 <HAL_SYSCFG_EnableVddCompensationCell+0x1c>)
20002c8a:	69db      	ldr	r3, [r3, #28]
20002c8c:	4a04      	ldr	r2, [pc, #16]	@ (20002ca0 <HAL_SYSCFG_EnableVddCompensationCell+0x1c>)
20002c8e:	f043 0301 	orr.w	r3, r3, #1
20002c92:	61d3      	str	r3, [r2, #28]
}
20002c94:	bf00      	nop
20002c96:	46bd      	mov	sp, r7
20002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
20002c9c:	4770      	bx	lr
20002c9e:	bf00      	nop
20002ca0:	46000400 	.word	0x46000400

20002ca4 <HAL_SYSCFG_EnableVddIO2CompensationCell>:
  * @note   The Vdd I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.08 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_EnableVddIO2CompensationCell(void)
{
20002ca4:	b480      	push	{r7}
20002ca6:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN2);
20002ca8:	4b05      	ldr	r3, [pc, #20]	@ (20002cc0 <HAL_SYSCFG_EnableVddIO2CompensationCell+0x1c>)
20002caa:	69db      	ldr	r3, [r3, #28]
20002cac:	4a04      	ldr	r2, [pc, #16]	@ (20002cc0 <HAL_SYSCFG_EnableVddIO2CompensationCell+0x1c>)
20002cae:	f043 0304 	orr.w	r3, r3, #4
20002cb2:	61d3      	str	r3, [r2, #28]
}
20002cb4:	bf00      	nop
20002cb6:	46bd      	mov	sp, r7
20002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002cbc:	4770      	bx	lr
20002cbe:	bf00      	nop
20002cc0:	46000400 	.word	0x46000400

20002cc4 <HAL_SYSCFG_DisableVddCompensationCell>:
  * @note   The Vdd compensation cell can be used only when the device supply
  *         voltage ranges from 1.71 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_DisableVddCompensationCell(void)
{
20002cc4:	b480      	push	{r7}
20002cc6:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN1);
20002cc8:	4b05      	ldr	r3, [pc, #20]	@ (20002ce0 <HAL_SYSCFG_DisableVddCompensationCell+0x1c>)
20002cca:	69db      	ldr	r3, [r3, #28]
20002ccc:	4a04      	ldr	r2, [pc, #16]	@ (20002ce0 <HAL_SYSCFG_DisableVddCompensationCell+0x1c>)
20002cce:	f023 0301 	bic.w	r3, r3, #1
20002cd2:	61d3      	str	r3, [r2, #28]
}
20002cd4:	bf00      	nop
20002cd6:	46bd      	mov	sp, r7
20002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002cdc:	4770      	bx	lr
20002cde:	bf00      	nop
20002ce0:	46000400 	.word	0x46000400

20002ce4 <HAL_SYSCFG_DisableVddIO2CompensationCell>:
  * @note   The Vdd I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.08 to 3.6 V
  * @retval None
  */
void HAL_SYSCFG_DisableVddIO2CompensationCell(void)
{
20002ce4:	b480      	push	{r7}
20002ce6:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN2);
20002ce8:	4b05      	ldr	r3, [pc, #20]	@ (20002d00 <HAL_SYSCFG_DisableVddIO2CompensationCell+0x1c>)
20002cea:	69db      	ldr	r3, [r3, #28]
20002cec:	4a04      	ldr	r2, [pc, #16]	@ (20002d00 <HAL_SYSCFG_DisableVddIO2CompensationCell+0x1c>)
20002cee:	f023 0304 	bic.w	r3, r3, #4
20002cf2:	61d3      	str	r3, [r2, #28]
}
20002cf4:	bf00      	nop
20002cf6:	46bd      	mov	sp, r7
20002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002cfc:	4770      	bx	lr
20002cfe:	bf00      	nop
20002d00:	46000400 	.word	0x46000400

20002d04 <HAL_SYSCFG_Lock>:
  * @param  Item Item(s) to set lock on.
  *         This parameter can be a combination of @ref SYSCFG_Lock_items
  * @retval None
  */
void HAL_SYSCFG_Lock(uint32_t Item)
{
20002d04:	b480      	push	{r7}
20002d06:	b083      	sub	sp, #12
20002d08:	af00      	add	r7, sp, #0
20002d0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_LOCK_ITEMS(Item));

  /* Privilege secure/non-secure locks */
  SYSCFG->CNSLCKR = (0xFFFFU & Item);  /* non-secure lock item in 16 lowest bits */
20002d0c:	4a04      	ldr	r2, [pc, #16]	@ (20002d20 <HAL_SYSCFG_Lock+0x1c>)
20002d0e:	687b      	ldr	r3, [r7, #4]
20002d10:	b29b      	uxth	r3, r3
20002d12:	60d3      	str	r3, [r2, #12]

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Privilege secure only locks */
  SYSCFG->CSLCKR = ((0xFFFF0000U & Item) >> 16U);  /* Secure-only lock item in 16 highest bits */
#endif /* __ARM_FEATURE_CMSE */
}
20002d14:	bf00      	nop
20002d16:	370c      	adds	r7, #12
20002d18:	46bd      	mov	sp, r7
20002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
20002d1e:	4770      	bx	lr
20002d20:	46000400 	.word	0x46000400

20002d24 <HAL_SYSCFG_GetLock>:
  * @param  pItem pointer to return locked items
  *         the return value can be a combination of @ref SYSCFG_Lock_items
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SYSCFG_GetLock(uint32_t *pItem)
{
20002d24:	b480      	push	{r7}
20002d26:	b085      	sub	sp, #20
20002d28:	af00      	add	r7, sp, #0
20002d2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_lock;

  /* Check null pointer */
  if (pItem == NULL)
20002d2c:	687b      	ldr	r3, [r7, #4]
20002d2e:	2b00      	cmp	r3, #0
20002d30:	d101      	bne.n	20002d36 <HAL_SYSCFG_GetLock+0x12>
  {
    return HAL_ERROR;
20002d32:	2301      	movs	r3, #1
20002d34:	e006      	b.n	20002d44 <HAL_SYSCFG_GetLock+0x20>
  }

  /* Get the non-secure lock state */
  tmp_lock = SYSCFG->CNSLCKR;
20002d36:	4b06      	ldr	r3, [pc, #24]	@ (20002d50 <HAL_SYSCFG_GetLock+0x2c>)
20002d38:	68db      	ldr	r3, [r3, #12]
20002d3a:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  tmp_lock |= (SYSCFG->CSLCKR << 16U);
#endif /* __ARM_FEATURE_CMSE */

  /* Return overall lock status */
  *pItem = tmp_lock;
20002d3c:	687b      	ldr	r3, [r7, #4]
20002d3e:	68fa      	ldr	r2, [r7, #12]
20002d40:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20002d42:	2300      	movs	r3, #0
}
20002d44:	4618      	mov	r0, r3
20002d46:	3714      	adds	r7, #20
20002d48:	46bd      	mov	sp, r7
20002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
20002d4e:	4770      	bx	lr
20002d50:	46000400 	.word	0x46000400

20002d54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
20002d54:	b480      	push	{r7}
20002d56:	b085      	sub	sp, #20
20002d58:	af00      	add	r7, sp, #0
20002d5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
20002d5c:	687b      	ldr	r3, [r7, #4]
20002d5e:	f003 0307 	and.w	r3, r3, #7
20002d62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
20002d64:	4b0c      	ldr	r3, [pc, #48]	@ (20002d98 <__NVIC_SetPriorityGrouping+0x44>)
20002d66:	68db      	ldr	r3, [r3, #12]
20002d68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
20002d6a:	68ba      	ldr	r2, [r7, #8]
20002d6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
20002d70:	4013      	ands	r3, r2
20002d72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
20002d74:	68fb      	ldr	r3, [r7, #12]
20002d76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
20002d78:	68bb      	ldr	r3, [r7, #8]
20002d7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
20002d7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
20002d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20002d84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
20002d86:	4a04      	ldr	r2, [pc, #16]	@ (20002d98 <__NVIC_SetPriorityGrouping+0x44>)
20002d88:	68bb      	ldr	r3, [r7, #8]
20002d8a:	60d3      	str	r3, [r2, #12]
}
20002d8c:	bf00      	nop
20002d8e:	3714      	adds	r7, #20
20002d90:	46bd      	mov	sp, r7
20002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
20002d96:	4770      	bx	lr
20002d98:	e000ed00 	.word	0xe000ed00

20002d9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
20002d9c:	b480      	push	{r7}
20002d9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
20002da0:	4b04      	ldr	r3, [pc, #16]	@ (20002db4 <__NVIC_GetPriorityGrouping+0x18>)
20002da2:	68db      	ldr	r3, [r3, #12]
20002da4:	0a1b      	lsrs	r3, r3, #8
20002da6:	f003 0307 	and.w	r3, r3, #7
}
20002daa:	4618      	mov	r0, r3
20002dac:	46bd      	mov	sp, r7
20002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
20002db2:	4770      	bx	lr
20002db4:	e000ed00 	.word	0xe000ed00

20002db8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002db8:	b480      	push	{r7}
20002dba:	b083      	sub	sp, #12
20002dbc:	af00      	add	r7, sp, #0
20002dbe:	4603      	mov	r3, r0
20002dc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002dc6:	2b00      	cmp	r3, #0
20002dc8:	db0b      	blt.n	20002de2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20002dca:	79fb      	ldrb	r3, [r7, #7]
20002dcc:	f003 021f 	and.w	r2, r3, #31
20002dd0:	4907      	ldr	r1, [pc, #28]	@ (20002df0 <__NVIC_EnableIRQ+0x38>)
20002dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002dd6:	095b      	lsrs	r3, r3, #5
20002dd8:	2001      	movs	r0, #1
20002dda:	fa00 f202 	lsl.w	r2, r0, r2
20002dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
20002de2:	bf00      	nop
20002de4:	370c      	adds	r7, #12
20002de6:	46bd      	mov	sp, r7
20002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
20002dec:	4770      	bx	lr
20002dee:	bf00      	nop
20002df0:	e000e100 	.word	0xe000e100

20002df4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002df4:	b480      	push	{r7}
20002df6:	b083      	sub	sp, #12
20002df8:	af00      	add	r7, sp, #0
20002dfa:	4603      	mov	r3, r0
20002dfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002e02:	2b00      	cmp	r3, #0
20002e04:	db12      	blt.n	20002e2c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20002e06:	79fb      	ldrb	r3, [r7, #7]
20002e08:	f003 021f 	and.w	r2, r3, #31
20002e0c:	490a      	ldr	r1, [pc, #40]	@ (20002e38 <__NVIC_DisableIRQ+0x44>)
20002e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002e12:	095b      	lsrs	r3, r3, #5
20002e14:	2001      	movs	r0, #1
20002e16:	fa00 f202 	lsl.w	r2, r0, r2
20002e1a:	3320      	adds	r3, #32
20002e1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
20002e20:	f3bf 8f4f 	dsb	sy
}
20002e24:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
20002e26:	f3bf 8f6f 	isb	sy
}
20002e2a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
20002e2c:	bf00      	nop
20002e2e:	370c      	adds	r7, #12
20002e30:	46bd      	mov	sp, r7
20002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
20002e36:	4770      	bx	lr
20002e38:	e000e100 	.word	0xe000e100

20002e3c <__NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
20002e3c:	b480      	push	{r7}
20002e3e:	b083      	sub	sp, #12
20002e40:	af00      	add	r7, sp, #0
20002e42:	4603      	mov	r3, r0
20002e44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002e4a:	2b00      	cmp	r3, #0
20002e4c:	db0e      	blt.n	20002e6c <__NVIC_GetPendingIRQ+0x30>
  {
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
20002e4e:	4a0b      	ldr	r2, [pc, #44]	@ (20002e7c <__NVIC_GetPendingIRQ+0x40>)
20002e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002e54:	095b      	lsrs	r3, r3, #5
20002e56:	3340      	adds	r3, #64	@ 0x40
20002e58:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
20002e5c:	79fb      	ldrb	r3, [r7, #7]
20002e5e:	f003 031f 	and.w	r3, r3, #31
20002e62:	fa22 f303 	lsr.w	r3, r2, r3
20002e66:	f003 0301 	and.w	r3, r3, #1
20002e6a:	e000      	b.n	20002e6e <__NVIC_GetPendingIRQ+0x32>
  }
  else
  {
    return(0U);
20002e6c:	2300      	movs	r3, #0
  }
}
20002e6e:	4618      	mov	r0, r3
20002e70:	370c      	adds	r7, #12
20002e72:	46bd      	mov	sp, r7
20002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
20002e78:	4770      	bx	lr
20002e7a:	bf00      	nop
20002e7c:	e000e100 	.word	0xe000e100

20002e80 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
20002e80:	b480      	push	{r7}
20002e82:	b083      	sub	sp, #12
20002e84:	af00      	add	r7, sp, #0
20002e86:	4603      	mov	r3, r0
20002e88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002e8e:	2b00      	cmp	r3, #0
20002e90:	db0c      	blt.n	20002eac <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20002e92:	79fb      	ldrb	r3, [r7, #7]
20002e94:	f003 021f 	and.w	r2, r3, #31
20002e98:	4907      	ldr	r1, [pc, #28]	@ (20002eb8 <__NVIC_SetPendingIRQ+0x38>)
20002e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002e9e:	095b      	lsrs	r3, r3, #5
20002ea0:	2001      	movs	r0, #1
20002ea2:	fa00 f202 	lsl.w	r2, r0, r2
20002ea6:	3340      	adds	r3, #64	@ 0x40
20002ea8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
20002eac:	bf00      	nop
20002eae:	370c      	adds	r7, #12
20002eb0:	46bd      	mov	sp, r7
20002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
20002eb6:	4770      	bx	lr
20002eb8:	e000e100 	.word	0xe000e100

20002ebc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002ebc:	b480      	push	{r7}
20002ebe:	b083      	sub	sp, #12
20002ec0:	af00      	add	r7, sp, #0
20002ec2:	4603      	mov	r3, r0
20002ec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002eca:	2b00      	cmp	r3, #0
20002ecc:	db0c      	blt.n	20002ee8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
20002ece:	79fb      	ldrb	r3, [r7, #7]
20002ed0:	f003 021f 	and.w	r2, r3, #31
20002ed4:	4907      	ldr	r1, [pc, #28]	@ (20002ef4 <__NVIC_ClearPendingIRQ+0x38>)
20002ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002eda:	095b      	lsrs	r3, r3, #5
20002edc:	2001      	movs	r0, #1
20002ede:	fa00 f202 	lsl.w	r2, r0, r2
20002ee2:	3360      	adds	r3, #96	@ 0x60
20002ee4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
20002ee8:	bf00      	nop
20002eea:	370c      	adds	r7, #12
20002eec:	46bd      	mov	sp, r7
20002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
20002ef2:	4770      	bx	lr
20002ef4:	e000e100 	.word	0xe000e100

20002ef8 <__NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
20002ef8:	b480      	push	{r7}
20002efa:	b083      	sub	sp, #12
20002efc:	af00      	add	r7, sp, #0
20002efe:	4603      	mov	r3, r0
20002f00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f06:	2b00      	cmp	r3, #0
20002f08:	db0e      	blt.n	20002f28 <__NVIC_GetActive+0x30>
  {
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
20002f0a:	4a0b      	ldr	r2, [pc, #44]	@ (20002f38 <__NVIC_GetActive+0x40>)
20002f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f10:	095b      	lsrs	r3, r3, #5
20002f12:	3380      	adds	r3, #128	@ 0x80
20002f14:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
20002f18:	79fb      	ldrb	r3, [r7, #7]
20002f1a:	f003 031f 	and.w	r3, r3, #31
20002f1e:	fa22 f303 	lsr.w	r3, r2, r3
20002f22:	f003 0301 	and.w	r3, r3, #1
20002f26:	e000      	b.n	20002f2a <__NVIC_GetActive+0x32>
  }
  else
  {
    return(0U);
20002f28:	2300      	movs	r3, #0
  }
}
20002f2a:	4618      	mov	r0, r3
20002f2c:	370c      	adds	r7, #12
20002f2e:	46bd      	mov	sp, r7
20002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
20002f34:	4770      	bx	lr
20002f36:	bf00      	nop
20002f38:	e000e100 	.word	0xe000e100

20002f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
20002f3c:	b480      	push	{r7}
20002f3e:	b083      	sub	sp, #12
20002f40:	af00      	add	r7, sp, #0
20002f42:	4603      	mov	r3, r0
20002f44:	6039      	str	r1, [r7, #0]
20002f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
20002f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f4c:	2b00      	cmp	r3, #0
20002f4e:	db0a      	blt.n	20002f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20002f50:	683b      	ldr	r3, [r7, #0]
20002f52:	b2da      	uxtb	r2, r3
20002f54:	490c      	ldr	r1, [pc, #48]	@ (20002f88 <__NVIC_SetPriority+0x4c>)
20002f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f5a:	0112      	lsls	r2, r2, #4
20002f5c:	b2d2      	uxtb	r2, r2
20002f5e:	440b      	add	r3, r1
20002f60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
20002f64:	e00a      	b.n	20002f7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20002f66:	683b      	ldr	r3, [r7, #0]
20002f68:	b2da      	uxtb	r2, r3
20002f6a:	4908      	ldr	r1, [pc, #32]	@ (20002f8c <__NVIC_SetPriority+0x50>)
20002f6c:	79fb      	ldrb	r3, [r7, #7]
20002f6e:	f003 030f 	and.w	r3, r3, #15
20002f72:	3b04      	subs	r3, #4
20002f74:	0112      	lsls	r2, r2, #4
20002f76:	b2d2      	uxtb	r2, r2
20002f78:	440b      	add	r3, r1
20002f7a:	761a      	strb	r2, [r3, #24]
}
20002f7c:	bf00      	nop
20002f7e:	370c      	adds	r7, #12
20002f80:	46bd      	mov	sp, r7
20002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
20002f86:	4770      	bx	lr
20002f88:	e000e100 	.word	0xe000e100
20002f8c:	e000ed00 	.word	0xe000ed00

20002f90 <__NVIC_GetPriority>:
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
20002f90:	b480      	push	{r7}
20002f92:	b083      	sub	sp, #12
20002f94:	af00      	add	r7, sp, #0
20002f96:	4603      	mov	r3, r0
20002f98:	71fb      	strb	r3, [r7, #7]

  if ((int32_t)(IRQn) >= 0)
20002f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002f9e:	2b00      	cmp	r3, #0
20002fa0:	db09      	blt.n	20002fb6 <__NVIC_GetPriority+0x26>
  {
    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
20002fa2:	4a0d      	ldr	r2, [pc, #52]	@ (20002fd8 <__NVIC_GetPriority+0x48>)
20002fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
20002fa8:	4413      	add	r3, r2
20002faa:	f893 3300 	ldrb.w	r3, [r3, #768]	@ 0x300
20002fae:	b2db      	uxtb	r3, r3
20002fb0:	091b      	lsrs	r3, r3, #4
20002fb2:	b2db      	uxtb	r3, r3
20002fb4:	e009      	b.n	20002fca <__NVIC_GetPriority+0x3a>
  }
  else
  {
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
20002fb6:	4a09      	ldr	r2, [pc, #36]	@ (20002fdc <__NVIC_GetPriority+0x4c>)
20002fb8:	79fb      	ldrb	r3, [r7, #7]
20002fba:	f003 030f 	and.w	r3, r3, #15
20002fbe:	3b04      	subs	r3, #4
20002fc0:	4413      	add	r3, r2
20002fc2:	7e1b      	ldrb	r3, [r3, #24]
20002fc4:	b2db      	uxtb	r3, r3
20002fc6:	091b      	lsrs	r3, r3, #4
20002fc8:	b2db      	uxtb	r3, r3
  }
}
20002fca:	4618      	mov	r0, r3
20002fcc:	370c      	adds	r7, #12
20002fce:	46bd      	mov	sp, r7
20002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
20002fd4:	4770      	bx	lr
20002fd6:	bf00      	nop
20002fd8:	e000e100 	.word	0xe000e100
20002fdc:	e000ed00 	.word	0xe000ed00

20002fe0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
20002fe0:	b480      	push	{r7}
20002fe2:	b089      	sub	sp, #36	@ 0x24
20002fe4:	af00      	add	r7, sp, #0
20002fe6:	60f8      	str	r0, [r7, #12]
20002fe8:	60b9      	str	r1, [r7, #8]
20002fea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
20002fec:	68fb      	ldr	r3, [r7, #12]
20002fee:	f003 0307 	and.w	r3, r3, #7
20002ff2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
20002ff4:	69fb      	ldr	r3, [r7, #28]
20002ff6:	f1c3 0307 	rsb	r3, r3, #7
20002ffa:	2b04      	cmp	r3, #4
20002ffc:	bf28      	it	cs
20002ffe:	2304      	movcs	r3, #4
20003000:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
20003002:	69fb      	ldr	r3, [r7, #28]
20003004:	3304      	adds	r3, #4
20003006:	2b06      	cmp	r3, #6
20003008:	d902      	bls.n	20003010 <NVIC_EncodePriority+0x30>
2000300a:	69fb      	ldr	r3, [r7, #28]
2000300c:	3b03      	subs	r3, #3
2000300e:	e000      	b.n	20003012 <NVIC_EncodePriority+0x32>
20003010:	2300      	movs	r3, #0
20003012:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
20003014:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
20003018:	69bb      	ldr	r3, [r7, #24]
2000301a:	fa02 f303 	lsl.w	r3, r2, r3
2000301e:	43da      	mvns	r2, r3
20003020:	68bb      	ldr	r3, [r7, #8]
20003022:	401a      	ands	r2, r3
20003024:	697b      	ldr	r3, [r7, #20]
20003026:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
20003028:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
2000302c:	697b      	ldr	r3, [r7, #20]
2000302e:	fa01 f303 	lsl.w	r3, r1, r3
20003032:	43d9      	mvns	r1, r3
20003034:	687b      	ldr	r3, [r7, #4]
20003036:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
20003038:	4313      	orrs	r3, r2
         );
}
2000303a:	4618      	mov	r0, r3
2000303c:	3724      	adds	r7, #36	@ 0x24
2000303e:	46bd      	mov	sp, r7
20003040:	f85d 7b04 	ldr.w	r7, [sp], #4
20003044:	4770      	bx	lr

20003046 <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
20003046:	b480      	push	{r7}
20003048:	b089      	sub	sp, #36	@ 0x24
2000304a:	af00      	add	r7, sp, #0
2000304c:	60f8      	str	r0, [r7, #12]
2000304e:	60b9      	str	r1, [r7, #8]
20003050:	607a      	str	r2, [r7, #4]
20003052:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
20003054:	68bb      	ldr	r3, [r7, #8]
20003056:	f003 0307 	and.w	r3, r3, #7
2000305a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
2000305c:	69fb      	ldr	r3, [r7, #28]
2000305e:	f1c3 0307 	rsb	r3, r3, #7
20003062:	2b04      	cmp	r3, #4
20003064:	bf28      	it	cs
20003066:	2304      	movcs	r3, #4
20003068:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
2000306a:	69fb      	ldr	r3, [r7, #28]
2000306c:	3304      	adds	r3, #4
2000306e:	2b06      	cmp	r3, #6
20003070:	d902      	bls.n	20003078 <NVIC_DecodePriority+0x32>
20003072:	69fb      	ldr	r3, [r7, #28]
20003074:	3b03      	subs	r3, #3
20003076:	e000      	b.n	2000307a <NVIC_DecodePriority+0x34>
20003078:	2300      	movs	r3, #0
2000307a:	617b      	str	r3, [r7, #20]

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
2000307c:	68fa      	ldr	r2, [r7, #12]
2000307e:	697b      	ldr	r3, [r7, #20]
20003080:	40da      	lsrs	r2, r3
20003082:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
20003086:	69bb      	ldr	r3, [r7, #24]
20003088:	fa01 f303 	lsl.w	r3, r1, r3
2000308c:	43db      	mvns	r3, r3
2000308e:	401a      	ands	r2, r3
20003090:	687b      	ldr	r3, [r7, #4]
20003092:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
20003094:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
20003098:	697b      	ldr	r3, [r7, #20]
2000309a:	fa02 f303 	lsl.w	r3, r2, r3
2000309e:	43da      	mvns	r2, r3
200030a0:	68fb      	ldr	r3, [r7, #12]
200030a2:	401a      	ands	r2, r3
200030a4:	683b      	ldr	r3, [r7, #0]
200030a6:	601a      	str	r2, [r3, #0]
}
200030a8:	bf00      	nop
200030aa:	3724      	adds	r7, #36	@ 0x24
200030ac:	46bd      	mov	sp, r7
200030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
200030b2:	4770      	bx	lr

200030b4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
200030b4:	b480      	push	{r7}
200030b6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
200030b8:	f3bf 8f4f 	dsb	sy
}
200030bc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
200030be:	4b06      	ldr	r3, [pc, #24]	@ (200030d8 <__NVIC_SystemReset+0x24>)
200030c0:	68db      	ldr	r3, [r3, #12]
200030c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
200030c6:	4904      	ldr	r1, [pc, #16]	@ (200030d8 <__NVIC_SystemReset+0x24>)
200030c8:	4b04      	ldr	r3, [pc, #16]	@ (200030dc <__NVIC_SystemReset+0x28>)
200030ca:	4313      	orrs	r3, r2
200030cc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
200030ce:	f3bf 8f4f 	dsb	sy
}
200030d2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
200030d4:	bf00      	nop
200030d6:	e7fd      	b.n	200030d4 <__NVIC_SystemReset+0x20>
200030d8:	e000ed00 	.word	0xe000ed00
200030dc:	05fa0004 	.word	0x05fa0004

200030e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
200030e0:	b580      	push	{r7, lr}
200030e2:	b082      	sub	sp, #8
200030e4:	af00      	add	r7, sp, #0
200030e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
200030e8:	6878      	ldr	r0, [r7, #4]
200030ea:	f7ff fe33 	bl	20002d54 <__NVIC_SetPriorityGrouping>
}
200030ee:	bf00      	nop
200030f0:	3708      	adds	r7, #8
200030f2:	46bd      	mov	sp, r7
200030f4:	bd80      	pop	{r7, pc}

200030f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
200030f6:	b580      	push	{r7, lr}
200030f8:	b086      	sub	sp, #24
200030fa:	af00      	add	r7, sp, #0
200030fc:	4603      	mov	r3, r0
200030fe:	60b9      	str	r1, [r7, #8]
20003100:	607a      	str	r2, [r7, #4]
20003102:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
20003104:	f7ff fe4a 	bl	20002d9c <__NVIC_GetPriorityGrouping>
20003108:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
2000310a:	687a      	ldr	r2, [r7, #4]
2000310c:	68b9      	ldr	r1, [r7, #8]
2000310e:	6978      	ldr	r0, [r7, #20]
20003110:	f7ff ff66 	bl	20002fe0 <NVIC_EncodePriority>
20003114:	4602      	mov	r2, r0
20003116:	f997 300f 	ldrsb.w	r3, [r7, #15]
2000311a:	4611      	mov	r1, r2
2000311c:	4618      	mov	r0, r3
2000311e:	f7ff ff0d 	bl	20002f3c <__NVIC_SetPriority>
}
20003122:	bf00      	nop
20003124:	3718      	adds	r7, #24
20003126:	46bd      	mov	sp, r7
20003128:	bd80      	pop	{r7, pc}

2000312a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000312a:	b580      	push	{r7, lr}
2000312c:	b082      	sub	sp, #8
2000312e:	af00      	add	r7, sp, #0
20003130:	4603      	mov	r3, r0
20003132:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
20003134:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003138:	4618      	mov	r0, r3
2000313a:	f7ff fe3d 	bl	20002db8 <__NVIC_EnableIRQ>
}
2000313e:	bf00      	nop
20003140:	3708      	adds	r7, #8
20003142:	46bd      	mov	sp, r7
20003144:	bd80      	pop	{r7, pc}

20003146 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
20003146:	b580      	push	{r7, lr}
20003148:	b082      	sub	sp, #8
2000314a:	af00      	add	r7, sp, #0
2000314c:	4603      	mov	r3, r0
2000314e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
20003150:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003154:	4618      	mov	r0, r3
20003156:	f7ff fe4d 	bl	20002df4 <__NVIC_DisableIRQ>
}
2000315a:	bf00      	nop
2000315c:	3708      	adds	r7, #8
2000315e:	46bd      	mov	sp, r7
20003160:	bd80      	pop	{r7, pc}

20003162 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
20003162:	b580      	push	{r7, lr}
20003164:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
20003166:	f7ff ffa5 	bl	200030b4 <__NVIC_SystemReset>
	...

2000316c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
2000316c:	b480      	push	{r7}
2000316e:	b083      	sub	sp, #12
20003170:	af00      	add	r7, sp, #0
20003172:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
20003174:	687b      	ldr	r3, [r7, #4]
20003176:	3b01      	subs	r3, #1
20003178:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
2000317c:	d301      	bcc.n	20003182 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
2000317e:	2301      	movs	r3, #1
20003180:	e00d      	b.n	2000319e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
20003182:	4a0a      	ldr	r2, [pc, #40]	@ (200031ac <HAL_SYSTICK_Config+0x40>)
20003184:	687b      	ldr	r3, [r7, #4]
20003186:	3b01      	subs	r3, #1
20003188:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
2000318a:	4b08      	ldr	r3, [pc, #32]	@ (200031ac <HAL_SYSTICK_Config+0x40>)
2000318c:	2200      	movs	r2, #0
2000318e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
20003190:	4b06      	ldr	r3, [pc, #24]	@ (200031ac <HAL_SYSTICK_Config+0x40>)
20003192:	681b      	ldr	r3, [r3, #0]
20003194:	4a05      	ldr	r2, [pc, #20]	@ (200031ac <HAL_SYSTICK_Config+0x40>)
20003196:	f043 0303 	orr.w	r3, r3, #3
2000319a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
2000319c:	2300      	movs	r3, #0
}
2000319e:	4618      	mov	r0, r3
200031a0:	370c      	adds	r7, #12
200031a2:	46bd      	mov	sp, r7
200031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
200031a8:	4770      	bx	lr
200031aa:	bf00      	nop
200031ac:	e000e010 	.word	0xe000e010

200031b0 <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
200031b0:	b580      	push	{r7, lr}
200031b2:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
200031b4:	f7ff fdf2 	bl	20002d9c <__NVIC_GetPriorityGrouping>
200031b8:	4603      	mov	r3, r0
}
200031ba:	4618      	mov	r0, r3
200031bc:	bd80      	pop	{r7, pc}

200031be <HAL_NVIC_GetPriority>:
  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *const pPreemptPriority,
                          uint32_t *const pSubPriority)
{
200031be:	b580      	push	{r7, lr}
200031c0:	b084      	sub	sp, #16
200031c2:	af00      	add	r7, sp, #0
200031c4:	60b9      	str	r1, [r7, #8]
200031c6:	607a      	str	r2, [r7, #4]
200031c8:	603b      	str	r3, [r7, #0]
200031ca:	4603      	mov	r3, r0
200031cc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
200031ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
200031d2:	4618      	mov	r0, r3
200031d4:	f7ff fedc 	bl	20002f90 <__NVIC_GetPriority>
200031d8:	683b      	ldr	r3, [r7, #0]
200031da:	687a      	ldr	r2, [r7, #4]
200031dc:	68b9      	ldr	r1, [r7, #8]
200031de:	f7ff ff32 	bl	20003046 <NVIC_DecodePriority>
}
200031e2:	bf00      	nop
200031e4:	3710      	adds	r7, #16
200031e6:	46bd      	mov	sp, r7
200031e8:	bd80      	pop	{r7, pc}

200031ea <HAL_NVIC_SetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
200031ea:	b580      	push	{r7, lr}
200031ec:	b082      	sub	sp, #8
200031ee:	af00      	add	r7, sp, #0
200031f0:	4603      	mov	r3, r0
200031f2:	71fb      	strb	r3, [r7, #7]
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
200031f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
200031f8:	4618      	mov	r0, r3
200031fa:	f7ff fe41 	bl	20002e80 <__NVIC_SetPendingIRQ>
}
200031fe:	bf00      	nop
20003200:	3708      	adds	r7, #8
20003202:	46bd      	mov	sp, r7
20003204:	bd80      	pop	{r7, pc}

20003206 <HAL_NVIC_GetPendingIRQ>:
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
20003206:	b580      	push	{r7, lr}
20003208:	b082      	sub	sp, #8
2000320a:	af00      	add	r7, sp, #0
2000320c:	4603      	mov	r3, r0
2000320e:	71fb      	strb	r3, [r7, #7]
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
20003210:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003214:	4618      	mov	r0, r3
20003216:	f7ff fe11 	bl	20002e3c <__NVIC_GetPendingIRQ>
2000321a:	4603      	mov	r3, r0
}
2000321c:	4618      	mov	r0, r3
2000321e:	3708      	adds	r7, #8
20003220:	46bd      	mov	sp, r7
20003222:	bd80      	pop	{r7, pc}

20003224 <HAL_NVIC_ClearPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003224:	b580      	push	{r7, lr}
20003226:	b082      	sub	sp, #8
20003228:	af00      	add	r7, sp, #0
2000322a:	4603      	mov	r3, r0
2000322c:	71fb      	strb	r3, [r7, #7]
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
2000322e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20003232:	4618      	mov	r0, r3
20003234:	f7ff fe42 	bl	20002ebc <__NVIC_ClearPendingIRQ>
}
20003238:	bf00      	nop
2000323a:	3708      	adds	r7, #8
2000323c:	46bd      	mov	sp, r7
2000323e:	bd80      	pop	{r7, pc}

20003240 <HAL_NVIC_GetActive>:
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
20003240:	b580      	push	{r7, lr}
20003242:	b082      	sub	sp, #8
20003244:	af00      	add	r7, sp, #0
20003246:	4603      	mov	r3, r0
20003248:	71fb      	strb	r3, [r7, #7]
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
2000324a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000324e:	4618      	mov	r0, r3
20003250:	f7ff fe52 	bl	20002ef8 <__NVIC_GetActive>
20003254:	4603      	mov	r3, r0
}
20003256:	4618      	mov	r0, r3
20003258:	3708      	adds	r7, #8
2000325a:	46bd      	mov	sp, r7
2000325c:	bd80      	pop	{r7, pc}
	...

20003260 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
20003260:	b480      	push	{r7}
20003262:	b083      	sub	sp, #12
20003264:	af00      	add	r7, sp, #0
20003266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
20003268:	687b      	ldr	r3, [r7, #4]
2000326a:	2b04      	cmp	r3, #4
2000326c:	d844      	bhi.n	200032f8 <HAL_SYSTICK_CLKSourceConfig+0x98>
2000326e:	a201      	add	r2, pc, #4	@ (adr r2, 20003274 <HAL_SYSTICK_CLKSourceConfig+0x14>)
20003270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20003274:	20003297 	.word	0x20003297
20003278:	200032b5 	.word	0x200032b5
2000327c:	200032d7 	.word	0x200032d7
20003280:	200032f9 	.word	0x200032f9
20003284:	20003289 	.word	0x20003289
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
20003288:	4b1f      	ldr	r3, [pc, #124]	@ (20003308 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
2000328a:	681b      	ldr	r3, [r3, #0]
2000328c:	4a1e      	ldr	r2, [pc, #120]	@ (20003308 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
2000328e:	f043 0304 	orr.w	r3, r3, #4
20003292:	6013      	str	r3, [r2, #0]
      break;
20003294:	e031      	b.n	200032fa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
20003296:	4b1c      	ldr	r3, [pc, #112]	@ (20003308 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003298:	681b      	ldr	r3, [r3, #0]
2000329a:	4a1b      	ldr	r2, [pc, #108]	@ (20003308 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
2000329c:	f023 0304 	bic.w	r3, r3, #4
200032a0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
200032a2:	4b1a      	ldr	r3, [pc, #104]	@ (2000330c <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200032a8:	4a18      	ldr	r2, [pc, #96]	@ (2000330c <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032aa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
200032ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
200032b2:	e022      	b.n	200032fa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
200032b4:	4b14      	ldr	r3, [pc, #80]	@ (20003308 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032b6:	681b      	ldr	r3, [r3, #0]
200032b8:	4a13      	ldr	r2, [pc, #76]	@ (20003308 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032ba:	f023 0304 	bic.w	r3, r3, #4
200032be:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
200032c0:	4b12      	ldr	r3, [pc, #72]	@ (2000330c <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200032c6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
200032ca:	4a10      	ldr	r2, [pc, #64]	@ (2000330c <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
200032d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
200032d4:	e011      	b.n	200032fa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
200032d6:	4b0c      	ldr	r3, [pc, #48]	@ (20003308 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032d8:	681b      	ldr	r3, [r3, #0]
200032da:	4a0b      	ldr	r2, [pc, #44]	@ (20003308 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
200032dc:	f023 0304 	bic.w	r3, r3, #4
200032e0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
200032e2:	4b0a      	ldr	r3, [pc, #40]	@ (2000330c <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200032e8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
200032ec:	4a07      	ldr	r2, [pc, #28]	@ (2000330c <HAL_SYSTICK_CLKSourceConfig+0xac>)
200032ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200032f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
200032f6:	e000      	b.n	200032fa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
200032f8:	bf00      	nop
  }
}
200032fa:	bf00      	nop
200032fc:	370c      	adds	r7, #12
200032fe:	46bd      	mov	sp, r7
20003300:	f85d 7b04 	ldr.w	r7, [sp], #4
20003304:	4770      	bx	lr
20003306:	bf00      	nop
20003308:	e000e010 	.word	0xe000e010
2000330c:	46020c00 	.word	0x46020c00

20003310 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
20003310:	b480      	push	{r7}
20003312:	b083      	sub	sp, #12
20003314:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
20003316:	4b19      	ldr	r3, [pc, #100]	@ (2000337c <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
20003318:	681b      	ldr	r3, [r3, #0]
2000331a:	f003 0304 	and.w	r3, r3, #4
2000331e:	2b00      	cmp	r3, #0
20003320:	d002      	beq.n	20003328 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
20003322:	2304      	movs	r3, #4
20003324:	607b      	str	r3, [r7, #4]
20003326:	e021      	b.n	2000336c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
20003328:	4b15      	ldr	r3, [pc, #84]	@ (20003380 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
2000332a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000332e:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
20003332:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
20003334:	683b      	ldr	r3, [r7, #0]
20003336:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000333a:	d011      	beq.n	20003360 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
2000333c:	683b      	ldr	r3, [r7, #0]
2000333e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20003342:	d810      	bhi.n	20003366 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
20003344:	683b      	ldr	r3, [r7, #0]
20003346:	2b00      	cmp	r3, #0
20003348:	d004      	beq.n	20003354 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
2000334a:	683b      	ldr	r3, [r7, #0]
2000334c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20003350:	d003      	beq.n	2000335a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
20003352:	e008      	b.n	20003366 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
20003354:	2300      	movs	r3, #0
20003356:	607b      	str	r3, [r7, #4]
        break;
20003358:	e008      	b.n	2000336c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
2000335a:	2301      	movs	r3, #1
2000335c:	607b      	str	r3, [r7, #4]
        break;
2000335e:	e005      	b.n	2000336c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
20003360:	2302      	movs	r3, #2
20003362:	607b      	str	r3, [r7, #4]
        break;
20003364:	e002      	b.n	2000336c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
20003366:	2300      	movs	r3, #0
20003368:	607b      	str	r3, [r7, #4]
        break;
2000336a:	bf00      	nop
    }
  }
  return systick_source;
2000336c:	687b      	ldr	r3, [r7, #4]
}
2000336e:	4618      	mov	r0, r3
20003370:	370c      	adds	r7, #12
20003372:	46bd      	mov	sp, r7
20003374:	f85d 7b04 	ldr.w	r7, [sp], #4
20003378:	4770      	bx	lr
2000337a:	bf00      	nop
2000337c:	e000e010 	.word	0xe000e010
20003380:	46020c00 	.word	0x46020c00

20003384 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
20003384:	b580      	push	{r7, lr}
20003386:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
20003388:	f000 f802 	bl	20003390 <HAL_SYSTICK_Callback>
}
2000338c:	bf00      	nop
2000338e:	bd80      	pop	{r7, pc}

20003390 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
20003390:	b480      	push	{r7}
20003392:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
20003394:	bf00      	nop
20003396:	46bd      	mov	sp, r7
20003398:	f85d 7b04 	ldr.w	r7, [sp], #4
2000339c:	4770      	bx	lr
	...

200033a0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
200033a0:	b480      	push	{r7}
200033a2:	b083      	sub	sp, #12
200033a4:	af00      	add	r7, sp, #0
200033a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
200033a8:	f3bf 8f5f 	dmb	sy
}
200033ac:	bf00      	nop
  __DMB(); /* Data Memory Barrier operation to force any outstanding writes to memory before enabling the MPU */

  /* Enable the MPU */
  MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
200033ae:	4a0b      	ldr	r2, [pc, #44]	@ (200033dc <HAL_MPU_Enable+0x3c>)
200033b0:	687b      	ldr	r3, [r7, #4]
200033b2:	f043 0301 	orr.w	r3, r3, #1
200033b6:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
200033b8:	4b09      	ldr	r3, [pc, #36]	@ (200033e0 <HAL_MPU_Enable+0x40>)
200033ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200033bc:	4a08      	ldr	r2, [pc, #32]	@ (200033e0 <HAL_MPU_Enable+0x40>)
200033be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
200033c2:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
200033c4:	f3bf 8f4f 	dsb	sy
}
200033c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
200033ca:	f3bf 8f6f 	isb	sy
}
200033ce:	bf00      	nop

  /* Follow ARM recommendation with */
  /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
  __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
  __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
}
200033d0:	bf00      	nop
200033d2:	370c      	adds	r7, #12
200033d4:	46bd      	mov	sp, r7
200033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
200033da:	4770      	bx	lr
200033dc:	e000ed90 	.word	0xe000ed90
200033e0:	e000ed00 	.word	0xe000ed00

200033e4 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
200033e4:	b480      	push	{r7}
200033e6:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
200033e8:	f3bf 8f5f 	dmb	sy
}
200033ec:	bf00      	nop
  __DMB(); /* Force any outstanding transfers to complete before disabling MPU */

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
200033ee:	4b0b      	ldr	r3, [pc, #44]	@ (2000341c <HAL_MPU_Disable+0x38>)
200033f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200033f2:	4a0a      	ldr	r2, [pc, #40]	@ (2000341c <HAL_MPU_Disable+0x38>)
200033f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
200033f8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU */
  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
200033fa:	4b09      	ldr	r3, [pc, #36]	@ (20003420 <HAL_MPU_Disable+0x3c>)
200033fc:	685b      	ldr	r3, [r3, #4]
200033fe:	4a08      	ldr	r2, [pc, #32]	@ (20003420 <HAL_MPU_Disable+0x3c>)
20003400:	f023 0301 	bic.w	r3, r3, #1
20003404:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
20003406:	f3bf 8f4f 	dsb	sy
}
2000340a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
2000340c:	f3bf 8f6f 	isb	sy
}
20003410:	bf00      	nop

  /* Follow ARM recommendation with */
  /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
  __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
  __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
}
20003412:	bf00      	nop
20003414:	46bd      	mov	sp, r7
20003416:	f85d 7b04 	ldr.w	r7, [sp], #4
2000341a:	4770      	bx	lr
2000341c:	e000ed00 	.word	0xe000ed00
20003420:	e000ed90 	.word	0xe000ed90

20003424 <HAL_MPU_EnableRegion>:
  * @retval None
  * @param  RegionNumber Specifies the index of the region to enable.
  *         this parameter can be a value of @ref CORTEX_MPU_Region_Number
  */
void HAL_MPU_EnableRegion(uint32_t RegionNumber)
{
20003424:	b480      	push	{r7}
20003426:	b083      	sub	sp, #12
20003428:	af00      	add	r7, sp, #0
2000342a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
2000342c:	4a07      	ldr	r2, [pc, #28]	@ (2000344c <HAL_MPU_EnableRegion+0x28>)
2000342e:	687b      	ldr	r3, [r7, #4]
20003430:	6093      	str	r3, [r2, #8]

  /* Enable the Region */
  SET_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
20003432:	4b06      	ldr	r3, [pc, #24]	@ (2000344c <HAL_MPU_EnableRegion+0x28>)
20003434:	691b      	ldr	r3, [r3, #16]
20003436:	4a05      	ldr	r2, [pc, #20]	@ (2000344c <HAL_MPU_EnableRegion+0x28>)
20003438:	f043 0301 	orr.w	r3, r3, #1
2000343c:	6113      	str	r3, [r2, #16]
}
2000343e:	bf00      	nop
20003440:	370c      	adds	r7, #12
20003442:	46bd      	mov	sp, r7
20003444:	f85d 7b04 	ldr.w	r7, [sp], #4
20003448:	4770      	bx	lr
2000344a:	bf00      	nop
2000344c:	e000ed90 	.word	0xe000ed90

20003450 <HAL_MPU_DisableRegion>:
  * @retval None
  * @param  RegionNumber Specifies the index of the region to disable.
  *         this parameter can be a value of @ref CORTEX_MPU_Region_Number
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
20003450:	b480      	push	{r7}
20003452:	b083      	sub	sp, #12
20003454:	af00      	add	r7, sp, #0
20003456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
20003458:	4a07      	ldr	r2, [pc, #28]	@ (20003478 <HAL_MPU_DisableRegion+0x28>)
2000345a:	687b      	ldr	r3, [r7, #4]
2000345c:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
2000345e:	4b06      	ldr	r3, [pc, #24]	@ (20003478 <HAL_MPU_DisableRegion+0x28>)
20003460:	691b      	ldr	r3, [r3, #16]
20003462:	4a05      	ldr	r2, [pc, #20]	@ (20003478 <HAL_MPU_DisableRegion+0x28>)
20003464:	f023 0301 	bic.w	r3, r3, #1
20003468:	6113      	str	r3, [r2, #16]
}
2000346a:	bf00      	nop
2000346c:	370c      	adds	r7, #12
2000346e:	46bd      	mov	sp, r7
20003470:	f85d 7b04 	ldr.w	r7, [sp], #4
20003474:	4770      	bx	lr
20003476:	bf00      	nop
20003478:	e000ed90 	.word	0xe000ed90

2000347c <HAL_MPU_ConfigRegion>:
  * @param  pMPU_RegionInit: Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *const pMPU_RegionInit)
{
2000347c:	b580      	push	{r7, lr}
2000347e:	b082      	sub	sp, #8
20003480:	af00      	add	r7, sp, #0
20003482:	6078      	str	r0, [r7, #4]
  MPU_ConfigRegion(MPU, pMPU_RegionInit);
20003484:	6879      	ldr	r1, [r7, #4]
20003486:	4803      	ldr	r0, [pc, #12]	@ (20003494 <HAL_MPU_ConfigRegion+0x18>)
20003488:	f000 f814 	bl	200034b4 <MPU_ConfigRegion>
}
2000348c:	bf00      	nop
2000348e:	3708      	adds	r7, #8
20003490:	46bd      	mov	sp, r7
20003492:	bd80      	pop	{r7, pc}
20003494:	e000ed90 	.word	0xe000ed90

20003498 <HAL_MPU_ConfigMemoryAttributes>:
  * @param  pMPU_AttributesInit: Pointer to a MPU_Attributes_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigMemoryAttributes(const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
{
20003498:	b580      	push	{r7, lr}
2000349a:	b082      	sub	sp, #8
2000349c:	af00      	add	r7, sp, #0
2000349e:	6078      	str	r0, [r7, #4]
  MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
200034a0:	6879      	ldr	r1, [r7, #4]
200034a2:	4803      	ldr	r0, [pc, #12]	@ (200034b0 <HAL_MPU_ConfigMemoryAttributes+0x18>)
200034a4:	f000 f83d 	bl	20003522 <MPU_ConfigMemoryAttributes>
}
200034a8:	bf00      	nop
200034aa:	3708      	adds	r7, #8
200034ac:	46bd      	mov	sp, r7
200034ae:	bd80      	pop	{r7, pc}
200034b0:	e000ed90 	.word	0xe000ed90

200034b4 <MPU_ConfigRegion>:

/** @addtogroup CORTEX_Private_Functions
  * @{
  */
static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *const pMPU_RegionInit)
{
200034b4:	b480      	push	{r7}
200034b6:	b083      	sub	sp, #12
200034b8:	af00      	add	r7, sp, #0
200034ba:	6078      	str	r0, [r7, #4]
200034bc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("dmb 0xF":::"memory");
200034be:	f3bf 8f5f 	dmb	sy
}
200034c2:	bf00      	nop

  /* Follow ARM recommendation with Data Memory Barrier prior to MPU configuration */
  __DMB();

  /* Set the Region number */
  MPUx->RNR = pMPU_RegionInit->Number;
200034c4:	683b      	ldr	r3, [r7, #0]
200034c6:	785b      	ldrb	r3, [r3, #1]
200034c8:	461a      	mov	r2, r3
200034ca:	687b      	ldr	r3, [r7, #4]
200034cc:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPUx->RLAR, MPU_RLAR_EN_Msk);
200034ce:	687b      	ldr	r3, [r7, #4]
200034d0:	691b      	ldr	r3, [r3, #16]
200034d2:	f023 0201 	bic.w	r2, r3, #1
200034d6:	687b      	ldr	r3, [r7, #4]
200034d8:	611a      	str	r2, [r3, #16]

  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
200034da:	683b      	ldr	r3, [r7, #0]
200034dc:	685b      	ldr	r3, [r3, #4]
200034de:	f023 021f 	bic.w	r2, r3, #31
                ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
200034e2:	683b      	ldr	r3, [r7, #0]
200034e4:	7bdb      	ldrb	r3, [r3, #15]
200034e6:	00db      	lsls	r3, r3, #3
  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
200034e8:	431a      	orrs	r2, r3
                ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
200034ea:	683b      	ldr	r3, [r7, #0]
200034ec:	7b5b      	ldrb	r3, [r3, #13]
200034ee:	005b      	lsls	r3, r3, #1
                ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
200034f0:	4313      	orrs	r3, r2
                ((uint32_t)pMPU_RegionInit->DisableExec           << MPU_RBAR_XN_Pos));
200034f2:	683a      	ldr	r2, [r7, #0]
200034f4:	7b92      	ldrb	r2, [r2, #14]
                ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
200034f6:	431a      	orrs	r2, r3
  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
200034f8:	687b      	ldr	r3, [r7, #4]
200034fa:	60da      	str	r2, [r3, #12]

  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
200034fc:	683b      	ldr	r3, [r7, #0]
200034fe:	689b      	ldr	r3, [r3, #8]
20003500:	f023 021f 	bic.w	r2, r3, #31
                ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
20003504:	683b      	ldr	r3, [r7, #0]
20003506:	7b1b      	ldrb	r3, [r3, #12]
20003508:	005b      	lsls	r3, r3, #1
  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
2000350a:	4313      	orrs	r3, r2
                ((uint32_t)pMPU_RegionInit->Enable                << MPU_RLAR_EN_Pos));
2000350c:	683a      	ldr	r2, [r7, #0]
2000350e:	7812      	ldrb	r2, [r2, #0]
                ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
20003510:	431a      	orrs	r2, r3
  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
20003512:	687b      	ldr	r3, [r7, #4]
20003514:	611a      	str	r2, [r3, #16]
}
20003516:	bf00      	nop
20003518:	370c      	adds	r7, #12
2000351a:	46bd      	mov	sp, r7
2000351c:	f85d 7b04 	ldr.w	r7, [sp], #4
20003520:	4770      	bx	lr

20003522 <MPU_ConfigMemoryAttributes>:


static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
{
20003522:	b480      	push	{r7}
20003524:	b087      	sub	sp, #28
20003526:	af00      	add	r7, sp, #0
20003528:	6078      	str	r0, [r7, #4]
2000352a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("dmb 0xF":::"memory");
2000352c:	f3bf 8f5f 	dmb	sy
}
20003530:	bf00      	nop
  /* No need to check Attributes value as all 0x0..0xFF possible */

  /* Follow ARM recommendation with Data Memory Barrier prior to MPUx configuration */
  __DMB();

  if (pMPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
20003532:	683b      	ldr	r3, [r7, #0]
20003534:	781b      	ldrb	r3, [r3, #0]
20003536:	2b03      	cmp	r3, #3
20003538:	d806      	bhi.n	20003548 <MPU_ConfigMemoryAttributes+0x26>
  {
    /* Program MPU_MAIR0 */
    p_mair = &(MPUx->MAIR0);
2000353a:	687b      	ldr	r3, [r7, #4]
2000353c:	3330      	adds	r3, #48	@ 0x30
2000353e:	617b      	str	r3, [r7, #20]
    attr_number = pMPU_AttributesInit->Number;
20003540:	683b      	ldr	r3, [r7, #0]
20003542:	781b      	ldrb	r3, [r3, #0]
20003544:	613b      	str	r3, [r7, #16]
20003546:	e006      	b.n	20003556 <MPU_ConfigMemoryAttributes+0x34>
  }
  else
  {
    /* Program MPU_MAIR1 */
    p_mair = &(MPUx->MAIR1);
20003548:	687b      	ldr	r3, [r7, #4]
2000354a:	3334      	adds	r3, #52	@ 0x34
2000354c:	617b      	str	r3, [r7, #20]
    attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
2000354e:	683b      	ldr	r3, [r7, #0]
20003550:	781b      	ldrb	r3, [r3, #0]
20003552:	3b04      	subs	r3, #4
20003554:	613b      	str	r3, [r7, #16]
  }

  attr_values = *(p_mair);
20003556:	697b      	ldr	r3, [r7, #20]
20003558:	681b      	ldr	r3, [r3, #0]
2000355a:	60fb      	str	r3, [r7, #12]
  attr_values &=  ~(0xFFUL << (attr_number * 8U));
2000355c:	693b      	ldr	r3, [r7, #16]
2000355e:	00db      	lsls	r3, r3, #3
20003560:	22ff      	movs	r2, #255	@ 0xff
20003562:	fa02 f303 	lsl.w	r3, r2, r3
20003566:	43db      	mvns	r3, r3
20003568:	68fa      	ldr	r2, [r7, #12]
2000356a:	4013      	ands	r3, r2
2000356c:	60fb      	str	r3, [r7, #12]
  *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
2000356e:	683b      	ldr	r3, [r7, #0]
20003570:	785b      	ldrb	r3, [r3, #1]
20003572:	461a      	mov	r2, r3
20003574:	693b      	ldr	r3, [r7, #16]
20003576:	00db      	lsls	r3, r3, #3
20003578:	409a      	lsls	r2, r3
2000357a:	68fb      	ldr	r3, [r7, #12]
2000357c:	431a      	orrs	r2, r3
2000357e:	697b      	ldr	r3, [r7, #20]
20003580:	601a      	str	r2, [r3, #0]
}
20003582:	bf00      	nop
20003584:	371c      	adds	r7, #28
20003586:	46bd      	mov	sp, r7
20003588:	f85d 7b04 	ldr.w	r7, [sp], #4
2000358c:	4770      	bx	lr
	...

20003590 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
20003590:	b580      	push	{r7, lr}
20003592:	b084      	sub	sp, #16
20003594:	af00      	add	r7, sp, #0
20003596:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
20003598:	f7ff f9aa 	bl	200028f0 <HAL_GetTick>
2000359c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
2000359e:	687b      	ldr	r3, [r7, #4]
200035a0:	2b00      	cmp	r3, #0
200035a2:	d101      	bne.n	200035a8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
200035a4:	2301      	movs	r3, #1
200035a6:	e0f0      	b.n	2000378a <HAL_DMA_Init+0x1fa>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
200035a8:	687b      	ldr	r3, [r7, #4]
200035aa:	681b      	ldr	r3, [r3, #0]
200035ac:	4a79      	ldr	r2, [pc, #484]	@ (20003794 <HAL_DMA_Init+0x204>)
200035ae:	4293      	cmp	r3, r2
200035b0:	f000 809f 	beq.w	200036f2 <HAL_DMA_Init+0x162>
200035b4:	687b      	ldr	r3, [r7, #4]
200035b6:	681b      	ldr	r3, [r3, #0]
200035b8:	4a77      	ldr	r2, [pc, #476]	@ (20003798 <HAL_DMA_Init+0x208>)
200035ba:	4293      	cmp	r3, r2
200035bc:	f000 8099 	beq.w	200036f2 <HAL_DMA_Init+0x162>
200035c0:	687b      	ldr	r3, [r7, #4]
200035c2:	681b      	ldr	r3, [r3, #0]
200035c4:	4a75      	ldr	r2, [pc, #468]	@ (2000379c <HAL_DMA_Init+0x20c>)
200035c6:	4293      	cmp	r3, r2
200035c8:	f000 8093 	beq.w	200036f2 <HAL_DMA_Init+0x162>
200035cc:	687b      	ldr	r3, [r7, #4]
200035ce:	681b      	ldr	r3, [r3, #0]
200035d0:	4a73      	ldr	r2, [pc, #460]	@ (200037a0 <HAL_DMA_Init+0x210>)
200035d2:	4293      	cmp	r3, r2
200035d4:	f000 808d 	beq.w	200036f2 <HAL_DMA_Init+0x162>
200035d8:	687b      	ldr	r3, [r7, #4]
200035da:	681b      	ldr	r3, [r3, #0]
200035dc:	4a71      	ldr	r2, [pc, #452]	@ (200037a4 <HAL_DMA_Init+0x214>)
200035de:	4293      	cmp	r3, r2
200035e0:	f000 8087 	beq.w	200036f2 <HAL_DMA_Init+0x162>
200035e4:	687b      	ldr	r3, [r7, #4]
200035e6:	681b      	ldr	r3, [r3, #0]
200035e8:	4a6f      	ldr	r2, [pc, #444]	@ (200037a8 <HAL_DMA_Init+0x218>)
200035ea:	4293      	cmp	r3, r2
200035ec:	f000 8081 	beq.w	200036f2 <HAL_DMA_Init+0x162>
200035f0:	687b      	ldr	r3, [r7, #4]
200035f2:	681b      	ldr	r3, [r3, #0]
200035f4:	4a6d      	ldr	r2, [pc, #436]	@ (200037ac <HAL_DMA_Init+0x21c>)
200035f6:	4293      	cmp	r3, r2
200035f8:	d07b      	beq.n	200036f2 <HAL_DMA_Init+0x162>
200035fa:	687b      	ldr	r3, [r7, #4]
200035fc:	681b      	ldr	r3, [r3, #0]
200035fe:	4a6c      	ldr	r2, [pc, #432]	@ (200037b0 <HAL_DMA_Init+0x220>)
20003600:	4293      	cmp	r3, r2
20003602:	d076      	beq.n	200036f2 <HAL_DMA_Init+0x162>
20003604:	687b      	ldr	r3, [r7, #4]
20003606:	681b      	ldr	r3, [r3, #0]
20003608:	4a6a      	ldr	r2, [pc, #424]	@ (200037b4 <HAL_DMA_Init+0x224>)
2000360a:	4293      	cmp	r3, r2
2000360c:	d071      	beq.n	200036f2 <HAL_DMA_Init+0x162>
2000360e:	687b      	ldr	r3, [r7, #4]
20003610:	681b      	ldr	r3, [r3, #0]
20003612:	4a69      	ldr	r2, [pc, #420]	@ (200037b8 <HAL_DMA_Init+0x228>)
20003614:	4293      	cmp	r3, r2
20003616:	d06c      	beq.n	200036f2 <HAL_DMA_Init+0x162>
20003618:	687b      	ldr	r3, [r7, #4]
2000361a:	681b      	ldr	r3, [r3, #0]
2000361c:	4a67      	ldr	r2, [pc, #412]	@ (200037bc <HAL_DMA_Init+0x22c>)
2000361e:	4293      	cmp	r3, r2
20003620:	d067      	beq.n	200036f2 <HAL_DMA_Init+0x162>
20003622:	687b      	ldr	r3, [r7, #4]
20003624:	681b      	ldr	r3, [r3, #0]
20003626:	4a66      	ldr	r2, [pc, #408]	@ (200037c0 <HAL_DMA_Init+0x230>)
20003628:	4293      	cmp	r3, r2
2000362a:	d062      	beq.n	200036f2 <HAL_DMA_Init+0x162>
2000362c:	687b      	ldr	r3, [r7, #4]
2000362e:	681b      	ldr	r3, [r3, #0]
20003630:	4a64      	ldr	r2, [pc, #400]	@ (200037c4 <HAL_DMA_Init+0x234>)
20003632:	4293      	cmp	r3, r2
20003634:	d05d      	beq.n	200036f2 <HAL_DMA_Init+0x162>
20003636:	687b      	ldr	r3, [r7, #4]
20003638:	681b      	ldr	r3, [r3, #0]
2000363a:	4a63      	ldr	r2, [pc, #396]	@ (200037c8 <HAL_DMA_Init+0x238>)
2000363c:	4293      	cmp	r3, r2
2000363e:	d058      	beq.n	200036f2 <HAL_DMA_Init+0x162>
20003640:	687b      	ldr	r3, [r7, #4]
20003642:	681b      	ldr	r3, [r3, #0]
20003644:	4a61      	ldr	r2, [pc, #388]	@ (200037cc <HAL_DMA_Init+0x23c>)
20003646:	4293      	cmp	r3, r2
20003648:	d053      	beq.n	200036f2 <HAL_DMA_Init+0x162>
2000364a:	687b      	ldr	r3, [r7, #4]
2000364c:	681b      	ldr	r3, [r3, #0]
2000364e:	4a60      	ldr	r2, [pc, #384]	@ (200037d0 <HAL_DMA_Init+0x240>)
20003650:	4293      	cmp	r3, r2
20003652:	d04e      	beq.n	200036f2 <HAL_DMA_Init+0x162>
20003654:	687b      	ldr	r3, [r7, #4]
20003656:	681b      	ldr	r3, [r3, #0]
20003658:	4a5e      	ldr	r2, [pc, #376]	@ (200037d4 <HAL_DMA_Init+0x244>)
2000365a:	4293      	cmp	r3, r2
2000365c:	d049      	beq.n	200036f2 <HAL_DMA_Init+0x162>
2000365e:	687b      	ldr	r3, [r7, #4]
20003660:	681b      	ldr	r3, [r3, #0]
20003662:	4a5d      	ldr	r2, [pc, #372]	@ (200037d8 <HAL_DMA_Init+0x248>)
20003664:	4293      	cmp	r3, r2
20003666:	d044      	beq.n	200036f2 <HAL_DMA_Init+0x162>
20003668:	687b      	ldr	r3, [r7, #4]
2000366a:	681b      	ldr	r3, [r3, #0]
2000366c:	4a5b      	ldr	r2, [pc, #364]	@ (200037dc <HAL_DMA_Init+0x24c>)
2000366e:	4293      	cmp	r3, r2
20003670:	d03f      	beq.n	200036f2 <HAL_DMA_Init+0x162>
20003672:	687b      	ldr	r3, [r7, #4]
20003674:	681b      	ldr	r3, [r3, #0]
20003676:	4a5a      	ldr	r2, [pc, #360]	@ (200037e0 <HAL_DMA_Init+0x250>)
20003678:	4293      	cmp	r3, r2
2000367a:	d03a      	beq.n	200036f2 <HAL_DMA_Init+0x162>
2000367c:	687b      	ldr	r3, [r7, #4]
2000367e:	681b      	ldr	r3, [r3, #0]
20003680:	4a58      	ldr	r2, [pc, #352]	@ (200037e4 <HAL_DMA_Init+0x254>)
20003682:	4293      	cmp	r3, r2
20003684:	d035      	beq.n	200036f2 <HAL_DMA_Init+0x162>
20003686:	687b      	ldr	r3, [r7, #4]
20003688:	681b      	ldr	r3, [r3, #0]
2000368a:	4a57      	ldr	r2, [pc, #348]	@ (200037e8 <HAL_DMA_Init+0x258>)
2000368c:	4293      	cmp	r3, r2
2000368e:	d030      	beq.n	200036f2 <HAL_DMA_Init+0x162>
20003690:	687b      	ldr	r3, [r7, #4]
20003692:	681b      	ldr	r3, [r3, #0]
20003694:	4a55      	ldr	r2, [pc, #340]	@ (200037ec <HAL_DMA_Init+0x25c>)
20003696:	4293      	cmp	r3, r2
20003698:	d02b      	beq.n	200036f2 <HAL_DMA_Init+0x162>
2000369a:	687b      	ldr	r3, [r7, #4]
2000369c:	681b      	ldr	r3, [r3, #0]
2000369e:	4a54      	ldr	r2, [pc, #336]	@ (200037f0 <HAL_DMA_Init+0x260>)
200036a0:	4293      	cmp	r3, r2
200036a2:	d026      	beq.n	200036f2 <HAL_DMA_Init+0x162>
200036a4:	687b      	ldr	r3, [r7, #4]
200036a6:	681b      	ldr	r3, [r3, #0]
200036a8:	4a52      	ldr	r2, [pc, #328]	@ (200037f4 <HAL_DMA_Init+0x264>)
200036aa:	4293      	cmp	r3, r2
200036ac:	d021      	beq.n	200036f2 <HAL_DMA_Init+0x162>
200036ae:	687b      	ldr	r3, [r7, #4]
200036b0:	681b      	ldr	r3, [r3, #0]
200036b2:	4a51      	ldr	r2, [pc, #324]	@ (200037f8 <HAL_DMA_Init+0x268>)
200036b4:	4293      	cmp	r3, r2
200036b6:	d01c      	beq.n	200036f2 <HAL_DMA_Init+0x162>
200036b8:	687b      	ldr	r3, [r7, #4]
200036ba:	681b      	ldr	r3, [r3, #0]
200036bc:	4a4f      	ldr	r2, [pc, #316]	@ (200037fc <HAL_DMA_Init+0x26c>)
200036be:	4293      	cmp	r3, r2
200036c0:	d017      	beq.n	200036f2 <HAL_DMA_Init+0x162>
200036c2:	687b      	ldr	r3, [r7, #4]
200036c4:	681b      	ldr	r3, [r3, #0]
200036c6:	4a4e      	ldr	r2, [pc, #312]	@ (20003800 <HAL_DMA_Init+0x270>)
200036c8:	4293      	cmp	r3, r2
200036ca:	d012      	beq.n	200036f2 <HAL_DMA_Init+0x162>
200036cc:	687b      	ldr	r3, [r7, #4]
200036ce:	681b      	ldr	r3, [r3, #0]
200036d0:	4a4c      	ldr	r2, [pc, #304]	@ (20003804 <HAL_DMA_Init+0x274>)
200036d2:	4293      	cmp	r3, r2
200036d4:	d00d      	beq.n	200036f2 <HAL_DMA_Init+0x162>
200036d6:	687b      	ldr	r3, [r7, #4]
200036d8:	681b      	ldr	r3, [r3, #0]
200036da:	4a4b      	ldr	r2, [pc, #300]	@ (20003808 <HAL_DMA_Init+0x278>)
200036dc:	4293      	cmp	r3, r2
200036de:	d008      	beq.n	200036f2 <HAL_DMA_Init+0x162>
200036e0:	687b      	ldr	r3, [r7, #4]
200036e2:	681b      	ldr	r3, [r3, #0]
200036e4:	4a49      	ldr	r2, [pc, #292]	@ (2000380c <HAL_DMA_Init+0x27c>)
200036e6:	4293      	cmp	r3, r2
200036e8:	d003      	beq.n	200036f2 <HAL_DMA_Init+0x162>
200036ea:	687b      	ldr	r3, [r7, #4]
200036ec:	681b      	ldr	r3, [r3, #0]
200036ee:	4a48      	ldr	r2, [pc, #288]	@ (20003810 <HAL_DMA_Init+0x280>)
200036f0:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
200036f2:	687b      	ldr	r3, [r7, #4]
200036f4:	2200      	movs	r2, #0
200036f6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
200036fa:	687b      	ldr	r3, [r7, #4]
200036fc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003700:	b2db      	uxtb	r3, r3
20003702:	2b00      	cmp	r3, #0
20003704:	d10e      	bne.n	20003724 <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
20003706:	687b      	ldr	r3, [r7, #4]
20003708:	2200      	movs	r2, #0
2000370a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
2000370c:	687b      	ldr	r3, [r7, #4]
2000370e:	2200      	movs	r2, #0
20003710:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
20003712:	687b      	ldr	r3, [r7, #4]
20003714:	2200      	movs	r2, #0
20003716:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
20003718:	687b      	ldr	r3, [r7, #4]
2000371a:	2200      	movs	r2, #0
2000371c:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
2000371e:	687b      	ldr	r3, [r7, #4]
20003720:	2200      	movs	r2, #0
20003722:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
20003724:	687b      	ldr	r3, [r7, #4]
20003726:	2202      	movs	r2, #2
20003728:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
2000372c:	687b      	ldr	r3, [r7, #4]
2000372e:	681b      	ldr	r3, [r3, #0]
20003730:	695a      	ldr	r2, [r3, #20]
20003732:	687b      	ldr	r3, [r7, #4]
20003734:	681b      	ldr	r3, [r3, #0]
20003736:	f042 0206 	orr.w	r2, r2, #6
2000373a:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
2000373c:	e00f      	b.n	2000375e <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
2000373e:	f7ff f8d7 	bl	200028f0 <HAL_GetTick>
20003742:	4602      	mov	r2, r0
20003744:	68fb      	ldr	r3, [r7, #12]
20003746:	1ad3      	subs	r3, r2, r3
20003748:	2b05      	cmp	r3, #5
2000374a:	d908      	bls.n	2000375e <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
2000374c:	687b      	ldr	r3, [r7, #4]
2000374e:	2210      	movs	r2, #16
20003750:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
20003752:	687b      	ldr	r3, [r7, #4]
20003754:	2203      	movs	r2, #3
20003756:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
2000375a:	2301      	movs	r3, #1
2000375c:	e015      	b.n	2000378a <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
2000375e:	687b      	ldr	r3, [r7, #4]
20003760:	681b      	ldr	r3, [r3, #0]
20003762:	695b      	ldr	r3, [r3, #20]
20003764:	f003 0301 	and.w	r3, r3, #1
20003768:	2b00      	cmp	r3, #0
2000376a:	d1e8      	bne.n	2000373e <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
2000376c:	6878      	ldr	r0, [r7, #4]
2000376e:	f000 fe57 	bl	20004420 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
20003772:	687b      	ldr	r3, [r7, #4]
20003774:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
20003776:	687b      	ldr	r3, [r7, #4]
20003778:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
2000377a:	687b      	ldr	r3, [r7, #4]
2000377c:	2200      	movs	r2, #0
2000377e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
20003780:	687b      	ldr	r3, [r7, #4]
20003782:	2201      	movs	r2, #1
20003784:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
20003788:	2300      	movs	r3, #0
}
2000378a:	4618      	mov	r0, r3
2000378c:	3710      	adds	r7, #16
2000378e:	46bd      	mov	sp, r7
20003790:	bd80      	pop	{r7, pc}
20003792:	bf00      	nop
20003794:	40020050 	.word	0x40020050
20003798:	50020050 	.word	0x50020050
2000379c:	400200d0 	.word	0x400200d0
200037a0:	500200d0 	.word	0x500200d0
200037a4:	40020150 	.word	0x40020150
200037a8:	50020150 	.word	0x50020150
200037ac:	400201d0 	.word	0x400201d0
200037b0:	500201d0 	.word	0x500201d0
200037b4:	40020250 	.word	0x40020250
200037b8:	50020250 	.word	0x50020250
200037bc:	400202d0 	.word	0x400202d0
200037c0:	500202d0 	.word	0x500202d0
200037c4:	40020350 	.word	0x40020350
200037c8:	50020350 	.word	0x50020350
200037cc:	400203d0 	.word	0x400203d0
200037d0:	500203d0 	.word	0x500203d0
200037d4:	40020450 	.word	0x40020450
200037d8:	50020450 	.word	0x50020450
200037dc:	400204d0 	.word	0x400204d0
200037e0:	500204d0 	.word	0x500204d0
200037e4:	40020550 	.word	0x40020550
200037e8:	50020550 	.word	0x50020550
200037ec:	400205d0 	.word	0x400205d0
200037f0:	500205d0 	.word	0x500205d0
200037f4:	40020650 	.word	0x40020650
200037f8:	50020650 	.word	0x50020650
200037fc:	400206d0 	.word	0x400206d0
20003800:	500206d0 	.word	0x500206d0
20003804:	40020750 	.word	0x40020750
20003808:	50020750 	.word	0x50020750
2000380c:	400207d0 	.word	0x400207d0
20003810:	500207d0 	.word	0x500207d0

20003814 <HAL_DMA_DeInit>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *const hdma)
{
20003814:	b580      	push	{r7, lr}
20003816:	b084      	sub	sp, #16
20003818:	af00      	add	r7, sp, #0
2000381a:	6078      	str	r0, [r7, #4]

  DMA_TypeDef *p_dma_instance;

  uint32_t tickstart = HAL_GetTick();
2000381c:	f7ff f868 	bl	200028f0 <HAL_GetTick>
20003820:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003822:	687b      	ldr	r3, [r7, #4]
20003824:	2b00      	cmp	r3, #0
20003826:	d101      	bne.n	2000382c <HAL_DMA_DeInit+0x18>
  {
    return HAL_ERROR;
20003828:	2301      	movs	r3, #1
2000382a:	e0b9      	b.n	200039a0 <HAL_DMA_DeInit+0x18c>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
2000382c:	687b      	ldr	r3, [r7, #4]
2000382e:	681b      	ldr	r3, [r3, #0]
20003830:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20003834:	f023 030f 	bic.w	r3, r3, #15
20003838:	60bb      	str	r3, [r7, #8]

  /* Disable the selected DMA Channel */
  __HAL_DMA_DISABLE(hdma);
2000383a:	687b      	ldr	r3, [r7, #4]
2000383c:	681b      	ldr	r3, [r3, #0]
2000383e:	695a      	ldr	r2, [r3, #20]
20003840:	687b      	ldr	r3, [r7, #4]
20003842:	681b      	ldr	r3, [r3, #0]
20003844:	f042 0206 	orr.w	r2, r2, #6
20003848:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
2000384a:	e00f      	b.n	2000386c <HAL_DMA_DeInit+0x58>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
2000384c:	f7ff f850 	bl	200028f0 <HAL_GetTick>
20003850:	4602      	mov	r2, r0
20003852:	68fb      	ldr	r3, [r7, #12]
20003854:	1ad3      	subs	r3, r2, r3
20003856:	2b05      	cmp	r3, #5
20003858:	d908      	bls.n	2000386c <HAL_DMA_DeInit+0x58>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
2000385a:	687b      	ldr	r3, [r7, #4]
2000385c:	2210      	movs	r2, #16
2000385e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
20003860:	687b      	ldr	r3, [r7, #4]
20003862:	2203      	movs	r2, #3
20003864:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
20003868:	2301      	movs	r3, #1
2000386a:	e099      	b.n	200039a0 <HAL_DMA_DeInit+0x18c>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
2000386c:	687b      	ldr	r3, [r7, #4]
2000386e:	681b      	ldr	r3, [r3, #0]
20003870:	695b      	ldr	r3, [r3, #20]
20003872:	f003 0301 	and.w	r3, r3, #1
20003876:	2b00      	cmp	r3, #0
20003878:	d1e8      	bne.n	2000384c <HAL_DMA_DeInit+0x38>
    }
  }

  /* Reset DMA Channel registers */
  hdma->Instance->CLBAR = 0U;
2000387a:	687b      	ldr	r3, [r7, #4]
2000387c:	681b      	ldr	r3, [r3, #0]
2000387e:	2200      	movs	r2, #0
20003880:	601a      	str	r2, [r3, #0]
  hdma->Instance->CCR   = 0U;
20003882:	687b      	ldr	r3, [r7, #4]
20003884:	681b      	ldr	r3, [r3, #0]
20003886:	2200      	movs	r2, #0
20003888:	615a      	str	r2, [r3, #20]
  hdma->Instance->CTR1  = 0U;
2000388a:	687b      	ldr	r3, [r7, #4]
2000388c:	681b      	ldr	r3, [r3, #0]
2000388e:	2200      	movs	r2, #0
20003890:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
20003892:	687b      	ldr	r3, [r7, #4]
20003894:	681b      	ldr	r3, [r3, #0]
20003896:	2200      	movs	r2, #0
20003898:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
2000389a:	687b      	ldr	r3, [r7, #4]
2000389c:	681b      	ldr	r3, [r3, #0]
2000389e:	2200      	movs	r2, #0
200038a0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
200038a2:	687b      	ldr	r3, [r7, #4]
200038a4:	681b      	ldr	r3, [r3, #0]
200038a6:	2200      	movs	r2, #0
200038a8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
200038aa:	687b      	ldr	r3, [r7, #4]
200038ac:	681b      	ldr	r3, [r3, #0]
200038ae:	2200      	movs	r2, #0
200038b0:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
200038b2:	687b      	ldr	r3, [r7, #4]
200038b4:	681b      	ldr	r3, [r3, #0]
200038b6:	2200      	movs	r2, #0
200038b8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Reset 2D Addressing registers */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
200038ba:	687b      	ldr	r3, [r7, #4]
200038bc:	681b      	ldr	r3, [r3, #0]
200038be:	4a3a      	ldr	r2, [pc, #232]	@ (200039a8 <HAL_DMA_DeInit+0x194>)
200038c0:	4293      	cmp	r3, r2
200038c2:	d022      	beq.n	2000390a <HAL_DMA_DeInit+0xf6>
200038c4:	687b      	ldr	r3, [r7, #4]
200038c6:	681b      	ldr	r3, [r3, #0]
200038c8:	4a38      	ldr	r2, [pc, #224]	@ (200039ac <HAL_DMA_DeInit+0x198>)
200038ca:	4293      	cmp	r3, r2
200038cc:	d01d      	beq.n	2000390a <HAL_DMA_DeInit+0xf6>
200038ce:	687b      	ldr	r3, [r7, #4]
200038d0:	681b      	ldr	r3, [r3, #0]
200038d2:	4a37      	ldr	r2, [pc, #220]	@ (200039b0 <HAL_DMA_DeInit+0x19c>)
200038d4:	4293      	cmp	r3, r2
200038d6:	d018      	beq.n	2000390a <HAL_DMA_DeInit+0xf6>
200038d8:	687b      	ldr	r3, [r7, #4]
200038da:	681b      	ldr	r3, [r3, #0]
200038dc:	4a35      	ldr	r2, [pc, #212]	@ (200039b4 <HAL_DMA_DeInit+0x1a0>)
200038de:	4293      	cmp	r3, r2
200038e0:	d013      	beq.n	2000390a <HAL_DMA_DeInit+0xf6>
200038e2:	687b      	ldr	r3, [r7, #4]
200038e4:	681b      	ldr	r3, [r3, #0]
200038e6:	4a34      	ldr	r2, [pc, #208]	@ (200039b8 <HAL_DMA_DeInit+0x1a4>)
200038e8:	4293      	cmp	r3, r2
200038ea:	d00e      	beq.n	2000390a <HAL_DMA_DeInit+0xf6>
200038ec:	687b      	ldr	r3, [r7, #4]
200038ee:	681b      	ldr	r3, [r3, #0]
200038f0:	4a32      	ldr	r2, [pc, #200]	@ (200039bc <HAL_DMA_DeInit+0x1a8>)
200038f2:	4293      	cmp	r3, r2
200038f4:	d009      	beq.n	2000390a <HAL_DMA_DeInit+0xf6>
200038f6:	687b      	ldr	r3, [r7, #4]
200038f8:	681b      	ldr	r3, [r3, #0]
200038fa:	4a31      	ldr	r2, [pc, #196]	@ (200039c0 <HAL_DMA_DeInit+0x1ac>)
200038fc:	4293      	cmp	r3, r2
200038fe:	d004      	beq.n	2000390a <HAL_DMA_DeInit+0xf6>
20003900:	687b      	ldr	r3, [r7, #4]
20003902:	681b      	ldr	r3, [r3, #0]
20003904:	4a2f      	ldr	r2, [pc, #188]	@ (200039c4 <HAL_DMA_DeInit+0x1b0>)
20003906:	4293      	cmp	r3, r2
20003908:	d101      	bne.n	2000390e <HAL_DMA_DeInit+0xfa>
2000390a:	2301      	movs	r3, #1
2000390c:	e000      	b.n	20003910 <HAL_DMA_DeInit+0xfc>
2000390e:	2300      	movs	r3, #0
20003910:	2b00      	cmp	r3, #0
20003912:	d007      	beq.n	20003924 <HAL_DMA_DeInit+0x110>
  {
    hdma->Instance->CTR3 = 0U;
20003914:	687b      	ldr	r3, [r7, #4]
20003916:	681b      	ldr	r3, [r3, #0]
20003918:	2200      	movs	r2, #0
2000391a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
2000391c:	687b      	ldr	r3, [r7, #4]
2000391e:	681b      	ldr	r3, [r3, #0]
20003920:	2200      	movs	r2, #0
20003922:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear privilege attribute */
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
20003924:	68bb      	ldr	r3, [r7, #8]
20003926:	685a      	ldr	r2, [r3, #4]
20003928:	687b      	ldr	r3, [r7, #4]
2000392a:	681b      	ldr	r3, [r3, #0]
2000392c:	f3c3 030b 	ubfx	r3, r3, #0, #12
20003930:	3b50      	subs	r3, #80	@ 0x50
20003932:	09db      	lsrs	r3, r3, #7
20003934:	f003 031f 	and.w	r3, r3, #31
20003938:	2101      	movs	r1, #1
2000393a:	fa01 f303 	lsl.w	r3, r1, r3
2000393e:	43db      	mvns	r3, r3
20003940:	401a      	ands	r2, r3
20003942:	68bb      	ldr	r3, [r7, #8]
20003944:	605a      	str	r2, [r3, #4]
  /* Clear secure attribute */
  CLEAR_BIT(p_dma_instance->SECCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
20003946:	687b      	ldr	r3, [r7, #4]
20003948:	681b      	ldr	r3, [r3, #0]
2000394a:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
2000394e:	60da      	str	r2, [r3, #12]
                              DMA_FLAG_TO));

  /* Clean all callbacks */
  hdma->XferCpltCallback     = NULL;
20003950:	687b      	ldr	r3, [r7, #4]
20003952:	2200      	movs	r2, #0
20003954:	661a      	str	r2, [r3, #96]	@ 0x60
  hdma->XferHalfCpltCallback = NULL;
20003956:	687b      	ldr	r3, [r7, #4]
20003958:	2200      	movs	r2, #0
2000395a:	665a      	str	r2, [r3, #100]	@ 0x64
  hdma->XferErrorCallback    = NULL;
2000395c:	687b      	ldr	r3, [r7, #4]
2000395e:	2200      	movs	r2, #0
20003960:	669a      	str	r2, [r3, #104]	@ 0x68
  hdma->XferAbortCallback    = NULL;
20003962:	687b      	ldr	r3, [r7, #4]
20003964:	2200      	movs	r2, #0
20003966:	66da      	str	r2, [r3, #108]	@ 0x6c
  hdma->XferSuspendCallback  = NULL;
20003968:	687b      	ldr	r3, [r7, #4]
2000396a:	2200      	movs	r2, #0
2000396c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Clean DMA queue */
  hdma->LinkedListQueue = NULL;
2000396e:	687b      	ldr	r3, [r7, #4]
20003970:	2200      	movs	r2, #0
20003972:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Clean DMA parent */
  if (hdma->Parent != NULL)
20003974:	687b      	ldr	r3, [r7, #4]
20003976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20003978:	2b00      	cmp	r3, #0
2000397a:	d002      	beq.n	20003982 <HAL_DMA_DeInit+0x16e>
  {
    hdma->Parent = NULL;
2000397c:	687b      	ldr	r3, [r7, #4]
2000397e:	2200      	movs	r2, #0
20003980:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Update DMA channel operation mode */
  hdma->Mode = DMA_NORMAL;
20003982:	687b      	ldr	r3, [r7, #4]
20003984:	2200      	movs	r2, #0
20003986:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20003988:	687b      	ldr	r3, [r7, #4]
2000398a:	2200      	movs	r2, #0
2000398c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_RESET;
2000398e:	687b      	ldr	r3, [r7, #4]
20003990:	2200      	movs	r2, #0
20003992:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Release Lock */
  __HAL_UNLOCK(hdma);
20003996:	687b      	ldr	r3, [r7, #4]
20003998:	2200      	movs	r2, #0
2000399a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
2000399e:	2300      	movs	r3, #0
}
200039a0:	4618      	mov	r0, r3
200039a2:	3710      	adds	r7, #16
200039a4:	46bd      	mov	sp, r7
200039a6:	bd80      	pop	{r7, pc}
200039a8:	40020650 	.word	0x40020650
200039ac:	50020650 	.word	0x50020650
200039b0:	400206d0 	.word	0x400206d0
200039b4:	500206d0 	.word	0x500206d0
200039b8:	40020750 	.word	0x40020750
200039bc:	50020750 	.word	0x50020750
200039c0:	400207d0 	.word	0x400207d0
200039c4:	500207d0 	.word	0x500207d0

200039c8 <HAL_DMA_Start>:
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *const hdma,
                                uint32_t SrcAddress,
                                uint32_t DstAddress,
                                uint32_t SrcDataSize)
{
200039c8:	b580      	push	{r7, lr}
200039ca:	b084      	sub	sp, #16
200039cc:	af00      	add	r7, sp, #0
200039ce:	60f8      	str	r0, [r7, #12]
200039d0:	60b9      	str	r1, [r7, #8]
200039d2:	607a      	str	r2, [r7, #4]
200039d4:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
200039d6:	68fb      	ldr	r3, [r7, #12]
200039d8:	2b00      	cmp	r3, #0
200039da:	d101      	bne.n	200039e0 <HAL_DMA_Start+0x18>
  {
    return HAL_ERROR;
200039dc:	2301      	movs	r3, #1
200039de:	e02f      	b.n	20003a40 <HAL_DMA_Start+0x78>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
200039e0:	68fb      	ldr	r3, [r7, #12]
200039e2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
200039e6:	2b01      	cmp	r3, #1
200039e8:	d101      	bne.n	200039ee <HAL_DMA_Start+0x26>
200039ea:	2302      	movs	r3, #2
200039ec:	e028      	b.n	20003a40 <HAL_DMA_Start+0x78>
200039ee:	68fb      	ldr	r3, [r7, #12]
200039f0:	2201      	movs	r2, #1
200039f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
200039f6:	68fb      	ldr	r3, [r7, #12]
200039f8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200039fc:	b2db      	uxtb	r3, r3
200039fe:	2b01      	cmp	r3, #1
20003a00:	d116      	bne.n	20003a30 <HAL_DMA_Start+0x68>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
20003a02:	68fb      	ldr	r3, [r7, #12]
20003a04:	2202      	movs	r2, #2
20003a06:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20003a0a:	68fb      	ldr	r3, [r7, #12]
20003a0c:	2200      	movs	r2, #0
20003a0e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
20003a10:	683b      	ldr	r3, [r7, #0]
20003a12:	687a      	ldr	r2, [r7, #4]
20003a14:	68b9      	ldr	r1, [r7, #8]
20003a16:	68f8      	ldr	r0, [r7, #12]
20003a18:	f000 fcdd 	bl	200043d6 <DMA_SetConfig>

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20003a1c:	68fb      	ldr	r3, [r7, #12]
20003a1e:	681b      	ldr	r3, [r3, #0]
20003a20:	695a      	ldr	r2, [r3, #20]
20003a22:	68fb      	ldr	r3, [r7, #12]
20003a24:	681b      	ldr	r3, [r3, #0]
20003a26:	f042 0201 	orr.w	r2, r2, #1
20003a2a:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20003a2c:	2300      	movs	r3, #0
20003a2e:	e007      	b.n	20003a40 <HAL_DMA_Start+0x78>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20003a30:	68fb      	ldr	r3, [r7, #12]
20003a32:	2240      	movs	r2, #64	@ 0x40
20003a34:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20003a36:	68fb      	ldr	r3, [r7, #12]
20003a38:	2200      	movs	r2, #0
20003a3a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20003a3e:	2301      	movs	r3, #1
}
20003a40:	4618      	mov	r0, r3
20003a42:	3710      	adds	r7, #16
20003a44:	46bd      	mov	sp, r7
20003a46:	bd80      	pop	{r7, pc}

20003a48 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
20003a48:	b580      	push	{r7, lr}
20003a4a:	b084      	sub	sp, #16
20003a4c:	af00      	add	r7, sp, #0
20003a4e:	60f8      	str	r0, [r7, #12]
20003a50:	60b9      	str	r1, [r7, #8]
20003a52:	607a      	str	r2, [r7, #4]
20003a54:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003a56:	68fb      	ldr	r3, [r7, #12]
20003a58:	2b00      	cmp	r3, #0
20003a5a:	d101      	bne.n	20003a60 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
20003a5c:	2301      	movs	r3, #1
20003a5e:	e04f      	b.n	20003b00 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
20003a60:	68fb      	ldr	r3, [r7, #12]
20003a62:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
20003a66:	2b01      	cmp	r3, #1
20003a68:	d101      	bne.n	20003a6e <HAL_DMA_Start_IT+0x26>
20003a6a:	2302      	movs	r3, #2
20003a6c:	e048      	b.n	20003b00 <HAL_DMA_Start_IT+0xb8>
20003a6e:	68fb      	ldr	r3, [r7, #12]
20003a70:	2201      	movs	r2, #1
20003a72:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20003a76:	68fb      	ldr	r3, [r7, #12]
20003a78:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003a7c:	b2db      	uxtb	r3, r3
20003a7e:	2b01      	cmp	r3, #1
20003a80:	d136      	bne.n	20003af0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
20003a82:	68fb      	ldr	r3, [r7, #12]
20003a84:	2202      	movs	r2, #2
20003a86:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20003a8a:	68fb      	ldr	r3, [r7, #12]
20003a8c:	2200      	movs	r2, #0
20003a8e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
20003a90:	683b      	ldr	r3, [r7, #0]
20003a92:	687a      	ldr	r2, [r7, #4]
20003a94:	68b9      	ldr	r1, [r7, #8]
20003a96:	68f8      	ldr	r0, [r7, #12]
20003a98:	f000 fc9d 	bl	200043d6 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
20003a9c:	68fb      	ldr	r3, [r7, #12]
20003a9e:	681b      	ldr	r3, [r3, #0]
20003aa0:	695a      	ldr	r2, [r3, #20]
20003aa2:	68fb      	ldr	r3, [r7, #12]
20003aa4:	681b      	ldr	r3, [r3, #0]
20003aa6:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
20003aaa:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
20003aac:	68fb      	ldr	r3, [r7, #12]
20003aae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20003ab0:	2b00      	cmp	r3, #0
20003ab2:	d007      	beq.n	20003ac4 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
20003ab4:	68fb      	ldr	r3, [r7, #12]
20003ab6:	681b      	ldr	r3, [r3, #0]
20003ab8:	695a      	ldr	r2, [r3, #20]
20003aba:	68fb      	ldr	r3, [r7, #12]
20003abc:	681b      	ldr	r3, [r3, #0]
20003abe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
20003ac2:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
20003ac4:	68fb      	ldr	r3, [r7, #12]
20003ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20003ac8:	2b00      	cmp	r3, #0
20003aca:	d007      	beq.n	20003adc <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
20003acc:	68fb      	ldr	r3, [r7, #12]
20003ace:	681b      	ldr	r3, [r3, #0]
20003ad0:	695a      	ldr	r2, [r3, #20]
20003ad2:	68fb      	ldr	r3, [r7, #12]
20003ad4:	681b      	ldr	r3, [r3, #0]
20003ad6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
20003ada:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20003adc:	68fb      	ldr	r3, [r7, #12]
20003ade:	681b      	ldr	r3, [r3, #0]
20003ae0:	695a      	ldr	r2, [r3, #20]
20003ae2:	68fb      	ldr	r3, [r7, #12]
20003ae4:	681b      	ldr	r3, [r3, #0]
20003ae6:	f042 0201 	orr.w	r2, r2, #1
20003aea:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20003aec:	2300      	movs	r3, #0
20003aee:	e007      	b.n	20003b00 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20003af0:	68fb      	ldr	r3, [r7, #12]
20003af2:	2240      	movs	r2, #64	@ 0x40
20003af4:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20003af6:	68fb      	ldr	r3, [r7, #12]
20003af8:	2200      	movs	r2, #0
20003afa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20003afe:	2301      	movs	r3, #1
}
20003b00:	4618      	mov	r0, r3
20003b02:	3710      	adds	r7, #16
20003b04:	46bd      	mov	sp, r7
20003b06:	bd80      	pop	{r7, pc}

20003b08 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
20003b08:	b580      	push	{r7, lr}
20003b0a:	b084      	sub	sp, #16
20003b0c:	af00      	add	r7, sp, #0
20003b0e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
20003b10:	f7fe feee 	bl	200028f0 <HAL_GetTick>
20003b14:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003b16:	687b      	ldr	r3, [r7, #4]
20003b18:	2b00      	cmp	r3, #0
20003b1a:	d101      	bne.n	20003b20 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
20003b1c:	2301      	movs	r3, #1
20003b1e:	e06b      	b.n	20003bf8 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20003b20:	687b      	ldr	r3, [r7, #4]
20003b22:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003b26:	b2db      	uxtb	r3, r3
20003b28:	2b02      	cmp	r3, #2
20003b2a:	d008      	beq.n	20003b3e <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20003b2c:	687b      	ldr	r3, [r7, #4]
20003b2e:	2220      	movs	r2, #32
20003b30:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003b32:	687b      	ldr	r3, [r7, #4]
20003b34:	2200      	movs	r2, #0
20003b36:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20003b3a:	2301      	movs	r3, #1
20003b3c:	e05c      	b.n	20003bf8 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
20003b3e:	687b      	ldr	r3, [r7, #4]
20003b40:	681b      	ldr	r3, [r3, #0]
20003b42:	695a      	ldr	r2, [r3, #20]
20003b44:	687b      	ldr	r3, [r7, #4]
20003b46:	681b      	ldr	r3, [r3, #0]
20003b48:	f042 0204 	orr.w	r2, r2, #4
20003b4c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
20003b4e:	687b      	ldr	r3, [r7, #4]
20003b50:	2205      	movs	r2, #5
20003b52:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20003b56:	e020      	b.n	20003b9a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20003b58:	f7fe feca 	bl	200028f0 <HAL_GetTick>
20003b5c:	4602      	mov	r2, r0
20003b5e:	68fb      	ldr	r3, [r7, #12]
20003b60:	1ad3      	subs	r3, r2, r3
20003b62:	2b05      	cmp	r3, #5
20003b64:	d919      	bls.n	20003b9a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
20003b66:	687b      	ldr	r3, [r7, #4]
20003b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003b6a:	f043 0210 	orr.w	r2, r3, #16
20003b6e:	687b      	ldr	r3, [r7, #4]
20003b70:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
20003b72:	687b      	ldr	r3, [r7, #4]
20003b74:	2203      	movs	r2, #3
20003b76:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003b7a:	687b      	ldr	r3, [r7, #4]
20003b7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003b82:	2b00      	cmp	r3, #0
20003b84:	d003      	beq.n	20003b8e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003b86:	687b      	ldr	r3, [r7, #4]
20003b88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003b8a:	2201      	movs	r2, #1
20003b8c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
20003b8e:	687b      	ldr	r3, [r7, #4]
20003b90:	2200      	movs	r2, #0
20003b92:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
20003b96:	2301      	movs	r3, #1
20003b98:	e02e      	b.n	20003bf8 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20003b9a:	687b      	ldr	r3, [r7, #4]
20003b9c:	681b      	ldr	r3, [r3, #0]
20003b9e:	691b      	ldr	r3, [r3, #16]
20003ba0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20003ba4:	2b00      	cmp	r3, #0
20003ba6:	d0d7      	beq.n	20003b58 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
20003ba8:	687b      	ldr	r3, [r7, #4]
20003baa:	681b      	ldr	r3, [r3, #0]
20003bac:	695a      	ldr	r2, [r3, #20]
20003bae:	687b      	ldr	r3, [r7, #4]
20003bb0:	681b      	ldr	r3, [r3, #0]
20003bb2:	f042 0202 	orr.w	r2, r2, #2
20003bb6:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
20003bb8:	687b      	ldr	r3, [r7, #4]
20003bba:	2204      	movs	r2, #4
20003bbc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
20003bc0:	687b      	ldr	r3, [r7, #4]
20003bc2:	681b      	ldr	r3, [r3, #0]
20003bc4:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20003bc8:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20003bca:	687b      	ldr	r3, [r7, #4]
20003bcc:	2201      	movs	r2, #1
20003bce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003bd2:	687b      	ldr	r3, [r7, #4]
20003bd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003bda:	2b00      	cmp	r3, #0
20003bdc:	d007      	beq.n	20003bee <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003bde:	687b      	ldr	r3, [r7, #4]
20003be0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003be2:	2201      	movs	r2, #1
20003be4:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
20003be6:	687b      	ldr	r3, [r7, #4]
20003be8:	681b      	ldr	r3, [r3, #0]
20003bea:	2200      	movs	r2, #0
20003bec:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003bee:	687b      	ldr	r3, [r7, #4]
20003bf0:	2200      	movs	r2, #0
20003bf2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
20003bf6:	2300      	movs	r3, #0
}
20003bf8:	4618      	mov	r0, r3
20003bfa:	3710      	adds	r7, #16
20003bfc:	46bd      	mov	sp, r7
20003bfe:	bd80      	pop	{r7, pc}

20003c00 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
20003c00:	b480      	push	{r7}
20003c02:	b083      	sub	sp, #12
20003c04:	af00      	add	r7, sp, #0
20003c06:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003c08:	687b      	ldr	r3, [r7, #4]
20003c0a:	2b00      	cmp	r3, #0
20003c0c:	d101      	bne.n	20003c12 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
20003c0e:	2301      	movs	r3, #1
20003c10:	e019      	b.n	20003c46 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20003c12:	687b      	ldr	r3, [r7, #4]
20003c14:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003c18:	b2db      	uxtb	r3, r3
20003c1a:	2b02      	cmp	r3, #2
20003c1c:	d004      	beq.n	20003c28 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20003c1e:	687b      	ldr	r3, [r7, #4]
20003c20:	2220      	movs	r2, #32
20003c22:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
20003c24:	2301      	movs	r3, #1
20003c26:	e00e      	b.n	20003c46 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
20003c28:	687b      	ldr	r3, [r7, #4]
20003c2a:	2204      	movs	r2, #4
20003c2c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
20003c30:	687b      	ldr	r3, [r7, #4]
20003c32:	681b      	ldr	r3, [r3, #0]
20003c34:	695b      	ldr	r3, [r3, #20]
20003c36:	687a      	ldr	r2, [r7, #4]
20003c38:	6812      	ldr	r2, [r2, #0]
20003c3a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
20003c3e:	f043 0304 	orr.w	r3, r3, #4
20003c42:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
20003c44:	2300      	movs	r3, #0
}
20003c46:	4618      	mov	r0, r3
20003c48:	370c      	adds	r7, #12
20003c4a:	46bd      	mov	sp, r7
20003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
20003c50:	4770      	bx	lr

20003c52 <HAL_DMA_PollForTransfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *const hdma,
                                          HAL_DMA_LevelCompleteTypeDef CompleteLevel,
                                          uint32_t Timeout)
{
20003c52:	b580      	push	{r7, lr}
20003c54:	b088      	sub	sp, #32
20003c56:	af00      	add	r7, sp, #0
20003c58:	60f8      	str	r0, [r7, #12]
20003c5a:	460b      	mov	r3, r1
20003c5c:	607a      	str	r2, [r7, #4]
20003c5e:	72fb      	strb	r3, [r7, #11]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
20003c60:	f7fe fe46 	bl	200028f0 <HAL_GetTick>
20003c64:	61b8      	str	r0, [r7, #24]
  uint32_t level_flag;
  uint32_t tmp_csr;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003c66:	68fb      	ldr	r3, [r7, #12]
20003c68:	2b00      	cmp	r3, #0
20003c6a:	d101      	bne.n	20003c70 <HAL_DMA_PollForTransfer+0x1e>
  {
    return HAL_ERROR;
20003c6c:	2301      	movs	r3, #1
20003c6e:	e0d2      	b.n	20003e16 <HAL_DMA_PollForTransfer+0x1c4>

  /* Check the parameters */
  assert_param(IS_DMA_LEVEL_COMPLETE(CompleteLevel));

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20003c70:	68fb      	ldr	r3, [r7, #12]
20003c72:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003c76:	b2db      	uxtb	r3, r3
20003c78:	2b02      	cmp	r3, #2
20003c7a:	d008      	beq.n	20003c8e <HAL_DMA_PollForTransfer+0x3c>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20003c7c:	68fb      	ldr	r3, [r7, #12]
20003c7e:	2220      	movs	r2, #32
20003c80:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003c82:	68fb      	ldr	r3, [r7, #12]
20003c84:	2200      	movs	r2, #0
20003c86:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20003c8a:	2301      	movs	r3, #1
20003c8c:	e0c3      	b.n	20003e16 <HAL_DMA_PollForTransfer+0x1c4>
  }

  /* Polling mode is not supported in circular mode */
  if ((hdma->Mode & DMA_LINKEDLIST_CIRCULAR) == DMA_LINKEDLIST_CIRCULAR)
20003c8e:	68fb      	ldr	r3, [r7, #12]
20003c90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003c92:	f003 0381 	and.w	r3, r3, #129	@ 0x81
20003c96:	2b81      	cmp	r3, #129	@ 0x81
20003c98:	d105      	bne.n	20003ca6 <HAL_DMA_PollForTransfer+0x54>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
20003c9a:	68fb      	ldr	r3, [r7, #12]
20003c9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
20003ca0:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
20003ca2:	2301      	movs	r3, #1
20003ca4:	e0b7      	b.n	20003e16 <HAL_DMA_PollForTransfer+0x1c4>
  }

  /* Get the level transfer complete flag */
  level_flag = ((CompleteLevel == HAL_DMA_FULL_TRANSFER) ? DMA_FLAG_IDLE : DMA_FLAG_HT);
20003ca6:	7afb      	ldrb	r3, [r7, #11]
20003ca8:	2b00      	cmp	r3, #0
20003caa:	d101      	bne.n	20003cb0 <HAL_DMA_PollForTransfer+0x5e>
20003cac:	2301      	movs	r3, #1
20003cae:	e001      	b.n	20003cb4 <HAL_DMA_PollForTransfer+0x62>
20003cb0:	f44f 7300 	mov.w	r3, #512	@ 0x200
20003cb4:	617b      	str	r3, [r7, #20]

  /* Get DMA channel status */
  tmp_csr = hdma->Instance->CSR;
20003cb6:	68fb      	ldr	r3, [r7, #12]
20003cb8:	681b      	ldr	r3, [r3, #0]
20003cba:	691b      	ldr	r3, [r3, #16]
20003cbc:	61fb      	str	r3, [r7, #28]

  while ((tmp_csr & level_flag) == 0U)
20003cbe:	e01d      	b.n	20003cfc <HAL_DMA_PollForTransfer+0xaa>
  {
    /* Check for the timeout */
    if (Timeout != HAL_MAX_DELAY)
20003cc0:	687b      	ldr	r3, [r7, #4]
20003cc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20003cc6:	d015      	beq.n	20003cf4 <HAL_DMA_PollForTransfer+0xa2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
20003cc8:	f7fe fe12 	bl	200028f0 <HAL_GetTick>
20003ccc:	4602      	mov	r2, r0
20003cce:	69bb      	ldr	r3, [r7, #24]
20003cd0:	1ad3      	subs	r3, r2, r3
20003cd2:	687a      	ldr	r2, [r7, #4]
20003cd4:	429a      	cmp	r2, r3
20003cd6:	d302      	bcc.n	20003cde <HAL_DMA_PollForTransfer+0x8c>
20003cd8:	687b      	ldr	r3, [r7, #4]
20003cda:	2b00      	cmp	r3, #0
20003cdc:	d10a      	bne.n	20003cf4 <HAL_DMA_PollForTransfer+0xa2>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
20003cde:	68fb      	ldr	r3, [r7, #12]
20003ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003ce2:	f043 0210 	orr.w	r2, r3, #16
20003ce6:	68fb      	ldr	r3, [r7, #12]
20003ce8:	659a      	str	r2, [r3, #88]	@ 0x58
          Note that the Abort function will
          - Clear all transfer flags.
          - Unlock.
          - Set the State.
        */
        (void)HAL_DMA_Abort(hdma);
20003cea:	68f8      	ldr	r0, [r7, #12]
20003cec:	f7ff ff0c 	bl	20003b08 <HAL_DMA_Abort>

        return HAL_ERROR;
20003cf0:	2301      	movs	r3, #1
20003cf2:	e090      	b.n	20003e16 <HAL_DMA_PollForTransfer+0x1c4>
      }
    }

    /* Get a newer CSR register value */
    tmp_csr = hdma->Instance->CSR;
20003cf4:	68fb      	ldr	r3, [r7, #12]
20003cf6:	681b      	ldr	r3, [r3, #0]
20003cf8:	691b      	ldr	r3, [r3, #16]
20003cfa:	61fb      	str	r3, [r7, #28]
  while ((tmp_csr & level_flag) == 0U)
20003cfc:	69fa      	ldr	r2, [r7, #28]
20003cfe:	697b      	ldr	r3, [r7, #20]
20003d00:	4013      	ands	r3, r2
20003d02:	2b00      	cmp	r3, #0
20003d04:	d0dc      	beq.n	20003cc0 <HAL_DMA_PollForTransfer+0x6e>
  }

  /* Check trigger overrun flag */
  if ((tmp_csr & DMA_FLAG_TO) != 0U)
20003d06:	69fb      	ldr	r3, [r7, #28]
20003d08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20003d0c:	2b00      	cmp	r3, #0
20003d0e:	d00a      	beq.n	20003d26 <HAL_DMA_PollForTransfer+0xd4>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_TO;
20003d10:	68fb      	ldr	r3, [r7, #12]
20003d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003d14:	f043 0208 	orr.w	r2, r3, #8
20003d18:	68fb      	ldr	r3, [r7, #12]
20003d1a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the error flag */
    __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
20003d1c:	68fb      	ldr	r3, [r7, #12]
20003d1e:	681b      	ldr	r3, [r3, #0]
20003d20:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
20003d24:	60da      	str	r2, [r3, #12]
  }

  /* Check error flags */
  if ((tmp_csr & (DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE)) != 0U)
20003d26:	69fb      	ldr	r3, [r7, #28]
20003d28:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
20003d2c:	2b00      	cmp	r3, #0
20003d2e:	d04b      	beq.n	20003dc8 <HAL_DMA_PollForTransfer+0x176>
  {
    /* Check the data transfer error flag */
    if ((tmp_csr & DMA_FLAG_DTE) != 0U)
20003d30:	69fb      	ldr	r3, [r7, #28]
20003d32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20003d36:	2b00      	cmp	r3, #0
20003d38:	d00a      	beq.n	20003d50 <HAL_DMA_PollForTransfer+0xfe>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
20003d3a:	68fb      	ldr	r3, [r7, #12]
20003d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003d3e:	f043 0201 	orr.w	r2, r3, #1
20003d42:	68fb      	ldr	r3, [r7, #12]
20003d44:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
20003d46:	68fb      	ldr	r3, [r7, #12]
20003d48:	681b      	ldr	r3, [r3, #0]
20003d4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20003d4e:	60da      	str	r2, [r3, #12]
    }

    /* Check the update link error flag */
    if ((tmp_csr & DMA_FLAG_ULE) != 0U)
20003d50:	69fb      	ldr	r3, [r7, #28]
20003d52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20003d56:	2b00      	cmp	r3, #0
20003d58:	d00a      	beq.n	20003d70 <HAL_DMA_PollForTransfer+0x11e>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
20003d5a:	68fb      	ldr	r3, [r7, #12]
20003d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003d5e:	f043 0202 	orr.w	r2, r3, #2
20003d62:	68fb      	ldr	r3, [r7, #12]
20003d64:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
20003d66:	68fb      	ldr	r3, [r7, #12]
20003d68:	681b      	ldr	r3, [r3, #0]
20003d6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
20003d6e:	60da      	str	r2, [r3, #12]
    }

    /* Check the user setting error flag */
    if ((tmp_csr & DMA_FLAG_USE) != 0U)
20003d70:	69fb      	ldr	r3, [r7, #28]
20003d72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20003d76:	2b00      	cmp	r3, #0
20003d78:	d00a      	beq.n	20003d90 <HAL_DMA_PollForTransfer+0x13e>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
20003d7a:	68fb      	ldr	r3, [r7, #12]
20003d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003d7e:	f043 0204 	orr.w	r2, r3, #4
20003d82:	68fb      	ldr	r3, [r7, #12]
20003d84:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
20003d86:	68fb      	ldr	r3, [r7, #12]
20003d88:	681b      	ldr	r3, [r3, #0]
20003d8a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
20003d8e:	60da      	str	r2, [r3, #12]
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
20003d90:	68fb      	ldr	r3, [r7, #12]
20003d92:	681b      	ldr	r3, [r3, #0]
20003d94:	695a      	ldr	r2, [r3, #20]
20003d96:	68fb      	ldr	r3, [r7, #12]
20003d98:	681b      	ldr	r3, [r3, #0]
20003d9a:	f042 0202 	orr.w	r2, r2, #2
20003d9e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20003da0:	68fb      	ldr	r3, [r7, #12]
20003da2:	2201      	movs	r2, #1
20003da4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003da8:	68fb      	ldr	r3, [r7, #12]
20003daa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003db0:	2b00      	cmp	r3, #0
20003db2:	d003      	beq.n	20003dbc <HAL_DMA_PollForTransfer+0x16a>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003db4:	68fb      	ldr	r3, [r7, #12]
20003db6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003db8:	2201      	movs	r2, #1
20003dba:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003dbc:	68fb      	ldr	r3, [r7, #12]
20003dbe:	2200      	movs	r2, #0
20003dc0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20003dc4:	2301      	movs	r3, #1
20003dc6:	e026      	b.n	20003e16 <HAL_DMA_PollForTransfer+0x1c4>
  }

  /* Clear the transfer level flag */
  if (CompleteLevel == HAL_DMA_HALF_TRANSFER)
20003dc8:	7afb      	ldrb	r3, [r7, #11]
20003dca:	2b01      	cmp	r3, #1
20003dcc:	d105      	bne.n	20003dda <HAL_DMA_PollForTransfer+0x188>
  {
    /* Clear the Half Transfer flag */
    __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
20003dce:	68fb      	ldr	r3, [r7, #12]
20003dd0:	681b      	ldr	r3, [r3, #0]
20003dd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
20003dd6:	60da      	str	r2, [r3, #12]
20003dd8:	e01c      	b.n	20003e14 <HAL_DMA_PollForTransfer+0x1c2>
  }
  else if (CompleteLevel == HAL_DMA_FULL_TRANSFER)
20003dda:	7afb      	ldrb	r3, [r7, #11]
20003ddc:	2b00      	cmp	r3, #0
20003dde:	d117      	bne.n	20003e10 <HAL_DMA_PollForTransfer+0x1be>
  {
    /* Clear the transfer flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
20003de0:	68fb      	ldr	r3, [r7, #12]
20003de2:	681b      	ldr	r3, [r3, #0]
20003de4:	f44f 7240 	mov.w	r2, #768	@ 0x300
20003de8:	60da      	str	r2, [r3, #12]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20003dea:	68fb      	ldr	r3, [r7, #12]
20003dec:	2201      	movs	r2, #1
20003dee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003df2:	68fb      	ldr	r3, [r7, #12]
20003df4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003dfa:	2b00      	cmp	r3, #0
20003dfc:	d003      	beq.n	20003e06 <HAL_DMA_PollForTransfer+0x1b4>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003dfe:	68fb      	ldr	r3, [r7, #12]
20003e00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003e02:	2201      	movs	r2, #1
20003e04:	731a      	strb	r2, [r3, #12]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
20003e06:	68fb      	ldr	r3, [r7, #12]
20003e08:	2200      	movs	r2, #0
20003e0a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
20003e0e:	e001      	b.n	20003e14 <HAL_DMA_PollForTransfer+0x1c2>
  }
  else
  {
    return HAL_ERROR;
20003e10:	2301      	movs	r3, #1
20003e12:	e000      	b.n	20003e16 <HAL_DMA_PollForTransfer+0x1c4>
  }

  return HAL_OK;
20003e14:	2300      	movs	r3, #0
}
20003e16:	4618      	mov	r0, r3
20003e18:	3720      	adds	r7, #32
20003e1a:	46bd      	mov	sp, r7
20003e1c:	bd80      	pop	{r7, pc}

20003e1e <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
20003e1e:	b580      	push	{r7, lr}
20003e20:	b086      	sub	sp, #24
20003e22:	af00      	add	r7, sp, #0
20003e24:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
20003e26:	687b      	ldr	r3, [r7, #4]
20003e28:	681b      	ldr	r3, [r3, #0]
20003e2a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20003e2e:	f023 030f 	bic.w	r3, r3, #15
20003e32:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
20003e34:	687b      	ldr	r3, [r7, #4]
20003e36:	681b      	ldr	r3, [r3, #0]
20003e38:	f3c3 030b 	ubfx	r3, r3, #0, #12
20003e3c:	3b50      	subs	r3, #80	@ 0x50
20003e3e:	09db      	lsrs	r3, r3, #7
20003e40:	f003 031f 	and.w	r3, r3, #31
20003e44:	2201      	movs	r2, #1
20003e46:	fa02 f303 	lsl.w	r3, r2, r3
20003e4a:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
20003e4c:	697b      	ldr	r3, [r7, #20]
20003e4e:	68db      	ldr	r3, [r3, #12]
20003e50:	693a      	ldr	r2, [r7, #16]
20003e52:	4013      	ands	r3, r2
20003e54:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
20003e56:	68fb      	ldr	r3, [r7, #12]
20003e58:	2b00      	cmp	r3, #0
20003e5a:	f000 813b 	beq.w	200040d4 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
20003e5e:	687b      	ldr	r3, [r7, #4]
20003e60:	681b      	ldr	r3, [r3, #0]
20003e62:	691b      	ldr	r3, [r3, #16]
20003e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20003e68:	2b00      	cmp	r3, #0
20003e6a:	d011      	beq.n	20003e90 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
20003e6c:	687b      	ldr	r3, [r7, #4]
20003e6e:	681b      	ldr	r3, [r3, #0]
20003e70:	695b      	ldr	r3, [r3, #20]
20003e72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20003e76:	2b00      	cmp	r3, #0
20003e78:	d00a      	beq.n	20003e90 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
20003e7a:	687b      	ldr	r3, [r7, #4]
20003e7c:	681b      	ldr	r3, [r3, #0]
20003e7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20003e82:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
20003e84:	687b      	ldr	r3, [r7, #4]
20003e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003e88:	f043 0201 	orr.w	r2, r3, #1
20003e8c:	687b      	ldr	r3, [r7, #4]
20003e8e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
20003e90:	687b      	ldr	r3, [r7, #4]
20003e92:	681b      	ldr	r3, [r3, #0]
20003e94:	691b      	ldr	r3, [r3, #16]
20003e96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20003e9a:	2b00      	cmp	r3, #0
20003e9c:	d011      	beq.n	20003ec2 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
20003e9e:	687b      	ldr	r3, [r7, #4]
20003ea0:	681b      	ldr	r3, [r3, #0]
20003ea2:	695b      	ldr	r3, [r3, #20]
20003ea4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20003ea8:	2b00      	cmp	r3, #0
20003eaa:	d00a      	beq.n	20003ec2 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
20003eac:	687b      	ldr	r3, [r7, #4]
20003eae:	681b      	ldr	r3, [r3, #0]
20003eb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
20003eb4:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
20003eb6:	687b      	ldr	r3, [r7, #4]
20003eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003eba:	f043 0202 	orr.w	r2, r3, #2
20003ebe:	687b      	ldr	r3, [r7, #4]
20003ec0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
20003ec2:	687b      	ldr	r3, [r7, #4]
20003ec4:	681b      	ldr	r3, [r3, #0]
20003ec6:	691b      	ldr	r3, [r3, #16]
20003ec8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20003ecc:	2b00      	cmp	r3, #0
20003ece:	d011      	beq.n	20003ef4 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
20003ed0:	687b      	ldr	r3, [r7, #4]
20003ed2:	681b      	ldr	r3, [r3, #0]
20003ed4:	695b      	ldr	r3, [r3, #20]
20003ed6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20003eda:	2b00      	cmp	r3, #0
20003edc:	d00a      	beq.n	20003ef4 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
20003ede:	687b      	ldr	r3, [r7, #4]
20003ee0:	681b      	ldr	r3, [r3, #0]
20003ee2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
20003ee6:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
20003ee8:	687b      	ldr	r3, [r7, #4]
20003eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003eec:	f043 0204 	orr.w	r2, r3, #4
20003ef0:	687b      	ldr	r3, [r7, #4]
20003ef2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
20003ef4:	687b      	ldr	r3, [r7, #4]
20003ef6:	681b      	ldr	r3, [r3, #0]
20003ef8:	691b      	ldr	r3, [r3, #16]
20003efa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20003efe:	2b00      	cmp	r3, #0
20003f00:	d011      	beq.n	20003f26 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
20003f02:	687b      	ldr	r3, [r7, #4]
20003f04:	681b      	ldr	r3, [r3, #0]
20003f06:	695b      	ldr	r3, [r3, #20]
20003f08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20003f0c:	2b00      	cmp	r3, #0
20003f0e:	d00a      	beq.n	20003f26 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
20003f10:	687b      	ldr	r3, [r7, #4]
20003f12:	681b      	ldr	r3, [r3, #0]
20003f14:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
20003f18:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
20003f1a:	687b      	ldr	r3, [r7, #4]
20003f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003f1e:	f043 0208 	orr.w	r2, r3, #8
20003f22:	687b      	ldr	r3, [r7, #4]
20003f24:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
20003f26:	687b      	ldr	r3, [r7, #4]
20003f28:	681b      	ldr	r3, [r3, #0]
20003f2a:	691b      	ldr	r3, [r3, #16]
20003f2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20003f30:	2b00      	cmp	r3, #0
20003f32:	d013      	beq.n	20003f5c <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
20003f34:	687b      	ldr	r3, [r7, #4]
20003f36:	681b      	ldr	r3, [r3, #0]
20003f38:	695b      	ldr	r3, [r3, #20]
20003f3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20003f3e:	2b00      	cmp	r3, #0
20003f40:	d00c      	beq.n	20003f5c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
20003f42:	687b      	ldr	r3, [r7, #4]
20003f44:	681b      	ldr	r3, [r3, #0]
20003f46:	f44f 7200 	mov.w	r2, #512	@ 0x200
20003f4a:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
20003f4c:	687b      	ldr	r3, [r7, #4]
20003f4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20003f50:	2b00      	cmp	r3, #0
20003f52:	d003      	beq.n	20003f5c <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
20003f54:	687b      	ldr	r3, [r7, #4]
20003f56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20003f58:	6878      	ldr	r0, [r7, #4]
20003f5a:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
20003f5c:	687b      	ldr	r3, [r7, #4]
20003f5e:	681b      	ldr	r3, [r3, #0]
20003f60:	691b      	ldr	r3, [r3, #16]
20003f62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20003f66:	2b00      	cmp	r3, #0
20003f68:	d04c      	beq.n	20004004 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
20003f6a:	687b      	ldr	r3, [r7, #4]
20003f6c:	681b      	ldr	r3, [r3, #0]
20003f6e:	695b      	ldr	r3, [r3, #20]
20003f70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20003f74:	2b00      	cmp	r3, #0
20003f76:	d045      	beq.n	20004004 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
20003f78:	687b      	ldr	r3, [r7, #4]
20003f7a:	681b      	ldr	r3, [r3, #0]
20003f7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20003f80:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
20003f82:	687b      	ldr	r3, [r7, #4]
20003f84:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003f88:	b2db      	uxtb	r3, r3
20003f8a:	2b04      	cmp	r3, #4
20003f8c:	d12e      	bne.n	20003fec <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
20003f8e:	687b      	ldr	r3, [r7, #4]
20003f90:	681b      	ldr	r3, [r3, #0]
20003f92:	695a      	ldr	r2, [r3, #20]
20003f94:	687b      	ldr	r3, [r7, #4]
20003f96:	681b      	ldr	r3, [r3, #0]
20003f98:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
20003f9c:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
20003f9e:	687b      	ldr	r3, [r7, #4]
20003fa0:	681b      	ldr	r3, [r3, #0]
20003fa2:	695a      	ldr	r2, [r3, #20]
20003fa4:	687b      	ldr	r3, [r7, #4]
20003fa6:	681b      	ldr	r3, [r3, #0]
20003fa8:	f042 0202 	orr.w	r2, r2, #2
20003fac:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
20003fae:	687b      	ldr	r3, [r7, #4]
20003fb0:	2201      	movs	r2, #1
20003fb2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003fb6:	687b      	ldr	r3, [r7, #4]
20003fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003fbe:	2b00      	cmp	r3, #0
20003fc0:	d007      	beq.n	20003fd2 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003fc2:	687b      	ldr	r3, [r7, #4]
20003fc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003fc6:	2201      	movs	r2, #1
20003fc8:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
20003fca:	687b      	ldr	r3, [r7, #4]
20003fcc:	681b      	ldr	r3, [r3, #0]
20003fce:	2200      	movs	r2, #0
20003fd0:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
20003fd2:	687b      	ldr	r3, [r7, #4]
20003fd4:	2200      	movs	r2, #0
20003fd6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
20003fda:	687b      	ldr	r3, [r7, #4]
20003fdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20003fde:	2b00      	cmp	r3, #0
20003fe0:	d07a      	beq.n	200040d8 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
20003fe2:	687b      	ldr	r3, [r7, #4]
20003fe4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20003fe6:	6878      	ldr	r0, [r7, #4]
20003fe8:	4798      	blx	r3
        }

        return;
20003fea:	e075      	b.n	200040d8 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
20003fec:	687b      	ldr	r3, [r7, #4]
20003fee:	2205      	movs	r2, #5
20003ff0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
20003ff4:	687b      	ldr	r3, [r7, #4]
20003ff6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20003ff8:	2b00      	cmp	r3, #0
20003ffa:	d003      	beq.n	20004004 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
20003ffc:	687b      	ldr	r3, [r7, #4]
20003ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20004000:	6878      	ldr	r0, [r7, #4]
20004002:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
20004004:	687b      	ldr	r3, [r7, #4]
20004006:	681b      	ldr	r3, [r3, #0]
20004008:	691b      	ldr	r3, [r3, #16]
2000400a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
2000400e:	2b00      	cmp	r3, #0
20004010:	d039      	beq.n	20004086 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
20004012:	687b      	ldr	r3, [r7, #4]
20004014:	681b      	ldr	r3, [r3, #0]
20004016:	695b      	ldr	r3, [r3, #20]
20004018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
2000401c:	2b00      	cmp	r3, #0
2000401e:	d032      	beq.n	20004086 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20004020:	687b      	ldr	r3, [r7, #4]
20004022:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20004024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20004028:	2b00      	cmp	r3, #0
2000402a:	d012      	beq.n	20004052 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
2000402c:	687b      	ldr	r3, [r7, #4]
2000402e:	681b      	ldr	r3, [r3, #0]
20004030:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20004032:	2b00      	cmp	r3, #0
20004034:	d116      	bne.n	20004064 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
20004036:	687b      	ldr	r3, [r7, #4]
20004038:	681b      	ldr	r3, [r3, #0]
2000403a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000403c:	2b00      	cmp	r3, #0
2000403e:	d111      	bne.n	20004064 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
20004040:	687b      	ldr	r3, [r7, #4]
20004042:	2201      	movs	r2, #1
20004044:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20004048:	687b      	ldr	r3, [r7, #4]
2000404a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000404c:	2201      	movs	r2, #1
2000404e:	731a      	strb	r2, [r3, #12]
20004050:	e008      	b.n	20004064 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
20004052:	687b      	ldr	r3, [r7, #4]
20004054:	681b      	ldr	r3, [r3, #0]
20004056:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20004058:	2b00      	cmp	r3, #0
2000405a:	d103      	bne.n	20004064 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
2000405c:	687b      	ldr	r3, [r7, #4]
2000405e:	2201      	movs	r2, #1
20004060:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
20004064:	687b      	ldr	r3, [r7, #4]
20004066:	681b      	ldr	r3, [r3, #0]
20004068:	f44f 7240 	mov.w	r2, #768	@ 0x300
2000406c:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
2000406e:	687b      	ldr	r3, [r7, #4]
20004070:	2200      	movs	r2, #0
20004072:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
20004076:	687b      	ldr	r3, [r7, #4]
20004078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
2000407a:	2b00      	cmp	r3, #0
2000407c:	d003      	beq.n	20004086 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
2000407e:	687b      	ldr	r3, [r7, #4]
20004080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
20004082:	6878      	ldr	r0, [r7, #4]
20004084:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
20004086:	687b      	ldr	r3, [r7, #4]
20004088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000408a:	2b00      	cmp	r3, #0
2000408c:	d025      	beq.n	200040da <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
2000408e:	687b      	ldr	r3, [r7, #4]
20004090:	681b      	ldr	r3, [r3, #0]
20004092:	695a      	ldr	r2, [r3, #20]
20004094:	687b      	ldr	r3, [r7, #4]
20004096:	681b      	ldr	r3, [r3, #0]
20004098:	f042 0202 	orr.w	r2, r2, #2
2000409c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
2000409e:	687b      	ldr	r3, [r7, #4]
200040a0:	2201      	movs	r2, #1
200040a2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
200040a6:	687b      	ldr	r3, [r7, #4]
200040a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200040aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200040ae:	2b00      	cmp	r3, #0
200040b0:	d003      	beq.n	200040ba <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
200040b2:	687b      	ldr	r3, [r7, #4]
200040b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200040b6:	2201      	movs	r2, #1
200040b8:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
200040ba:	687b      	ldr	r3, [r7, #4]
200040bc:	2200      	movs	r2, #0
200040be:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
200040c2:	687b      	ldr	r3, [r7, #4]
200040c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
200040c6:	2b00      	cmp	r3, #0
200040c8:	d007      	beq.n	200040da <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
200040ca:	687b      	ldr	r3, [r7, #4]
200040cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
200040ce:	6878      	ldr	r0, [r7, #4]
200040d0:	4798      	blx	r3
200040d2:	e002      	b.n	200040da <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
200040d4:	bf00      	nop
200040d6:	e000      	b.n	200040da <HAL_DMA_IRQHandler+0x2bc>
        return;
200040d8:	bf00      	nop
    }
  }
}
200040da:	3718      	adds	r7, #24
200040dc:	46bd      	mov	sp, r7
200040de:	bd80      	pop	{r7, pc}

200040e0 <HAL_DMA_RegisterCallback>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *const hdma,
                                           HAL_DMA_CallbackIDTypeDef CallbackID,
                                           void (*const pCallback)(DMA_HandleTypeDef *const _hdma))
{
200040e0:	b480      	push	{r7}
200040e2:	b087      	sub	sp, #28
200040e4:	af00      	add	r7, sp, #0
200040e6:	60f8      	str	r0, [r7, #12]
200040e8:	460b      	mov	r3, r1
200040ea:	607a      	str	r2, [r7, #4]
200040ec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
200040ee:	2300      	movs	r3, #0
200040f0:	75fb      	strb	r3, [r7, #23]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
200040f2:	68fb      	ldr	r3, [r7, #12]
200040f4:	2b00      	cmp	r3, #0
200040f6:	d101      	bne.n	200040fc <HAL_DMA_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
200040f8:	2301      	movs	r3, #1
200040fa:	e02f      	b.n	2000415c <HAL_DMA_RegisterCallback+0x7c>
  }

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
200040fc:	68fb      	ldr	r3, [r7, #12]
200040fe:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004102:	b2db      	uxtb	r3, r3
20004104:	2b01      	cmp	r3, #1
20004106:	d126      	bne.n	20004156 <HAL_DMA_RegisterCallback+0x76>
  {
    /* Check callback ID */
    switch (CallbackID)
20004108:	7afb      	ldrb	r3, [r7, #11]
2000410a:	2b04      	cmp	r3, #4
2000410c:	d820      	bhi.n	20004150 <HAL_DMA_RegisterCallback+0x70>
2000410e:	a201      	add	r2, pc, #4	@ (adr r2, 20004114 <HAL_DMA_RegisterCallback+0x34>)
20004110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20004114:	20004129 	.word	0x20004129
20004118:	20004131 	.word	0x20004131
2000411c:	20004139 	.word	0x20004139
20004120:	20004141 	.word	0x20004141
20004124:	20004149 	.word	0x20004149
    {
      case HAL_DMA_XFER_CPLT_CB_ID:
      {
        /* Register transfer complete callback */
        hdma->XferCpltCallback = pCallback;
20004128:	68fb      	ldr	r3, [r7, #12]
2000412a:	687a      	ldr	r2, [r7, #4]
2000412c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
2000412e:	e014      	b.n	2000415a <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_HALFCPLT_CB_ID:
      {
        /* Register half transfer callback */
        hdma->XferHalfCpltCallback = pCallback;
20004130:	68fb      	ldr	r3, [r7, #12]
20004132:	687a      	ldr	r2, [r7, #4]
20004134:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
20004136:	e010      	b.n	2000415a <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_ERROR_CB_ID:
      {
        /* Register transfer error callback */
        hdma->XferErrorCallback = pCallback;
20004138:	68fb      	ldr	r3, [r7, #12]
2000413a:	687a      	ldr	r2, [r7, #4]
2000413c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
2000413e:	e00c      	b.n	2000415a <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_ABORT_CB_ID:
      {
        /* Register abort callback */
        hdma->XferAbortCallback = pCallback;
20004140:	68fb      	ldr	r3, [r7, #12]
20004142:	687a      	ldr	r2, [r7, #4]
20004144:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
20004146:	e008      	b.n	2000415a <HAL_DMA_RegisterCallback+0x7a>
      }

      case HAL_DMA_XFER_SUSPEND_CB_ID:
      {
        /* Register suspend callback */
        hdma->XferSuspendCallback = pCallback;
20004148:	68fb      	ldr	r3, [r7, #12]
2000414a:	687a      	ldr	r2, [r7, #4]
2000414c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
2000414e:	e004      	b.n	2000415a <HAL_DMA_RegisterCallback+0x7a>
      }

      default:
      {
        /* Update error status */
        status = HAL_ERROR;
20004150:	2301      	movs	r3, #1
20004152:	75fb      	strb	r3, [r7, #23]
        break;
20004154:	e001      	b.n	2000415a <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    /* Update error status */
    status =  HAL_ERROR;
20004156:	2301      	movs	r3, #1
20004158:	75fb      	strb	r3, [r7, #23]
  }

  return status;
2000415a:	7dfb      	ldrb	r3, [r7, #23]
}
2000415c:	4618      	mov	r0, r3
2000415e:	371c      	adds	r7, #28
20004160:	46bd      	mov	sp, r7
20004162:	f85d 7b04 	ldr.w	r7, [sp], #4
20004166:	4770      	bx	lr

20004168 <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID : User Callback identifier which could be a value of HAL_DMA_CallbackIDTypeDef enum.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *const hdma,
                                             HAL_DMA_CallbackIDTypeDef CallbackID)
{
20004168:	b480      	push	{r7}
2000416a:	b085      	sub	sp, #20
2000416c:	af00      	add	r7, sp, #0
2000416e:	6078      	str	r0, [r7, #4]
20004170:	460b      	mov	r3, r1
20004172:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
20004174:	2300      	movs	r3, #0
20004176:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20004178:	687b      	ldr	r3, [r7, #4]
2000417a:	2b00      	cmp	r3, #0
2000417c:	d101      	bne.n	20004182 <HAL_DMA_UnRegisterCallback+0x1a>
  {
    return HAL_ERROR;
2000417e:	2301      	movs	r3, #1
20004180:	e042      	b.n	20004208 <HAL_DMA_UnRegisterCallback+0xa0>
  }

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20004182:	687b      	ldr	r3, [r7, #4]
20004184:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004188:	b2db      	uxtb	r3, r3
2000418a:	2b01      	cmp	r3, #1
2000418c:	d139      	bne.n	20004202 <HAL_DMA_UnRegisterCallback+0x9a>
  {
    /* Check callback ID */
    switch (CallbackID)
2000418e:	78fb      	ldrb	r3, [r7, #3]
20004190:	2b05      	cmp	r3, #5
20004192:	d833      	bhi.n	200041fc <HAL_DMA_UnRegisterCallback+0x94>
20004194:	a201      	add	r2, pc, #4	@ (adr r2, 2000419c <HAL_DMA_UnRegisterCallback+0x34>)
20004196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000419a:	bf00      	nop
2000419c:	200041b5 	.word	0x200041b5
200041a0:	200041bd 	.word	0x200041bd
200041a4:	200041c5 	.word	0x200041c5
200041a8:	200041cd 	.word	0x200041cd
200041ac:	200041d5 	.word	0x200041d5
200041b0:	200041dd 	.word	0x200041dd
    {
      case HAL_DMA_XFER_CPLT_CB_ID:
      {
        /* UnRegister transfer complete callback */
        hdma->XferCpltCallback = NULL;
200041b4:	687b      	ldr	r3, [r7, #4]
200041b6:	2200      	movs	r2, #0
200041b8:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
200041ba:	e024      	b.n	20004206 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_HALFCPLT_CB_ID:
      {
        /* UnRegister half transfer callback */
        hdma->XferHalfCpltCallback = NULL;
200041bc:	687b      	ldr	r3, [r7, #4]
200041be:	2200      	movs	r2, #0
200041c0:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
200041c2:	e020      	b.n	20004206 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_ERROR_CB_ID:
      {
        /* UnRegister transfer error callback */
        hdma->XferErrorCallback = NULL;
200041c4:	687b      	ldr	r3, [r7, #4]
200041c6:	2200      	movs	r2, #0
200041c8:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
200041ca:	e01c      	b.n	20004206 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_ABORT_CB_ID:
      {
        /* UnRegister abort callback */
        hdma->XferAbortCallback = NULL;
200041cc:	687b      	ldr	r3, [r7, #4]
200041ce:	2200      	movs	r2, #0
200041d0:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
200041d2:	e018      	b.n	20004206 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_SUSPEND_CB_ID:
      {
        /* UnRegister suspend callback */
        hdma->XferSuspendCallback = NULL;
200041d4:	687b      	ldr	r3, [r7, #4]
200041d6:	2200      	movs	r2, #0
200041d8:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
200041da:	e014      	b.n	20004206 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      case HAL_DMA_XFER_ALL_CB_ID:
      {
        /* UnRegister all available callbacks */
        hdma->XferCpltCallback     = NULL;
200041dc:	687b      	ldr	r3, [r7, #4]
200041de:	2200      	movs	r2, #0
200041e0:	661a      	str	r2, [r3, #96]	@ 0x60
        hdma->XferHalfCpltCallback = NULL;
200041e2:	687b      	ldr	r3, [r7, #4]
200041e4:	2200      	movs	r2, #0
200041e6:	665a      	str	r2, [r3, #100]	@ 0x64
        hdma->XferErrorCallback    = NULL;
200041e8:	687b      	ldr	r3, [r7, #4]
200041ea:	2200      	movs	r2, #0
200041ec:	669a      	str	r2, [r3, #104]	@ 0x68
        hdma->XferAbortCallback    = NULL;
200041ee:	687b      	ldr	r3, [r7, #4]
200041f0:	2200      	movs	r2, #0
200041f2:	66da      	str	r2, [r3, #108]	@ 0x6c
        hdma->XferSuspendCallback  = NULL;
200041f4:	687b      	ldr	r3, [r7, #4]
200041f6:	2200      	movs	r2, #0
200041f8:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
200041fa:	e004      	b.n	20004206 <HAL_DMA_UnRegisterCallback+0x9e>
      }

      default:
      {
        /* Update error status */
        status = HAL_ERROR;
200041fc:	2301      	movs	r3, #1
200041fe:	73fb      	strb	r3, [r7, #15]
        break;
20004200:	e001      	b.n	20004206 <HAL_DMA_UnRegisterCallback+0x9e>
    }
  }
  else
  {
    /* Update error status */
    status = HAL_ERROR;
20004202:	2301      	movs	r3, #1
20004204:	73fb      	strb	r3, [r7, #15]
  }

  return status;
20004206:	7bfb      	ldrb	r3, [r7, #15]
}
20004208:	4618      	mov	r0, r3
2000420a:	3714      	adds	r7, #20
2000420c:	46bd      	mov	sp, r7
2000420e:	f85d 7b04 	ldr.w	r7, [sp], #4
20004212:	4770      	bx	lr

20004214 <HAL_DMA_GetState>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA state.
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef const *const hdma)
{
20004214:	b480      	push	{r7}
20004216:	b083      	sub	sp, #12
20004218:	af00      	add	r7, sp, #0
2000421a:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel state */
  return hdma->State;
2000421c:	687b      	ldr	r3, [r7, #4]
2000421e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004222:	b2db      	uxtb	r3, r3
}
20004224:	4618      	mov	r0, r3
20004226:	370c      	adds	r7, #12
20004228:	46bd      	mov	sp, r7
2000422a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000422e:	4770      	bx	lr

20004230 <HAL_DMA_GetError>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA Error Code.
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef const *const hdma)
{
20004230:	b480      	push	{r7}
20004232:	b083      	sub	sp, #12
20004234:	af00      	add	r7, sp, #0
20004236:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel error code */
  return hdma->ErrorCode;
20004238:	687b      	ldr	r3, [r7, #4]
2000423a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
2000423c:	4618      	mov	r0, r3
2000423e:	370c      	adds	r7, #12
20004240:	46bd      	mov	sp, r7
20004242:	f85d 7b04 	ldr.w	r7, [sp], #4
20004246:	4770      	bx	lr

20004248 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
20004248:	b480      	push	{r7}
2000424a:	b085      	sub	sp, #20
2000424c:	af00      	add	r7, sp, #0
2000424e:	6078      	str	r0, [r7, #4]
20004250:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20004252:	687b      	ldr	r3, [r7, #4]
20004254:	2b00      	cmp	r3, #0
20004256:	d101      	bne.n	2000425c <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
20004258:	2301      	movs	r3, #1
2000425a:	e02b      	b.n	200042b4 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
2000425c:	687b      	ldr	r3, [r7, #4]
2000425e:	681b      	ldr	r3, [r3, #0]
20004260:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20004264:	f023 030f 	bic.w	r3, r3, #15
20004268:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
2000426a:	687b      	ldr	r3, [r7, #4]
2000426c:	681b      	ldr	r3, [r3, #0]
2000426e:	f3c3 030b 	ubfx	r3, r3, #0, #12
20004272:	3b50      	subs	r3, #80	@ 0x50
20004274:	09db      	lsrs	r3, r3, #7
20004276:	f003 031f 	and.w	r3, r3, #31
2000427a:	2201      	movs	r2, #1
2000427c:	fa02 f303 	lsl.w	r3, r2, r3
20004280:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
20004282:	683b      	ldr	r3, [r7, #0]
20004284:	f003 0310 	and.w	r3, r3, #16
20004288:	2b00      	cmp	r3, #0
2000428a:	d012      	beq.n	200042b2 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
2000428c:	683b      	ldr	r3, [r7, #0]
2000428e:	f003 0311 	and.w	r3, r3, #17
20004292:	2b11      	cmp	r3, #17
20004294:	d106      	bne.n	200042a4 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
20004296:	68fb      	ldr	r3, [r7, #12]
20004298:	685a      	ldr	r2, [r3, #4]
2000429a:	68bb      	ldr	r3, [r7, #8]
2000429c:	431a      	orrs	r2, r3
2000429e:	68fb      	ldr	r3, [r7, #12]
200042a0:	605a      	str	r2, [r3, #4]
200042a2:	e006      	b.n	200042b2 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
200042a4:	68fb      	ldr	r3, [r7, #12]
200042a6:	685a      	ldr	r2, [r3, #4]
200042a8:	68bb      	ldr	r3, [r7, #8]
200042aa:	43db      	mvns	r3, r3
200042ac:	401a      	ands	r2, r3
200042ae:	68fb      	ldr	r3, [r7, #12]
200042b0:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
200042b2:	2300      	movs	r3, #0
}
200042b4:	4618      	mov	r0, r3
200042b6:	3714      	adds	r7, #20
200042b8:	46bd      	mov	sp, r7
200042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
200042be:	4770      	bx	lr

200042c0 <HAL_DMA_GetConfigChannelAttributes>:
  * @param  pChannelAttributes : Pointer to the returned attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_GetConfigChannelAttributes(DMA_HandleTypeDef const *const hdma,
                                                     uint32_t *const pChannelAttributes)
{
200042c0:	b480      	push	{r7}
200042c2:	b087      	sub	sp, #28
200042c4:	af00      	add	r7, sp, #0
200042c6:	6078      	str	r0, [r7, #4]
200042c8:	6039      	str	r1, [r7, #0]
  const DMA_TypeDef *p_dma_instance;
  uint32_t attributes;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle and channel attributes parameters */
  if ((hdma == NULL) || (pChannelAttributes == NULL))
200042ca:	687b      	ldr	r3, [r7, #4]
200042cc:	2b00      	cmp	r3, #0
200042ce:	d002      	beq.n	200042d6 <HAL_DMA_GetConfigChannelAttributes+0x16>
200042d0:	683b      	ldr	r3, [r7, #0]
200042d2:	2b00      	cmp	r3, #0
200042d4:	d101      	bne.n	200042da <HAL_DMA_GetConfigChannelAttributes+0x1a>
  {
    return HAL_ERROR;
200042d6:	2301      	movs	r3, #1
200042d8:	e044      	b.n	20004364 <HAL_DMA_GetConfigChannelAttributes+0xa4>
  }

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
200042da:	687b      	ldr	r3, [r7, #4]
200042dc:	681b      	ldr	r3, [r3, #0]
200042de:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
200042e2:	f023 030f 	bic.w	r3, r3, #15
200042e6:	617b      	str	r3, [r7, #20]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
200042e8:	687b      	ldr	r3, [r7, #4]
200042ea:	681b      	ldr	r3, [r3, #0]
200042ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
200042f0:	3b50      	subs	r3, #80	@ 0x50
200042f2:	09db      	lsrs	r3, r3, #7
200042f4:	f003 031f 	and.w	r3, r3, #31
200042f8:	2201      	movs	r2, #1
200042fa:	fa02 f303 	lsl.w	r3, r2, r3
200042fe:	613b      	str	r3, [r7, #16]

  /* Get DMA channel privilege attribute */
  attributes = ((p_dma_instance->PRIVCFGR & channel_idx) == 0U) ? DMA_CHANNEL_NPRIV : DMA_CHANNEL_PRIV;
20004300:	697b      	ldr	r3, [r7, #20]
20004302:	685a      	ldr	r2, [r3, #4]
20004304:	693b      	ldr	r3, [r7, #16]
20004306:	4013      	ands	r3, r2
20004308:	2b00      	cmp	r3, #0
2000430a:	d101      	bne.n	20004310 <HAL_DMA_GetConfigChannelAttributes+0x50>
2000430c:	2310      	movs	r3, #16
2000430e:	e000      	b.n	20004312 <HAL_DMA_GetConfigChannelAttributes+0x52>
20004310:	2311      	movs	r3, #17
20004312:	60fb      	str	r3, [r7, #12]

  /* Get DMA channel security attribute */
  attributes |= ((p_dma_instance->SECCFGR & channel_idx) == 0U) ? DMA_CHANNEL_NSEC : DMA_CHANNEL_SEC;
20004314:	697b      	ldr	r3, [r7, #20]
20004316:	681a      	ldr	r2, [r3, #0]
20004318:	693b      	ldr	r3, [r7, #16]
2000431a:	4013      	ands	r3, r2
2000431c:	2b00      	cmp	r3, #0
2000431e:	d101      	bne.n	20004324 <HAL_DMA_GetConfigChannelAttributes+0x64>
20004320:	2320      	movs	r3, #32
20004322:	e000      	b.n	20004326 <HAL_DMA_GetConfigChannelAttributes+0x66>
20004324:	2322      	movs	r3, #34	@ 0x22
20004326:	68fa      	ldr	r2, [r7, #12]
20004328:	4313      	orrs	r3, r2
2000432a:	60fb      	str	r3, [r7, #12]

  /* Get DMA channel source security attribute */
  attributes |= ((hdma->Instance->CTR1 & DMA_CTR1_SSEC) == 0U) ? DMA_CHANNEL_SRC_NSEC : DMA_CHANNEL_SRC_SEC;
2000432c:	687b      	ldr	r3, [r7, #4]
2000432e:	681b      	ldr	r3, [r3, #0]
20004330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20004332:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20004336:	2b00      	cmp	r3, #0
20004338:	d101      	bne.n	2000433e <HAL_DMA_GetConfigChannelAttributes+0x7e>
2000433a:	2340      	movs	r3, #64	@ 0x40
2000433c:	e000      	b.n	20004340 <HAL_DMA_GetConfigChannelAttributes+0x80>
2000433e:	2344      	movs	r3, #68	@ 0x44
20004340:	68fa      	ldr	r2, [r7, #12]
20004342:	4313      	orrs	r3, r2
20004344:	60fb      	str	r3, [r7, #12]

  /* Get DMA channel destination security attribute */
  attributes |= ((hdma->Instance->CTR1 & DMA_CTR1_DSEC) == 0U) ? DMA_CHANNEL_DEST_NSEC : DMA_CHANNEL_DEST_SEC;
20004346:	687b      	ldr	r3, [r7, #4]
20004348:	681b      	ldr	r3, [r3, #0]
2000434a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000434c:	2b00      	cmp	r3, #0
2000434e:	db01      	blt.n	20004354 <HAL_DMA_GetConfigChannelAttributes+0x94>
20004350:	2380      	movs	r3, #128	@ 0x80
20004352:	e000      	b.n	20004356 <HAL_DMA_GetConfigChannelAttributes+0x96>
20004354:	2388      	movs	r3, #136	@ 0x88
20004356:	68fa      	ldr	r2, [r7, #12]
20004358:	4313      	orrs	r3, r2
2000435a:	60fb      	str	r3, [r7, #12]

  /* return value */
  *pChannelAttributes = attributes;
2000435c:	683b      	ldr	r3, [r7, #0]
2000435e:	68fa      	ldr	r2, [r7, #12]
20004360:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20004362:	2300      	movs	r3, #0
}
20004364:	4618      	mov	r0, r3
20004366:	371c      	adds	r7, #28
20004368:	46bd      	mov	sp, r7
2000436a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000436e:	4770      	bx	lr

20004370 <HAL_DMA_GetLockChannelAttributes>:
  * @param  pLockState : Pointer to lock state (returned value can be DMA_CHANNEL_ATTRIBUTE_UNLOCKED or
  *                      DMA_CHANNEL_ATTRIBUTE_LOCKED).
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_GetLockChannelAttributes(DMA_HandleTypeDef const *const hdma, uint32_t *const pLockState)
{
20004370:	b480      	push	{r7}
20004372:	b085      	sub	sp, #20
20004374:	af00      	add	r7, sp, #0
20004376:	6078      	str	r0, [r7, #4]
20004378:	6039      	str	r1, [r7, #0]
  const DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle and lock state parameters */
  if ((hdma == NULL) || (pLockState == NULL))
2000437a:	687b      	ldr	r3, [r7, #4]
2000437c:	2b00      	cmp	r3, #0
2000437e:	d002      	beq.n	20004386 <HAL_DMA_GetLockChannelAttributes+0x16>
20004380:	683b      	ldr	r3, [r7, #0]
20004382:	2b00      	cmp	r3, #0
20004384:	d101      	bne.n	2000438a <HAL_DMA_GetLockChannelAttributes+0x1a>
  {
    return HAL_ERROR;
20004386:	2301      	movs	r3, #1
20004388:	e01f      	b.n	200043ca <HAL_DMA_GetLockChannelAttributes+0x5a>
  }

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
2000438a:	687b      	ldr	r3, [r7, #4]
2000438c:	681b      	ldr	r3, [r3, #0]
2000438e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20004392:	f023 030f 	bic.w	r3, r3, #15
20004396:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
20004398:	687b      	ldr	r3, [r7, #4]
2000439a:	681b      	ldr	r3, [r3, #0]
2000439c:	f3c3 030b 	ubfx	r3, r3, #0, #12
200043a0:	3b50      	subs	r3, #80	@ 0x50
200043a2:	09db      	lsrs	r3, r3, #7
200043a4:	f003 031f 	and.w	r3, r3, #31
200043a8:	2201      	movs	r2, #1
200043aa:	fa02 f303 	lsl.w	r3, r2, r3
200043ae:	60bb      	str	r3, [r7, #8]

  /* Get channel lock attribute state */
  *pLockState = ((p_dma_instance->RCFGLOCKR & channel_idx) == 0U) ? DMA_CHANNEL_ATTRIBUTE_UNLOCKED : \
200043b0:	68fb      	ldr	r3, [r7, #12]
200043b2:	689a      	ldr	r2, [r3, #8]
200043b4:	68bb      	ldr	r3, [r7, #8]
200043b6:	4013      	ands	r3, r2
200043b8:	2b00      	cmp	r3, #0
200043ba:	bf14      	ite	ne
200043bc:	2301      	movne	r3, #1
200043be:	2300      	moveq	r3, #0
200043c0:	b2db      	uxtb	r3, r3
200043c2:	461a      	mov	r2, r3
200043c4:	683b      	ldr	r3, [r7, #0]
200043c6:	601a      	str	r2, [r3, #0]
                DMA_CHANNEL_ATTRIBUTE_LOCKED;

  return HAL_OK;
200043c8:	2300      	movs	r3, #0
}
200043ca:	4618      	mov	r0, r3
200043cc:	3714      	adds	r7, #20
200043ce:	46bd      	mov	sp, r7
200043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
200043d4:	4770      	bx	lr

200043d6 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
200043d6:	b480      	push	{r7}
200043d8:	b085      	sub	sp, #20
200043da:	af00      	add	r7, sp, #0
200043dc:	60f8      	str	r0, [r7, #12]
200043de:	60b9      	str	r1, [r7, #8]
200043e0:	607a      	str	r2, [r7, #4]
200043e2:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
200043e4:	68fb      	ldr	r3, [r7, #12]
200043e6:	681b      	ldr	r3, [r3, #0]
200043e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200043ea:	0c1b      	lsrs	r3, r3, #16
200043ec:	041b      	lsls	r3, r3, #16
200043ee:	683a      	ldr	r2, [r7, #0]
200043f0:	b291      	uxth	r1, r2
200043f2:	68fa      	ldr	r2, [r7, #12]
200043f4:	6812      	ldr	r2, [r2, #0]
200043f6:	430b      	orrs	r3, r1
200043f8:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
200043fa:	68fb      	ldr	r3, [r7, #12]
200043fc:	681b      	ldr	r3, [r3, #0]
200043fe:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20004402:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
20004404:	68fb      	ldr	r3, [r7, #12]
20004406:	681b      	ldr	r3, [r3, #0]
20004408:	68ba      	ldr	r2, [r7, #8]
2000440a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
2000440c:	68fb      	ldr	r3, [r7, #12]
2000440e:	681b      	ldr	r3, [r3, #0]
20004410:	687a      	ldr	r2, [r7, #4]
20004412:	651a      	str	r2, [r3, #80]	@ 0x50
}
20004414:	bf00      	nop
20004416:	3714      	adds	r7, #20
20004418:	46bd      	mov	sp, r7
2000441a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000441e:	4770      	bx	lr

20004420 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
20004420:	b480      	push	{r7}
20004422:	b085      	sub	sp, #20
20004424:	af00      	add	r7, sp, #0
20004426:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
20004428:	687b      	ldr	r3, [r7, #4]
2000442a:	6a1b      	ldr	r3, [r3, #32]
2000442c:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
2000442e:	687b      	ldr	r3, [r7, #4]
20004430:	681b      	ldr	r3, [r3, #0]
20004432:	695b      	ldr	r3, [r3, #20]
20004434:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
20004438:	687b      	ldr	r3, [r7, #4]
2000443a:	681b      	ldr	r3, [r3, #0]
2000443c:	68fa      	ldr	r2, [r7, #12]
2000443e:	430a      	orrs	r2, r1
20004440:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
20004442:	687b      	ldr	r3, [r7, #4]
20004444:	695a      	ldr	r2, [r3, #20]
20004446:	687b      	ldr	r3, [r7, #4]
20004448:	69db      	ldr	r3, [r3, #28]
2000444a:	431a      	orrs	r2, r3
2000444c:	687b      	ldr	r3, [r7, #4]
2000444e:	691b      	ldr	r3, [r3, #16]
20004450:	431a      	orrs	r2, r3
20004452:	687b      	ldr	r3, [r7, #4]
20004454:	699b      	ldr	r3, [r3, #24]
20004456:	4313      	orrs	r3, r2
20004458:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
2000445a:	687b      	ldr	r3, [r7, #4]
2000445c:	681b      	ldr	r3, [r3, #0]
2000445e:	4a53      	ldr	r2, [pc, #332]	@ (200045ac <DMA_Init+0x18c>)
20004460:	4293      	cmp	r3, r2
20004462:	f000 80a0 	beq.w	200045a6 <DMA_Init+0x186>
20004466:	687b      	ldr	r3, [r7, #4]
20004468:	681b      	ldr	r3, [r3, #0]
2000446a:	4a51      	ldr	r2, [pc, #324]	@ (200045b0 <DMA_Init+0x190>)
2000446c:	4293      	cmp	r3, r2
2000446e:	f000 809a 	beq.w	200045a6 <DMA_Init+0x186>
20004472:	687b      	ldr	r3, [r7, #4]
20004474:	681b      	ldr	r3, [r3, #0]
20004476:	4a4f      	ldr	r2, [pc, #316]	@ (200045b4 <DMA_Init+0x194>)
20004478:	4293      	cmp	r3, r2
2000447a:	f000 8094 	beq.w	200045a6 <DMA_Init+0x186>
2000447e:	687b      	ldr	r3, [r7, #4]
20004480:	681b      	ldr	r3, [r3, #0]
20004482:	4a4d      	ldr	r2, [pc, #308]	@ (200045b8 <DMA_Init+0x198>)
20004484:	4293      	cmp	r3, r2
20004486:	f000 808e 	beq.w	200045a6 <DMA_Init+0x186>
2000448a:	687b      	ldr	r3, [r7, #4]
2000448c:	681b      	ldr	r3, [r3, #0]
2000448e:	4a4b      	ldr	r2, [pc, #300]	@ (200045bc <DMA_Init+0x19c>)
20004490:	4293      	cmp	r3, r2
20004492:	f000 8088 	beq.w	200045a6 <DMA_Init+0x186>
20004496:	687b      	ldr	r3, [r7, #4]
20004498:	681b      	ldr	r3, [r3, #0]
2000449a:	4a49      	ldr	r2, [pc, #292]	@ (200045c0 <DMA_Init+0x1a0>)
2000449c:	4293      	cmp	r3, r2
2000449e:	f000 8082 	beq.w	200045a6 <DMA_Init+0x186>
200044a2:	687b      	ldr	r3, [r7, #4]
200044a4:	681b      	ldr	r3, [r3, #0]
200044a6:	4a47      	ldr	r2, [pc, #284]	@ (200045c4 <DMA_Init+0x1a4>)
200044a8:	4293      	cmp	r3, r2
200044aa:	d07c      	beq.n	200045a6 <DMA_Init+0x186>
200044ac:	687b      	ldr	r3, [r7, #4]
200044ae:	681b      	ldr	r3, [r3, #0]
200044b0:	4a45      	ldr	r2, [pc, #276]	@ (200045c8 <DMA_Init+0x1a8>)
200044b2:	4293      	cmp	r3, r2
200044b4:	d077      	beq.n	200045a6 <DMA_Init+0x186>
200044b6:	687b      	ldr	r3, [r7, #4]
200044b8:	681b      	ldr	r3, [r3, #0]
200044ba:	4a44      	ldr	r2, [pc, #272]	@ (200045cc <DMA_Init+0x1ac>)
200044bc:	4293      	cmp	r3, r2
200044be:	d072      	beq.n	200045a6 <DMA_Init+0x186>
200044c0:	687b      	ldr	r3, [r7, #4]
200044c2:	681b      	ldr	r3, [r3, #0]
200044c4:	4a42      	ldr	r2, [pc, #264]	@ (200045d0 <DMA_Init+0x1b0>)
200044c6:	4293      	cmp	r3, r2
200044c8:	d06d      	beq.n	200045a6 <DMA_Init+0x186>
200044ca:	687b      	ldr	r3, [r7, #4]
200044cc:	681b      	ldr	r3, [r3, #0]
200044ce:	4a41      	ldr	r2, [pc, #260]	@ (200045d4 <DMA_Init+0x1b4>)
200044d0:	4293      	cmp	r3, r2
200044d2:	d068      	beq.n	200045a6 <DMA_Init+0x186>
200044d4:	687b      	ldr	r3, [r7, #4]
200044d6:	681b      	ldr	r3, [r3, #0]
200044d8:	4a3f      	ldr	r2, [pc, #252]	@ (200045d8 <DMA_Init+0x1b8>)
200044da:	4293      	cmp	r3, r2
200044dc:	d063      	beq.n	200045a6 <DMA_Init+0x186>
200044de:	687b      	ldr	r3, [r7, #4]
200044e0:	681b      	ldr	r3, [r3, #0]
200044e2:	4a3e      	ldr	r2, [pc, #248]	@ (200045dc <DMA_Init+0x1bc>)
200044e4:	4293      	cmp	r3, r2
200044e6:	d05e      	beq.n	200045a6 <DMA_Init+0x186>
200044e8:	687b      	ldr	r3, [r7, #4]
200044ea:	681b      	ldr	r3, [r3, #0]
200044ec:	4a3c      	ldr	r2, [pc, #240]	@ (200045e0 <DMA_Init+0x1c0>)
200044ee:	4293      	cmp	r3, r2
200044f0:	d059      	beq.n	200045a6 <DMA_Init+0x186>
200044f2:	687b      	ldr	r3, [r7, #4]
200044f4:	681b      	ldr	r3, [r3, #0]
200044f6:	4a3b      	ldr	r2, [pc, #236]	@ (200045e4 <DMA_Init+0x1c4>)
200044f8:	4293      	cmp	r3, r2
200044fa:	d054      	beq.n	200045a6 <DMA_Init+0x186>
200044fc:	687b      	ldr	r3, [r7, #4]
200044fe:	681b      	ldr	r3, [r3, #0]
20004500:	4a39      	ldr	r2, [pc, #228]	@ (200045e8 <DMA_Init+0x1c8>)
20004502:	4293      	cmp	r3, r2
20004504:	d04f      	beq.n	200045a6 <DMA_Init+0x186>
20004506:	687b      	ldr	r3, [r7, #4]
20004508:	681b      	ldr	r3, [r3, #0]
2000450a:	4a38      	ldr	r2, [pc, #224]	@ (200045ec <DMA_Init+0x1cc>)
2000450c:	4293      	cmp	r3, r2
2000450e:	d04a      	beq.n	200045a6 <DMA_Init+0x186>
20004510:	687b      	ldr	r3, [r7, #4]
20004512:	681b      	ldr	r3, [r3, #0]
20004514:	4a36      	ldr	r2, [pc, #216]	@ (200045f0 <DMA_Init+0x1d0>)
20004516:	4293      	cmp	r3, r2
20004518:	d045      	beq.n	200045a6 <DMA_Init+0x186>
2000451a:	687b      	ldr	r3, [r7, #4]
2000451c:	681b      	ldr	r3, [r3, #0]
2000451e:	4a35      	ldr	r2, [pc, #212]	@ (200045f4 <DMA_Init+0x1d4>)
20004520:	4293      	cmp	r3, r2
20004522:	d040      	beq.n	200045a6 <DMA_Init+0x186>
20004524:	687b      	ldr	r3, [r7, #4]
20004526:	681b      	ldr	r3, [r3, #0]
20004528:	4a33      	ldr	r2, [pc, #204]	@ (200045f8 <DMA_Init+0x1d8>)
2000452a:	4293      	cmp	r3, r2
2000452c:	d03b      	beq.n	200045a6 <DMA_Init+0x186>
2000452e:	687b      	ldr	r3, [r7, #4]
20004530:	681b      	ldr	r3, [r3, #0]
20004532:	4a32      	ldr	r2, [pc, #200]	@ (200045fc <DMA_Init+0x1dc>)
20004534:	4293      	cmp	r3, r2
20004536:	d036      	beq.n	200045a6 <DMA_Init+0x186>
20004538:	687b      	ldr	r3, [r7, #4]
2000453a:	681b      	ldr	r3, [r3, #0]
2000453c:	4a30      	ldr	r2, [pc, #192]	@ (20004600 <DMA_Init+0x1e0>)
2000453e:	4293      	cmp	r3, r2
20004540:	d031      	beq.n	200045a6 <DMA_Init+0x186>
20004542:	687b      	ldr	r3, [r7, #4]
20004544:	681b      	ldr	r3, [r3, #0]
20004546:	4a2f      	ldr	r2, [pc, #188]	@ (20004604 <DMA_Init+0x1e4>)
20004548:	4293      	cmp	r3, r2
2000454a:	d02c      	beq.n	200045a6 <DMA_Init+0x186>
2000454c:	687b      	ldr	r3, [r7, #4]
2000454e:	681b      	ldr	r3, [r3, #0]
20004550:	4a2d      	ldr	r2, [pc, #180]	@ (20004608 <DMA_Init+0x1e8>)
20004552:	4293      	cmp	r3, r2
20004554:	d027      	beq.n	200045a6 <DMA_Init+0x186>
20004556:	687b      	ldr	r3, [r7, #4]
20004558:	681b      	ldr	r3, [r3, #0]
2000455a:	4a2c      	ldr	r2, [pc, #176]	@ (2000460c <DMA_Init+0x1ec>)
2000455c:	4293      	cmp	r3, r2
2000455e:	d022      	beq.n	200045a6 <DMA_Init+0x186>
20004560:	687b      	ldr	r3, [r7, #4]
20004562:	681b      	ldr	r3, [r3, #0]
20004564:	4a2a      	ldr	r2, [pc, #168]	@ (20004610 <DMA_Init+0x1f0>)
20004566:	4293      	cmp	r3, r2
20004568:	d01d      	beq.n	200045a6 <DMA_Init+0x186>
2000456a:	687b      	ldr	r3, [r7, #4]
2000456c:	681b      	ldr	r3, [r3, #0]
2000456e:	4a29      	ldr	r2, [pc, #164]	@ (20004614 <DMA_Init+0x1f4>)
20004570:	4293      	cmp	r3, r2
20004572:	d018      	beq.n	200045a6 <DMA_Init+0x186>
20004574:	687b      	ldr	r3, [r7, #4]
20004576:	681b      	ldr	r3, [r3, #0]
20004578:	4a27      	ldr	r2, [pc, #156]	@ (20004618 <DMA_Init+0x1f8>)
2000457a:	4293      	cmp	r3, r2
2000457c:	d013      	beq.n	200045a6 <DMA_Init+0x186>
2000457e:	687b      	ldr	r3, [r7, #4]
20004580:	681b      	ldr	r3, [r3, #0]
20004582:	4a26      	ldr	r2, [pc, #152]	@ (2000461c <DMA_Init+0x1fc>)
20004584:	4293      	cmp	r3, r2
20004586:	d00e      	beq.n	200045a6 <DMA_Init+0x186>
20004588:	687b      	ldr	r3, [r7, #4]
2000458a:	681b      	ldr	r3, [r3, #0]
2000458c:	4a24      	ldr	r2, [pc, #144]	@ (20004620 <DMA_Init+0x200>)
2000458e:	4293      	cmp	r3, r2
20004590:	d009      	beq.n	200045a6 <DMA_Init+0x186>
20004592:	687b      	ldr	r3, [r7, #4]
20004594:	681b      	ldr	r3, [r3, #0]
20004596:	4a23      	ldr	r2, [pc, #140]	@ (20004624 <DMA_Init+0x204>)
20004598:	4293      	cmp	r3, r2
2000459a:	d004      	beq.n	200045a6 <DMA_Init+0x186>
2000459c:	687b      	ldr	r3, [r7, #4]
2000459e:	681b      	ldr	r3, [r3, #0]
200045a0:	4a21      	ldr	r2, [pc, #132]	@ (20004628 <DMA_Init+0x208>)
200045a2:	4293      	cmp	r3, r2
200045a4:	d142      	bne.n	2000462c <DMA_Init+0x20c>
200045a6:	2301      	movs	r3, #1
200045a8:	e041      	b.n	2000462e <DMA_Init+0x20e>
200045aa:	bf00      	nop
200045ac:	40020050 	.word	0x40020050
200045b0:	50020050 	.word	0x50020050
200045b4:	400200d0 	.word	0x400200d0
200045b8:	500200d0 	.word	0x500200d0
200045bc:	40020150 	.word	0x40020150
200045c0:	50020150 	.word	0x50020150
200045c4:	400201d0 	.word	0x400201d0
200045c8:	500201d0 	.word	0x500201d0
200045cc:	40020250 	.word	0x40020250
200045d0:	50020250 	.word	0x50020250
200045d4:	400202d0 	.word	0x400202d0
200045d8:	500202d0 	.word	0x500202d0
200045dc:	40020350 	.word	0x40020350
200045e0:	50020350 	.word	0x50020350
200045e4:	400203d0 	.word	0x400203d0
200045e8:	500203d0 	.word	0x500203d0
200045ec:	40020450 	.word	0x40020450
200045f0:	50020450 	.word	0x50020450
200045f4:	400204d0 	.word	0x400204d0
200045f8:	500204d0 	.word	0x500204d0
200045fc:	40020550 	.word	0x40020550
20004600:	50020550 	.word	0x50020550
20004604:	400205d0 	.word	0x400205d0
20004608:	500205d0 	.word	0x500205d0
2000460c:	40020650 	.word	0x40020650
20004610:	50020650 	.word	0x50020650
20004614:	400206d0 	.word	0x400206d0
20004618:	500206d0 	.word	0x500206d0
2000461c:	40020750 	.word	0x40020750
20004620:	50020750 	.word	0x50020750
20004624:	400207d0 	.word	0x400207d0
20004628:	500207d0 	.word	0x500207d0
2000462c:	2300      	movs	r3, #0
2000462e:	2b00      	cmp	r3, #0
20004630:	d012      	beq.n	20004658 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
20004632:	687b      	ldr	r3, [r7, #4]
20004634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
20004636:	687b      	ldr	r3, [r7, #4]
20004638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000463a:	3b01      	subs	r3, #1
2000463c:	051b      	lsls	r3, r3, #20
2000463e:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
20004642:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
20004644:	687b      	ldr	r3, [r7, #4]
20004646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20004648:	3b01      	subs	r3, #1
2000464a:	011b      	lsls	r3, r3, #4
2000464c:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
20004650:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
20004652:	68fa      	ldr	r2, [r7, #12]
20004654:	4313      	orrs	r3, r2
20004656:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
20004658:	687b      	ldr	r3, [r7, #4]
2000465a:	681b      	ldr	r3, [r3, #0]
2000465c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000465e:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
20004662:	687b      	ldr	r3, [r7, #4]
20004664:	681b      	ldr	r3, [r3, #0]
20004666:	68fa      	ldr	r2, [r7, #12]
20004668:	430a      	orrs	r2, r1
2000466a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
2000466c:	687b      	ldr	r3, [r7, #4]
2000466e:	689a      	ldr	r2, [r3, #8]
20004670:	687b      	ldr	r3, [r7, #4]
20004672:	685b      	ldr	r3, [r3, #4]
20004674:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20004678:	431a      	orrs	r2, r3
2000467a:	687b      	ldr	r3, [r7, #4]
2000467c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2000467e:	4313      	orrs	r3, r2
20004680:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
20004682:	687b      	ldr	r3, [r7, #4]
20004684:	68db      	ldr	r3, [r3, #12]
20004686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000468a:	f040 80b0 	bne.w	200047ee <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
2000468e:	687b      	ldr	r3, [r7, #4]
20004690:	681b      	ldr	r3, [r3, #0]
20004692:	4a82      	ldr	r2, [pc, #520]	@ (2000489c <DMA_Init+0x47c>)
20004694:	4293      	cmp	r3, r2
20004696:	f000 80a0 	beq.w	200047da <DMA_Init+0x3ba>
2000469a:	687b      	ldr	r3, [r7, #4]
2000469c:	681b      	ldr	r3, [r3, #0]
2000469e:	4a80      	ldr	r2, [pc, #512]	@ (200048a0 <DMA_Init+0x480>)
200046a0:	4293      	cmp	r3, r2
200046a2:	f000 809a 	beq.w	200047da <DMA_Init+0x3ba>
200046a6:	687b      	ldr	r3, [r7, #4]
200046a8:	681b      	ldr	r3, [r3, #0]
200046aa:	4a7e      	ldr	r2, [pc, #504]	@ (200048a4 <DMA_Init+0x484>)
200046ac:	4293      	cmp	r3, r2
200046ae:	f000 8094 	beq.w	200047da <DMA_Init+0x3ba>
200046b2:	687b      	ldr	r3, [r7, #4]
200046b4:	681b      	ldr	r3, [r3, #0]
200046b6:	4a7c      	ldr	r2, [pc, #496]	@ (200048a8 <DMA_Init+0x488>)
200046b8:	4293      	cmp	r3, r2
200046ba:	f000 808e 	beq.w	200047da <DMA_Init+0x3ba>
200046be:	687b      	ldr	r3, [r7, #4]
200046c0:	681b      	ldr	r3, [r3, #0]
200046c2:	4a7a      	ldr	r2, [pc, #488]	@ (200048ac <DMA_Init+0x48c>)
200046c4:	4293      	cmp	r3, r2
200046c6:	f000 8088 	beq.w	200047da <DMA_Init+0x3ba>
200046ca:	687b      	ldr	r3, [r7, #4]
200046cc:	681b      	ldr	r3, [r3, #0]
200046ce:	4a78      	ldr	r2, [pc, #480]	@ (200048b0 <DMA_Init+0x490>)
200046d0:	4293      	cmp	r3, r2
200046d2:	f000 8082 	beq.w	200047da <DMA_Init+0x3ba>
200046d6:	687b      	ldr	r3, [r7, #4]
200046d8:	681b      	ldr	r3, [r3, #0]
200046da:	4a76      	ldr	r2, [pc, #472]	@ (200048b4 <DMA_Init+0x494>)
200046dc:	4293      	cmp	r3, r2
200046de:	d07c      	beq.n	200047da <DMA_Init+0x3ba>
200046e0:	687b      	ldr	r3, [r7, #4]
200046e2:	681b      	ldr	r3, [r3, #0]
200046e4:	4a74      	ldr	r2, [pc, #464]	@ (200048b8 <DMA_Init+0x498>)
200046e6:	4293      	cmp	r3, r2
200046e8:	d077      	beq.n	200047da <DMA_Init+0x3ba>
200046ea:	687b      	ldr	r3, [r7, #4]
200046ec:	681b      	ldr	r3, [r3, #0]
200046ee:	4a73      	ldr	r2, [pc, #460]	@ (200048bc <DMA_Init+0x49c>)
200046f0:	4293      	cmp	r3, r2
200046f2:	d072      	beq.n	200047da <DMA_Init+0x3ba>
200046f4:	687b      	ldr	r3, [r7, #4]
200046f6:	681b      	ldr	r3, [r3, #0]
200046f8:	4a71      	ldr	r2, [pc, #452]	@ (200048c0 <DMA_Init+0x4a0>)
200046fa:	4293      	cmp	r3, r2
200046fc:	d06d      	beq.n	200047da <DMA_Init+0x3ba>
200046fe:	687b      	ldr	r3, [r7, #4]
20004700:	681b      	ldr	r3, [r3, #0]
20004702:	4a70      	ldr	r2, [pc, #448]	@ (200048c4 <DMA_Init+0x4a4>)
20004704:	4293      	cmp	r3, r2
20004706:	d068      	beq.n	200047da <DMA_Init+0x3ba>
20004708:	687b      	ldr	r3, [r7, #4]
2000470a:	681b      	ldr	r3, [r3, #0]
2000470c:	4a6e      	ldr	r2, [pc, #440]	@ (200048c8 <DMA_Init+0x4a8>)
2000470e:	4293      	cmp	r3, r2
20004710:	d063      	beq.n	200047da <DMA_Init+0x3ba>
20004712:	687b      	ldr	r3, [r7, #4]
20004714:	681b      	ldr	r3, [r3, #0]
20004716:	4a6d      	ldr	r2, [pc, #436]	@ (200048cc <DMA_Init+0x4ac>)
20004718:	4293      	cmp	r3, r2
2000471a:	d05e      	beq.n	200047da <DMA_Init+0x3ba>
2000471c:	687b      	ldr	r3, [r7, #4]
2000471e:	681b      	ldr	r3, [r3, #0]
20004720:	4a6b      	ldr	r2, [pc, #428]	@ (200048d0 <DMA_Init+0x4b0>)
20004722:	4293      	cmp	r3, r2
20004724:	d059      	beq.n	200047da <DMA_Init+0x3ba>
20004726:	687b      	ldr	r3, [r7, #4]
20004728:	681b      	ldr	r3, [r3, #0]
2000472a:	4a6a      	ldr	r2, [pc, #424]	@ (200048d4 <DMA_Init+0x4b4>)
2000472c:	4293      	cmp	r3, r2
2000472e:	d054      	beq.n	200047da <DMA_Init+0x3ba>
20004730:	687b      	ldr	r3, [r7, #4]
20004732:	681b      	ldr	r3, [r3, #0]
20004734:	4a68      	ldr	r2, [pc, #416]	@ (200048d8 <DMA_Init+0x4b8>)
20004736:	4293      	cmp	r3, r2
20004738:	d04f      	beq.n	200047da <DMA_Init+0x3ba>
2000473a:	687b      	ldr	r3, [r7, #4]
2000473c:	681b      	ldr	r3, [r3, #0]
2000473e:	4a67      	ldr	r2, [pc, #412]	@ (200048dc <DMA_Init+0x4bc>)
20004740:	4293      	cmp	r3, r2
20004742:	d04a      	beq.n	200047da <DMA_Init+0x3ba>
20004744:	687b      	ldr	r3, [r7, #4]
20004746:	681b      	ldr	r3, [r3, #0]
20004748:	4a65      	ldr	r2, [pc, #404]	@ (200048e0 <DMA_Init+0x4c0>)
2000474a:	4293      	cmp	r3, r2
2000474c:	d045      	beq.n	200047da <DMA_Init+0x3ba>
2000474e:	687b      	ldr	r3, [r7, #4]
20004750:	681b      	ldr	r3, [r3, #0]
20004752:	4a64      	ldr	r2, [pc, #400]	@ (200048e4 <DMA_Init+0x4c4>)
20004754:	4293      	cmp	r3, r2
20004756:	d040      	beq.n	200047da <DMA_Init+0x3ba>
20004758:	687b      	ldr	r3, [r7, #4]
2000475a:	681b      	ldr	r3, [r3, #0]
2000475c:	4a62      	ldr	r2, [pc, #392]	@ (200048e8 <DMA_Init+0x4c8>)
2000475e:	4293      	cmp	r3, r2
20004760:	d03b      	beq.n	200047da <DMA_Init+0x3ba>
20004762:	687b      	ldr	r3, [r7, #4]
20004764:	681b      	ldr	r3, [r3, #0]
20004766:	4a61      	ldr	r2, [pc, #388]	@ (200048ec <DMA_Init+0x4cc>)
20004768:	4293      	cmp	r3, r2
2000476a:	d036      	beq.n	200047da <DMA_Init+0x3ba>
2000476c:	687b      	ldr	r3, [r7, #4]
2000476e:	681b      	ldr	r3, [r3, #0]
20004770:	4a5f      	ldr	r2, [pc, #380]	@ (200048f0 <DMA_Init+0x4d0>)
20004772:	4293      	cmp	r3, r2
20004774:	d031      	beq.n	200047da <DMA_Init+0x3ba>
20004776:	687b      	ldr	r3, [r7, #4]
20004778:	681b      	ldr	r3, [r3, #0]
2000477a:	4a5e      	ldr	r2, [pc, #376]	@ (200048f4 <DMA_Init+0x4d4>)
2000477c:	4293      	cmp	r3, r2
2000477e:	d02c      	beq.n	200047da <DMA_Init+0x3ba>
20004780:	687b      	ldr	r3, [r7, #4]
20004782:	681b      	ldr	r3, [r3, #0]
20004784:	4a5c      	ldr	r2, [pc, #368]	@ (200048f8 <DMA_Init+0x4d8>)
20004786:	4293      	cmp	r3, r2
20004788:	d027      	beq.n	200047da <DMA_Init+0x3ba>
2000478a:	687b      	ldr	r3, [r7, #4]
2000478c:	681b      	ldr	r3, [r3, #0]
2000478e:	4a5b      	ldr	r2, [pc, #364]	@ (200048fc <DMA_Init+0x4dc>)
20004790:	4293      	cmp	r3, r2
20004792:	d022      	beq.n	200047da <DMA_Init+0x3ba>
20004794:	687b      	ldr	r3, [r7, #4]
20004796:	681b      	ldr	r3, [r3, #0]
20004798:	4a59      	ldr	r2, [pc, #356]	@ (20004900 <DMA_Init+0x4e0>)
2000479a:	4293      	cmp	r3, r2
2000479c:	d01d      	beq.n	200047da <DMA_Init+0x3ba>
2000479e:	687b      	ldr	r3, [r7, #4]
200047a0:	681b      	ldr	r3, [r3, #0]
200047a2:	4a58      	ldr	r2, [pc, #352]	@ (20004904 <DMA_Init+0x4e4>)
200047a4:	4293      	cmp	r3, r2
200047a6:	d018      	beq.n	200047da <DMA_Init+0x3ba>
200047a8:	687b      	ldr	r3, [r7, #4]
200047aa:	681b      	ldr	r3, [r3, #0]
200047ac:	4a56      	ldr	r2, [pc, #344]	@ (20004908 <DMA_Init+0x4e8>)
200047ae:	4293      	cmp	r3, r2
200047b0:	d013      	beq.n	200047da <DMA_Init+0x3ba>
200047b2:	687b      	ldr	r3, [r7, #4]
200047b4:	681b      	ldr	r3, [r3, #0]
200047b6:	4a55      	ldr	r2, [pc, #340]	@ (2000490c <DMA_Init+0x4ec>)
200047b8:	4293      	cmp	r3, r2
200047ba:	d00e      	beq.n	200047da <DMA_Init+0x3ba>
200047bc:	687b      	ldr	r3, [r7, #4]
200047be:	681b      	ldr	r3, [r3, #0]
200047c0:	4a53      	ldr	r2, [pc, #332]	@ (20004910 <DMA_Init+0x4f0>)
200047c2:	4293      	cmp	r3, r2
200047c4:	d009      	beq.n	200047da <DMA_Init+0x3ba>
200047c6:	687b      	ldr	r3, [r7, #4]
200047c8:	681b      	ldr	r3, [r3, #0]
200047ca:	4a52      	ldr	r2, [pc, #328]	@ (20004914 <DMA_Init+0x4f4>)
200047cc:	4293      	cmp	r3, r2
200047ce:	d004      	beq.n	200047da <DMA_Init+0x3ba>
200047d0:	687b      	ldr	r3, [r7, #4]
200047d2:	681b      	ldr	r3, [r3, #0]
200047d4:	4a50      	ldr	r2, [pc, #320]	@ (20004918 <DMA_Init+0x4f8>)
200047d6:	4293      	cmp	r3, r2
200047d8:	d101      	bne.n	200047de <DMA_Init+0x3be>
200047da:	2301      	movs	r3, #1
200047dc:	e000      	b.n	200047e0 <DMA_Init+0x3c0>
200047de:	2300      	movs	r3, #0
200047e0:	2b00      	cmp	r3, #0
200047e2:	d00d      	beq.n	20004800 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
200047e4:	68fb      	ldr	r3, [r7, #12]
200047e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
200047ea:	60fb      	str	r3, [r7, #12]
200047ec:	e008      	b.n	20004800 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
200047ee:	687b      	ldr	r3, [r7, #4]
200047f0:	68db      	ldr	r3, [r3, #12]
200047f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200047f6:	d103      	bne.n	20004800 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
200047f8:	68fb      	ldr	r3, [r7, #12]
200047fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
200047fe:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
20004800:	687b      	ldr	r3, [r7, #4]
20004802:	681b      	ldr	r3, [r3, #0]
20004804:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
20004806:	4b45      	ldr	r3, [pc, #276]	@ (2000491c <DMA_Init+0x4fc>)
20004808:	4013      	ands	r3, r2
2000480a:	687a      	ldr	r2, [r7, #4]
2000480c:	6812      	ldr	r2, [r2, #0]
2000480e:	68f9      	ldr	r1, [r7, #12]
20004810:	430b      	orrs	r3, r1
20004812:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
20004814:	687b      	ldr	r3, [r7, #4]
20004816:	681b      	ldr	r3, [r3, #0]
20004818:	2200      	movs	r2, #0
2000481a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
2000481c:	687b      	ldr	r3, [r7, #4]
2000481e:	681b      	ldr	r3, [r3, #0]
20004820:	4a36      	ldr	r2, [pc, #216]	@ (200048fc <DMA_Init+0x4dc>)
20004822:	4293      	cmp	r3, r2
20004824:	d022      	beq.n	2000486c <DMA_Init+0x44c>
20004826:	687b      	ldr	r3, [r7, #4]
20004828:	681b      	ldr	r3, [r3, #0]
2000482a:	4a35      	ldr	r2, [pc, #212]	@ (20004900 <DMA_Init+0x4e0>)
2000482c:	4293      	cmp	r3, r2
2000482e:	d01d      	beq.n	2000486c <DMA_Init+0x44c>
20004830:	687b      	ldr	r3, [r7, #4]
20004832:	681b      	ldr	r3, [r3, #0]
20004834:	4a33      	ldr	r2, [pc, #204]	@ (20004904 <DMA_Init+0x4e4>)
20004836:	4293      	cmp	r3, r2
20004838:	d018      	beq.n	2000486c <DMA_Init+0x44c>
2000483a:	687b      	ldr	r3, [r7, #4]
2000483c:	681b      	ldr	r3, [r3, #0]
2000483e:	4a32      	ldr	r2, [pc, #200]	@ (20004908 <DMA_Init+0x4e8>)
20004840:	4293      	cmp	r3, r2
20004842:	d013      	beq.n	2000486c <DMA_Init+0x44c>
20004844:	687b      	ldr	r3, [r7, #4]
20004846:	681b      	ldr	r3, [r3, #0]
20004848:	4a30      	ldr	r2, [pc, #192]	@ (2000490c <DMA_Init+0x4ec>)
2000484a:	4293      	cmp	r3, r2
2000484c:	d00e      	beq.n	2000486c <DMA_Init+0x44c>
2000484e:	687b      	ldr	r3, [r7, #4]
20004850:	681b      	ldr	r3, [r3, #0]
20004852:	4a2f      	ldr	r2, [pc, #188]	@ (20004910 <DMA_Init+0x4f0>)
20004854:	4293      	cmp	r3, r2
20004856:	d009      	beq.n	2000486c <DMA_Init+0x44c>
20004858:	687b      	ldr	r3, [r7, #4]
2000485a:	681b      	ldr	r3, [r3, #0]
2000485c:	4a2d      	ldr	r2, [pc, #180]	@ (20004914 <DMA_Init+0x4f4>)
2000485e:	4293      	cmp	r3, r2
20004860:	d004      	beq.n	2000486c <DMA_Init+0x44c>
20004862:	687b      	ldr	r3, [r7, #4]
20004864:	681b      	ldr	r3, [r3, #0]
20004866:	4a2c      	ldr	r2, [pc, #176]	@ (20004918 <DMA_Init+0x4f8>)
20004868:	4293      	cmp	r3, r2
2000486a:	d101      	bne.n	20004870 <DMA_Init+0x450>
2000486c:	2301      	movs	r3, #1
2000486e:	e000      	b.n	20004872 <DMA_Init+0x452>
20004870:	2300      	movs	r3, #0
20004872:	2b00      	cmp	r3, #0
20004874:	d007      	beq.n	20004886 <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
20004876:	687b      	ldr	r3, [r7, #4]
20004878:	681b      	ldr	r3, [r3, #0]
2000487a:	2200      	movs	r2, #0
2000487c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
2000487e:	687b      	ldr	r3, [r7, #4]
20004880:	681b      	ldr	r3, [r3, #0]
20004882:	2200      	movs	r2, #0
20004884:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
20004886:	687b      	ldr	r3, [r7, #4]
20004888:	681b      	ldr	r3, [r3, #0]
2000488a:	2200      	movs	r2, #0
2000488c:	67da      	str	r2, [r3, #124]	@ 0x7c
}
2000488e:	bf00      	nop
20004890:	3714      	adds	r7, #20
20004892:	46bd      	mov	sp, r7
20004894:	f85d 7b04 	ldr.w	r7, [sp], #4
20004898:	4770      	bx	lr
2000489a:	bf00      	nop
2000489c:	40020050 	.word	0x40020050
200048a0:	50020050 	.word	0x50020050
200048a4:	400200d0 	.word	0x400200d0
200048a8:	500200d0 	.word	0x500200d0
200048ac:	40020150 	.word	0x40020150
200048b0:	50020150 	.word	0x50020150
200048b4:	400201d0 	.word	0x400201d0
200048b8:	500201d0 	.word	0x500201d0
200048bc:	40020250 	.word	0x40020250
200048c0:	50020250 	.word	0x50020250
200048c4:	400202d0 	.word	0x400202d0
200048c8:	500202d0 	.word	0x500202d0
200048cc:	40020350 	.word	0x40020350
200048d0:	50020350 	.word	0x50020350
200048d4:	400203d0 	.word	0x400203d0
200048d8:	500203d0 	.word	0x500203d0
200048dc:	40020450 	.word	0x40020450
200048e0:	50020450 	.word	0x50020450
200048e4:	400204d0 	.word	0x400204d0
200048e8:	500204d0 	.word	0x500204d0
200048ec:	40020550 	.word	0x40020550
200048f0:	50020550 	.word	0x50020550
200048f4:	400205d0 	.word	0x400205d0
200048f8:	500205d0 	.word	0x500205d0
200048fc:	40020650 	.word	0x40020650
20004900:	50020650 	.word	0x50020650
20004904:	400206d0 	.word	0x400206d0
20004908:	500206d0 	.word	0x500206d0
2000490c:	40020750 	.word	0x40020750
20004910:	50020750 	.word	0x50020750
20004914:	400207d0 	.word	0x400207d0
20004918:	500207d0 	.word	0x500207d0
2000491c:	3cc03180 	.word	0x3cc03180

20004920 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
20004920:	b580      	push	{r7, lr}
20004922:	b084      	sub	sp, #16
20004924:	af00      	add	r7, sp, #0
20004926:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
20004928:	f7fd ffe2 	bl	200028f0 <HAL_GetTick>
2000492c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
2000492e:	687b      	ldr	r3, [r7, #4]
20004930:	2b00      	cmp	r3, #0
20004932:	d101      	bne.n	20004938 <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
20004934:	2301      	movs	r3, #1
20004936:	e0db      	b.n	20004af0 <HAL_DMAEx_List_Init+0x1d0>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
20004938:	687b      	ldr	r3, [r7, #4]
2000493a:	681b      	ldr	r3, [r3, #0]
2000493c:	4a6e      	ldr	r2, [pc, #440]	@ (20004af8 <HAL_DMAEx_List_Init+0x1d8>)
2000493e:	4293      	cmp	r3, r2
20004940:	f000 809f 	beq.w	20004a82 <HAL_DMAEx_List_Init+0x162>
20004944:	687b      	ldr	r3, [r7, #4]
20004946:	681b      	ldr	r3, [r3, #0]
20004948:	4a6c      	ldr	r2, [pc, #432]	@ (20004afc <HAL_DMAEx_List_Init+0x1dc>)
2000494a:	4293      	cmp	r3, r2
2000494c:	f000 8099 	beq.w	20004a82 <HAL_DMAEx_List_Init+0x162>
20004950:	687b      	ldr	r3, [r7, #4]
20004952:	681b      	ldr	r3, [r3, #0]
20004954:	4a6a      	ldr	r2, [pc, #424]	@ (20004b00 <HAL_DMAEx_List_Init+0x1e0>)
20004956:	4293      	cmp	r3, r2
20004958:	f000 8093 	beq.w	20004a82 <HAL_DMAEx_List_Init+0x162>
2000495c:	687b      	ldr	r3, [r7, #4]
2000495e:	681b      	ldr	r3, [r3, #0]
20004960:	4a68      	ldr	r2, [pc, #416]	@ (20004b04 <HAL_DMAEx_List_Init+0x1e4>)
20004962:	4293      	cmp	r3, r2
20004964:	f000 808d 	beq.w	20004a82 <HAL_DMAEx_List_Init+0x162>
20004968:	687b      	ldr	r3, [r7, #4]
2000496a:	681b      	ldr	r3, [r3, #0]
2000496c:	4a66      	ldr	r2, [pc, #408]	@ (20004b08 <HAL_DMAEx_List_Init+0x1e8>)
2000496e:	4293      	cmp	r3, r2
20004970:	f000 8087 	beq.w	20004a82 <HAL_DMAEx_List_Init+0x162>
20004974:	687b      	ldr	r3, [r7, #4]
20004976:	681b      	ldr	r3, [r3, #0]
20004978:	4a64      	ldr	r2, [pc, #400]	@ (20004b0c <HAL_DMAEx_List_Init+0x1ec>)
2000497a:	4293      	cmp	r3, r2
2000497c:	f000 8081 	beq.w	20004a82 <HAL_DMAEx_List_Init+0x162>
20004980:	687b      	ldr	r3, [r7, #4]
20004982:	681b      	ldr	r3, [r3, #0]
20004984:	4a62      	ldr	r2, [pc, #392]	@ (20004b10 <HAL_DMAEx_List_Init+0x1f0>)
20004986:	4293      	cmp	r3, r2
20004988:	d07b      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
2000498a:	687b      	ldr	r3, [r7, #4]
2000498c:	681b      	ldr	r3, [r3, #0]
2000498e:	4a61      	ldr	r2, [pc, #388]	@ (20004b14 <HAL_DMAEx_List_Init+0x1f4>)
20004990:	4293      	cmp	r3, r2
20004992:	d076      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004994:	687b      	ldr	r3, [r7, #4]
20004996:	681b      	ldr	r3, [r3, #0]
20004998:	4a5f      	ldr	r2, [pc, #380]	@ (20004b18 <HAL_DMAEx_List_Init+0x1f8>)
2000499a:	4293      	cmp	r3, r2
2000499c:	d071      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
2000499e:	687b      	ldr	r3, [r7, #4]
200049a0:	681b      	ldr	r3, [r3, #0]
200049a2:	4a5e      	ldr	r2, [pc, #376]	@ (20004b1c <HAL_DMAEx_List_Init+0x1fc>)
200049a4:	4293      	cmp	r3, r2
200049a6:	d06c      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
200049a8:	687b      	ldr	r3, [r7, #4]
200049aa:	681b      	ldr	r3, [r3, #0]
200049ac:	4a5c      	ldr	r2, [pc, #368]	@ (20004b20 <HAL_DMAEx_List_Init+0x200>)
200049ae:	4293      	cmp	r3, r2
200049b0:	d067      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
200049b2:	687b      	ldr	r3, [r7, #4]
200049b4:	681b      	ldr	r3, [r3, #0]
200049b6:	4a5b      	ldr	r2, [pc, #364]	@ (20004b24 <HAL_DMAEx_List_Init+0x204>)
200049b8:	4293      	cmp	r3, r2
200049ba:	d062      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
200049bc:	687b      	ldr	r3, [r7, #4]
200049be:	681b      	ldr	r3, [r3, #0]
200049c0:	4a59      	ldr	r2, [pc, #356]	@ (20004b28 <HAL_DMAEx_List_Init+0x208>)
200049c2:	4293      	cmp	r3, r2
200049c4:	d05d      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
200049c6:	687b      	ldr	r3, [r7, #4]
200049c8:	681b      	ldr	r3, [r3, #0]
200049ca:	4a58      	ldr	r2, [pc, #352]	@ (20004b2c <HAL_DMAEx_List_Init+0x20c>)
200049cc:	4293      	cmp	r3, r2
200049ce:	d058      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
200049d0:	687b      	ldr	r3, [r7, #4]
200049d2:	681b      	ldr	r3, [r3, #0]
200049d4:	4a56      	ldr	r2, [pc, #344]	@ (20004b30 <HAL_DMAEx_List_Init+0x210>)
200049d6:	4293      	cmp	r3, r2
200049d8:	d053      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
200049da:	687b      	ldr	r3, [r7, #4]
200049dc:	681b      	ldr	r3, [r3, #0]
200049de:	4a55      	ldr	r2, [pc, #340]	@ (20004b34 <HAL_DMAEx_List_Init+0x214>)
200049e0:	4293      	cmp	r3, r2
200049e2:	d04e      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
200049e4:	687b      	ldr	r3, [r7, #4]
200049e6:	681b      	ldr	r3, [r3, #0]
200049e8:	4a53      	ldr	r2, [pc, #332]	@ (20004b38 <HAL_DMAEx_List_Init+0x218>)
200049ea:	4293      	cmp	r3, r2
200049ec:	d049      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
200049ee:	687b      	ldr	r3, [r7, #4]
200049f0:	681b      	ldr	r3, [r3, #0]
200049f2:	4a52      	ldr	r2, [pc, #328]	@ (20004b3c <HAL_DMAEx_List_Init+0x21c>)
200049f4:	4293      	cmp	r3, r2
200049f6:	d044      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
200049f8:	687b      	ldr	r3, [r7, #4]
200049fa:	681b      	ldr	r3, [r3, #0]
200049fc:	4a50      	ldr	r2, [pc, #320]	@ (20004b40 <HAL_DMAEx_List_Init+0x220>)
200049fe:	4293      	cmp	r3, r2
20004a00:	d03f      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a02:	687b      	ldr	r3, [r7, #4]
20004a04:	681b      	ldr	r3, [r3, #0]
20004a06:	4a4f      	ldr	r2, [pc, #316]	@ (20004b44 <HAL_DMAEx_List_Init+0x224>)
20004a08:	4293      	cmp	r3, r2
20004a0a:	d03a      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a0c:	687b      	ldr	r3, [r7, #4]
20004a0e:	681b      	ldr	r3, [r3, #0]
20004a10:	4a4d      	ldr	r2, [pc, #308]	@ (20004b48 <HAL_DMAEx_List_Init+0x228>)
20004a12:	4293      	cmp	r3, r2
20004a14:	d035      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a16:	687b      	ldr	r3, [r7, #4]
20004a18:	681b      	ldr	r3, [r3, #0]
20004a1a:	4a4c      	ldr	r2, [pc, #304]	@ (20004b4c <HAL_DMAEx_List_Init+0x22c>)
20004a1c:	4293      	cmp	r3, r2
20004a1e:	d030      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a20:	687b      	ldr	r3, [r7, #4]
20004a22:	681b      	ldr	r3, [r3, #0]
20004a24:	4a4a      	ldr	r2, [pc, #296]	@ (20004b50 <HAL_DMAEx_List_Init+0x230>)
20004a26:	4293      	cmp	r3, r2
20004a28:	d02b      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a2a:	687b      	ldr	r3, [r7, #4]
20004a2c:	681b      	ldr	r3, [r3, #0]
20004a2e:	4a49      	ldr	r2, [pc, #292]	@ (20004b54 <HAL_DMAEx_List_Init+0x234>)
20004a30:	4293      	cmp	r3, r2
20004a32:	d026      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a34:	687b      	ldr	r3, [r7, #4]
20004a36:	681b      	ldr	r3, [r3, #0]
20004a38:	4a47      	ldr	r2, [pc, #284]	@ (20004b58 <HAL_DMAEx_List_Init+0x238>)
20004a3a:	4293      	cmp	r3, r2
20004a3c:	d021      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a3e:	687b      	ldr	r3, [r7, #4]
20004a40:	681b      	ldr	r3, [r3, #0]
20004a42:	4a46      	ldr	r2, [pc, #280]	@ (20004b5c <HAL_DMAEx_List_Init+0x23c>)
20004a44:	4293      	cmp	r3, r2
20004a46:	d01c      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a48:	687b      	ldr	r3, [r7, #4]
20004a4a:	681b      	ldr	r3, [r3, #0]
20004a4c:	4a44      	ldr	r2, [pc, #272]	@ (20004b60 <HAL_DMAEx_List_Init+0x240>)
20004a4e:	4293      	cmp	r3, r2
20004a50:	d017      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a52:	687b      	ldr	r3, [r7, #4]
20004a54:	681b      	ldr	r3, [r3, #0]
20004a56:	4a43      	ldr	r2, [pc, #268]	@ (20004b64 <HAL_DMAEx_List_Init+0x244>)
20004a58:	4293      	cmp	r3, r2
20004a5a:	d012      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a5c:	687b      	ldr	r3, [r7, #4]
20004a5e:	681b      	ldr	r3, [r3, #0]
20004a60:	4a41      	ldr	r2, [pc, #260]	@ (20004b68 <HAL_DMAEx_List_Init+0x248>)
20004a62:	4293      	cmp	r3, r2
20004a64:	d00d      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a66:	687b      	ldr	r3, [r7, #4]
20004a68:	681b      	ldr	r3, [r3, #0]
20004a6a:	4a40      	ldr	r2, [pc, #256]	@ (20004b6c <HAL_DMAEx_List_Init+0x24c>)
20004a6c:	4293      	cmp	r3, r2
20004a6e:	d008      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a70:	687b      	ldr	r3, [r7, #4]
20004a72:	681b      	ldr	r3, [r3, #0]
20004a74:	4a3e      	ldr	r2, [pc, #248]	@ (20004b70 <HAL_DMAEx_List_Init+0x250>)
20004a76:	4293      	cmp	r3, r2
20004a78:	d003      	beq.n	20004a82 <HAL_DMAEx_List_Init+0x162>
20004a7a:	687b      	ldr	r3, [r7, #4]
20004a7c:	681b      	ldr	r3, [r3, #0]
20004a7e:	4a3d      	ldr	r2, [pc, #244]	@ (20004b74 <HAL_DMAEx_List_Init+0x254>)
20004a80:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
20004a82:	687b      	ldr	r3, [r7, #4]
20004a84:	2200      	movs	r2, #0
20004a86:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
20004a8a:	687b      	ldr	r3, [r7, #4]
20004a8c:	2202      	movs	r2, #2
20004a8e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
20004a92:	687b      	ldr	r3, [r7, #4]
20004a94:	681b      	ldr	r3, [r3, #0]
20004a96:	695a      	ldr	r2, [r3, #20]
20004a98:	687b      	ldr	r3, [r7, #4]
20004a9a:	681b      	ldr	r3, [r3, #0]
20004a9c:	f042 0206 	orr.w	r2, r2, #6
20004aa0:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004aa2:	e00f      	b.n	20004ac4 <HAL_DMAEx_List_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20004aa4:	f7fd ff24 	bl	200028f0 <HAL_GetTick>
20004aa8:	4602      	mov	r2, r0
20004aaa:	68fb      	ldr	r3, [r7, #12]
20004aac:	1ad3      	subs	r3, r2, r3
20004aae:	2b05      	cmp	r3, #5
20004ab0:	d908      	bls.n	20004ac4 <HAL_DMAEx_List_Init+0x1a4>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
20004ab2:	687b      	ldr	r3, [r7, #4]
20004ab4:	2210      	movs	r2, #16
20004ab6:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
20004ab8:	687b      	ldr	r3, [r7, #4]
20004aba:	2203      	movs	r2, #3
20004abc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
20004ac0:	2301      	movs	r3, #1
20004ac2:	e015      	b.n	20004af0 <HAL_DMAEx_List_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004ac4:	687b      	ldr	r3, [r7, #4]
20004ac6:	681b      	ldr	r3, [r3, #0]
20004ac8:	695b      	ldr	r3, [r3, #20]
20004aca:	f003 0301 	and.w	r3, r3, #1
20004ace:	2b00      	cmp	r3, #0
20004ad0:	d1e8      	bne.n	20004aa4 <HAL_DMAEx_List_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
20004ad2:	6878      	ldr	r0, [r7, #4]
20004ad4:	f001 ff54 	bl	20006980 <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
20004ad8:	687b      	ldr	r3, [r7, #4]
20004ada:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
20004adc:	687b      	ldr	r3, [r7, #4]
20004ade:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20004ae0:	687b      	ldr	r3, [r7, #4]
20004ae2:	2200      	movs	r2, #0
20004ae4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
20004ae6:	687b      	ldr	r3, [r7, #4]
20004ae8:	2201      	movs	r2, #1
20004aea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
20004aee:	2300      	movs	r3, #0
}
20004af0:	4618      	mov	r0, r3
20004af2:	3710      	adds	r7, #16
20004af4:	46bd      	mov	sp, r7
20004af6:	bd80      	pop	{r7, pc}
20004af8:	40020050 	.word	0x40020050
20004afc:	50020050 	.word	0x50020050
20004b00:	400200d0 	.word	0x400200d0
20004b04:	500200d0 	.word	0x500200d0
20004b08:	40020150 	.word	0x40020150
20004b0c:	50020150 	.word	0x50020150
20004b10:	400201d0 	.word	0x400201d0
20004b14:	500201d0 	.word	0x500201d0
20004b18:	40020250 	.word	0x40020250
20004b1c:	50020250 	.word	0x50020250
20004b20:	400202d0 	.word	0x400202d0
20004b24:	500202d0 	.word	0x500202d0
20004b28:	40020350 	.word	0x40020350
20004b2c:	50020350 	.word	0x50020350
20004b30:	400203d0 	.word	0x400203d0
20004b34:	500203d0 	.word	0x500203d0
20004b38:	40020450 	.word	0x40020450
20004b3c:	50020450 	.word	0x50020450
20004b40:	400204d0 	.word	0x400204d0
20004b44:	500204d0 	.word	0x500204d0
20004b48:	40020550 	.word	0x40020550
20004b4c:	50020550 	.word	0x50020550
20004b50:	400205d0 	.word	0x400205d0
20004b54:	500205d0 	.word	0x500205d0
20004b58:	40020650 	.word	0x40020650
20004b5c:	50020650 	.word	0x50020650
20004b60:	400206d0 	.word	0x400206d0
20004b64:	500206d0 	.word	0x500206d0
20004b68:	40020750 	.word	0x40020750
20004b6c:	50020750 	.word	0x50020750
20004b70:	400207d0 	.word	0x400207d0
20004b74:	500207d0 	.word	0x500207d0

20004b78 <HAL_DMAEx_List_DeInit>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_DeInit(DMA_HandleTypeDef *const hdma)
{
20004b78:	b580      	push	{r7, lr}
20004b7a:	b084      	sub	sp, #16
20004b7c:	af00      	add	r7, sp, #0
20004b7e:	6078      	str	r0, [r7, #4]

  /* Get DMA instance */
  DMA_TypeDef *p_dma_instance;

  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
20004b80:	f7fd feb6 	bl	200028f0 <HAL_GetTick>
20004b84:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20004b86:	687b      	ldr	r3, [r7, #4]
20004b88:	2b00      	cmp	r3, #0
20004b8a:	d101      	bne.n	20004b90 <HAL_DMAEx_List_DeInit+0x18>
  {
    return HAL_ERROR;
20004b8c:	2301      	movs	r3, #1
20004b8e:	e0c5      	b.n	20004d1c <HAL_DMAEx_List_DeInit+0x1a4>
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));


  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
20004b90:	687b      	ldr	r3, [r7, #4]
20004b92:	681b      	ldr	r3, [r3, #0]
20004b94:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
20004b98:	f023 030f 	bic.w	r3, r3, #15
20004b9c:	60bb      	str	r3, [r7, #8]

  /* Disable the selected DMA Channel */
  __HAL_DMA_DISABLE(hdma);
20004b9e:	687b      	ldr	r3, [r7, #4]
20004ba0:	681b      	ldr	r3, [r3, #0]
20004ba2:	695a      	ldr	r2, [r3, #20]
20004ba4:	687b      	ldr	r3, [r7, #4]
20004ba6:	681b      	ldr	r3, [r3, #0]
20004ba8:	f042 0206 	orr.w	r2, r2, #6
20004bac:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004bae:	e00f      	b.n	20004bd0 <HAL_DMAEx_List_DeInit+0x58>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20004bb0:	f7fd fe9e 	bl	200028f0 <HAL_GetTick>
20004bb4:	4602      	mov	r2, r0
20004bb6:	68fb      	ldr	r3, [r7, #12]
20004bb8:	1ad3      	subs	r3, r2, r3
20004bba:	2b05      	cmp	r3, #5
20004bbc:	d908      	bls.n	20004bd0 <HAL_DMAEx_List_DeInit+0x58>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
20004bbe:	687b      	ldr	r3, [r7, #4]
20004bc0:	2210      	movs	r2, #16
20004bc2:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
20004bc4:	687b      	ldr	r3, [r7, #4]
20004bc6:	2203      	movs	r2, #3
20004bc8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
20004bcc:	2301      	movs	r3, #1
20004bce:	e0a5      	b.n	20004d1c <HAL_DMAEx_List_DeInit+0x1a4>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
20004bd0:	687b      	ldr	r3, [r7, #4]
20004bd2:	681b      	ldr	r3, [r3, #0]
20004bd4:	695b      	ldr	r3, [r3, #20]
20004bd6:	f003 0301 	and.w	r3, r3, #1
20004bda:	2b00      	cmp	r3, #0
20004bdc:	d1e8      	bne.n	20004bb0 <HAL_DMAEx_List_DeInit+0x38>
    }
  }

  /* Reset DMA Channel registers */
  hdma->Instance->CCR   = 0U;
20004bde:	687b      	ldr	r3, [r7, #4]
20004be0:	681b      	ldr	r3, [r3, #0]
20004be2:	2200      	movs	r2, #0
20004be4:	615a      	str	r2, [r3, #20]
  hdma->Instance->CLBAR = 0U;
20004be6:	687b      	ldr	r3, [r7, #4]
20004be8:	681b      	ldr	r3, [r3, #0]
20004bea:	2200      	movs	r2, #0
20004bec:	601a      	str	r2, [r3, #0]
  hdma->Instance->CTR1  = 0U;
20004bee:	687b      	ldr	r3, [r7, #4]
20004bf0:	681b      	ldr	r3, [r3, #0]
20004bf2:	2200      	movs	r2, #0
20004bf4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
20004bf6:	687b      	ldr	r3, [r7, #4]
20004bf8:	681b      	ldr	r3, [r3, #0]
20004bfa:	2200      	movs	r2, #0
20004bfc:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
20004bfe:	687b      	ldr	r3, [r7, #4]
20004c00:	681b      	ldr	r3, [r3, #0]
20004c02:	2200      	movs	r2, #0
20004c04:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
20004c06:	687b      	ldr	r3, [r7, #4]
20004c08:	681b      	ldr	r3, [r3, #0]
20004c0a:	2200      	movs	r2, #0
20004c0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
20004c0e:	687b      	ldr	r3, [r7, #4]
20004c10:	681b      	ldr	r3, [r3, #0]
20004c12:	2200      	movs	r2, #0
20004c14:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
20004c16:	687b      	ldr	r3, [r7, #4]
20004c18:	681b      	ldr	r3, [r3, #0]
20004c1a:	2200      	movs	r2, #0
20004c1c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Reset 2D Addressing registers */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
20004c1e:	687b      	ldr	r3, [r7, #4]
20004c20:	681b      	ldr	r3, [r3, #0]
20004c22:	4a40      	ldr	r2, [pc, #256]	@ (20004d24 <HAL_DMAEx_List_DeInit+0x1ac>)
20004c24:	4293      	cmp	r3, r2
20004c26:	d022      	beq.n	20004c6e <HAL_DMAEx_List_DeInit+0xf6>
20004c28:	687b      	ldr	r3, [r7, #4]
20004c2a:	681b      	ldr	r3, [r3, #0]
20004c2c:	4a3e      	ldr	r2, [pc, #248]	@ (20004d28 <HAL_DMAEx_List_DeInit+0x1b0>)
20004c2e:	4293      	cmp	r3, r2
20004c30:	d01d      	beq.n	20004c6e <HAL_DMAEx_List_DeInit+0xf6>
20004c32:	687b      	ldr	r3, [r7, #4]
20004c34:	681b      	ldr	r3, [r3, #0]
20004c36:	4a3d      	ldr	r2, [pc, #244]	@ (20004d2c <HAL_DMAEx_List_DeInit+0x1b4>)
20004c38:	4293      	cmp	r3, r2
20004c3a:	d018      	beq.n	20004c6e <HAL_DMAEx_List_DeInit+0xf6>
20004c3c:	687b      	ldr	r3, [r7, #4]
20004c3e:	681b      	ldr	r3, [r3, #0]
20004c40:	4a3b      	ldr	r2, [pc, #236]	@ (20004d30 <HAL_DMAEx_List_DeInit+0x1b8>)
20004c42:	4293      	cmp	r3, r2
20004c44:	d013      	beq.n	20004c6e <HAL_DMAEx_List_DeInit+0xf6>
20004c46:	687b      	ldr	r3, [r7, #4]
20004c48:	681b      	ldr	r3, [r3, #0]
20004c4a:	4a3a      	ldr	r2, [pc, #232]	@ (20004d34 <HAL_DMAEx_List_DeInit+0x1bc>)
20004c4c:	4293      	cmp	r3, r2
20004c4e:	d00e      	beq.n	20004c6e <HAL_DMAEx_List_DeInit+0xf6>
20004c50:	687b      	ldr	r3, [r7, #4]
20004c52:	681b      	ldr	r3, [r3, #0]
20004c54:	4a38      	ldr	r2, [pc, #224]	@ (20004d38 <HAL_DMAEx_List_DeInit+0x1c0>)
20004c56:	4293      	cmp	r3, r2
20004c58:	d009      	beq.n	20004c6e <HAL_DMAEx_List_DeInit+0xf6>
20004c5a:	687b      	ldr	r3, [r7, #4]
20004c5c:	681b      	ldr	r3, [r3, #0]
20004c5e:	4a37      	ldr	r2, [pc, #220]	@ (20004d3c <HAL_DMAEx_List_DeInit+0x1c4>)
20004c60:	4293      	cmp	r3, r2
20004c62:	d004      	beq.n	20004c6e <HAL_DMAEx_List_DeInit+0xf6>
20004c64:	687b      	ldr	r3, [r7, #4]
20004c66:	681b      	ldr	r3, [r3, #0]
20004c68:	4a35      	ldr	r2, [pc, #212]	@ (20004d40 <HAL_DMAEx_List_DeInit+0x1c8>)
20004c6a:	4293      	cmp	r3, r2
20004c6c:	d101      	bne.n	20004c72 <HAL_DMAEx_List_DeInit+0xfa>
20004c6e:	2301      	movs	r3, #1
20004c70:	e000      	b.n	20004c74 <HAL_DMAEx_List_DeInit+0xfc>
20004c72:	2300      	movs	r3, #0
20004c74:	2b00      	cmp	r3, #0
20004c76:	d007      	beq.n	20004c88 <HAL_DMAEx_List_DeInit+0x110>
  {
    hdma->Instance->CTR3 = 0U;
20004c78:	687b      	ldr	r3, [r7, #4]
20004c7a:	681b      	ldr	r3, [r3, #0]
20004c7c:	2200      	movs	r2, #0
20004c7e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
20004c80:	687b      	ldr	r3, [r7, #4]
20004c82:	681b      	ldr	r3, [r3, #0]
20004c84:	2200      	movs	r2, #0
20004c86:	659a      	str	r2, [r3, #88]	@ 0x58
  }


  /* Clear privilege attribute */
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
20004c88:	68bb      	ldr	r3, [r7, #8]
20004c8a:	685a      	ldr	r2, [r3, #4]
20004c8c:	687b      	ldr	r3, [r7, #4]
20004c8e:	681b      	ldr	r3, [r3, #0]
20004c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
20004c94:	3b50      	subs	r3, #80	@ 0x50
20004c96:	09db      	lsrs	r3, r3, #7
20004c98:	f003 031f 	and.w	r3, r3, #31
20004c9c:	2101      	movs	r1, #1
20004c9e:	fa01 f303 	lsl.w	r3, r1, r3
20004ca2:	43db      	mvns	r3, r3
20004ca4:	401a      	ands	r2, r3
20004ca6:	68bb      	ldr	r3, [r7, #8]
20004ca8:	605a      	str	r2, [r3, #4]
  /* Clear secure attribute */
  CLEAR_BIT(p_dma_instance->SECCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
20004caa:	687b      	ldr	r3, [r7, #4]
20004cac:	681b      	ldr	r3, [r3, #0]
20004cae:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20004cb2:	60da      	str	r2, [r3, #12]
                              DMA_FLAG_TO));

  /* Clean all callbacks */
  hdma->XferCpltCallback     = NULL;
20004cb4:	687b      	ldr	r3, [r7, #4]
20004cb6:	2200      	movs	r2, #0
20004cb8:	661a      	str	r2, [r3, #96]	@ 0x60
  hdma->XferHalfCpltCallback = NULL;
20004cba:	687b      	ldr	r3, [r7, #4]
20004cbc:	2200      	movs	r2, #0
20004cbe:	665a      	str	r2, [r3, #100]	@ 0x64
  hdma->XferErrorCallback    = NULL;
20004cc0:	687b      	ldr	r3, [r7, #4]
20004cc2:	2200      	movs	r2, #0
20004cc4:	669a      	str	r2, [r3, #104]	@ 0x68
  hdma->XferAbortCallback    = NULL;
20004cc6:	687b      	ldr	r3, [r7, #4]
20004cc8:	2200      	movs	r2, #0
20004cca:	66da      	str	r2, [r3, #108]	@ 0x6c
  hdma->XferSuspendCallback  = NULL;
20004ccc:	687b      	ldr	r3, [r7, #4]
20004cce:	2200      	movs	r2, #0
20004cd0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check the linked-list queue */
  if (hdma->LinkedListQueue != NULL)
20004cd2:	687b      	ldr	r3, [r7, #4]
20004cd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004cd6:	2b00      	cmp	r3, #0
20004cd8:	d00a      	beq.n	20004cf0 <HAL_DMAEx_List_DeInit+0x178>
  {
    /* Update the queue state and error code */
    hdma->LinkedListQueue->State     = HAL_DMA_QUEUE_STATE_READY;
20004cda:	687b      	ldr	r3, [r7, #4]
20004cdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004cde:	2201      	movs	r2, #1
20004ce0:	731a      	strb	r2, [r3, #12]
    hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20004ce2:	687b      	ldr	r3, [r7, #4]
20004ce4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004ce6:	2200      	movs	r2, #0
20004ce8:	611a      	str	r2, [r3, #16]

    /* Clean DMA queue */
    hdma->LinkedListQueue = NULL;
20004cea:	687b      	ldr	r3, [r7, #4]
20004cec:	2200      	movs	r2, #0
20004cee:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Clean DMA parent */
  if (hdma->Parent != NULL)
20004cf0:	687b      	ldr	r3, [r7, #4]
20004cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20004cf4:	2b00      	cmp	r3, #0
20004cf6:	d002      	beq.n	20004cfe <HAL_DMAEx_List_DeInit+0x186>
  {
    hdma->Parent = NULL;
20004cf8:	687b      	ldr	r3, [r7, #4]
20004cfa:	2200      	movs	r2, #0
20004cfc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Update DMA channel operation mode */
  hdma->Mode = DMA_NORMAL;
20004cfe:	687b      	ldr	r3, [r7, #4]
20004d00:	2200      	movs	r2, #0
20004d02:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
20004d04:	687b      	ldr	r3, [r7, #4]
20004d06:	2200      	movs	r2, #0
20004d08:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_RESET;
20004d0a:	687b      	ldr	r3, [r7, #4]
20004d0c:	2200      	movs	r2, #0
20004d0e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Release Lock */
  __HAL_UNLOCK(hdma);
20004d12:	687b      	ldr	r3, [r7, #4]
20004d14:	2200      	movs	r2, #0
20004d16:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
20004d1a:	2300      	movs	r3, #0
}
20004d1c:	4618      	mov	r0, r3
20004d1e:	3710      	adds	r7, #16
20004d20:	46bd      	mov	sp, r7
20004d22:	bd80      	pop	{r7, pc}
20004d24:	40020650 	.word	0x40020650
20004d28:	50020650 	.word	0x50020650
20004d2c:	400206d0 	.word	0x400206d0
20004d30:	500206d0 	.word	0x500206d0
20004d34:	40020750 	.word	0x40020750
20004d38:	50020750 	.word	0x50020750
20004d3c:	400207d0 	.word	0x400207d0
20004d40:	500207d0 	.word	0x500207d0

20004d44 <HAL_DMAEx_List_Start>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start(DMA_HandleTypeDef *const hdma)
{
20004d44:	b580      	push	{r7, lr}
20004d46:	b086      	sub	sp, #24
20004d48:	af00      	add	r7, sp, #0
20004d4a:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
20004d4c:	687b      	ldr	r3, [r7, #4]
20004d4e:	2b00      	cmp	r3, #0
20004d50:	d003      	beq.n	20004d5a <HAL_DMAEx_List_Start+0x16>
20004d52:	687b      	ldr	r3, [r7, #4]
20004d54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004d56:	2b00      	cmp	r3, #0
20004d58:	d101      	bne.n	20004d5e <HAL_DMAEx_List_Start+0x1a>
  {
    return HAL_ERROR;
20004d5a:	2301      	movs	r3, #1
20004d5c:	e062      	b.n	20004e24 <HAL_DMAEx_List_Start+0xe0>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
20004d5e:	687b      	ldr	r3, [r7, #4]
20004d60:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004d64:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
20004d66:	687b      	ldr	r3, [r7, #4]
20004d68:	681b      	ldr	r3, [r3, #0]
20004d6a:	695b      	ldr	r3, [r3, #20]
20004d6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20004d70:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
20004d72:	7dfb      	ldrb	r3, [r7, #23]
20004d74:	2b01      	cmp	r3, #1
20004d76:	d005      	beq.n	20004d84 <HAL_DMAEx_List_Start+0x40>
20004d78:	7dfb      	ldrb	r3, [r7, #23]
20004d7a:	2b02      	cmp	r3, #2
20004d7c:	d14a      	bne.n	20004e14 <HAL_DMAEx_List_Start+0xd0>
20004d7e:	693b      	ldr	r3, [r7, #16]
20004d80:	2b00      	cmp	r3, #0
20004d82:	d047      	beq.n	20004e14 <HAL_DMAEx_List_Start+0xd0>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
20004d84:	687b      	ldr	r3, [r7, #4]
20004d86:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004d8a:	b2db      	uxtb	r3, r3
20004d8c:	2b01      	cmp	r3, #1
20004d8e:	d137      	bne.n	20004e00 <HAL_DMAEx_List_Start+0xbc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
20004d90:	687b      	ldr	r3, [r7, #4]
20004d92:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
20004d96:	2b01      	cmp	r3, #1
20004d98:	d101      	bne.n	20004d9e <HAL_DMAEx_List_Start+0x5a>
20004d9a:	2302      	movs	r3, #2
20004d9c:	e042      	b.n	20004e24 <HAL_DMAEx_List_Start+0xe0>
20004d9e:	687b      	ldr	r3, [r7, #4]
20004da0:	2201      	movs	r2, #1
20004da2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
20004da6:	687b      	ldr	r3, [r7, #4]
20004da8:	2202      	movs	r2, #2
20004daa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
20004dae:	687b      	ldr	r3, [r7, #4]
20004db0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004db2:	2202      	movs	r2, #2
20004db4:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
20004db6:	687b      	ldr	r3, [r7, #4]
20004db8:	2200      	movs	r2, #0
20004dba:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20004dbc:	687b      	ldr	r3, [r7, #4]
20004dbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004dc0:	2200      	movs	r2, #0
20004dc2:	611a      	str	r2, [r3, #16]

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
20004dc4:	687b      	ldr	r3, [r7, #4]
20004dc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004dc8:	681b      	ldr	r3, [r3, #0]
20004dca:	f107 010c 	add.w	r1, r7, #12
20004dce:	2200      	movs	r2, #0
20004dd0:	4618      	mov	r0, r3
20004dd2:	f002 f9f5 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
20004dd6:	687b      	ldr	r3, [r7, #4]
20004dd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004dda:	681b      	ldr	r3, [r3, #0]
20004ddc:	4619      	mov	r1, r3
20004dde:	687b      	ldr	r3, [r7, #4]
20004de0:	681a      	ldr	r2, [r3, #0]
20004de2:	0c0b      	lsrs	r3, r1, #16
20004de4:	041b      	lsls	r3, r3, #16
20004de6:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
20004de8:	687b      	ldr	r3, [r7, #4]
20004dea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004dec:	681b      	ldr	r3, [r3, #0]
20004dee:	461a      	mov	r2, r3
20004df0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20004df4:	4013      	ands	r3, r2
20004df6:	68f9      	ldr	r1, [r7, #12]
20004df8:	687a      	ldr	r2, [r7, #4]
20004dfa:	6812      	ldr	r2, [r2, #0]
20004dfc:	430b      	orrs	r3, r1
20004dfe:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20004e00:	687b      	ldr	r3, [r7, #4]
20004e02:	681b      	ldr	r3, [r3, #0]
20004e04:	695a      	ldr	r2, [r3, #20]
20004e06:	687b      	ldr	r3, [r7, #4]
20004e08:	681b      	ldr	r3, [r3, #0]
20004e0a:	f042 0201 	orr.w	r2, r2, #1
20004e0e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20004e10:	2300      	movs	r3, #0
20004e12:	e007      	b.n	20004e24 <HAL_DMAEx_List_Start+0xe0>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20004e14:	687b      	ldr	r3, [r7, #4]
20004e16:	2240      	movs	r2, #64	@ 0x40
20004e18:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20004e1a:	687b      	ldr	r3, [r7, #4]
20004e1c:	2200      	movs	r2, #0
20004e1e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20004e22:	2301      	movs	r3, #1
}
20004e24:	4618      	mov	r0, r3
20004e26:	3718      	adds	r7, #24
20004e28:	46bd      	mov	sp, r7
20004e2a:	bd80      	pop	{r7, pc}

20004e2c <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
20004e2c:	b580      	push	{r7, lr}
20004e2e:	b086      	sub	sp, #24
20004e30:	af00      	add	r7, sp, #0
20004e32:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
20004e34:	687b      	ldr	r3, [r7, #4]
20004e36:	2b00      	cmp	r3, #0
20004e38:	d003      	beq.n	20004e42 <HAL_DMAEx_List_Start_IT+0x16>
20004e3a:	687b      	ldr	r3, [r7, #4]
20004e3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004e3e:	2b00      	cmp	r3, #0
20004e40:	d101      	bne.n	20004e46 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
20004e42:	2301      	movs	r3, #1
20004e44:	e082      	b.n	20004f4c <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
20004e46:	687b      	ldr	r3, [r7, #4]
20004e48:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004e4c:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
20004e4e:	687b      	ldr	r3, [r7, #4]
20004e50:	681b      	ldr	r3, [r3, #0]
20004e52:	695b      	ldr	r3, [r3, #20]
20004e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20004e58:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
20004e5a:	7dfb      	ldrb	r3, [r7, #23]
20004e5c:	2b01      	cmp	r3, #1
20004e5e:	d005      	beq.n	20004e6c <HAL_DMAEx_List_Start_IT+0x40>
20004e60:	7dfb      	ldrb	r3, [r7, #23]
20004e62:	2b02      	cmp	r3, #2
20004e64:	d16a      	bne.n	20004f3c <HAL_DMAEx_List_Start_IT+0x110>
20004e66:	693b      	ldr	r3, [r7, #16]
20004e68:	2b00      	cmp	r3, #0
20004e6a:	d067      	beq.n	20004f3c <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
20004e6c:	687b      	ldr	r3, [r7, #4]
20004e6e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20004e72:	b2db      	uxtb	r3, r3
20004e74:	2b01      	cmp	r3, #1
20004e76:	d157      	bne.n	20004f28 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
20004e78:	687b      	ldr	r3, [r7, #4]
20004e7a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
20004e7e:	2b01      	cmp	r3, #1
20004e80:	d101      	bne.n	20004e86 <HAL_DMAEx_List_Start_IT+0x5a>
20004e82:	2302      	movs	r3, #2
20004e84:	e062      	b.n	20004f4c <HAL_DMAEx_List_Start_IT+0x120>
20004e86:	687b      	ldr	r3, [r7, #4]
20004e88:	2201      	movs	r2, #1
20004e8a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
20004e8e:	687b      	ldr	r3, [r7, #4]
20004e90:	2202      	movs	r2, #2
20004e92:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
20004e96:	687b      	ldr	r3, [r7, #4]
20004e98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004e9a:	2202      	movs	r2, #2
20004e9c:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
20004e9e:	687b      	ldr	r3, [r7, #4]
20004ea0:	2200      	movs	r2, #0
20004ea2:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20004ea4:	687b      	ldr	r3, [r7, #4]
20004ea6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004ea8:	2200      	movs	r2, #0
20004eaa:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
20004eac:	687b      	ldr	r3, [r7, #4]
20004eae:	681b      	ldr	r3, [r3, #0]
20004eb0:	695a      	ldr	r2, [r3, #20]
20004eb2:	687b      	ldr	r3, [r7, #4]
20004eb4:	681b      	ldr	r3, [r3, #0]
20004eb6:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
20004eba:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
20004ebc:	687b      	ldr	r3, [r7, #4]
20004ebe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20004ec0:	2b00      	cmp	r3, #0
20004ec2:	d007      	beq.n	20004ed4 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
20004ec4:	687b      	ldr	r3, [r7, #4]
20004ec6:	681b      	ldr	r3, [r3, #0]
20004ec8:	695a      	ldr	r2, [r3, #20]
20004eca:	687b      	ldr	r3, [r7, #4]
20004ecc:	681b      	ldr	r3, [r3, #0]
20004ece:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
20004ed2:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
20004ed4:	687b      	ldr	r3, [r7, #4]
20004ed6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20004ed8:	2b00      	cmp	r3, #0
20004eda:	d007      	beq.n	20004eec <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
20004edc:	687b      	ldr	r3, [r7, #4]
20004ede:	681b      	ldr	r3, [r3, #0]
20004ee0:	695a      	ldr	r2, [r3, #20]
20004ee2:	687b      	ldr	r3, [r7, #4]
20004ee4:	681b      	ldr	r3, [r3, #0]
20004ee6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
20004eea:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
20004eec:	687b      	ldr	r3, [r7, #4]
20004eee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004ef0:	681b      	ldr	r3, [r3, #0]
20004ef2:	f107 010c 	add.w	r1, r7, #12
20004ef6:	2200      	movs	r2, #0
20004ef8:	4618      	mov	r0, r3
20004efa:	f002 f961 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
20004efe:	687b      	ldr	r3, [r7, #4]
20004f00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004f02:	681b      	ldr	r3, [r3, #0]
20004f04:	4619      	mov	r1, r3
20004f06:	687b      	ldr	r3, [r7, #4]
20004f08:	681a      	ldr	r2, [r3, #0]
20004f0a:	0c0b      	lsrs	r3, r1, #16
20004f0c:	041b      	lsls	r3, r3, #16
20004f0e:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
20004f10:	687b      	ldr	r3, [r7, #4]
20004f12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004f14:	681b      	ldr	r3, [r3, #0]
20004f16:	461a      	mov	r2, r3
20004f18:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20004f1c:	4013      	ands	r3, r2
20004f1e:	68f9      	ldr	r1, [r7, #12]
20004f20:	687a      	ldr	r2, [r7, #4]
20004f22:	6812      	ldr	r2, [r2, #0]
20004f24:	430b      	orrs	r3, r1
20004f26:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
20004f28:	687b      	ldr	r3, [r7, #4]
20004f2a:	681b      	ldr	r3, [r3, #0]
20004f2c:	695a      	ldr	r2, [r3, #20]
20004f2e:	687b      	ldr	r3, [r7, #4]
20004f30:	681b      	ldr	r3, [r3, #0]
20004f32:	f042 0201 	orr.w	r2, r2, #1
20004f36:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20004f38:	2300      	movs	r3, #0
20004f3a:	e007      	b.n	20004f4c <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20004f3c:	687b      	ldr	r3, [r7, #4]
20004f3e:	2240      	movs	r2, #64	@ 0x40
20004f40:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
20004f42:	687b      	ldr	r3, [r7, #4]
20004f44:	2200      	movs	r2, #0
20004f46:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20004f4a:	2301      	movs	r3, #1
}
20004f4c:	4618      	mov	r0, r3
20004f4e:	3718      	adds	r7, #24
20004f50:	46bd      	mov	sp, r7
20004f52:	bd80      	pop	{r7, pc}

20004f54 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
20004f54:	b580      	push	{r7, lr}
20004f56:	b082      	sub	sp, #8
20004f58:	af00      	add	r7, sp, #0
20004f5a:	6078      	str	r0, [r7, #4]
20004f5c:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
20004f5e:	687b      	ldr	r3, [r7, #4]
20004f60:	2b00      	cmp	r3, #0
20004f62:	d002      	beq.n	20004f6a <HAL_DMAEx_List_BuildNode+0x16>
20004f64:	683b      	ldr	r3, [r7, #0]
20004f66:	2b00      	cmp	r3, #0
20004f68:	d101      	bne.n	20004f6e <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
20004f6a:	2301      	movs	r3, #1
20004f6c:	e004      	b.n	20004f78 <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
20004f6e:	6839      	ldr	r1, [r7, #0]
20004f70:	6878      	ldr	r0, [r7, #4]
20004f72:	f001 fe5d 	bl	20006c30 <DMA_List_BuildNode>

  return HAL_OK;
20004f76:	2300      	movs	r3, #0
}
20004f78:	4618      	mov	r0, r3
20004f7a:	3708      	adds	r7, #8
20004f7c:	46bd      	mov	sp, r7
20004f7e:	bd80      	pop	{r7, pc}

20004f80 <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
20004f80:	b580      	push	{r7, lr}
20004f82:	b082      	sub	sp, #8
20004f84:	af00      	add	r7, sp, #0
20004f86:	6078      	str	r0, [r7, #4]
20004f88:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
20004f8a:	687b      	ldr	r3, [r7, #4]
20004f8c:	2b00      	cmp	r3, #0
20004f8e:	d002      	beq.n	20004f96 <HAL_DMAEx_List_GetNodeConfig+0x16>
20004f90:	683b      	ldr	r3, [r7, #0]
20004f92:	2b00      	cmp	r3, #0
20004f94:	d101      	bne.n	20004f9a <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
20004f96:	2301      	movs	r3, #1
20004f98:	e004      	b.n	20004fa4 <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
20004f9a:	6839      	ldr	r1, [r7, #0]
20004f9c:	6878      	ldr	r0, [r7, #4]
20004f9e:	f001 ff99 	bl	20006ed4 <DMA_List_GetNodeConfig>

  return HAL_OK;
20004fa2:	2300      	movs	r3, #0
}
20004fa4:	4618      	mov	r0, r3
20004fa6:	3708      	adds	r7, #8
20004fa8:	46bd      	mov	sp, r7
20004faa:	bd80      	pop	{r7, pc}

20004fac <HAL_DMAEx_List_InsertNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pPrevNode,
                                            DMA_NodeTypeDef *const pNewNode)
{
20004fac:	b580      	push	{r7, lr}
20004fae:	b08c      	sub	sp, #48	@ 0x30
20004fb0:	af00      	add	r7, sp, #0
20004fb2:	60f8      	str	r0, [r7, #12]
20004fb4:	60b9      	str	r1, [r7, #8]
20004fb6:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
20004fb8:	68fb      	ldr	r3, [r7, #12]
20004fba:	2b00      	cmp	r3, #0
20004fbc:	d002      	beq.n	20004fc4 <HAL_DMAEx_List_InsertNode+0x18>
20004fbe:	687b      	ldr	r3, [r7, #4]
20004fc0:	2b00      	cmp	r3, #0
20004fc2:	d101      	bne.n	20004fc8 <HAL_DMAEx_List_InsertNode+0x1c>
  {
    return HAL_ERROR;
20004fc4:	2301      	movs	r3, #1
20004fc6:	e0b6      	b.n	20005136 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20004fc8:	68fb      	ldr	r3, [r7, #12]
20004fca:	695b      	ldr	r3, [r3, #20]
20004fcc:	2b01      	cmp	r3, #1
20004fce:	d104      	bne.n	20004fda <HAL_DMAEx_List_InsertNode+0x2e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20004fd0:	68fb      	ldr	r3, [r7, #12]
20004fd2:	2204      	movs	r2, #4
20004fd4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20004fd6:	2301      	movs	r3, #1
20004fd8:	e0ad      	b.n	20005136 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pPrevNode, pNewNode) != 0U)
20004fda:	68fb      	ldr	r3, [r7, #12]
20004fdc:	681b      	ldr	r3, [r3, #0]
20004fde:	687a      	ldr	r2, [r7, #4]
20004fe0:	68b9      	ldr	r1, [r7, #8]
20004fe2:	4618      	mov	r0, r3
20004fe4:	f002 f880 	bl	200070e8 <DMA_List_CheckNodesBaseAddresses>
20004fe8:	4603      	mov	r3, r0
20004fea:	2b00      	cmp	r3, #0
20004fec:	d004      	beq.n	20004ff8 <HAL_DMAEx_List_InsertNode+0x4c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20004fee:	68fb      	ldr	r3, [r7, #12]
20004ff0:	2205      	movs	r2, #5
20004ff2:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20004ff4:	2301      	movs	r3, #1
20004ff6:	e09e      	b.n	20005136 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pPrevNode, pNewNode) != 0U)
20004ff8:	68fb      	ldr	r3, [r7, #12]
20004ffa:	681b      	ldr	r3, [r3, #0]
20004ffc:	687a      	ldr	r2, [r7, #4]
20004ffe:	68b9      	ldr	r1, [r7, #8]
20005000:	4618      	mov	r0, r3
20005002:	f002 f8a1 	bl	20007148 <DMA_List_CheckNodesTypes>
20005006:	4603      	mov	r3, r0
20005008:	2b00      	cmp	r3, #0
2000500a:	d004      	beq.n	20005016 <HAL_DMAEx_List_InsertNode+0x6a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000500c:	68fb      	ldr	r3, [r7, #12]
2000500e:	2204      	movs	r2, #4
20005010:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005012:	2301      	movs	r3, #1
20005014:	e08f      	b.n	20005136 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005016:	68fb      	ldr	r3, [r7, #12]
20005018:	2202      	movs	r2, #2
2000501a:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000501c:	68fb      	ldr	r3, [r7, #12]
2000501e:	2200      	movs	r2, #0
20005020:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
20005022:	f107 0228 	add.w	r2, r7, #40	@ 0x28
20005026:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
2000502a:	4619      	mov	r1, r3
2000502c:	6878      	ldr	r0, [r7, #4]
2000502e:	f002 f8c7 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Empty queue */
  if (pQList->Head == NULL)
20005032:	68fb      	ldr	r3, [r7, #12]
20005034:	681b      	ldr	r3, [r3, #0]
20005036:	2b00      	cmp	r3, #0
20005038:	d11a      	bne.n	20005070 <HAL_DMAEx_List_InsertNode+0xc4>
  {
    /* Add only new node to queue */
    if (pPrevNode == NULL)
2000503a:	68bb      	ldr	r3, [r7, #8]
2000503c:	2b00      	cmp	r3, #0
2000503e:	d106      	bne.n	2000504e <HAL_DMAEx_List_InsertNode+0xa2>
    {
      pQList->Head       = pNewNode;
20005040:	68fb      	ldr	r3, [r7, #12]
20005042:	687a      	ldr	r2, [r7, #4]
20005044:	601a      	str	r2, [r3, #0]
      pQList->NodeNumber = 1U;
20005046:	68fb      	ldr	r3, [r7, #12]
20005048:	2201      	movs	r2, #1
2000504a:	609a      	str	r2, [r3, #8]
2000504c:	e06c      	b.n	20005128 <HAL_DMAEx_List_InsertNode+0x17c>
    }
    /* Add previous node then new node to queue */
    else
    {
      pQList->Head                          = pPrevNode;
2000504e:	68fb      	ldr	r3, [r7, #12]
20005050:	68ba      	ldr	r2, [r7, #8]
20005052:	601a      	str	r2, [r3, #0]
      pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005054:	687a      	ldr	r2, [r7, #4]
20005056:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000505a:	4013      	ands	r3, r2
2000505c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
2000505e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20005060:	4319      	orrs	r1, r3
20005062:	68bb      	ldr	r3, [r7, #8]
20005064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->NodeNumber                    = 2U;
20005068:	68fb      	ldr	r3, [r7, #12]
2000506a:	2202      	movs	r2, #2
2000506c:	609a      	str	r2, [r3, #8]
2000506e:	e05b      	b.n	20005128 <HAL_DMAEx_List_InsertNode+0x17c>
  }
  /* Not empty queue */
  else
  {
    /* Add new node at the head of queue */
    if (pPrevNode == NULL)
20005070:	68bb      	ldr	r3, [r7, #8]
20005072:	2b00      	cmp	r3, #0
20005074:	d10f      	bne.n	20005096 <HAL_DMAEx_List_InsertNode+0xea>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
20005076:	68fb      	ldr	r3, [r7, #12]
20005078:	681b      	ldr	r3, [r3, #0]
2000507a:	461a      	mov	r2, r3
2000507c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005080:	4013      	ands	r3, r2
20005082:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20005084:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20005086:	4319      	orrs	r1, r3
20005088:	687b      	ldr	r3, [r7, #4]
2000508a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head                         = pNewNode;
2000508e:	68fb      	ldr	r3, [r7, #12]
20005090:	687a      	ldr	r2, [r7, #4]
20005092:	601a      	str	r2, [r3, #0]
20005094:	e043      	b.n	2000511e <HAL_DMAEx_List_InsertNode+0x172>
    }
    /* Add new node according to selected position */
    else
    {
      /* Find node and get its position in selected queue */
      node_info.cllr_offset = cllr_offset;
20005096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20005098:	617b      	str	r3, [r7, #20]
      if (DMA_List_FindNode(pQList, pPrevNode, &node_info) == 0U)
2000509a:	f107 0314 	add.w	r3, r7, #20
2000509e:	461a      	mov	r2, r3
200050a0:	68b9      	ldr	r1, [r7, #8]
200050a2:	68f8      	ldr	r0, [r7, #12]
200050a4:	f002 f8bc 	bl	20007220 <DMA_List_FindNode>
200050a8:	4603      	mov	r3, r0
200050aa:	2b00      	cmp	r3, #0
200050ac:	d132      	bne.n	20005114 <HAL_DMAEx_List_InsertNode+0x168>
      {
        /* Selected node is the last queue node */
        if (node_info.currentnode_pos == pQList->NodeNumber)
200050ae:	69fa      	ldr	r2, [r7, #28]
200050b0:	68fb      	ldr	r3, [r7, #12]
200050b2:	689b      	ldr	r3, [r3, #8]
200050b4:	429a      	cmp	r2, r3
200050b6:	d11a      	bne.n	200050ee <HAL_DMAEx_List_InsertNode+0x142>
        {
          /* Check if queue is circular */
          if (pQList->FirstCircularNode != NULL)
200050b8:	68fb      	ldr	r3, [r7, #12]
200050ba:	685b      	ldr	r3, [r3, #4]
200050bc:	2b00      	cmp	r3, #0
200050be:	d00b      	beq.n	200050d8 <HAL_DMAEx_List_InsertNode+0x12c>
          {
            pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
200050c0:	68fb      	ldr	r3, [r7, #12]
200050c2:	685b      	ldr	r3, [r3, #4]
200050c4:	461a      	mov	r2, r3
200050c6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200050ca:	4013      	ands	r3, r2
200050cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200050ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200050d0:	4319      	orrs	r1, r3
200050d2:	687b      	ldr	r3, [r7, #4]
200050d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          }

          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200050d8:	687a      	ldr	r2, [r7, #4]
200050da:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200050de:	4013      	ands	r3, r2
200050e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200050e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200050e4:	4319      	orrs	r1, r3
200050e6:	68bb      	ldr	r3, [r7, #8]
200050e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200050ec:	e017      	b.n	2000511e <HAL_DMAEx_List_InsertNode+0x172>
        }
        /* Selected node is not the last queue node */
        else
        {
          pNewNode->LinkRegisters[cllr_offset] = pPrevNode->LinkRegisters[cllr_offset];
200050ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200050f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200050f2:	68bb      	ldr	r3, [r7, #8]
200050f4:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
200050f8:	687b      	ldr	r3, [r7, #4]
200050fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200050fe:	687a      	ldr	r2, [r7, #4]
20005100:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005104:	4013      	ands	r3, r2
20005106:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20005108:	6aba      	ldr	r2, [r7, #40]	@ 0x28
2000510a:	4319      	orrs	r1, r3
2000510c:	68bb      	ldr	r3, [r7, #8]
2000510e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20005112:	e004      	b.n	2000511e <HAL_DMAEx_List_InsertNode+0x172>
        }
      }
      else
      {
        /* Update the queue error code */
        pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20005114:	68fb      	ldr	r3, [r7, #12]
20005116:	2206      	movs	r2, #6
20005118:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
2000511a:	2301      	movs	r3, #1
2000511c:	e00b      	b.n	20005136 <HAL_DMAEx_List_InsertNode+0x18a>
      }
    }

    /* Increment queue node number */
    pQList->NodeNumber++;
2000511e:	68fb      	ldr	r3, [r7, #12]
20005120:	689b      	ldr	r3, [r3, #8]
20005122:	1c5a      	adds	r2, r3, #1
20005124:	68fb      	ldr	r3, [r7, #12]
20005126:	609a      	str	r2, [r3, #8]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005128:	68fb      	ldr	r3, [r7, #12]
2000512a:	2200      	movs	r2, #0
2000512c:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
2000512e:	68fb      	ldr	r3, [r7, #12]
20005130:	2201      	movs	r2, #1
20005132:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20005134:	2300      	movs	r3, #0
}
20005136:	4618      	mov	r0, r3
20005138:	3730      	adds	r7, #48	@ 0x30
2000513a:	46bd      	mov	sp, r7
2000513c:	bd80      	pop	{r7, pc}

2000513e <HAL_DMAEx_List_InsertNode_Head>:
  *                     configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Head(DMA_QListTypeDef *const pQList,
                                                 DMA_NodeTypeDef *const pNewNode)
{
2000513e:	b580      	push	{r7, lr}
20005140:	b084      	sub	sp, #16
20005142:	af00      	add	r7, sp, #0
20005144:	6078      	str	r0, [r7, #4]
20005146:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
20005148:	687b      	ldr	r3, [r7, #4]
2000514a:	2b00      	cmp	r3, #0
2000514c:	d002      	beq.n	20005154 <HAL_DMAEx_List_InsertNode_Head+0x16>
2000514e:	683b      	ldr	r3, [r7, #0]
20005150:	2b00      	cmp	r3, #0
20005152:	d101      	bne.n	20005158 <HAL_DMAEx_List_InsertNode_Head+0x1a>
  {
    return HAL_ERROR;
20005154:	2301      	movs	r3, #1
20005156:	e057      	b.n	20005208 <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005158:	687b      	ldr	r3, [r7, #4]
2000515a:	695b      	ldr	r3, [r3, #20]
2000515c:	2b01      	cmp	r3, #1
2000515e:	d104      	bne.n	2000516a <HAL_DMAEx_List_InsertNode_Head+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005160:	687b      	ldr	r3, [r7, #4]
20005162:	2204      	movs	r2, #4
20005164:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005166:	2301      	movs	r3, #1
20005168:	e04e      	b.n	20005208 <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
2000516a:	687b      	ldr	r3, [r7, #4]
2000516c:	681b      	ldr	r3, [r3, #0]
2000516e:	2200      	movs	r2, #0
20005170:	6839      	ldr	r1, [r7, #0]
20005172:	4618      	mov	r0, r3
20005174:	f001 ffb8 	bl	200070e8 <DMA_List_CheckNodesBaseAddresses>
20005178:	4603      	mov	r3, r0
2000517a:	2b00      	cmp	r3, #0
2000517c:	d004      	beq.n	20005188 <HAL_DMAEx_List_InsertNode_Head+0x4a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
2000517e:	687b      	ldr	r3, [r7, #4]
20005180:	2205      	movs	r2, #5
20005182:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005184:	2301      	movs	r3, #1
20005186:	e03f      	b.n	20005208 <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
20005188:	687b      	ldr	r3, [r7, #4]
2000518a:	681b      	ldr	r3, [r3, #0]
2000518c:	2200      	movs	r2, #0
2000518e:	6839      	ldr	r1, [r7, #0]
20005190:	4618      	mov	r0, r3
20005192:	f001 ffd9 	bl	20007148 <DMA_List_CheckNodesTypes>
20005196:	4603      	mov	r3, r0
20005198:	2b00      	cmp	r3, #0
2000519a:	d004      	beq.n	200051a6 <HAL_DMAEx_List_InsertNode_Head+0x68>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000519c:	687b      	ldr	r3, [r7, #4]
2000519e:	2204      	movs	r2, #4
200051a0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200051a2:	2301      	movs	r3, #1
200051a4:	e030      	b.n	20005208 <HAL_DMAEx_List_InsertNode_Head+0xca>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200051a6:	687b      	ldr	r3, [r7, #4]
200051a8:	2202      	movs	r2, #2
200051aa:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200051ac:	687b      	ldr	r3, [r7, #4]
200051ae:	2200      	movs	r2, #0
200051b0:	611a      	str	r2, [r3, #16]

  /* Empty queue */
  if (pQList->Head == NULL)
200051b2:	687b      	ldr	r3, [r7, #4]
200051b4:	681b      	ldr	r3, [r3, #0]
200051b6:	2b00      	cmp	r3, #0
200051b8:	d103      	bne.n	200051c2 <HAL_DMAEx_List_InsertNode_Head+0x84>
  {
    pQList->Head = pNewNode;
200051ba:	687b      	ldr	r3, [r7, #4]
200051bc:	683a      	ldr	r2, [r7, #0]
200051be:	601a      	str	r2, [r3, #0]
200051c0:	e016      	b.n	200051f0 <HAL_DMAEx_List_InsertNode_Head+0xb2>
  }
  /* Not empty queue */
  else
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
200051c2:	f107 0208 	add.w	r2, r7, #8
200051c6:	f107 030c 	add.w	r3, r7, #12
200051ca:	4619      	mov	r1, r3
200051cc:	6838      	ldr	r0, [r7, #0]
200051ce:	f001 fff7 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

    pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
200051d2:	687b      	ldr	r3, [r7, #4]
200051d4:	681b      	ldr	r3, [r3, #0]
200051d6:	461a      	mov	r2, r3
200051d8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200051dc:	4013      	ands	r3, r2
200051de:	68f9      	ldr	r1, [r7, #12]
200051e0:	68ba      	ldr	r2, [r7, #8]
200051e2:	4319      	orrs	r1, r3
200051e4:	683b      	ldr	r3, [r7, #0]
200051e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->Head                         = pNewNode;
200051ea:	687b      	ldr	r3, [r7, #4]
200051ec:	683a      	ldr	r2, [r7, #0]
200051ee:	601a      	str	r2, [r3, #0]
  }

  /* Increment queue node number */
  pQList->NodeNumber++;
200051f0:	687b      	ldr	r3, [r7, #4]
200051f2:	689b      	ldr	r3, [r3, #8]
200051f4:	1c5a      	adds	r2, r3, #1
200051f6:	687b      	ldr	r3, [r7, #4]
200051f8:	609a      	str	r2, [r3, #8]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200051fa:	687b      	ldr	r3, [r7, #4]
200051fc:	2200      	movs	r2, #0
200051fe:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005200:	687b      	ldr	r3, [r7, #4]
20005202:	2201      	movs	r2, #1
20005204:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20005206:	2300      	movs	r3, #0
}
20005208:	4618      	mov	r0, r3
2000520a:	3710      	adds	r7, #16
2000520c:	46bd      	mov	sp, r7
2000520e:	bd80      	pop	{r7, pc}

20005210 <HAL_DMAEx_List_InsertNode_Tail>:
  *                     configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Tail(DMA_QListTypeDef *const pQList,
                                                 DMA_NodeTypeDef *const pNewNode)
{
20005210:	b580      	push	{r7, lr}
20005212:	b08a      	sub	sp, #40	@ 0x28
20005214:	af00      	add	r7, sp, #0
20005216:	6078      	str	r0, [r7, #4]
20005218:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
2000521a:	687b      	ldr	r3, [r7, #4]
2000521c:	2b00      	cmp	r3, #0
2000521e:	d002      	beq.n	20005226 <HAL_DMAEx_List_InsertNode_Tail+0x16>
20005220:	683b      	ldr	r3, [r7, #0]
20005222:	2b00      	cmp	r3, #0
20005224:	d101      	bne.n	2000522a <HAL_DMAEx_List_InsertNode_Tail+0x1a>
  {
    return HAL_ERROR;
20005226:	2301      	movs	r3, #1
20005228:	e066      	b.n	200052f8 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
2000522a:	687b      	ldr	r3, [r7, #4]
2000522c:	695b      	ldr	r3, [r3, #20]
2000522e:	2b01      	cmp	r3, #1
20005230:	d104      	bne.n	2000523c <HAL_DMAEx_List_InsertNode_Tail+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005232:	687b      	ldr	r3, [r7, #4]
20005234:	2204      	movs	r2, #4
20005236:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005238:	2301      	movs	r3, #1
2000523a:	e05d      	b.n	200052f8 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
2000523c:	687b      	ldr	r3, [r7, #4]
2000523e:	681b      	ldr	r3, [r3, #0]
20005240:	2200      	movs	r2, #0
20005242:	6839      	ldr	r1, [r7, #0]
20005244:	4618      	mov	r0, r3
20005246:	f001 ff4f 	bl	200070e8 <DMA_List_CheckNodesBaseAddresses>
2000524a:	4603      	mov	r3, r0
2000524c:	2b00      	cmp	r3, #0
2000524e:	d004      	beq.n	2000525a <HAL_DMAEx_List_InsertNode_Tail+0x4a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005250:	687b      	ldr	r3, [r7, #4]
20005252:	2205      	movs	r2, #5
20005254:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005256:	2301      	movs	r3, #1
20005258:	e04e      	b.n	200052f8 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
2000525a:	687b      	ldr	r3, [r7, #4]
2000525c:	681b      	ldr	r3, [r3, #0]
2000525e:	2200      	movs	r2, #0
20005260:	6839      	ldr	r1, [r7, #0]
20005262:	4618      	mov	r0, r3
20005264:	f001 ff70 	bl	20007148 <DMA_List_CheckNodesTypes>
20005268:	4603      	mov	r3, r0
2000526a:	2b00      	cmp	r3, #0
2000526c:	d004      	beq.n	20005278 <HAL_DMAEx_List_InsertNode_Tail+0x68>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000526e:	687b      	ldr	r3, [r7, #4]
20005270:	2204      	movs	r2, #4
20005272:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005274:	2301      	movs	r3, #1
20005276:	e03f      	b.n	200052f8 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Empty queue */
  if (pQList->Head == NULL)
20005278:	687b      	ldr	r3, [r7, #4]
2000527a:	681b      	ldr	r3, [r3, #0]
2000527c:	2b00      	cmp	r3, #0
2000527e:	d103      	bne.n	20005288 <HAL_DMAEx_List_InsertNode_Tail+0x78>
  {
    pQList->Head = pNewNode;
20005280:	687b      	ldr	r3, [r7, #4]
20005282:	683a      	ldr	r2, [r7, #0]
20005284:	601a      	str	r2, [r3, #0]
20005286:	e02b      	b.n	200052e0 <HAL_DMAEx_List_InsertNode_Tail+0xd0>
  }
  /* Not empty queue */
  else
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
20005288:	f107 0220 	add.w	r2, r7, #32
2000528c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005290:	4619      	mov	r1, r3
20005292:	6838      	ldr	r0, [r7, #0]
20005294:	f001 ff94 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

    /* Find node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
20005298:	6a3b      	ldr	r3, [r7, #32]
2000529a:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
2000529c:	f107 030c 	add.w	r3, r7, #12
200052a0:	461a      	mov	r2, r3
200052a2:	2100      	movs	r1, #0
200052a4:	6878      	ldr	r0, [r7, #4]
200052a6:	f001 ffbb 	bl	20007220 <DMA_List_FindNode>

    /* Check if queue is circular */
    if (pQList->FirstCircularNode != NULL)
200052aa:	687b      	ldr	r3, [r7, #4]
200052ac:	685b      	ldr	r3, [r3, #4]
200052ae:	2b00      	cmp	r3, #0
200052b0:	d00b      	beq.n	200052ca <HAL_DMAEx_List_InsertNode_Tail+0xba>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
200052b2:	687b      	ldr	r3, [r7, #4]
200052b4:	685b      	ldr	r3, [r3, #4]
200052b6:	461a      	mov	r2, r3
200052b8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200052bc:	4013      	ands	r3, r2
200052be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
200052c0:	6a3a      	ldr	r2, [r7, #32]
200052c2:	4319      	orrs	r1, r3
200052c4:	683b      	ldr	r3, [r7, #0]
200052c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200052ca:	683a      	ldr	r2, [r7, #0]
200052cc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200052d0:	4013      	ands	r3, r2
200052d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
200052d4:	69ba      	ldr	r2, [r7, #24]
200052d6:	4610      	mov	r0, r2
200052d8:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200052da:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
200052dc:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  /* Increment queue node number */
  pQList->NodeNumber++;
200052e0:	687b      	ldr	r3, [r7, #4]
200052e2:	689b      	ldr	r3, [r3, #8]
200052e4:	1c5a      	adds	r2, r3, #1
200052e6:	687b      	ldr	r3, [r7, #4]
200052e8:	609a      	str	r2, [r3, #8]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200052ea:	687b      	ldr	r3, [r7, #4]
200052ec:	2200      	movs	r2, #0
200052ee:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200052f0:	687b      	ldr	r3, [r7, #4]
200052f2:	2201      	movs	r2, #1
200052f4:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
200052f6:	2300      	movs	r3, #0
}
200052f8:	4618      	mov	r0, r3
200052fa:	3728      	adds	r7, #40	@ 0x28
200052fc:	46bd      	mov	sp, r7
200052fe:	bd80      	pop	{r7, pc}

20005300 <HAL_DMAEx_List_RemoveNode>:
  *                  configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pNode)
{
20005300:	b580      	push	{r7, lr}
20005302:	b08a      	sub	sp, #40	@ 0x28
20005304:	af00      	add	r7, sp, #0
20005306:	6078      	str	r0, [r7, #4]
20005308:	6039      	str	r1, [r7, #0]
  uint32_t previousnode_addr;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the node parameters */
  if ((pQList == NULL) || (pNode == NULL))
2000530a:	687b      	ldr	r3, [r7, #4]
2000530c:	2b00      	cmp	r3, #0
2000530e:	d002      	beq.n	20005316 <HAL_DMAEx_List_RemoveNode+0x16>
20005310:	683b      	ldr	r3, [r7, #0]
20005312:	2b00      	cmp	r3, #0
20005314:	d101      	bne.n	2000531a <HAL_DMAEx_List_RemoveNode+0x1a>
  {
    return HAL_ERROR;
20005316:	2301      	movs	r3, #1
20005318:	e0aa      	b.n	20005470 <HAL_DMAEx_List_RemoveNode+0x170>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000531a:	687b      	ldr	r3, [r7, #4]
2000531c:	681b      	ldr	r3, [r3, #0]
2000531e:	2b00      	cmp	r3, #0
20005320:	d104      	bne.n	2000532c <HAL_DMAEx_List_RemoveNode+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005322:	687b      	ldr	r3, [r7, #4]
20005324:	2202      	movs	r2, #2
20005326:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005328:	2301      	movs	r3, #1
2000532a:	e0a1      	b.n	20005470 <HAL_DMAEx_List_RemoveNode+0x170>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
2000532c:	687b      	ldr	r3, [r7, #4]
2000532e:	695b      	ldr	r3, [r3, #20]
20005330:	2b01      	cmp	r3, #1
20005332:	d104      	bne.n	2000533e <HAL_DMAEx_List_RemoveNode+0x3e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005334:	687b      	ldr	r3, [r7, #4]
20005336:	2204      	movs	r2, #4
20005338:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000533a:	2301      	movs	r3, #1
2000533c:	e098      	b.n	20005470 <HAL_DMAEx_List_RemoveNode+0x170>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
2000533e:	687b      	ldr	r3, [r7, #4]
20005340:	2202      	movs	r2, #2
20005342:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005344:	687b      	ldr	r3, [r7, #4]
20005346:	2200      	movs	r2, #0
20005348:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNode, NULL, &cllr_offset);
2000534a:	f107 0320 	add.w	r3, r7, #32
2000534e:	461a      	mov	r2, r3
20005350:	2100      	movs	r1, #0
20005352:	6838      	ldr	r0, [r7, #0]
20005354:	f001 ff34 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Find node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
20005358:	6a3b      	ldr	r3, [r7, #32]
2000535a:	60fb      	str	r3, [r7, #12]
  if (DMA_List_FindNode(pQList, pNode, &node_info) == 0U)
2000535c:	f107 030c 	add.w	r3, r7, #12
20005360:	461a      	mov	r2, r3
20005362:	6839      	ldr	r1, [r7, #0]
20005364:	6878      	ldr	r0, [r7, #4]
20005366:	f001 ff5b 	bl	20007220 <DMA_List_FindNode>
2000536a:	4603      	mov	r3, r0
2000536c:	2b00      	cmp	r3, #0
2000536e:	d16f      	bne.n	20005450 <HAL_DMAEx_List_RemoveNode+0x150>
  {
    /* Removed node is the head node */
    if (node_info.currentnode_pos == 1U)
20005370:	697b      	ldr	r3, [r7, #20]
20005372:	2b01      	cmp	r3, #1
20005374:	d129      	bne.n	200053ca <HAL_DMAEx_List_RemoveNode+0xca>
    {
      /* Check if first circular node queue is the first node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)node_info.currentnode_addr))
20005376:	687b      	ldr	r3, [r7, #4]
20005378:	685b      	ldr	r3, [r3, #4]
2000537a:	69ba      	ldr	r2, [r7, #24]
2000537c:	4293      	cmp	r3, r2
2000537e:	d10f      	bne.n	200053a0 <HAL_DMAEx_List_RemoveNode+0xa0>
      {
        /* Find last queue node */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005380:	f107 030c 	add.w	r3, r7, #12
20005384:	461a      	mov	r2, r3
20005386:	2100      	movs	r1, #0
20005388:	6878      	ldr	r0, [r7, #4]
2000538a:	f001 ff49 	bl	20007220 <DMA_List_FindNode>

        /* Clear last node link */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
2000538e:	69bb      	ldr	r3, [r7, #24]
20005390:	4619      	mov	r1, r3
20005392:	6a3b      	ldr	r3, [r7, #32]
20005394:	2200      	movs	r2, #0
20005396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear first circular node */
        pQList->FirstCircularNode = NULL;
2000539a:	687b      	ldr	r3, [r7, #4]
2000539c:	2200      	movs	r2, #0
2000539e:	605a      	str	r2, [r3, #4]
      }

      /* Update the queue head node */
      pQList->Head = (DMA_NodeTypeDef *)(((uint32_t)pQList->Head & DMA_CLBAR_LBA) +
200053a0:	687b      	ldr	r3, [r7, #4]
200053a2:	681b      	ldr	r3, [r3, #0]
200053a4:	0c1b      	lsrs	r3, r3, #16
200053a6:	041b      	lsls	r3, r3, #16
                                         (pNode->LinkRegisters[cllr_offset] & DMA_CLLR_LA));
200053a8:	6a39      	ldr	r1, [r7, #32]
200053aa:	683a      	ldr	r2, [r7, #0]
200053ac:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
200053b0:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
200053b4:	400a      	ands	r2, r1
      pQList->Head = (DMA_NodeTypeDef *)(((uint32_t)pQList->Head & DMA_CLBAR_LBA) +
200053b6:	4313      	orrs	r3, r2
200053b8:	461a      	mov	r2, r3
200053ba:	687b      	ldr	r3, [r7, #4]
200053bc:	601a      	str	r2, [r3, #0]
      /* Unlink node to be removed */
      pNode->LinkRegisters[cllr_offset] = 0U;
200053be:	6a3a      	ldr	r2, [r7, #32]
200053c0:	683b      	ldr	r3, [r7, #0]
200053c2:	2100      	movs	r1, #0
200053c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200053c8:	e038      	b.n	2000543c <HAL_DMAEx_List_RemoveNode+0x13c>
    }
    /* Removed node is the last node */
    else if (node_info.currentnode_pos == pQList->NodeNumber)
200053ca:	697a      	ldr	r2, [r7, #20]
200053cc:	687b      	ldr	r3, [r7, #4]
200053ce:	689b      	ldr	r3, [r3, #8]
200053d0:	429a      	cmp	r2, r3
200053d2:	d10f      	bne.n	200053f4 <HAL_DMAEx_List_RemoveNode+0xf4>
    {
      /* Clear CLLR for previous node */
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] = 0U;
200053d4:	693b      	ldr	r3, [r7, #16]
200053d6:	4619      	mov	r1, r3
200053d8:	6a3b      	ldr	r3, [r7, #32]
200053da:	2200      	movs	r2, #0
200053dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Clear CLLR for last node */
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
200053e0:	69bb      	ldr	r3, [r7, #24]
200053e2:	4619      	mov	r1, r3
200053e4:	6a3b      	ldr	r3, [r7, #32]
200053e6:	2200      	movs	r2, #0
200053e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Clear first circular node */
      pQList->FirstCircularNode = NULL;
200053ec:	687b      	ldr	r3, [r7, #4]
200053ee:	2200      	movs	r2, #0
200053f0:	605a      	str	r2, [r3, #4]
200053f2:	e023      	b.n	2000543c <HAL_DMAEx_List_RemoveNode+0x13c>
    }
    /* Removed node is in the middle */
    else
    {
      /* Store previous node address to be updated later */
      previousnode_addr = node_info.previousnode_addr;
200053f4:	693b      	ldr	r3, [r7, #16]
200053f6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Check if first circular node queue is the current node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)node_info.currentnode_addr))
200053f8:	687b      	ldr	r3, [r7, #4]
200053fa:	685b      	ldr	r3, [r3, #4]
200053fc:	69ba      	ldr	r2, [r7, #24]
200053fe:	4293      	cmp	r3, r2
20005400:	d10f      	bne.n	20005422 <HAL_DMAEx_List_RemoveNode+0x122>
      {
        /* Find last queue node */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
20005402:	f107 030c 	add.w	r3, r7, #12
20005406:	461a      	mov	r2, r3
20005408:	2100      	movs	r1, #0
2000540a:	6878      	ldr	r0, [r7, #4]
2000540c:	f001 ff08 	bl	20007220 <DMA_List_FindNode>

        /* Clear last node link */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
20005410:	69bb      	ldr	r3, [r7, #24]
20005412:	4619      	mov	r1, r3
20005414:	6a3b      	ldr	r3, [r7, #32]
20005416:	2200      	movs	r2, #0
20005418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear first circular node */
        pQList->FirstCircularNode = NULL;
2000541c:	687b      	ldr	r3, [r7, #4]
2000541e:	2200      	movs	r2, #0
20005420:	605a      	str	r2, [r3, #4]
      }

      /* Link previous node */
      ((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[cllr_offset] = pNode->LinkRegisters[cllr_offset];
20005422:	6a38      	ldr	r0, [r7, #32]
20005424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20005426:	6a3a      	ldr	r2, [r7, #32]
20005428:	6839      	ldr	r1, [r7, #0]
2000542a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
2000542e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Unlink node to be removed */
      pNode->LinkRegisters[cllr_offset] = 0U;
20005432:	6a3a      	ldr	r2, [r7, #32]
20005434:	683b      	ldr	r3, [r7, #0]
20005436:	2100      	movs	r1, #0
20005438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Decrement node number */
    pQList->NodeNumber--;
2000543c:	687b      	ldr	r3, [r7, #4]
2000543e:	689b      	ldr	r3, [r3, #8]
20005440:	1e5a      	subs	r2, r3, #1
20005442:	687b      	ldr	r3, [r7, #4]
20005444:	609a      	str	r2, [r3, #8]

    return HAL_ERROR;
  }

  /* Check if queue is empty */
  if (pQList->NodeNumber == 0U)
20005446:	687b      	ldr	r3, [r7, #4]
20005448:	689b      	ldr	r3, [r3, #8]
2000544a:	2b00      	cmp	r3, #0
2000544c:	d109      	bne.n	20005462 <HAL_DMAEx_List_RemoveNode+0x162>
2000544e:	e004      	b.n	2000545a <HAL_DMAEx_List_RemoveNode+0x15a>
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20005450:	687b      	ldr	r3, [r7, #4]
20005452:	2206      	movs	r2, #6
20005454:	611a      	str	r2, [r3, #16]
    return HAL_ERROR;
20005456:	2301      	movs	r3, #1
20005458:	e00a      	b.n	20005470 <HAL_DMAEx_List_RemoveNode+0x170>
  {
    /* Clean empty queue parameter */
    DMA_List_CleanQueue(pQList);
2000545a:	6878      	ldr	r0, [r7, #4]
2000545c:	f002 f9fb 	bl	20007856 <DMA_List_CleanQueue>
20005460:	e005      	b.n	2000546e <HAL_DMAEx_List_RemoveNode+0x16e>
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005462:	687b      	ldr	r3, [r7, #4]
20005464:	2200      	movs	r2, #0
20005466:	611a      	str	r2, [r3, #16]

    /* Update the queue state */
    pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005468:	687b      	ldr	r3, [r7, #4]
2000546a:	2201      	movs	r2, #1
2000546c:	731a      	strb	r2, [r3, #12]
  }

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
2000546e:	2300      	movs	r3, #0
}
20005470:	4618      	mov	r0, r3
20005472:	3728      	adds	r7, #40	@ 0x28
20005474:	46bd      	mov	sp, r7
20005476:	bd80      	pop	{r7, pc}

20005478 <HAL_DMAEx_List_RemoveNode_Head>:
  * @brief  Remove the head node from linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode_Head(DMA_QListTypeDef *const pQList)
{
20005478:	b580      	push	{r7, lr}
2000547a:	b08a      	sub	sp, #40	@ 0x28
2000547c:	af00      	add	r7, sp, #0
2000547e:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  uint32_t current_addr;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20005480:	687b      	ldr	r3, [r7, #4]
20005482:	2b00      	cmp	r3, #0
20005484:	d101      	bne.n	2000548a <HAL_DMAEx_List_RemoveNode_Head+0x12>
  {
    return HAL_ERROR;
20005486:	2301      	movs	r3, #1
20005488:	e074      	b.n	20005574 <HAL_DMAEx_List_RemoveNode_Head+0xfc>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000548a:	687b      	ldr	r3, [r7, #4]
2000548c:	681b      	ldr	r3, [r3, #0]
2000548e:	2b00      	cmp	r3, #0
20005490:	d104      	bne.n	2000549c <HAL_DMAEx_List_RemoveNode_Head+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005492:	687b      	ldr	r3, [r7, #4]
20005494:	2202      	movs	r2, #2
20005496:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005498:	2301      	movs	r3, #1
2000549a:	e06b      	b.n	20005574 <HAL_DMAEx_List_RemoveNode_Head+0xfc>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
2000549c:	687b      	ldr	r3, [r7, #4]
2000549e:	695b      	ldr	r3, [r3, #20]
200054a0:	2b01      	cmp	r3, #1
200054a2:	d104      	bne.n	200054ae <HAL_DMAEx_List_RemoveNode_Head+0x36>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200054a4:	687b      	ldr	r3, [r7, #4]
200054a6:	2204      	movs	r2, #4
200054a8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200054aa:	2301      	movs	r3, #1
200054ac:	e062      	b.n	20005574 <HAL_DMAEx_List_RemoveNode_Head+0xfc>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200054ae:	687b      	ldr	r3, [r7, #4]
200054b0:	2202      	movs	r2, #2
200054b2:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200054b4:	687b      	ldr	r3, [r7, #4]
200054b6:	2200      	movs	r2, #0
200054b8:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
200054ba:	687b      	ldr	r3, [r7, #4]
200054bc:	681b      	ldr	r3, [r3, #0]
200054be:	f107 0220 	add.w	r2, r7, #32
200054c2:	2100      	movs	r1, #0
200054c4:	4618      	mov	r0, r3
200054c6:	f001 fe7b 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Queue contains only one node */
  if (pQList->NodeNumber == 1U)
200054ca:	687b      	ldr	r3, [r7, #4]
200054cc:	689b      	ldr	r3, [r3, #8]
200054ce:	2b01      	cmp	r3, #1
200054d0:	d10c      	bne.n	200054ec <HAL_DMAEx_List_RemoveNode_Head+0x74>
  {
    pQList->Head->LinkRegisters[cllr_offset] = 0U;
200054d2:	687b      	ldr	r3, [r7, #4]
200054d4:	681b      	ldr	r3, [r3, #0]
200054d6:	6a3a      	ldr	r2, [r7, #32]
200054d8:	2100      	movs	r1, #0
200054da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->FirstCircularNode = 0U;
200054de:	687b      	ldr	r3, [r7, #4]
200054e0:	2200      	movs	r2, #0
200054e2:	605a      	str	r2, [r3, #4]
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200054e4:	687b      	ldr	r3, [r7, #4]
200054e6:	2200      	movs	r2, #0
200054e8:	611a      	str	r2, [r3, #16]
200054ea:	e02f      	b.n	2000554c <HAL_DMAEx_List_RemoveNode_Head+0xd4>
  }
  /* Queue contains more then one node */
  else
  {
    /* Check if first circular node queue is the first node */
    if (pQList->FirstCircularNode == pQList->Head)
200054ec:	687b      	ldr	r3, [r7, #4]
200054ee:	685a      	ldr	r2, [r3, #4]
200054f0:	687b      	ldr	r3, [r7, #4]
200054f2:	681b      	ldr	r3, [r3, #0]
200054f4:	429a      	cmp	r2, r3
200054f6:	d111      	bne.n	2000551c <HAL_DMAEx_List_RemoveNode_Head+0xa4>
    {
      /* Find last queue node */
      node_info.cllr_offset = cllr_offset;
200054f8:	6a3b      	ldr	r3, [r7, #32]
200054fa:	60fb      	str	r3, [r7, #12]
      (void)DMA_List_FindNode(pQList, NULL, &node_info);
200054fc:	f107 030c 	add.w	r3, r7, #12
20005500:	461a      	mov	r2, r3
20005502:	2100      	movs	r1, #0
20005504:	6878      	ldr	r0, [r7, #4]
20005506:	f001 fe8b 	bl	20007220 <DMA_List_FindNode>

      /* Clear last node link */
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
2000550a:	69bb      	ldr	r3, [r7, #24]
2000550c:	4619      	mov	r1, r3
2000550e:	6a3b      	ldr	r3, [r7, #32]
20005510:	2200      	movs	r2, #0
20005512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Clear first circular node */
      pQList->FirstCircularNode = NULL;
20005516:	687b      	ldr	r3, [r7, #4]
20005518:	2200      	movs	r2, #0
2000551a:	605a      	str	r2, [r3, #4]
    }

    current_addr = pQList->Head->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
2000551c:	687b      	ldr	r3, [r7, #4]
2000551e:	681b      	ldr	r3, [r3, #0]
20005520:	6a3a      	ldr	r2, [r7, #32]
20005522:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20005526:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000552a:	4013      	ands	r3, r2
2000552c:	627b      	str	r3, [r7, #36]	@ 0x24
    pQList->Head->LinkRegisters[cllr_offset] = 0U;
2000552e:	687b      	ldr	r3, [r7, #4]
20005530:	681b      	ldr	r3, [r3, #0]
20005532:	6a3a      	ldr	r2, [r7, #32]
20005534:	2100      	movs	r1, #0
20005536:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->Head = ((DMA_NodeTypeDef *)(current_addr + ((uint32_t)pQList->Head & DMA_CLBAR_LBA)));
2000553a:	687b      	ldr	r3, [r7, #4]
2000553c:	681b      	ldr	r3, [r3, #0]
2000553e:	0c1b      	lsrs	r3, r3, #16
20005540:	041b      	lsls	r3, r3, #16
20005542:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20005544:	4413      	add	r3, r2
20005546:	461a      	mov	r2, r3
20005548:	687b      	ldr	r3, [r7, #4]
2000554a:	601a      	str	r2, [r3, #0]
  }

  /* Decrement node number */
  pQList->NodeNumber--;
2000554c:	687b      	ldr	r3, [r7, #4]
2000554e:	689b      	ldr	r3, [r3, #8]
20005550:	1e5a      	subs	r2, r3, #1
20005552:	687b      	ldr	r3, [r7, #4]
20005554:	609a      	str	r2, [r3, #8]

  /* Check if queue is empty */
  if (pQList->NodeNumber == 0U)
20005556:	687b      	ldr	r3, [r7, #4]
20005558:	689b      	ldr	r3, [r3, #8]
2000555a:	2b00      	cmp	r3, #0
2000555c:	d103      	bne.n	20005566 <HAL_DMAEx_List_RemoveNode_Head+0xee>
  {
    /* Clean empty queue parameter */
    DMA_List_CleanQueue(pQList);
2000555e:	6878      	ldr	r0, [r7, #4]
20005560:	f002 f979 	bl	20007856 <DMA_List_CleanQueue>
20005564:	e005      	b.n	20005572 <HAL_DMAEx_List_RemoveNode_Head+0xfa>
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005566:	687b      	ldr	r3, [r7, #4]
20005568:	2200      	movs	r2, #0
2000556a:	611a      	str	r2, [r3, #16]

    /* Update the queue state */
    pQList->State = HAL_DMA_QUEUE_STATE_READY;
2000556c:	687b      	ldr	r3, [r7, #4]
2000556e:	2201      	movs	r2, #1
20005570:	731a      	strb	r2, [r3, #12]
  }

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20005572:	2300      	movs	r3, #0
}
20005574:	4618      	mov	r0, r3
20005576:	3728      	adds	r7, #40	@ 0x28
20005578:	46bd      	mov	sp, r7
2000557a:	bd80      	pop	{r7, pc}

2000557c <HAL_DMAEx_List_RemoveNode_Tail>:
  * @brief  Remove the tail node from linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_RemoveNode_Tail(DMA_QListTypeDef *const pQList)
{
2000557c:	b580      	push	{r7, lr}
2000557e:	b088      	sub	sp, #32
20005580:	af00      	add	r7, sp, #0
20005582:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20005584:	687b      	ldr	r3, [r7, #4]
20005586:	2b00      	cmp	r3, #0
20005588:	d101      	bne.n	2000558e <HAL_DMAEx_List_RemoveNode_Tail+0x12>
  {
    return HAL_ERROR;
2000558a:	2301      	movs	r3, #1
2000558c:	e05c      	b.n	20005648 <HAL_DMAEx_List_RemoveNode_Tail+0xcc>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000558e:	687b      	ldr	r3, [r7, #4]
20005590:	681b      	ldr	r3, [r3, #0]
20005592:	2b00      	cmp	r3, #0
20005594:	d104      	bne.n	200055a0 <HAL_DMAEx_List_RemoveNode_Tail+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005596:	687b      	ldr	r3, [r7, #4]
20005598:	2202      	movs	r2, #2
2000559a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000559c:	2301      	movs	r3, #1
2000559e:	e053      	b.n	20005648 <HAL_DMAEx_List_RemoveNode_Tail+0xcc>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200055a0:	687b      	ldr	r3, [r7, #4]
200055a2:	695b      	ldr	r3, [r3, #20]
200055a4:	2b01      	cmp	r3, #1
200055a6:	d104      	bne.n	200055b2 <HAL_DMAEx_List_RemoveNode_Tail+0x36>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200055a8:	687b      	ldr	r3, [r7, #4]
200055aa:	2204      	movs	r2, #4
200055ac:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200055ae:	2301      	movs	r3, #1
200055b0:	e04a      	b.n	20005648 <HAL_DMAEx_List_RemoveNode_Tail+0xcc>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200055b2:	687b      	ldr	r3, [r7, #4]
200055b4:	2202      	movs	r2, #2
200055b6:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200055b8:	687b      	ldr	r3, [r7, #4]
200055ba:	2200      	movs	r2, #0
200055bc:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
200055be:	687b      	ldr	r3, [r7, #4]
200055c0:	681b      	ldr	r3, [r3, #0]
200055c2:	f107 021c 	add.w	r2, r7, #28
200055c6:	2100      	movs	r1, #0
200055c8:	4618      	mov	r0, r3
200055ca:	f001 fdf9 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Queue contains only one node */
  if (pQList->NodeNumber == 1U)
200055ce:	687b      	ldr	r3, [r7, #4]
200055d0:	689b      	ldr	r3, [r3, #8]
200055d2:	2b01      	cmp	r3, #1
200055d4:	d10c      	bne.n	200055f0 <HAL_DMAEx_List_RemoveNode_Tail+0x74>
  {
    pQList->Head->LinkRegisters[cllr_offset] = 0U;
200055d6:	687b      	ldr	r3, [r7, #4]
200055d8:	681b      	ldr	r3, [r3, #0]
200055da:	69fa      	ldr	r2, [r7, #28]
200055dc:	2100      	movs	r1, #0
200055de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQList->FirstCircularNode = 0U;
200055e2:	687b      	ldr	r3, [r7, #4]
200055e4:	2200      	movs	r2, #0
200055e6:	605a      	str	r2, [r3, #4]
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200055e8:	687b      	ldr	r3, [r7, #4]
200055ea:	2200      	movs	r2, #0
200055ec:	611a      	str	r2, [r3, #16]
200055ee:	e017      	b.n	20005620 <HAL_DMAEx_List_RemoveNode_Tail+0xa4>
  }
  /* Queue contains more then one node */
  else
  {
    /* Find node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
200055f0:	69fb      	ldr	r3, [r7, #28]
200055f2:	60bb      	str	r3, [r7, #8]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
200055f4:	f107 0308 	add.w	r3, r7, #8
200055f8:	461a      	mov	r2, r3
200055fa:	2100      	movs	r1, #0
200055fc:	6878      	ldr	r0, [r7, #4]
200055fe:	f001 fe0f 	bl	20007220 <DMA_List_FindNode>

    /* Clear CLLR for previous node */
    ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] = 0U;
20005602:	68fb      	ldr	r3, [r7, #12]
20005604:	4619      	mov	r1, r3
20005606:	69fb      	ldr	r3, [r7, #28]
20005608:	2200      	movs	r2, #0
2000560a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    /* Clear CLLR for last node */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
2000560e:	697b      	ldr	r3, [r7, #20]
20005610:	4619      	mov	r1, r3
20005612:	69fb      	ldr	r3, [r7, #28]
20005614:	2200      	movs	r2, #0
20005616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    /* Clear first circular node */
    pQList->FirstCircularNode = NULL;
2000561a:	687b      	ldr	r3, [r7, #4]
2000561c:	2200      	movs	r2, #0
2000561e:	605a      	str	r2, [r3, #4]
  }

  /* Decrement node number */
  pQList->NodeNumber--;
20005620:	687b      	ldr	r3, [r7, #4]
20005622:	689b      	ldr	r3, [r3, #8]
20005624:	1e5a      	subs	r2, r3, #1
20005626:	687b      	ldr	r3, [r7, #4]
20005628:	609a      	str	r2, [r3, #8]

  /* Check if queue is empty */
  if (pQList->NodeNumber == 0U)
2000562a:	687b      	ldr	r3, [r7, #4]
2000562c:	689b      	ldr	r3, [r3, #8]
2000562e:	2b00      	cmp	r3, #0
20005630:	d103      	bne.n	2000563a <HAL_DMAEx_List_RemoveNode_Tail+0xbe>
  {
    /* Clean empty queue parameter */
    DMA_List_CleanQueue(pQList);
20005632:	6878      	ldr	r0, [r7, #4]
20005634:	f002 f90f 	bl	20007856 <DMA_List_CleanQueue>
20005638:	e005      	b.n	20005646 <HAL_DMAEx_List_RemoveNode_Tail+0xca>
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000563a:	687b      	ldr	r3, [r7, #4]
2000563c:	2200      	movs	r2, #0
2000563e:	611a      	str	r2, [r3, #16]

    /* Update the queue state */
    pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005640:	687b      	ldr	r3, [r7, #4]
20005642:	2201      	movs	r2, #1
20005644:	731a      	strb	r2, [r3, #12]
  }

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20005646:	2300      	movs	r3, #0
}
20005648:	4618      	mov	r0, r3
2000564a:	3720      	adds	r7, #32
2000564c:	46bd      	mov	sp, r7
2000564e:	bd80      	pop	{r7, pc}

20005650 <HAL_DMAEx_List_ReplaceNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode(DMA_QListTypeDef *const pQList,
                                             DMA_NodeTypeDef *const pOldNode,
                                             DMA_NodeTypeDef *const pNewNode)
{
20005650:	b580      	push	{r7, lr}
20005652:	b08c      	sub	sp, #48	@ 0x30
20005654:	af00      	add	r7, sp, #0
20005656:	60f8      	str	r0, [r7, #12]
20005658:	60b9      	str	r1, [r7, #8]
2000565a:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the nodes parameters */
  if ((pQList == NULL) || (pOldNode == NULL) || (pNewNode == NULL))
2000565c:	68fb      	ldr	r3, [r7, #12]
2000565e:	2b00      	cmp	r3, #0
20005660:	d005      	beq.n	2000566e <HAL_DMAEx_List_ReplaceNode+0x1e>
20005662:	68bb      	ldr	r3, [r7, #8]
20005664:	2b00      	cmp	r3, #0
20005666:	d002      	beq.n	2000566e <HAL_DMAEx_List_ReplaceNode+0x1e>
20005668:	687b      	ldr	r3, [r7, #4]
2000566a:	2b00      	cmp	r3, #0
2000566c:	d101      	bne.n	20005672 <HAL_DMAEx_List_ReplaceNode+0x22>
  {
    return HAL_ERROR;
2000566e:	2301      	movs	r3, #1
20005670:	e0f6      	b.n	20005860 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20005672:	68fb      	ldr	r3, [r7, #12]
20005674:	681b      	ldr	r3, [r3, #0]
20005676:	2b00      	cmp	r3, #0
20005678:	d104      	bne.n	20005684 <HAL_DMAEx_List_ReplaceNode+0x34>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000567a:	68fb      	ldr	r3, [r7, #12]
2000567c:	2202      	movs	r2, #2
2000567e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005680:	2301      	movs	r3, #1
20005682:	e0ed      	b.n	20005860 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005684:	68fb      	ldr	r3, [r7, #12]
20005686:	695b      	ldr	r3, [r3, #20]
20005688:	2b01      	cmp	r3, #1
2000568a:	d104      	bne.n	20005696 <HAL_DMAEx_List_ReplaceNode+0x46>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000568c:	68fb      	ldr	r3, [r7, #12]
2000568e:	2204      	movs	r2, #4
20005690:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005692:	2301      	movs	r3, #1
20005694:	e0e4      	b.n	20005860 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pOldNode, pNewNode) != 0U)
20005696:	68fb      	ldr	r3, [r7, #12]
20005698:	681b      	ldr	r3, [r3, #0]
2000569a:	687a      	ldr	r2, [r7, #4]
2000569c:	68b9      	ldr	r1, [r7, #8]
2000569e:	4618      	mov	r0, r3
200056a0:	f001 fd22 	bl	200070e8 <DMA_List_CheckNodesBaseAddresses>
200056a4:	4603      	mov	r3, r0
200056a6:	2b00      	cmp	r3, #0
200056a8:	d004      	beq.n	200056b4 <HAL_DMAEx_List_ReplaceNode+0x64>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
200056aa:	68fb      	ldr	r3, [r7, #12]
200056ac:	2205      	movs	r2, #5
200056ae:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200056b0:	2301      	movs	r3, #1
200056b2:	e0d5      	b.n	20005860 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pOldNode, pNewNode) != 0U)
200056b4:	68fb      	ldr	r3, [r7, #12]
200056b6:	681b      	ldr	r3, [r3, #0]
200056b8:	687a      	ldr	r2, [r7, #4]
200056ba:	68b9      	ldr	r1, [r7, #8]
200056bc:	4618      	mov	r0, r3
200056be:	f001 fd43 	bl	20007148 <DMA_List_CheckNodesTypes>
200056c2:	4603      	mov	r3, r0
200056c4:	2b00      	cmp	r3, #0
200056c6:	d004      	beq.n	200056d2 <HAL_DMAEx_List_ReplaceNode+0x82>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200056c8:	68fb      	ldr	r3, [r7, #12]
200056ca:	2204      	movs	r2, #4
200056cc:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200056ce:	2301      	movs	r3, #1
200056d0:	e0c6      	b.n	20005860 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200056d2:	68fb      	ldr	r3, [r7, #12]
200056d4:	2202      	movs	r2, #2
200056d6:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200056d8:	68fb      	ldr	r3, [r7, #12]
200056da:	2200      	movs	r2, #0
200056dc:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
200056de:	f107 0228 	add.w	r2, r7, #40	@ 0x28
200056e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
200056e6:	4619      	mov	r1, r3
200056e8:	6878      	ldr	r0, [r7, #4]
200056ea:	f001 fd69 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Find node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
200056ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200056f0:	617b      	str	r3, [r7, #20]
  if (DMA_List_FindNode(pQList, pOldNode, &node_info) == 0U)
200056f2:	f107 0314 	add.w	r3, r7, #20
200056f6:	461a      	mov	r2, r3
200056f8:	68b9      	ldr	r1, [r7, #8]
200056fa:	68f8      	ldr	r0, [r7, #12]
200056fc:	f001 fd90 	bl	20007220 <DMA_List_FindNode>
20005700:	4603      	mov	r3, r0
20005702:	2b00      	cmp	r3, #0
20005704:	f040 80a0 	bne.w	20005848 <HAL_DMAEx_List_ReplaceNode+0x1f8>
  {
    /* Replaced node is the head node */
    if (node_info.currentnode_pos == 1U)
20005708:	69fb      	ldr	r3, [r7, #28]
2000570a:	2b01      	cmp	r3, #1
2000570c:	d12d      	bne.n	2000576a <HAL_DMAEx_List_ReplaceNode+0x11a>
    {
      pNewNode->LinkRegisters[cllr_offset] =
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
2000570e:	6a3b      	ldr	r3, [r7, #32]
20005710:	4619      	mov	r1, r3
20005712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
      pNewNode->LinkRegisters[cllr_offset] =
20005714:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
20005716:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
      pNewNode->LinkRegisters[cllr_offset] =
2000571a:	687b      	ldr	r3, [r7, #4]
2000571c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head = pNewNode;
20005720:	68fb      	ldr	r3, [r7, #12]
20005722:	687a      	ldr	r2, [r7, #4]
20005724:	601a      	str	r2, [r3, #0]
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
20005726:	6a3b      	ldr	r3, [r7, #32]
20005728:	4619      	mov	r1, r3
2000572a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000572c:	2200      	movs	r2, #0
2000572e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Check if first circular node queue is the first node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)node_info.currentnode_addr))
20005732:	68fb      	ldr	r3, [r7, #12]
20005734:	685b      	ldr	r3, [r3, #4]
20005736:	6a3a      	ldr	r2, [r7, #32]
20005738:	4293      	cmp	r3, r2
2000573a:	f040 808a 	bne.w	20005852 <HAL_DMAEx_List_ReplaceNode+0x202>
      {
        /* Find last queue node */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
2000573e:	f107 0314 	add.w	r3, r7, #20
20005742:	461a      	mov	r2, r3
20005744:	2100      	movs	r1, #0
20005746:	68f8      	ldr	r0, [r7, #12]
20005748:	f001 fd6a 	bl	20007220 <DMA_List_FindNode>

        /* Clear last node link */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000574c:	687a      	ldr	r2, [r7, #4]
2000574e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005752:	4013      	ands	r3, r2
20005754:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005756:	6a3a      	ldr	r2, [r7, #32]
20005758:	4610      	mov	r0, r2
2000575a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000575c:	430b      	orrs	r3, r1
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
2000575e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

        /* Set new node as first circular node */
        pQList->FirstCircularNode = pNewNode;
20005762:	68fb      	ldr	r3, [r7, #12]
20005764:	687a      	ldr	r2, [r7, #4]
20005766:	605a      	str	r2, [r3, #4]
20005768:	e073      	b.n	20005852 <HAL_DMAEx_List_ReplaceNode+0x202>
      }
    }
    /* Replaced node is the last */
    else if (node_info.currentnode_pos == pQList->NodeNumber)
2000576a:	69fa      	ldr	r2, [r7, #28]
2000576c:	68fb      	ldr	r3, [r7, #12]
2000576e:	689b      	ldr	r3, [r3, #8]
20005770:	429a      	cmp	r2, r3
20005772:	d134      	bne.n	200057de <HAL_DMAEx_List_ReplaceNode+0x18e>
    {
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005774:	687a      	ldr	r2, [r7, #4]
20005776:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000577a:	4013      	ands	r3, r2
2000577c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
2000577e:	69ba      	ldr	r2, [r7, #24]
20005780:	4610      	mov	r0, r2
20005782:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005784:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
20005786:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
2000578a:	6a3b      	ldr	r3, [r7, #32]
2000578c:	4619      	mov	r1, r3
2000578e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20005790:	2200      	movs	r2, #0
20005792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Check if first circular node queue is the last node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)(node_info.currentnode_addr)))
20005796:	68fb      	ldr	r3, [r7, #12]
20005798:	685b      	ldr	r3, [r3, #4]
2000579a:	6a3a      	ldr	r2, [r7, #32]
2000579c:	4293      	cmp	r3, r2
2000579e:	d10d      	bne.n	200057bc <HAL_DMAEx_List_ReplaceNode+0x16c>
      {
        /* Link first circular node to new node */
        pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200057a0:	687a      	ldr	r2, [r7, #4]
200057a2:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200057a6:	4013      	ands	r3, r2
200057a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200057aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200057ac:	4319      	orrs	r1, r3
200057ae:	687b      	ldr	r3, [r7, #4]
200057b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Set new node as first circular node */
        pQList->FirstCircularNode = pNewNode;
200057b4:	68fb      	ldr	r3, [r7, #12]
200057b6:	687a      	ldr	r2, [r7, #4]
200057b8:	605a      	str	r2, [r3, #4]
200057ba:	e04a      	b.n	20005852 <HAL_DMAEx_List_ReplaceNode+0x202>
      }
      /* Check if first circular node queue is not the last node */
      else if (pQList->FirstCircularNode != NULL)
200057bc:	68fb      	ldr	r3, [r7, #12]
200057be:	685b      	ldr	r3, [r3, #4]
200057c0:	2b00      	cmp	r3, #0
200057c2:	d046      	beq.n	20005852 <HAL_DMAEx_List_ReplaceNode+0x202>
      {
        /* Link first circular node to new node */
        pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
200057c4:	68fb      	ldr	r3, [r7, #12]
200057c6:	685b      	ldr	r3, [r3, #4]
200057c8:	461a      	mov	r2, r3
200057ca:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200057ce:	4013      	ands	r3, r2
200057d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200057d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
200057d4:	4319      	orrs	r1, r3
200057d6:	687b      	ldr	r3, [r7, #4]
200057d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200057dc:	e039      	b.n	20005852 <HAL_DMAEx_List_ReplaceNode+0x202>
    }
    /* Replaced node is in the middle */
    else
    {
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200057de:	687a      	ldr	r2, [r7, #4]
200057e0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200057e4:	4013      	ands	r3, r2
200057e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
200057e8:	69ba      	ldr	r2, [r7, #24]
200057ea:	4610      	mov	r0, r2
200057ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200057ee:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
200057f0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      pNewNode->LinkRegisters[cllr_offset] =
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
200057f4:	6a3b      	ldr	r3, [r7, #32]
200057f6:	4619      	mov	r1, r3
200057f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
      pNewNode->LinkRegisters[cllr_offset] =
200057fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset];
200057fc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
      pNewNode->LinkRegisters[cllr_offset] =
20005800:	687b      	ldr	r3, [r7, #4]
20005802:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
20005806:	6a3b      	ldr	r3, [r7, #32]
20005808:	4619      	mov	r1, r3
2000580a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000580c:	2200      	movs	r2, #0
2000580e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      /* Check if first circular node queue is the current node */
      if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)(node_info.currentnode_addr)))
20005812:	68fb      	ldr	r3, [r7, #12]
20005814:	685b      	ldr	r3, [r3, #4]
20005816:	6a3a      	ldr	r2, [r7, #32]
20005818:	4293      	cmp	r3, r2
2000581a:	d11a      	bne.n	20005852 <HAL_DMAEx_List_ReplaceNode+0x202>
      {
        /* Find last node and get its position in selected queue */
        (void)DMA_List_FindNode(pQList, NULL, &node_info);
2000581c:	f107 0314 	add.w	r3, r7, #20
20005820:	461a      	mov	r2, r3
20005822:	2100      	movs	r1, #0
20005824:	68f8      	ldr	r0, [r7, #12]
20005826:	f001 fcfb 	bl	20007220 <DMA_List_FindNode>

        /* Link last queue node to new node */
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000582a:	687a      	ldr	r2, [r7, #4]
2000582c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005830:	4013      	ands	r3, r2
20005832:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005834:	6a3a      	ldr	r2, [r7, #32]
20005836:	4610      	mov	r0, r2
20005838:	6aba      	ldr	r2, [r7, #40]	@ 0x28
          ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000583a:	430b      	orrs	r3, r1
        ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
2000583c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

        /* Set new node as first circular node */
        pQList->FirstCircularNode = pNewNode;
20005840:	68fb      	ldr	r3, [r7, #12]
20005842:	687a      	ldr	r2, [r7, #4]
20005844:	605a      	str	r2, [r3, #4]
20005846:	e004      	b.n	20005852 <HAL_DMAEx_List_ReplaceNode+0x202>
    }
  }
  else
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20005848:	68fb      	ldr	r3, [r7, #12]
2000584a:	2206      	movs	r2, #6
2000584c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000584e:	2301      	movs	r3, #1
20005850:	e006      	b.n	20005860 <HAL_DMAEx_List_ReplaceNode+0x210>
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005852:	68fb      	ldr	r3, [r7, #12]
20005854:	2200      	movs	r2, #0
20005856:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005858:	68fb      	ldr	r3, [r7, #12]
2000585a:	2201      	movs	r2, #1
2000585c:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
2000585e:	2300      	movs	r3, #0
}
20005860:	4618      	mov	r0, r3
20005862:	3730      	adds	r7, #48	@ 0x30
20005864:	46bd      	mov	sp, r7
20005866:	bd80      	pop	{r7, pc}

20005868 <HAL_DMAEx_List_ReplaceNode_Head>:
  *                    configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode_Head(DMA_QListTypeDef *const pQList,
                                                  DMA_NodeTypeDef *const pNewNode)
{
20005868:	b580      	push	{r7, lr}
2000586a:	b08a      	sub	sp, #40	@ 0x28
2000586c:	af00      	add	r7, sp, #0
2000586e:	6078      	str	r0, [r7, #4]
20005870:	6039      	str	r1, [r7, #0]
  uint32_t cllr_offset;
  uint32_t cllr_mask;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
20005872:	687b      	ldr	r3, [r7, #4]
20005874:	2b00      	cmp	r3, #0
20005876:	d002      	beq.n	2000587e <HAL_DMAEx_List_ReplaceNode_Head+0x16>
20005878:	683b      	ldr	r3, [r7, #0]
2000587a:	2b00      	cmp	r3, #0
2000587c:	d101      	bne.n	20005882 <HAL_DMAEx_List_ReplaceNode_Head+0x1a>
  {
    return HAL_ERROR;
2000587e:	2301      	movs	r3, #1
20005880:	e073      	b.n	2000596a <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20005882:	687b      	ldr	r3, [r7, #4]
20005884:	681b      	ldr	r3, [r3, #0]
20005886:	2b00      	cmp	r3, #0
20005888:	d104      	bne.n	20005894 <HAL_DMAEx_List_ReplaceNode_Head+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000588a:	687b      	ldr	r3, [r7, #4]
2000588c:	2202      	movs	r2, #2
2000588e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005890:	2301      	movs	r3, #1
20005892:	e06a      	b.n	2000596a <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005894:	687b      	ldr	r3, [r7, #4]
20005896:	695b      	ldr	r3, [r3, #20]
20005898:	2b01      	cmp	r3, #1
2000589a:	d104      	bne.n	200058a6 <HAL_DMAEx_List_ReplaceNode_Head+0x3e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000589c:	687b      	ldr	r3, [r7, #4]
2000589e:	2204      	movs	r2, #4
200058a0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200058a2:	2301      	movs	r3, #1
200058a4:	e061      	b.n	2000596a <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
200058a6:	687b      	ldr	r3, [r7, #4]
200058a8:	681b      	ldr	r3, [r3, #0]
200058aa:	2200      	movs	r2, #0
200058ac:	6839      	ldr	r1, [r7, #0]
200058ae:	4618      	mov	r0, r3
200058b0:	f001 fc1a 	bl	200070e8 <DMA_List_CheckNodesBaseAddresses>
200058b4:	4603      	mov	r3, r0
200058b6:	2b00      	cmp	r3, #0
200058b8:	d004      	beq.n	200058c4 <HAL_DMAEx_List_ReplaceNode_Head+0x5c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
200058ba:	687b      	ldr	r3, [r7, #4]
200058bc:	2205      	movs	r2, #5
200058be:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200058c0:	2301      	movs	r3, #1
200058c2:	e052      	b.n	2000596a <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
200058c4:	687b      	ldr	r3, [r7, #4]
200058c6:	681b      	ldr	r3, [r3, #0]
200058c8:	2200      	movs	r2, #0
200058ca:	6839      	ldr	r1, [r7, #0]
200058cc:	4618      	mov	r0, r3
200058ce:	f001 fc3b 	bl	20007148 <DMA_List_CheckNodesTypes>
200058d2:	4603      	mov	r3, r0
200058d4:	2b00      	cmp	r3, #0
200058d6:	d004      	beq.n	200058e2 <HAL_DMAEx_List_ReplaceNode_Head+0x7a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200058d8:	687b      	ldr	r3, [r7, #4]
200058da:	2204      	movs	r2, #4
200058dc:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200058de:	2301      	movs	r3, #1
200058e0:	e043      	b.n	2000596a <HAL_DMAEx_List_ReplaceNode_Head+0x102>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200058e2:	687b      	ldr	r3, [r7, #4]
200058e4:	2202      	movs	r2, #2
200058e6:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200058e8:	687b      	ldr	r3, [r7, #4]
200058ea:	2200      	movs	r2, #0
200058ec:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
200058ee:	f107 0224 	add.w	r2, r7, #36	@ 0x24
200058f2:	f107 0320 	add.w	r3, r7, #32
200058f6:	4619      	mov	r1, r3
200058f8:	6838      	ldr	r0, [r7, #0]
200058fa:	f001 fc61 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Check if first circular node queue is the first node */
  if (pQList->FirstCircularNode == pQList->Head)
200058fe:	687b      	ldr	r3, [r7, #4]
20005900:	685a      	ldr	r2, [r3, #4]
20005902:	687b      	ldr	r3, [r7, #4]
20005904:	681b      	ldr	r3, [r3, #0]
20005906:	429a      	cmp	r2, r3
20005908:	d116      	bne.n	20005938 <HAL_DMAEx_List_ReplaceNode_Head+0xd0>
  {
    /* Find last queue node */
    node_info.cllr_offset = cllr_offset;
2000590a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000590c:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
2000590e:	f107 030c 	add.w	r3, r7, #12
20005912:	461a      	mov	r2, r3
20005914:	2100      	movs	r1, #0
20005916:	6878      	ldr	r0, [r7, #4]
20005918:	f001 fc82 	bl	20007220 <DMA_List_FindNode>

    /* Clear last node link */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000591c:	683a      	ldr	r2, [r7, #0]
2000591e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005922:	4013      	ands	r3, r2
20005924:	6a39      	ldr	r1, [r7, #32]
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005926:	69ba      	ldr	r2, [r7, #24]
20005928:	4610      	mov	r0, r2
2000592a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
2000592c:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
2000592e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

    /* Set new node as first circular node */
    pQList->FirstCircularNode = pNewNode;
20005932:	687b      	ldr	r3, [r7, #4]
20005934:	683a      	ldr	r2, [r7, #0]
20005936:	605a      	str	r2, [r3, #4]
  }

  /* Replace head node */
  pNewNode->LinkRegisters[cllr_offset] = pQList->Head->LinkRegisters[cllr_offset];
20005938:	687b      	ldr	r3, [r7, #4]
2000593a:	681b      	ldr	r3, [r3, #0]
2000593c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
2000593e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20005940:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
20005944:	683b      	ldr	r3, [r7, #0]
20005946:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pQList->Head->LinkRegisters[cllr_offset] = 0U;
2000594a:	687b      	ldr	r3, [r7, #4]
2000594c:	681b      	ldr	r3, [r3, #0]
2000594e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20005950:	2100      	movs	r1, #0
20005952:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pQList->Head = pNewNode;
20005956:	687b      	ldr	r3, [r7, #4]
20005958:	683a      	ldr	r2, [r7, #0]
2000595a:	601a      	str	r2, [r3, #0]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000595c:	687b      	ldr	r3, [r7, #4]
2000595e:	2200      	movs	r2, #0
20005960:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005962:	687b      	ldr	r3, [r7, #4]
20005964:	2201      	movs	r2, #1
20005966:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20005968:	2300      	movs	r3, #0
}
2000596a:	4618      	mov	r0, r3
2000596c:	3728      	adds	r7, #40	@ 0x28
2000596e:	46bd      	mov	sp, r7
20005970:	bd80      	pop	{r7, pc}

20005972 <HAL_DMAEx_List_ReplaceNode_Tail>:
  *                    configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ReplaceNode_Tail(DMA_QListTypeDef *const pQList,
                                                  DMA_NodeTypeDef *const pNewNode)
{
20005972:	b580      	push	{r7, lr}
20005974:	b08a      	sub	sp, #40	@ 0x28
20005976:	af00      	add	r7, sp, #0
20005978:	6078      	str	r0, [r7, #4]
2000597a:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
2000597c:	687b      	ldr	r3, [r7, #4]
2000597e:	2b00      	cmp	r3, #0
20005980:	d002      	beq.n	20005988 <HAL_DMAEx_List_ReplaceNode_Tail+0x16>
20005982:	683b      	ldr	r3, [r7, #0]
20005984:	2b00      	cmp	r3, #0
20005986:	d101      	bne.n	2000598c <HAL_DMAEx_List_ReplaceNode_Tail+0x1a>
  {
    return HAL_ERROR;
20005988:	2301      	movs	r3, #1
2000598a:	e06a      	b.n	20005a62 <HAL_DMAEx_List_ReplaceNode_Tail+0xf0>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000598c:	687b      	ldr	r3, [r7, #4]
2000598e:	681b      	ldr	r3, [r3, #0]
20005990:	2b00      	cmp	r3, #0
20005992:	d104      	bne.n	2000599e <HAL_DMAEx_List_ReplaceNode_Tail+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005994:	687b      	ldr	r3, [r7, #4]
20005996:	2202      	movs	r2, #2
20005998:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000599a:	2301      	movs	r3, #1
2000599c:	e061      	b.n	20005a62 <HAL_DMAEx_List_ReplaceNode_Tail+0xf0>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
2000599e:	687b      	ldr	r3, [r7, #4]
200059a0:	695b      	ldr	r3, [r3, #20]
200059a2:	2b01      	cmp	r3, #1
200059a4:	d104      	bne.n	200059b0 <HAL_DMAEx_List_ReplaceNode_Tail+0x3e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200059a6:	687b      	ldr	r3, [r7, #4]
200059a8:	2204      	movs	r2, #4
200059aa:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200059ac:	2301      	movs	r3, #1
200059ae:	e058      	b.n	20005a62 <HAL_DMAEx_List_ReplaceNode_Tail+0xf0>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200059b0:	687b      	ldr	r3, [r7, #4]
200059b2:	2202      	movs	r2, #2
200059b4:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200059b6:	687b      	ldr	r3, [r7, #4]
200059b8:	2200      	movs	r2, #0
200059ba:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
200059bc:	f107 0220 	add.w	r2, r7, #32
200059c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200059c4:	4619      	mov	r1, r3
200059c6:	6838      	ldr	r0, [r7, #0]
200059c8:	f001 fbfa 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Find last node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
200059cc:	6a3b      	ldr	r3, [r7, #32]
200059ce:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
200059d0:	f107 030c 	add.w	r3, r7, #12
200059d4:	461a      	mov	r2, r3
200059d6:	2100      	movs	r1, #0
200059d8:	6878      	ldr	r0, [r7, #4]
200059da:	f001 fc21 	bl	20007220 <DMA_List_FindNode>

  /* Link previous node to new node */
  ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200059de:	683a      	ldr	r2, [r7, #0]
200059e0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200059e4:	4013      	ands	r3, r2
200059e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
200059e8:	693a      	ldr	r2, [r7, #16]
200059ea:	4610      	mov	r0, r2
200059ec:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
200059ee:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.previousnode_addr))->LinkRegisters[cllr_offset] =
200059f0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Clear CLLR for current node */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
200059f4:	69bb      	ldr	r3, [r7, #24]
200059f6:	4619      	mov	r1, r3
200059f8:	6a3b      	ldr	r3, [r7, #32]
200059fa:	2200      	movs	r2, #0
200059fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  /* Check if first circular node queue is the last node */
  if (pQList->FirstCircularNode == ((DMA_NodeTypeDef *)(node_info.currentnode_addr)))
20005a00:	687b      	ldr	r3, [r7, #4]
20005a02:	685b      	ldr	r3, [r3, #4]
20005a04:	69ba      	ldr	r2, [r7, #24]
20005a06:	4293      	cmp	r3, r2
20005a08:	d10d      	bne.n	20005a26 <HAL_DMAEx_List_ReplaceNode_Tail+0xb4>
  {
    /* Link first circular node to new node */
    pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
20005a0a:	683a      	ldr	r2, [r7, #0]
20005a0c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005a10:	4013      	ands	r3, r2
20005a12:	6a79      	ldr	r1, [r7, #36]	@ 0x24
20005a14:	6a3a      	ldr	r2, [r7, #32]
20005a16:	4319      	orrs	r1, r3
20005a18:	683b      	ldr	r3, [r7, #0]
20005a1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set new node as first circular node */
    pQList->FirstCircularNode = pNewNode;
20005a1e:	687b      	ldr	r3, [r7, #4]
20005a20:	683a      	ldr	r2, [r7, #0]
20005a22:	605a      	str	r2, [r3, #4]
20005a24:	e00f      	b.n	20005a46 <HAL_DMAEx_List_ReplaceNode_Tail+0xd4>
  }
  /* Check if first circular node queue is not the last node */
  else if (pQList->FirstCircularNode != NULL)
20005a26:	687b      	ldr	r3, [r7, #4]
20005a28:	685b      	ldr	r3, [r3, #4]
20005a2a:	2b00      	cmp	r3, #0
20005a2c:	d00b      	beq.n	20005a46 <HAL_DMAEx_List_ReplaceNode_Tail+0xd4>
  {
    /* Link first circular node to new node */
    pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
20005a2e:	687b      	ldr	r3, [r7, #4]
20005a30:	685b      	ldr	r3, [r3, #4]
20005a32:	461a      	mov	r2, r3
20005a34:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005a38:	4013      	ands	r3, r2
20005a3a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
20005a3c:	6a3a      	ldr	r2, [r7, #32]
20005a3e:	4319      	orrs	r1, r3
20005a40:	683b      	ldr	r3, [r7, #0]
20005a42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if queue contains one node */
  if (pQList->NodeNumber == 1U)
20005a46:	687b      	ldr	r3, [r7, #4]
20005a48:	689b      	ldr	r3, [r3, #8]
20005a4a:	2b01      	cmp	r3, #1
20005a4c:	d102      	bne.n	20005a54 <HAL_DMAEx_List_ReplaceNode_Tail+0xe2>
  {
    pQList->Head = pNewNode;
20005a4e:	687b      	ldr	r3, [r7, #4]
20005a50:	683a      	ldr	r2, [r7, #0]
20005a52:	601a      	str	r2, [r3, #0]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005a54:	687b      	ldr	r3, [r7, #4]
20005a56:	2200      	movs	r2, #0
20005a58:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20005a5a:	687b      	ldr	r3, [r7, #4]
20005a5c:	2201      	movs	r2, #1
20005a5e:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20005a60:	2300      	movs	r3, #0
}
20005a62:	4618      	mov	r0, r3
20005a64:	3728      	adds	r7, #40	@ 0x28
20005a66:	46bd      	mov	sp, r7
20005a68:	bd80      	pop	{r7, pc}

20005a6a <HAL_DMAEx_List_ResetQ>:
  * @brief  Reset the linked-list queue and unlink queue nodes.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ResetQ(DMA_QListTypeDef *const pQList)
{
20005a6a:	b580      	push	{r7, lr}
20005a6c:	b088      	sub	sp, #32
20005a6e:	af00      	add	r7, sp, #0
20005a70:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20005a72:	687b      	ldr	r3, [r7, #4]
20005a74:	2b00      	cmp	r3, #0
20005a76:	d101      	bne.n	20005a7c <HAL_DMAEx_List_ResetQ+0x12>
  {
    return HAL_ERROR;
20005a78:	2301      	movs	r3, #1
20005a7a:	e03c      	b.n	20005af6 <HAL_DMAEx_List_ResetQ+0x8c>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
20005a7c:	687b      	ldr	r3, [r7, #4]
20005a7e:	7b1b      	ldrb	r3, [r3, #12]
20005a80:	b2db      	uxtb	r3, r3
20005a82:	2b02      	cmp	r3, #2
20005a84:	d104      	bne.n	20005a90 <HAL_DMAEx_List_ResetQ+0x26>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
20005a86:	687b      	ldr	r3, [r7, #4]
20005a88:	2201      	movs	r2, #1
20005a8a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005a8c:	2301      	movs	r3, #1
20005a8e:	e032      	b.n	20005af6 <HAL_DMAEx_List_ResetQ+0x8c>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20005a90:	687b      	ldr	r3, [r7, #4]
20005a92:	695b      	ldr	r3, [r3, #20]
20005a94:	2b01      	cmp	r3, #1
20005a96:	d104      	bne.n	20005aa2 <HAL_DMAEx_List_ResetQ+0x38>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005a98:	687b      	ldr	r3, [r7, #4]
20005a9a:	2204      	movs	r2, #4
20005a9c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005a9e:	2301      	movs	r3, #1
20005aa0:	e029      	b.n	20005af6 <HAL_DMAEx_List_ResetQ+0x8c>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005aa2:	687b      	ldr	r3, [r7, #4]
20005aa4:	2202      	movs	r2, #2
20005aa6:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005aa8:	687b      	ldr	r3, [r7, #4]
20005aaa:	2200      	movs	r2, #0
20005aac:	611a      	str	r2, [r3, #16]

  /* Check the queue */
  if (pQList->Head != NULL)
20005aae:	687b      	ldr	r3, [r7, #4]
20005ab0:	681b      	ldr	r3, [r3, #0]
20005ab2:	2b00      	cmp	r3, #0
20005ab4:	d00f      	beq.n	20005ad6 <HAL_DMAEx_List_ResetQ+0x6c>
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
20005ab6:	687b      	ldr	r3, [r7, #4]
20005ab8:	681b      	ldr	r3, [r3, #0]
20005aba:	f107 021c 	add.w	r2, r7, #28
20005abe:	2100      	movs	r1, #0
20005ac0:	4618      	mov	r0, r3
20005ac2:	f001 fb7d 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

    /* Reset selected queue nodes */
    node_info.cllr_offset = cllr_offset;
20005ac6:	69fb      	ldr	r3, [r7, #28]
20005ac8:	60bb      	str	r3, [r7, #8]
    DMA_List_ResetQueueNodes(pQList, &node_info);
20005aca:	f107 0308 	add.w	r3, r7, #8
20005ace:	4619      	mov	r1, r3
20005ad0:	6878      	ldr	r0, [r7, #4]
20005ad2:	f001 fc44 	bl	2000735e <DMA_List_ResetQueueNodes>
  }

  /* Reset head node address */
  pQList->Head = NULL;
20005ad6:	687b      	ldr	r3, [r7, #4]
20005ad8:	2200      	movs	r2, #0
20005ada:	601a      	str	r2, [r3, #0]

  /* Reset node number */
  pQList->NodeNumber = 0U;
20005adc:	687b      	ldr	r3, [r7, #4]
20005ade:	2200      	movs	r2, #0
20005ae0:	609a      	str	r2, [r3, #8]

  /* Reset first circular node */
  pQList->FirstCircularNode = NULL;
20005ae2:	687b      	ldr	r3, [r7, #4]
20005ae4:	2200      	movs	r2, #0
20005ae6:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005ae8:	687b      	ldr	r3, [r7, #4]
20005aea:	2200      	movs	r2, #0
20005aec:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_RESET;
20005aee:	687b      	ldr	r3, [r7, #4]
20005af0:	2200      	movs	r2, #0
20005af2:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
20005af4:	2300      	movs	r3, #0
}
20005af6:	4618      	mov	r0, r3
20005af8:	3720      	adds	r7, #32
20005afa:	46bd      	mov	sp, r7
20005afc:	bd80      	pop	{r7, pc}

20005afe <HAL_DMAEx_List_InsertQ>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ(DMA_QListTypeDef *const pSrcQList,
                                         DMA_NodeTypeDef const *const pPrevNode,
                                         DMA_QListTypeDef *const pDestQList)
{
20005afe:	b580      	push	{r7, lr}
20005b00:	b090      	sub	sp, #64	@ 0x40
20005b02:	af00      	add	r7, sp, #0
20005b04:	60f8      	str	r0, [r7, #12]
20005b06:	60b9      	str	r1, [r7, #8]
20005b08:	607a      	str	r2, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef src_q_node_info;
  DMA_NodeInQInfoTypeDef dest_q_node_info;

  /* Check the source and destination queues and the previous node parameters */
  if ((pSrcQList == NULL) || (pDestQList == NULL))
20005b0a:	68fb      	ldr	r3, [r7, #12]
20005b0c:	2b00      	cmp	r3, #0
20005b0e:	d002      	beq.n	20005b16 <HAL_DMAEx_List_InsertQ+0x18>
20005b10:	687b      	ldr	r3, [r7, #4]
20005b12:	2b00      	cmp	r3, #0
20005b14:	d101      	bne.n	20005b1a <HAL_DMAEx_List_InsertQ+0x1c>
  {
    return HAL_ERROR;
20005b16:	2301      	movs	r3, #1
20005b18:	e12e      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the source queue */
  if (pSrcQList->Head == NULL)
20005b1a:	68fb      	ldr	r3, [r7, #12]
20005b1c:	681b      	ldr	r3, [r3, #0]
20005b1e:	2b00      	cmp	r3, #0
20005b20:	d104      	bne.n	20005b2c <HAL_DMAEx_List_InsertQ+0x2e>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005b22:	68fb      	ldr	r3, [r7, #12]
20005b24:	2202      	movs	r2, #2
20005b26:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b28:	2301      	movs	r3, #1
20005b2a:	e125      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the source queue type */
  if (pSrcQList->Type == QUEUE_TYPE_DYNAMIC)
20005b2c:	68fb      	ldr	r3, [r7, #12]
20005b2e:	695b      	ldr	r3, [r3, #20]
20005b30:	2b01      	cmp	r3, #1
20005b32:	d104      	bne.n	20005b3e <HAL_DMAEx_List_InsertQ+0x40>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005b34:	68fb      	ldr	r3, [r7, #12]
20005b36:	2204      	movs	r2, #4
20005b38:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b3a:	2301      	movs	r3, #1
20005b3c:	e11c      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the destination queue type */
  if (pDestQList->Type == QUEUE_TYPE_DYNAMIC)
20005b3e:	687b      	ldr	r3, [r7, #4]
20005b40:	695b      	ldr	r3, [r3, #20]
20005b42:	2b01      	cmp	r3, #1
20005b44:	d104      	bne.n	20005b50 <HAL_DMAEx_List_InsertQ+0x52>
  {
    /* Update the queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005b46:	687b      	ldr	r3, [r7, #4]
20005b48:	2204      	movs	r2, #4
20005b4a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b4c:	2301      	movs	r3, #1
20005b4e:	e113      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check the source queue circularity */
  if (pSrcQList->FirstCircularNode != NULL)
20005b50:	68fb      	ldr	r3, [r7, #12]
20005b52:	685b      	ldr	r3, [r3, #4]
20005b54:	2b00      	cmp	r3, #0
20005b56:	d004      	beq.n	20005b62 <HAL_DMAEx_List_InsertQ+0x64>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005b58:	68fb      	ldr	r3, [r7, #12]
20005b5a:	2204      	movs	r2, #4
20005b5c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b5e:	2301      	movs	r3, #1
20005b60:	e10a      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pSrcQList->Head, pPrevNode, pDestQList->Head) != 0U)
20005b62:	68fb      	ldr	r3, [r7, #12]
20005b64:	6818      	ldr	r0, [r3, #0]
20005b66:	687b      	ldr	r3, [r7, #4]
20005b68:	681b      	ldr	r3, [r3, #0]
20005b6a:	461a      	mov	r2, r3
20005b6c:	68b9      	ldr	r1, [r7, #8]
20005b6e:	f001 fabb 	bl	200070e8 <DMA_List_CheckNodesBaseAddresses>
20005b72:	4603      	mov	r3, r0
20005b74:	2b00      	cmp	r3, #0
20005b76:	d007      	beq.n	20005b88 <HAL_DMAEx_List_InsertQ+0x8a>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005b78:	68fb      	ldr	r3, [r7, #12]
20005b7a:	2205      	movs	r2, #5
20005b7c:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005b7e:	687b      	ldr	r3, [r7, #4]
20005b80:	2205      	movs	r2, #5
20005b82:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005b84:	2301      	movs	r3, #1
20005b86:	e0f7      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pSrcQList->Head, pPrevNode, pDestQList->Head) != 0U)
20005b88:	68fb      	ldr	r3, [r7, #12]
20005b8a:	6818      	ldr	r0, [r3, #0]
20005b8c:	687b      	ldr	r3, [r7, #4]
20005b8e:	681b      	ldr	r3, [r3, #0]
20005b90:	461a      	mov	r2, r3
20005b92:	68b9      	ldr	r1, [r7, #8]
20005b94:	f001 fad8 	bl	20007148 <DMA_List_CheckNodesTypes>
20005b98:	4603      	mov	r3, r0
20005b9a:	2b00      	cmp	r3, #0
20005b9c:	d007      	beq.n	20005bae <HAL_DMAEx_List_InsertQ+0xb0>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005b9e:	68fb      	ldr	r3, [r7, #12]
20005ba0:	2204      	movs	r2, #4
20005ba2:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005ba4:	687b      	ldr	r3, [r7, #4]
20005ba6:	2204      	movs	r2, #4
20005ba8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005baa:	2301      	movs	r3, #1
20005bac:	e0e4      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x27a>
  }

  /* Update the source queue state */
  pSrcQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005bae:	68fb      	ldr	r3, [r7, #12]
20005bb0:	2202      	movs	r2, #2
20005bb2:	731a      	strb	r2, [r3, #12]

  /* Update the source queue error code */
  pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005bb4:	68fb      	ldr	r3, [r7, #12]
20005bb6:	2200      	movs	r2, #0
20005bb8:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005bba:	687b      	ldr	r3, [r7, #4]
20005bbc:	2202      	movs	r2, #2
20005bbe:	731a      	strb	r2, [r3, #12]

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005bc0:	687b      	ldr	r3, [r7, #4]
20005bc2:	2200      	movs	r2, #0
20005bc4:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pSrcQList->Head, &cllr_mask, &cllr_offset);
20005bc6:	68fb      	ldr	r3, [r7, #12]
20005bc8:	681b      	ldr	r3, [r3, #0]
20005bca:	f107 0238 	add.w	r2, r7, #56	@ 0x38
20005bce:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
20005bd2:	4618      	mov	r0, r3
20005bd4:	f001 faf4 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Empty destination queue */
  if (pDestQList->Head == NULL)
20005bd8:	687b      	ldr	r3, [r7, #4]
20005bda:	681b      	ldr	r3, [r3, #0]
20005bdc:	2b00      	cmp	r3, #0
20005bde:	d108      	bne.n	20005bf2 <HAL_DMAEx_List_InsertQ+0xf4>
  {
    pDestQList->Head       = pSrcQList->Head;
20005be0:	68fb      	ldr	r3, [r7, #12]
20005be2:	681a      	ldr	r2, [r3, #0]
20005be4:	687b      	ldr	r3, [r7, #4]
20005be6:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber = pSrcQList->NodeNumber;
20005be8:	68fb      	ldr	r3, [r7, #12]
20005bea:	689a      	ldr	r2, [r3, #8]
20005bec:	687b      	ldr	r3, [r7, #4]
20005bee:	609a      	str	r2, [r3, #8]
20005bf0:	e0b8      	b.n	20005d64 <HAL_DMAEx_List_InsertQ+0x266>
  }
  /* Not empty destination queue */
  else
  {
    /* Previous node is empty */
    if (pPrevNode == NULL)
20005bf2:	68bb      	ldr	r3, [r7, #8]
20005bf4:	2b00      	cmp	r3, #0
20005bf6:	d141      	bne.n	20005c7c <HAL_DMAEx_List_InsertQ+0x17e>
    {
      /* Find node and get its position in selected queue */
      src_q_node_info.cllr_offset = cllr_offset;
20005bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005bfa:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005bfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005c00:	461a      	mov	r2, r3
20005c02:	2100      	movs	r1, #0
20005c04:	68f8      	ldr	r0, [r7, #12]
20005c06:	f001 fb0b 	bl	20007220 <DMA_List_FindNode>

      /* Check if first circular node queue is the first node */
      if (pDestQList->FirstCircularNode == pDestQList->Head)
20005c0a:	687b      	ldr	r3, [r7, #4]
20005c0c:	685a      	ldr	r2, [r3, #4]
20005c0e:	687b      	ldr	r3, [r7, #4]
20005c10:	681b      	ldr	r3, [r3, #0]
20005c12:	429a      	cmp	r2, r3
20005c14:	d119      	bne.n	20005c4a <HAL_DMAEx_List_InsertQ+0x14c>
      {
        /* Find node and get its position in selected queue */
        dest_q_node_info.cllr_offset = cllr_offset;
20005c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005c18:	613b      	str	r3, [r7, #16]
        (void)DMA_List_FindNode(pDestQList, NULL, &dest_q_node_info);
20005c1a:	f107 0310 	add.w	r3, r7, #16
20005c1e:	461a      	mov	r2, r3
20005c20:	2100      	movs	r1, #0
20005c22:	6878      	ldr	r0, [r7, #4]
20005c24:	f001 fafc 	bl	20007220 <DMA_List_FindNode>

        /* Link destination queue tail node to new first circular node */
        ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
          ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005c28:	68fb      	ldr	r3, [r7, #12]
20005c2a:	681b      	ldr	r3, [r3, #0]
20005c2c:	461a      	mov	r2, r3
20005c2e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005c32:	4013      	ands	r3, r2
20005c34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
        ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005c36:	69fa      	ldr	r2, [r7, #28]
20005c38:	4610      	mov	r0, r2
20005c3a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
          ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005c3c:	430b      	orrs	r3, r1
        ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005c3e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

        /* Set the head node of source queue as the first circular node */
        pDestQList->FirstCircularNode = pSrcQList->Head;
20005c42:	68fb      	ldr	r3, [r7, #12]
20005c44:	681a      	ldr	r2, [r3, #0]
20005c46:	687b      	ldr	r3, [r7, #4]
20005c48:	605a      	str	r2, [r3, #4]
      }

      /* Link the last node of source queue to the fist node of destination queue */
      ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
        ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20005c4a:	687b      	ldr	r3, [r7, #4]
20005c4c:	681b      	ldr	r3, [r3, #0]
20005c4e:	461a      	mov	r2, r3
20005c50:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005c54:	4013      	ands	r3, r2
20005c56:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
      ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005c58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20005c5a:	4610      	mov	r0, r2
20005c5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
        ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20005c5e:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005c60:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
      pDestQList->Head        = pSrcQList->Head;
20005c64:	68fb      	ldr	r3, [r7, #12]
20005c66:	681a      	ldr	r2, [r3, #0]
20005c68:	687b      	ldr	r3, [r7, #4]
20005c6a:	601a      	str	r2, [r3, #0]
      pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005c6c:	687b      	ldr	r3, [r7, #4]
20005c6e:	689a      	ldr	r2, [r3, #8]
20005c70:	68fb      	ldr	r3, [r7, #12]
20005c72:	689b      	ldr	r3, [r3, #8]
20005c74:	441a      	add	r2, r3
20005c76:	687b      	ldr	r3, [r7, #4]
20005c78:	609a      	str	r2, [r3, #8]
20005c7a:	e073      	b.n	20005d64 <HAL_DMAEx_List_InsertQ+0x266>
    }
    /* Previous node is not empty */
    else
    {
      /* Find node and get its position in selected queue */
      dest_q_node_info.cllr_offset = cllr_offset;
20005c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005c7e:	613b      	str	r3, [r7, #16]
      if (DMA_List_FindNode(pDestQList, pPrevNode, &dest_q_node_info) == 0U)
20005c80:	f107 0310 	add.w	r3, r7, #16
20005c84:	461a      	mov	r2, r3
20005c86:	68b9      	ldr	r1, [r7, #8]
20005c88:	6878      	ldr	r0, [r7, #4]
20005c8a:	f001 fac9 	bl	20007220 <DMA_List_FindNode>
20005c8e:	4603      	mov	r3, r0
20005c90:	2b00      	cmp	r3, #0
20005c92:	d162      	bne.n	20005d5a <HAL_DMAEx_List_InsertQ+0x25c>
      {
        /* Selected node is the last destination queue node */
        if (dest_q_node_info.currentnode_pos == pDestQList->NodeNumber)
20005c94:	69ba      	ldr	r2, [r7, #24]
20005c96:	687b      	ldr	r3, [r7, #4]
20005c98:	689b      	ldr	r3, [r3, #8]
20005c9a:	429a      	cmp	r2, r3
20005c9c:	d134      	bne.n	20005d08 <HAL_DMAEx_List_InsertQ+0x20a>
        {
          /* Link the first node of source queue to the last node of destination queue */
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005c9e:	68fb      	ldr	r3, [r7, #12]
20005ca0:	681b      	ldr	r3, [r3, #0]
20005ca2:	461a      	mov	r2, r3
20005ca4:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005ca8:	4013      	ands	r3, r2
20005caa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005cac:	69fa      	ldr	r2, [r7, #28]
20005cae:	4610      	mov	r0, r2
20005cb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005cb2:	430b      	orrs	r3, r1
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005cb4:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
          pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005cb8:	687b      	ldr	r3, [r7, #4]
20005cba:	689a      	ldr	r2, [r3, #8]
20005cbc:	68fb      	ldr	r3, [r7, #12]
20005cbe:	689b      	ldr	r3, [r3, #8]
20005cc0:	441a      	add	r2, r3
20005cc2:	687b      	ldr	r3, [r7, #4]
20005cc4:	609a      	str	r2, [r3, #8]

          /* Check if first circular node queue is not empty */
          if (pDestQList->FirstCircularNode != NULL)
20005cc6:	687b      	ldr	r3, [r7, #4]
20005cc8:	685b      	ldr	r3, [r3, #4]
20005cca:	2b00      	cmp	r3, #0
20005ccc:	d04a      	beq.n	20005d64 <HAL_DMAEx_List_InsertQ+0x266>
          {
            /* Find node and get its position in selected queue */
            src_q_node_info.cllr_offset = cllr_offset;
20005cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005cd0:	627b      	str	r3, [r7, #36]	@ 0x24
            (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005cd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005cd6:	461a      	mov	r2, r3
20005cd8:	2100      	movs	r1, #0
20005cda:	68f8      	ldr	r0, [r7, #12]
20005cdc:	f001 faa0 	bl	20007220 <DMA_List_FindNode>

            /* Find first circular node */
            (void)DMA_List_FindNode(pDestQList, pDestQList->FirstCircularNode, &dest_q_node_info);
20005ce0:	687b      	ldr	r3, [r7, #4]
20005ce2:	685b      	ldr	r3, [r3, #4]
20005ce4:	f107 0210 	add.w	r2, r7, #16
20005ce8:	4619      	mov	r1, r3
20005cea:	6878      	ldr	r0, [r7, #4]
20005cec:	f001 fa98 	bl	20007220 <DMA_List_FindNode>

            /* Link last source queue node to first destination queue */
            ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
              (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20005cf0:	69fa      	ldr	r2, [r7, #28]
20005cf2:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005cf6:	4013      	ands	r3, r2
20005cf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
            ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005cfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20005cfc:	4610      	mov	r0, r2
20005cfe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
              (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20005d00:	430b      	orrs	r3, r1
            ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005d02:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
20005d06:	e02d      	b.n	20005d64 <HAL_DMAEx_List_InsertQ+0x266>
        /* Selected node is not the last destination queue node */
        else
        {
          /* Link the first node of source queue to the previous node of destination queue */
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005d08:	68fb      	ldr	r3, [r7, #12]
20005d0a:	681b      	ldr	r3, [r3, #0]
20005d0c:	461a      	mov	r2, r3
20005d0e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005d12:	4013      	ands	r3, r2
20005d14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005d16:	69fa      	ldr	r2, [r7, #28]
20005d18:	4610      	mov	r0, r2
20005d1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
            ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005d1c:	430b      	orrs	r3, r1
          ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005d1e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

          /* Find node and get its position in selected queue */
          src_q_node_info.cllr_offset = cllr_offset;
20005d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005d24:	627b      	str	r3, [r7, #36]	@ 0x24
          (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005d26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20005d2a:	461a      	mov	r2, r3
20005d2c:	2100      	movs	r1, #0
20005d2e:	68f8      	ldr	r0, [r7, #12]
20005d30:	f001 fa76 	bl	20007220 <DMA_List_FindNode>

          /* Link the last node of source queue to the next node of destination queue */
          ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
            (dest_q_node_info.nextnode_addr & DMA_CLLR_LA) | cllr_mask;
20005d34:	6a3a      	ldr	r2, [r7, #32]
20005d36:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005d3a:	4013      	ands	r3, r2
20005d3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
          ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005d3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20005d40:	4610      	mov	r0, r2
20005d42:	6bba      	ldr	r2, [r7, #56]	@ 0x38
            (dest_q_node_info.nextnode_addr & DMA_CLLR_LA) | cllr_mask;
20005d44:	430b      	orrs	r3, r1
          ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005d46:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

          /* Update queues counter */
          pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005d4a:	687b      	ldr	r3, [r7, #4]
20005d4c:	689a      	ldr	r2, [r3, #8]
20005d4e:	68fb      	ldr	r3, [r7, #12]
20005d50:	689b      	ldr	r3, [r3, #8]
20005d52:	441a      	add	r2, r3
20005d54:	687b      	ldr	r3, [r7, #4]
20005d56:	609a      	str	r2, [r3, #8]
20005d58:	e004      	b.n	20005d64 <HAL_DMAEx_List_InsertQ+0x266>
        }
      }
      else
      {
        /* Update the destination queue error code */
        pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20005d5a:	687b      	ldr	r3, [r7, #4]
20005d5c:	2206      	movs	r2, #6
20005d5e:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
20005d60:	2301      	movs	r3, #1
20005d62:	e009      	b.n	20005d78 <HAL_DMAEx_List_InsertQ+0x27a>
      }
    }
  }

  /* Clean the source queue variable as it is obsolete */
  DMA_List_CleanQueue(pSrcQList);
20005d64:	68f8      	ldr	r0, [r7, #12]
20005d66:	f001 fd76 	bl	20007856 <DMA_List_CleanQueue>

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005d6a:	687b      	ldr	r3, [r7, #4]
20005d6c:	2200      	movs	r2, #0
20005d6e:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_READY;
20005d70:	687b      	ldr	r3, [r7, #4]
20005d72:	2201      	movs	r2, #1
20005d74:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(src_q_node_info);
  UNUSED(dest_q_node_info);

  return HAL_OK;
20005d76:	2300      	movs	r3, #0
}
20005d78:	4618      	mov	r0, r3
20005d7a:	3740      	adds	r7, #64	@ 0x40
20005d7c:	46bd      	mov	sp, r7
20005d7e:	bd80      	pop	{r7, pc}

20005d80 <HAL_DMAEx_List_InsertQ_Head>:
  * @param  pDestQList : Pointer to a DMA_QListTypeDef structure that contains destination queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ_Head(DMA_QListTypeDef *const pSrcQList,
                                              DMA_QListTypeDef *const pDestQList)
{
20005d80:	b580      	push	{r7, lr}
20005d82:	b08e      	sub	sp, #56	@ 0x38
20005d84:	af00      	add	r7, sp, #0
20005d86:	6078      	str	r0, [r7, #4]
20005d88:	6039      	str	r1, [r7, #0]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef src_q_node_info;
  DMA_NodeInQInfoTypeDef dest_q_node_info;

  /* Check the source and destination queues and the previous node parameters */
  if ((pSrcQList == NULL) || (pDestQList == NULL))
20005d8a:	687b      	ldr	r3, [r7, #4]
20005d8c:	2b00      	cmp	r3, #0
20005d8e:	d002      	beq.n	20005d96 <HAL_DMAEx_List_InsertQ_Head+0x16>
20005d90:	683b      	ldr	r3, [r7, #0]
20005d92:	2b00      	cmp	r3, #0
20005d94:	d101      	bne.n	20005d9a <HAL_DMAEx_List_InsertQ_Head+0x1a>
  {
    return HAL_ERROR;
20005d96:	2301      	movs	r3, #1
20005d98:	e0ad      	b.n	20005ef6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check the source queue */
  if (pSrcQList->Head == NULL)
20005d9a:	687b      	ldr	r3, [r7, #4]
20005d9c:	681b      	ldr	r3, [r3, #0]
20005d9e:	2b00      	cmp	r3, #0
20005da0:	d104      	bne.n	20005dac <HAL_DMAEx_List_InsertQ_Head+0x2c>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005da2:	687b      	ldr	r3, [r7, #4]
20005da4:	2202      	movs	r2, #2
20005da6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005da8:	2301      	movs	r3, #1
20005daa:	e0a4      	b.n	20005ef6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check the source queue type */
  if (pSrcQList->Type == QUEUE_TYPE_DYNAMIC)
20005dac:	687b      	ldr	r3, [r7, #4]
20005dae:	695b      	ldr	r3, [r3, #20]
20005db0:	2b01      	cmp	r3, #1
20005db2:	d104      	bne.n	20005dbe <HAL_DMAEx_List_InsertQ_Head+0x3e>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005db4:	687b      	ldr	r3, [r7, #4]
20005db6:	2204      	movs	r2, #4
20005db8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005dba:	2301      	movs	r3, #1
20005dbc:	e09b      	b.n	20005ef6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check the destination queue type */
  if (pDestQList->Type == QUEUE_TYPE_DYNAMIC)
20005dbe:	683b      	ldr	r3, [r7, #0]
20005dc0:	695b      	ldr	r3, [r3, #20]
20005dc2:	2b01      	cmp	r3, #1
20005dc4:	d104      	bne.n	20005dd0 <HAL_DMAEx_List_InsertQ_Head+0x50>
  {
    /* Update the queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005dc6:	683b      	ldr	r3, [r7, #0]
20005dc8:	2204      	movs	r2, #4
20005dca:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005dcc:	2301      	movs	r3, #1
20005dce:	e092      	b.n	20005ef6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20005dd0:	687b      	ldr	r3, [r7, #4]
20005dd2:	6818      	ldr	r0, [r3, #0]
20005dd4:	683b      	ldr	r3, [r7, #0]
20005dd6:	681b      	ldr	r3, [r3, #0]
20005dd8:	2200      	movs	r2, #0
20005dda:	4619      	mov	r1, r3
20005ddc:	f001 f984 	bl	200070e8 <DMA_List_CheckNodesBaseAddresses>
20005de0:	4603      	mov	r3, r0
20005de2:	2b00      	cmp	r3, #0
20005de4:	d007      	beq.n	20005df6 <HAL_DMAEx_List_InsertQ_Head+0x76>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005de6:	687b      	ldr	r3, [r7, #4]
20005de8:	2205      	movs	r2, #5
20005dea:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005dec:	683b      	ldr	r3, [r7, #0]
20005dee:	2205      	movs	r2, #5
20005df0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005df2:	2301      	movs	r3, #1
20005df4:	e07f      	b.n	20005ef6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20005df6:	687b      	ldr	r3, [r7, #4]
20005df8:	6818      	ldr	r0, [r3, #0]
20005dfa:	683b      	ldr	r3, [r7, #0]
20005dfc:	681b      	ldr	r3, [r3, #0]
20005dfe:	2200      	movs	r2, #0
20005e00:	4619      	mov	r1, r3
20005e02:	f001 f9a1 	bl	20007148 <DMA_List_CheckNodesTypes>
20005e06:	4603      	mov	r3, r0
20005e08:	2b00      	cmp	r3, #0
20005e0a:	d007      	beq.n	20005e1c <HAL_DMAEx_List_InsertQ_Head+0x9c>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005e0c:	687b      	ldr	r3, [r7, #4]
20005e0e:	2204      	movs	r2, #4
20005e10:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005e12:	683b      	ldr	r3, [r7, #0]
20005e14:	2204      	movs	r2, #4
20005e16:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005e18:	2301      	movs	r3, #1
20005e1a:	e06c      	b.n	20005ef6 <HAL_DMAEx_List_InsertQ_Head+0x176>
  }

  /* Update the source queue state */
  pSrcQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005e1c:	687b      	ldr	r3, [r7, #4]
20005e1e:	2202      	movs	r2, #2
20005e20:	731a      	strb	r2, [r3, #12]

  /* Update the source queue error code */
  pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005e22:	687b      	ldr	r3, [r7, #4]
20005e24:	2200      	movs	r2, #0
20005e26:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005e28:	683b      	ldr	r3, [r7, #0]
20005e2a:	2202      	movs	r2, #2
20005e2c:	731a      	strb	r2, [r3, #12]

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005e2e:	683b      	ldr	r3, [r7, #0]
20005e30:	2200      	movs	r2, #0
20005e32:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pSrcQList->Head, &cllr_mask, &cllr_offset);
20005e34:	687b      	ldr	r3, [r7, #4]
20005e36:	681b      	ldr	r3, [r3, #0]
20005e38:	f107 0230 	add.w	r2, r7, #48	@ 0x30
20005e3c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
20005e40:	4618      	mov	r0, r3
20005e42:	f001 f9bd 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Empty destination queue */
  if (pDestQList->Head == NULL)
20005e46:	683b      	ldr	r3, [r7, #0]
20005e48:	681b      	ldr	r3, [r3, #0]
20005e4a:	2b00      	cmp	r3, #0
20005e4c:	d108      	bne.n	20005e60 <HAL_DMAEx_List_InsertQ_Head+0xe0>
  {
    pDestQList->Head       = pSrcQList->Head;
20005e4e:	687b      	ldr	r3, [r7, #4]
20005e50:	681a      	ldr	r2, [r3, #0]
20005e52:	683b      	ldr	r3, [r7, #0]
20005e54:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber = pSrcQList->NodeNumber;
20005e56:	687b      	ldr	r3, [r7, #4]
20005e58:	689a      	ldr	r2, [r3, #8]
20005e5a:	683b      	ldr	r3, [r7, #0]
20005e5c:	609a      	str	r2, [r3, #8]
20005e5e:	e040      	b.n	20005ee2 <HAL_DMAEx_List_InsertQ_Head+0x162>
  }
  /* Not empty destination queue */
  else
  {
    /* Find node and get its position in selected queue */
    src_q_node_info.cllr_offset = cllr_offset;
20005e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20005e62:	61fb      	str	r3, [r7, #28]
    (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20005e64:	f107 031c 	add.w	r3, r7, #28
20005e68:	461a      	mov	r2, r3
20005e6a:	2100      	movs	r1, #0
20005e6c:	6878      	ldr	r0, [r7, #4]
20005e6e:	f001 f9d7 	bl	20007220 <DMA_List_FindNode>

    /* Check if first circular node queue is the first node */
    if (pDestQList->FirstCircularNode == pDestQList->Head)
20005e72:	683b      	ldr	r3, [r7, #0]
20005e74:	685a      	ldr	r2, [r3, #4]
20005e76:	683b      	ldr	r3, [r7, #0]
20005e78:	681b      	ldr	r3, [r3, #0]
20005e7a:	429a      	cmp	r2, r3
20005e7c:	d119      	bne.n	20005eb2 <HAL_DMAEx_List_InsertQ_Head+0x132>
    {
      /* Find node and get its position in selected queue */
      dest_q_node_info.cllr_offset = cllr_offset;
20005e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20005e80:	60bb      	str	r3, [r7, #8]
      (void)DMA_List_FindNode(pDestQList, NULL, &dest_q_node_info);
20005e82:	f107 0308 	add.w	r3, r7, #8
20005e86:	461a      	mov	r2, r3
20005e88:	2100      	movs	r1, #0
20005e8a:	6838      	ldr	r0, [r7, #0]
20005e8c:	f001 f9c8 	bl	20007220 <DMA_List_FindNode>

      /* Link destination queue tail node to new first circular node */
      ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
        ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005e90:	687b      	ldr	r3, [r7, #4]
20005e92:	681b      	ldr	r3, [r3, #0]
20005e94:	461a      	mov	r2, r3
20005e96:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005e9a:	4013      	ands	r3, r2
20005e9c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
      ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005e9e:	697a      	ldr	r2, [r7, #20]
20005ea0:	4610      	mov	r0, r2
20005ea2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
        ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005ea4:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)dest_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20005ea6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

      /* Set the head node of source queue as the first circular node */
      pDestQList->FirstCircularNode = pSrcQList->Head;
20005eaa:	687b      	ldr	r3, [r7, #4]
20005eac:	681a      	ldr	r2, [r3, #0]
20005eae:	683b      	ldr	r3, [r7, #0]
20005eb0:	605a      	str	r2, [r3, #4]
    }

    /* Link the last node of source queue to the fist node of destination queue */
    ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20005eb2:	683b      	ldr	r3, [r7, #0]
20005eb4:	681b      	ldr	r3, [r3, #0]
20005eb6:	461a      	mov	r2, r3
20005eb8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005ebc:	4013      	ands	r3, r2
20005ebe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
    ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005ec0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20005ec2:	4610      	mov	r0, r2
20005ec4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
      ((uint32_t)pDestQList->Head & DMA_CLLR_LA) | cllr_mask;
20005ec6:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(src_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005ec8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    pDestQList->Head        = pSrcQList->Head;
20005ecc:	687b      	ldr	r3, [r7, #4]
20005ece:	681a      	ldr	r2, [r3, #0]
20005ed0:	683b      	ldr	r3, [r7, #0]
20005ed2:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber += pSrcQList->NodeNumber;
20005ed4:	683b      	ldr	r3, [r7, #0]
20005ed6:	689a      	ldr	r2, [r3, #8]
20005ed8:	687b      	ldr	r3, [r7, #4]
20005eda:	689b      	ldr	r3, [r3, #8]
20005edc:	441a      	add	r2, r3
20005ede:	683b      	ldr	r3, [r7, #0]
20005ee0:	609a      	str	r2, [r3, #8]
  }

  /* Clean the source queue variable as it is obsolete */
  DMA_List_CleanQueue(pSrcQList);
20005ee2:	6878      	ldr	r0, [r7, #4]
20005ee4:	f001 fcb7 	bl	20007856 <DMA_List_CleanQueue>

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005ee8:	683b      	ldr	r3, [r7, #0]
20005eea:	2200      	movs	r2, #0
20005eec:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_READY;
20005eee:	683b      	ldr	r3, [r7, #0]
20005ef0:	2201      	movs	r2, #1
20005ef2:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(src_q_node_info);
  UNUSED(dest_q_node_info);

  return HAL_OK;
20005ef4:	2300      	movs	r3, #0
}
20005ef6:	4618      	mov	r0, r3
20005ef8:	3738      	adds	r7, #56	@ 0x38
20005efa:	46bd      	mov	sp, r7
20005efc:	bd80      	pop	{r7, pc}

20005efe <HAL_DMAEx_List_InsertQ_Tail>:
  * @param  pDestQList : Pointer to a DMA_QListTypeDef structure that contains destination queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertQ_Tail(DMA_QListTypeDef *const pSrcQList,
                                              DMA_QListTypeDef *const pDestQList)
{
20005efe:	b580      	push	{r7, lr}
20005f00:	b08e      	sub	sp, #56	@ 0x38
20005f02:	af00      	add	r7, sp, #0
20005f04:	6078      	str	r0, [r7, #4]
20005f06:	6039      	str	r1, [r7, #0]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef src_q_node_info;
  DMA_NodeInQInfoTypeDef dest_q_node_info;

  /* Check the source and destination queues and the previous node parameters */
  if ((pSrcQList == NULL) || (pDestQList == NULL))
20005f08:	687b      	ldr	r3, [r7, #4]
20005f0a:	2b00      	cmp	r3, #0
20005f0c:	d002      	beq.n	20005f14 <HAL_DMAEx_List_InsertQ_Tail+0x16>
20005f0e:	683b      	ldr	r3, [r7, #0]
20005f10:	2b00      	cmp	r3, #0
20005f12:	d101      	bne.n	20005f18 <HAL_DMAEx_List_InsertQ_Tail+0x1a>
  {
    return HAL_ERROR;
20005f14:	2301      	movs	r3, #1
20005f16:	e0a9      	b.n	2000606c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check the source queue */
  if (pSrcQList->Head == NULL)
20005f18:	687b      	ldr	r3, [r7, #4]
20005f1a:	681b      	ldr	r3, [r3, #0]
20005f1c:	2b00      	cmp	r3, #0
20005f1e:	d104      	bne.n	20005f2a <HAL_DMAEx_List_InsertQ_Tail+0x2c>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20005f20:	687b      	ldr	r3, [r7, #4]
20005f22:	2202      	movs	r2, #2
20005f24:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f26:	2301      	movs	r3, #1
20005f28:	e0a0      	b.n	2000606c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check the source queue type */
  if (pSrcQList->Type == QUEUE_TYPE_DYNAMIC)
20005f2a:	687b      	ldr	r3, [r7, #4]
20005f2c:	695b      	ldr	r3, [r3, #20]
20005f2e:	2b01      	cmp	r3, #1
20005f30:	d104      	bne.n	20005f3c <HAL_DMAEx_List_InsertQ_Tail+0x3e>
  {
    /* Update the queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005f32:	687b      	ldr	r3, [r7, #4]
20005f34:	2204      	movs	r2, #4
20005f36:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f38:	2301      	movs	r3, #1
20005f3a:	e097      	b.n	2000606c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check the destination queue type */
  if (pDestQList->Type == QUEUE_TYPE_DYNAMIC)
20005f3c:	683b      	ldr	r3, [r7, #0]
20005f3e:	695b      	ldr	r3, [r3, #20]
20005f40:	2b01      	cmp	r3, #1
20005f42:	d104      	bne.n	20005f4e <HAL_DMAEx_List_InsertQ_Tail+0x50>
  {
    /* Update the queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005f44:	683b      	ldr	r3, [r7, #0]
20005f46:	2204      	movs	r2, #4
20005f48:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f4a:	2301      	movs	r3, #1
20005f4c:	e08e      	b.n	2000606c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20005f4e:	687b      	ldr	r3, [r7, #4]
20005f50:	6818      	ldr	r0, [r3, #0]
20005f52:	683b      	ldr	r3, [r7, #0]
20005f54:	681b      	ldr	r3, [r3, #0]
20005f56:	2200      	movs	r2, #0
20005f58:	4619      	mov	r1, r3
20005f5a:	f001 f8c5 	bl	200070e8 <DMA_List_CheckNodesBaseAddresses>
20005f5e:	4603      	mov	r3, r0
20005f60:	2b00      	cmp	r3, #0
20005f62:	d007      	beq.n	20005f74 <HAL_DMAEx_List_InsertQ_Tail+0x76>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005f64:	687b      	ldr	r3, [r7, #4]
20005f66:	2205      	movs	r2, #5
20005f68:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
20005f6a:	683b      	ldr	r3, [r7, #0]
20005f6c:	2205      	movs	r2, #5
20005f6e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f70:	2301      	movs	r3, #1
20005f72:	e07b      	b.n	2000606c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pSrcQList->Head, pDestQList->Head, NULL) != 0U)
20005f74:	687b      	ldr	r3, [r7, #4]
20005f76:	6818      	ldr	r0, [r3, #0]
20005f78:	683b      	ldr	r3, [r7, #0]
20005f7a:	681b      	ldr	r3, [r3, #0]
20005f7c:	2200      	movs	r2, #0
20005f7e:	4619      	mov	r1, r3
20005f80:	f001 f8e2 	bl	20007148 <DMA_List_CheckNodesTypes>
20005f84:	4603      	mov	r3, r0
20005f86:	2b00      	cmp	r3, #0
20005f88:	d007      	beq.n	20005f9a <HAL_DMAEx_List_InsertQ_Tail+0x9c>
  {
    /* Update the source queue error code */
    pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005f8a:	687b      	ldr	r3, [r7, #4]
20005f8c:	2204      	movs	r2, #4
20005f8e:	611a      	str	r2, [r3, #16]

    /* Update the destination queue error code */
    pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20005f90:	683b      	ldr	r3, [r7, #0]
20005f92:	2204      	movs	r2, #4
20005f94:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20005f96:	2301      	movs	r3, #1
20005f98:	e068      	b.n	2000606c <HAL_DMAEx_List_InsertQ_Tail+0x16e>
  }

  /* Update the source queue state */
  pSrcQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005f9a:	687b      	ldr	r3, [r7, #4]
20005f9c:	2202      	movs	r2, #2
20005f9e:	731a      	strb	r2, [r3, #12]

  /* Update the source queue error code */
  pSrcQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005fa0:	687b      	ldr	r3, [r7, #4]
20005fa2:	2200      	movs	r2, #0
20005fa4:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20005fa6:	683b      	ldr	r3, [r7, #0]
20005fa8:	2202      	movs	r2, #2
20005faa:	731a      	strb	r2, [r3, #12]

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20005fac:	683b      	ldr	r3, [r7, #0]
20005fae:	2200      	movs	r2, #0
20005fb0:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pSrcQList->Head, &cllr_mask, &cllr_offset);
20005fb2:	687b      	ldr	r3, [r7, #4]
20005fb4:	681b      	ldr	r3, [r3, #0]
20005fb6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
20005fba:	f107 0134 	add.w	r1, r7, #52	@ 0x34
20005fbe:	4618      	mov	r0, r3
20005fc0:	f001 f8fe 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Empty destination queue */
  if (pDestQList->Head == NULL)
20005fc4:	683b      	ldr	r3, [r7, #0]
20005fc6:	681b      	ldr	r3, [r3, #0]
20005fc8:	2b00      	cmp	r3, #0
20005fca:	d108      	bne.n	20005fde <HAL_DMAEx_List_InsertQ_Tail+0xe0>
  {
    pDestQList->Head       = pSrcQList->Head;
20005fcc:	687b      	ldr	r3, [r7, #4]
20005fce:	681a      	ldr	r2, [r3, #0]
20005fd0:	683b      	ldr	r3, [r7, #0]
20005fd2:	601a      	str	r2, [r3, #0]
    pDestQList->NodeNumber = pSrcQList->NodeNumber;
20005fd4:	687b      	ldr	r3, [r7, #4]
20005fd6:	689a      	ldr	r2, [r3, #8]
20005fd8:	683b      	ldr	r3, [r7, #0]
20005fda:	609a      	str	r2, [r3, #8]
20005fdc:	e03c      	b.n	20006058 <HAL_DMAEx_List_InsertQ_Tail+0x15a>
  }
  /* Not empty destination queue */
  else
  {
    /* Find node and get its position in selected queue */
    dest_q_node_info.cllr_offset = cllr_offset;
20005fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20005fe0:	60bb      	str	r3, [r7, #8]
    (void)DMA_List_FindNode(pDestQList, NULL, &dest_q_node_info);
20005fe2:	f107 0308 	add.w	r3, r7, #8
20005fe6:	461a      	mov	r2, r3
20005fe8:	2100      	movs	r1, #0
20005fea:	6838      	ldr	r0, [r7, #0]
20005fec:	f001 f918 	bl	20007220 <DMA_List_FindNode>

    /* Update source queue last node CLLR to link it with destination first node */
    ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20005ff0:	687b      	ldr	r3, [r7, #4]
20005ff2:	681b      	ldr	r3, [r3, #0]
20005ff4:	461a      	mov	r2, r3
20005ff6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20005ffa:	4013      	ands	r3, r2
20005ffc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
    ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20005ffe:	697a      	ldr	r2, [r7, #20]
20006000:	4610      	mov	r0, r2
20006002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
      ((uint32_t)pSrcQList->Head & DMA_CLLR_LA) | cllr_mask;
20006004:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(dest_q_node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20006006:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    pDestQList->NodeNumber += pSrcQList->NodeNumber;
2000600a:	683b      	ldr	r3, [r7, #0]
2000600c:	689a      	ldr	r2, [r3, #8]
2000600e:	687b      	ldr	r3, [r7, #4]
20006010:	689b      	ldr	r3, [r3, #8]
20006012:	441a      	add	r2, r3
20006014:	683b      	ldr	r3, [r7, #0]
20006016:	609a      	str	r2, [r3, #8]

    /* Check if first circular node queue is not empty */
    if (pDestQList->FirstCircularNode != NULL)
20006018:	683b      	ldr	r3, [r7, #0]
2000601a:	685b      	ldr	r3, [r3, #4]
2000601c:	2b00      	cmp	r3, #0
2000601e:	d01b      	beq.n	20006058 <HAL_DMAEx_List_InsertQ_Tail+0x15a>
    {
      /* Find node and get its position in selected queue */
      src_q_node_info.cllr_offset = cllr_offset;
20006020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006022:	61fb      	str	r3, [r7, #28]
      (void)DMA_List_FindNode(pSrcQList, NULL, &src_q_node_info);
20006024:	f107 031c 	add.w	r3, r7, #28
20006028:	461a      	mov	r2, r3
2000602a:	2100      	movs	r1, #0
2000602c:	6878      	ldr	r0, [r7, #4]
2000602e:	f001 f8f7 	bl	20007220 <DMA_List_FindNode>

      /* Find first circular node */
      (void)DMA_List_FindNode(pDestQList, pDestQList->FirstCircularNode, &dest_q_node_info);
20006032:	683b      	ldr	r3, [r7, #0]
20006034:	685b      	ldr	r3, [r3, #4]
20006036:	f107 0208 	add.w	r2, r7, #8
2000603a:	4619      	mov	r1, r3
2000603c:	6838      	ldr	r0, [r7, #0]
2000603e:	f001 f8ef 	bl	20007220 <DMA_List_FindNode>

      /* Link last source queue node to first destination queue */
      ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
        (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20006042:	697a      	ldr	r2, [r7, #20]
20006044:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20006048:	4013      	ands	r3, r2
2000604a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
      ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
2000604c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
2000604e:	4610      	mov	r0, r2
20006050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
        (dest_q_node_info.currentnode_addr & DMA_CLLR_LA) | cllr_mask;
20006052:	430b      	orrs	r3, r1
      ((DMA_NodeTypeDef *)src_q_node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
20006054:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    }
  }

  /* Clean the source queue variable as it is obsolete */
  DMA_List_CleanQueue(pSrcQList);
20006058:	6878      	ldr	r0, [r7, #4]
2000605a:	f001 fbfc 	bl	20007856 <DMA_List_CleanQueue>

  /* Update the destination queue error code */
  pDestQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000605e:	683b      	ldr	r3, [r7, #0]
20006060:	2200      	movs	r2, #0
20006062:	611a      	str	r2, [r3, #16]

  /* Update the destination queue state */
  pDestQList->State = HAL_DMA_QUEUE_STATE_READY;
20006064:	683b      	ldr	r3, [r7, #0]
20006066:	2201      	movs	r2, #1
20006068:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(src_q_node_info);

  return HAL_OK;
2000606a:	2300      	movs	r3, #0
}
2000606c:	4618      	mov	r0, r3
2000606e:	3738      	adds	r7, #56	@ 0x38
20006070:	46bd      	mov	sp, r7
20006072:	bd80      	pop	{r7, pc}

20006074 <HAL_DMAEx_List_SetCircularModeConfig>:
  *                              registers configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularModeConfig(DMA_QListTypeDef *const pQList,
                                                       DMA_NodeTypeDef *const pFirstCircularNode)
{
20006074:	b580      	push	{r7, lr}
20006076:	b08a      	sub	sp, #40	@ 0x28
20006078:	af00      	add	r7, sp, #0
2000607a:	6078      	str	r0, [r7, #4]
2000607c:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the first circular node parameters */
  if ((pQList == NULL) || (pFirstCircularNode == NULL))
2000607e:	687b      	ldr	r3, [r7, #4]
20006080:	2b00      	cmp	r3, #0
20006082:	d002      	beq.n	2000608a <HAL_DMAEx_List_SetCircularModeConfig+0x16>
20006084:	683b      	ldr	r3, [r7, #0]
20006086:	2b00      	cmp	r3, #0
20006088:	d101      	bne.n	2000608e <HAL_DMAEx_List_SetCircularModeConfig+0x1a>
  {
    return HAL_ERROR;
2000608a:	2301      	movs	r3, #1
2000608c:	e05c      	b.n	20006148 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
2000608e:	687b      	ldr	r3, [r7, #4]
20006090:	681b      	ldr	r3, [r3, #0]
20006092:	2b00      	cmp	r3, #0
20006094:	d104      	bne.n	200060a0 <HAL_DMAEx_List_SetCircularModeConfig+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
20006096:	687b      	ldr	r3, [r7, #4]
20006098:	2202      	movs	r2, #2
2000609a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000609c:	2301      	movs	r3, #1
2000609e:	e053      	b.n	20006148 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
200060a0:	687b      	ldr	r3, [r7, #4]
200060a2:	685b      	ldr	r3, [r3, #4]
200060a4:	2b00      	cmp	r3, #0
200060a6:	d00b      	beq.n	200060c0 <HAL_DMAEx_List_SetCircularModeConfig+0x4c>
  {
    if (pQList->FirstCircularNode == pFirstCircularNode)
200060a8:	687b      	ldr	r3, [r7, #4]
200060aa:	685b      	ldr	r3, [r3, #4]
200060ac:	683a      	ldr	r2, [r7, #0]
200060ae:	429a      	cmp	r2, r3
200060b0:	d101      	bne.n	200060b6 <HAL_DMAEx_List_SetCircularModeConfig+0x42>
    {
      return HAL_OK;
200060b2:	2300      	movs	r3, #0
200060b4:	e048      	b.n	20006148 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200060b6:	687b      	ldr	r3, [r7, #4]
200060b8:	2204      	movs	r2, #4
200060ba:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
200060bc:	2301      	movs	r3, #1
200060be:	e043      	b.n	20006148 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200060c0:	687b      	ldr	r3, [r7, #4]
200060c2:	695b      	ldr	r3, [r3, #20]
200060c4:	2b01      	cmp	r3, #1
200060c6:	d104      	bne.n	200060d2 <HAL_DMAEx_List_SetCircularModeConfig+0x5e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
200060c8:	687b      	ldr	r3, [r7, #4]
200060ca:	2204      	movs	r2, #4
200060cc:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200060ce:	2301      	movs	r3, #1
200060d0:	e03a      	b.n	20006148 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200060d2:	687b      	ldr	r3, [r7, #4]
200060d4:	2202      	movs	r2, #2
200060d6:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200060d8:	687b      	ldr	r3, [r7, #4]
200060da:	2200      	movs	r2, #0
200060dc:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pFirstCircularNode, &cllr_mask, &cllr_offset);
200060de:	f107 0220 	add.w	r2, r7, #32
200060e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200060e6:	4619      	mov	r1, r3
200060e8:	6838      	ldr	r0, [r7, #0]
200060ea:	f001 f869 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Find the first circular node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
200060ee:	6a3b      	ldr	r3, [r7, #32]
200060f0:	60fb      	str	r3, [r7, #12]
  if (DMA_List_FindNode(pQList, pFirstCircularNode, &node_info) == 0U)
200060f2:	f107 030c 	add.w	r3, r7, #12
200060f6:	461a      	mov	r2, r3
200060f8:	6839      	ldr	r1, [r7, #0]
200060fa:	6878      	ldr	r0, [r7, #4]
200060fc:	f001 f890 	bl	20007220 <DMA_List_FindNode>
20006100:	4603      	mov	r3, r0
20006102:	2b00      	cmp	r3, #0
20006104:	d11c      	bne.n	20006140 <HAL_DMAEx_List_SetCircularModeConfig+0xcc>
  {
    /* Find the last queue node and get its position in selected queue */
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
20006106:	f107 030c 	add.w	r3, r7, #12
2000610a:	461a      	mov	r2, r3
2000610c:	2100      	movs	r1, #0
2000610e:	6878      	ldr	r0, [r7, #4]
20006110:	f001 f886 	bl	20007220 <DMA_List_FindNode>

    /* Set circular mode */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pFirstCircularNode & DMA_CLLR_LA) | cllr_mask;
20006114:	683a      	ldr	r2, [r7, #0]
20006116:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000611a:	4013      	ands	r3, r2
2000611c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
2000611e:	69ba      	ldr	r2, [r7, #24]
20006120:	4610      	mov	r0, r2
20006122:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pFirstCircularNode & DMA_CLLR_LA) | cllr_mask;
20006124:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
20006126:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

    /* Update first circular node in queue */
    pQList->FirstCircularNode = pFirstCircularNode;
2000612a:	687b      	ldr	r3, [r7, #4]
2000612c:	683a      	ldr	r2, [r7, #0]
2000612e:	605a      	str	r2, [r3, #4]

    return HAL_ERROR;
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20006130:	687b      	ldr	r3, [r7, #4]
20006132:	2200      	movs	r2, #0
20006134:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20006136:	687b      	ldr	r3, [r7, #4]
20006138:	2201      	movs	r2, #1
2000613a:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
2000613c:	2300      	movs	r3, #0
2000613e:	e003      	b.n	20006148 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
20006140:	687b      	ldr	r3, [r7, #4]
20006142:	2206      	movs	r2, #6
20006144:	611a      	str	r2, [r3, #16]
    return HAL_ERROR;
20006146:	2301      	movs	r3, #1
}
20006148:	4618      	mov	r0, r3
2000614a:	3728      	adds	r7, #40	@ 0x28
2000614c:	46bd      	mov	sp, r7
2000614e:	bd80      	pop	{r7, pc}

20006150 <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
20006150:	b580      	push	{r7, lr}
20006152:	b08a      	sub	sp, #40	@ 0x28
20006154:	af00      	add	r7, sp, #0
20006156:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20006158:	687b      	ldr	r3, [r7, #4]
2000615a:	2b00      	cmp	r3, #0
2000615c:	d101      	bne.n	20006162 <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
2000615e:	2301      	movs	r3, #1
20006160:	e052      	b.n	20006208 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20006162:	687b      	ldr	r3, [r7, #4]
20006164:	681b      	ldr	r3, [r3, #0]
20006166:	2b00      	cmp	r3, #0
20006168:	d104      	bne.n	20006174 <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000616a:	687b      	ldr	r3, [r7, #4]
2000616c:	2202      	movs	r2, #2
2000616e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006170:	2301      	movs	r3, #1
20006172:	e049      	b.n	20006208 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
20006174:	687b      	ldr	r3, [r7, #4]
20006176:	685b      	ldr	r3, [r3, #4]
20006178:	2b00      	cmp	r3, #0
2000617a:	d00c      	beq.n	20006196 <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
2000617c:	687b      	ldr	r3, [r7, #4]
2000617e:	685a      	ldr	r2, [r3, #4]
20006180:	687b      	ldr	r3, [r7, #4]
20006182:	681b      	ldr	r3, [r3, #0]
20006184:	429a      	cmp	r2, r3
20006186:	d101      	bne.n	2000618c <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
20006188:	2300      	movs	r3, #0
2000618a:	e03d      	b.n	20006208 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000618c:	687b      	ldr	r3, [r7, #4]
2000618e:	2204      	movs	r2, #4
20006190:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
20006192:	2301      	movs	r3, #1
20006194:	e038      	b.n	20006208 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20006196:	687b      	ldr	r3, [r7, #4]
20006198:	695b      	ldr	r3, [r3, #20]
2000619a:	2b01      	cmp	r3, #1
2000619c:	d104      	bne.n	200061a8 <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000619e:	687b      	ldr	r3, [r7, #4]
200061a0:	2204      	movs	r2, #4
200061a2:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200061a4:	2301      	movs	r3, #1
200061a6:	e02f      	b.n	20006208 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200061a8:	687b      	ldr	r3, [r7, #4]
200061aa:	2202      	movs	r2, #2
200061ac:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200061ae:	687b      	ldr	r3, [r7, #4]
200061b0:	2200      	movs	r2, #0
200061b2:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
200061b4:	687b      	ldr	r3, [r7, #4]
200061b6:	681b      	ldr	r3, [r3, #0]
200061b8:	f107 0220 	add.w	r2, r7, #32
200061bc:	f107 0124 	add.w	r1, r7, #36	@ 0x24
200061c0:	4618      	mov	r0, r3
200061c2:	f000 fffd 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
200061c6:	6a3b      	ldr	r3, [r7, #32]
200061c8:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
200061ca:	f107 030c 	add.w	r3, r7, #12
200061ce:	461a      	mov	r2, r3
200061d0:	2100      	movs	r1, #0
200061d2:	6878      	ldr	r0, [r7, #4]
200061d4:	f001 f824 	bl	20007220 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
200061d8:	687b      	ldr	r3, [r7, #4]
200061da:	681b      	ldr	r3, [r3, #0]
200061dc:	461a      	mov	r2, r3
200061de:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200061e2:	4013      	ands	r3, r2
200061e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200061e6:	69ba      	ldr	r2, [r7, #24]
200061e8:	4610      	mov	r0, r2
200061ea:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
200061ec:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
200061ee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
200061f2:	687b      	ldr	r3, [r7, #4]
200061f4:	681a      	ldr	r2, [r3, #0]
200061f6:	687b      	ldr	r3, [r7, #4]
200061f8:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200061fa:	687b      	ldr	r3, [r7, #4]
200061fc:	2200      	movs	r2, #0
200061fe:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20006200:	687b      	ldr	r3, [r7, #4]
20006202:	2201      	movs	r2, #1
20006204:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
20006206:	2300      	movs	r3, #0
}
20006208:	4618      	mov	r0, r3
2000620a:	3728      	adds	r7, #40	@ 0x28
2000620c:	46bd      	mov	sp, r7
2000620e:	bd80      	pop	{r7, pc}

20006210 <HAL_DMAEx_List_ClearCircularMode>:
  * @brief  Clear circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ClearCircularMode(DMA_QListTypeDef *const pQList)
{
20006210:	b580      	push	{r7, lr}
20006212:	b088      	sub	sp, #32
20006214:	af00      	add	r7, sp, #0
20006216:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
20006218:	687b      	ldr	r3, [r7, #4]
2000621a:	2b00      	cmp	r3, #0
2000621c:	d101      	bne.n	20006222 <HAL_DMAEx_List_ClearCircularMode+0x12>
  {
    return HAL_ERROR;
2000621e:	2301      	movs	r3, #1
20006220:	e03e      	b.n	200062a0 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
20006222:	687b      	ldr	r3, [r7, #4]
20006224:	681b      	ldr	r3, [r3, #0]
20006226:	2b00      	cmp	r3, #0
20006228:	d104      	bne.n	20006234 <HAL_DMAEx_List_ClearCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
2000622a:	687b      	ldr	r3, [r7, #4]
2000622c:	2202      	movs	r2, #2
2000622e:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006230:	2301      	movs	r3, #1
20006232:	e035      	b.n	200062a0 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode == NULL)
20006234:	687b      	ldr	r3, [r7, #4]
20006236:	685b      	ldr	r3, [r3, #4]
20006238:	2b00      	cmp	r3, #0
2000623a:	d101      	bne.n	20006240 <HAL_DMAEx_List_ClearCircularMode+0x30>
  {
    return HAL_OK;
2000623c:	2300      	movs	r3, #0
2000623e:	e02f      	b.n	200062a0 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
20006240:	687b      	ldr	r3, [r7, #4]
20006242:	695b      	ldr	r3, [r3, #20]
20006244:	2b01      	cmp	r3, #1
20006246:	d104      	bne.n	20006252 <HAL_DMAEx_List_ClearCircularMode+0x42>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
20006248:	687b      	ldr	r3, [r7, #4]
2000624a:	2204      	movs	r2, #4
2000624c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
2000624e:	2301      	movs	r3, #1
20006250:	e026      	b.n	200062a0 <HAL_DMAEx_List_ClearCircularMode+0x90>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20006252:	687b      	ldr	r3, [r7, #4]
20006254:	2202      	movs	r2, #2
20006256:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20006258:	687b      	ldr	r3, [r7, #4]
2000625a:	2200      	movs	r2, #0
2000625c:	611a      	str	r2, [r3, #16]

  /* Get CLLR register offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
2000625e:	687b      	ldr	r3, [r7, #4]
20006260:	681b      	ldr	r3, [r3, #0]
20006262:	f107 021c 	add.w	r2, r7, #28
20006266:	2100      	movs	r1, #0
20006268:	4618      	mov	r0, r3
2000626a:	f000 ffa9 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
2000626e:	69fb      	ldr	r3, [r7, #28]
20006270:	60bb      	str	r3, [r7, #8]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
20006272:	f107 0308 	add.w	r3, r7, #8
20006276:	461a      	mov	r2, r3
20006278:	2100      	movs	r1, #0
2000627a:	6878      	ldr	r0, [r7, #4]
2000627c:	f000 ffd0 	bl	20007220 <DMA_List_FindNode>

  /* Clear circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] = 0U;
20006280:	697b      	ldr	r3, [r7, #20]
20006282:	4619      	mov	r1, r3
20006284:	69fb      	ldr	r3, [r7, #28]
20006286:	2200      	movs	r2, #0
20006288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  /* Update linked-list circular configuration */
  pQList->FirstCircularNode = NULL;
2000628c:	687b      	ldr	r3, [r7, #4]
2000628e:	2200      	movs	r2, #0
20006290:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20006292:	687b      	ldr	r3, [r7, #4]
20006294:	2200      	movs	r2, #0
20006296:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
20006298:	687b      	ldr	r3, [r7, #4]
2000629a:	2201      	movs	r2, #1
2000629c:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
2000629e:	2300      	movs	r3, #0
}
200062a0:	4618      	mov	r0, r3
200062a2:	3720      	adds	r7, #32
200062a4:	46bd      	mov	sp, r7
200062a6:	bd80      	pop	{r7, pc}

200062a8 <HAL_DMAEx_List_ConvertQToDynamic>:
  * @brief  Convert a linked-list queue to dynamic (Optimized DMA queue execution).
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ConvertQToDynamic(DMA_QListTypeDef *const pQList)
{
200062a8:	b580      	push	{r7, lr}
200062aa:	b094      	sub	sp, #80	@ 0x50
200062ac:	af00      	add	r7, sp, #0
200062ae:	6078      	str	r0, [r7, #4]
  uint32_t currentnode_addr;
  DMA_NodeTypeDef context_node;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
200062b0:	687b      	ldr	r3, [r7, #4]
200062b2:	2b00      	cmp	r3, #0
200062b4:	d101      	bne.n	200062ba <HAL_DMAEx_List_ConvertQToDynamic+0x12>
  {
    return HAL_ERROR;
200062b6:	2301      	movs	r3, #1
200062b8:	e08d      	b.n	200063d6 <HAL_DMAEx_List_ConvertQToDynamic+0x12e>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
200062ba:	687b      	ldr	r3, [r7, #4]
200062bc:	681b      	ldr	r3, [r3, #0]
200062be:	2b00      	cmp	r3, #0
200062c0:	d104      	bne.n	200062cc <HAL_DMAEx_List_ConvertQToDynamic+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200062c2:	687b      	ldr	r3, [r7, #4]
200062c4:	2202      	movs	r2, #2
200062c6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200062c8:	2301      	movs	r3, #1
200062ca:	e084      	b.n	200063d6 <HAL_DMAEx_List_ConvertQToDynamic+0x12e>
  }

  /* Check if queue is dynamic */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
200062cc:	687b      	ldr	r3, [r7, #4]
200062ce:	695b      	ldr	r3, [r3, #20]
200062d0:	2b01      	cmp	r3, #1
200062d2:	d101      	bne.n	200062d8 <HAL_DMAEx_List_ConvertQToDynamic+0x30>
  {
    return HAL_OK;
200062d4:	2300      	movs	r3, #0
200062d6:	e07e      	b.n	200063d6 <HAL_DMAEx_List_ConvertQToDynamic+0x12e>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
200062d8:	687b      	ldr	r3, [r7, #4]
200062da:	2202      	movs	r2, #2
200062dc:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200062de:	687b      	ldr	r3, [r7, #4]
200062e0:	2200      	movs	r2, #0
200062e2:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
200062e4:	687b      	ldr	r3, [r7, #4]
200062e6:	681b      	ldr	r3, [r3, #0]
200062e8:	f107 0244 	add.w	r2, r7, #68	@ 0x44
200062ec:	2100      	movs	r1, #0
200062ee:	4618      	mov	r0, r3
200062f0:	f000 ff66 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Check queue circularity */
  if (pQList->FirstCircularNode != 0U)
200062f4:	687b      	ldr	r3, [r7, #4]
200062f6:	685b      	ldr	r3, [r3, #4]
200062f8:	2b00      	cmp	r3, #0
200062fa:	d008      	beq.n	2000630e <HAL_DMAEx_List_ConvertQToDynamic+0x66>
  {
    /* Find the last queue node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
200062fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
200062fe:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
20006300:	f107 030c 	add.w	r3, r7, #12
20006304:	461a      	mov	r2, r3
20006306:	2100      	movs	r1, #0
20006308:	6878      	ldr	r0, [r7, #4]
2000630a:	f000 ff89 	bl	20007220 <DMA_List_FindNode>
  }

  /* Set current node address */
  currentnode_addr = (uint32_t)pQList->Head;
2000630e:	687b      	ldr	r3, [r7, #4]
20006310:	681b      	ldr	r3, [r3, #0]
20006312:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Store register value */
  DMA_List_FillNode(pQList->Head, &context_node);
20006314:	687b      	ldr	r3, [r7, #4]
20006316:	681b      	ldr	r3, [r3, #0]
20006318:	f107 0220 	add.w	r2, r7, #32
2000631c:	4611      	mov	r1, r2
2000631e:	4618      	mov	r0, r3
20006320:	f001 f868 	bl	200073f4 <DMA_List_FillNode>

  /* Convert all nodes to dyncamic (Bypass head node) */
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
20006324:	2301      	movs	r3, #1
20006326:	64bb      	str	r3, [r7, #72]	@ 0x48
20006328:	e033      	b.n	20006392 <HAL_DMAEx_List_ConvertQToDynamic+0xea>
  {
    /* Update node address */
    MODIFY_REG(currentnode_addr, DMA_CLLR_LA, (context_node.LinkRegisters[cllr_offset] & DMA_CLLR_LA));
2000632a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2000632c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
20006330:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
20006334:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20006336:	0092      	lsls	r2, r2, #2
20006338:	3250      	adds	r2, #80	@ 0x50
2000633a:	443a      	add	r2, r7
2000633c:	f852 1c30 	ldr.w	r1, [r2, #-48]
20006340:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
20006344:	400a      	ands	r2, r1
20006346:	4313      	orrs	r3, r2
20006348:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Bypass the first circular node when first circular node isn't the last queue node */
    if (((uint32_t)pQList->FirstCircularNode != 0U)                         &&
2000634a:	687b      	ldr	r3, [r7, #4]
2000634c:	685b      	ldr	r3, [r3, #4]
2000634e:	2b00      	cmp	r3, #0
20006350:	d014      	beq.n	2000637c <HAL_DMAEx_List_ConvertQToDynamic+0xd4>
        ((uint32_t)pQList->FirstCircularNode != node_info.currentnode_addr) &&
20006352:	687b      	ldr	r3, [r7, #4]
20006354:	685b      	ldr	r3, [r3, #4]
20006356:	461a      	mov	r2, r3
20006358:	69bb      	ldr	r3, [r7, #24]
    if (((uint32_t)pQList->FirstCircularNode != 0U)                         &&
2000635a:	429a      	cmp	r2, r3
2000635c:	d00e      	beq.n	2000637c <HAL_DMAEx_List_ConvertQToDynamic+0xd4>
        ((uint32_t)pQList->FirstCircularNode == currentnode_addr))
2000635e:	687b      	ldr	r3, [r7, #4]
20006360:	685b      	ldr	r3, [r3, #4]
20006362:	461a      	mov	r2, r3
        ((uint32_t)pQList->FirstCircularNode != node_info.currentnode_addr) &&
20006364:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20006366:	4293      	cmp	r3, r2
20006368:	d108      	bne.n	2000637c <HAL_DMAEx_List_ConvertQToDynamic+0xd4>
    {
      /* Copy first circular node to context node */
      DMA_List_FillNode(pQList->FirstCircularNode, &context_node);
2000636a:	687b      	ldr	r3, [r7, #4]
2000636c:	685b      	ldr	r3, [r3, #4]
2000636e:	f107 0220 	add.w	r2, r7, #32
20006372:	4611      	mov	r1, r2
20006374:	4618      	mov	r0, r3
20006376:	f001 f83d 	bl	200073f4 <DMA_List_FillNode>
2000637a:	e007      	b.n	2000638c <HAL_DMAEx_List_ConvertQToDynamic+0xe4>
    }
    else
    {
      /* Convert current node to dynamic */
      DMA_List_ConvertNodeToDynamic((uint32_t)&context_node, currentnode_addr, (cllr_offset + 1U));
2000637c:	f107 0020 	add.w	r0, r7, #32
20006380:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20006382:	3301      	adds	r3, #1
20006384:	461a      	mov	r2, r3
20006386:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
20006388:	f001 f854 	bl	20007434 <DMA_List_ConvertNodeToDynamic>
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
2000638c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000638e:	3301      	adds	r3, #1
20006390:	64bb      	str	r3, [r7, #72]	@ 0x48
20006392:	687b      	ldr	r3, [r7, #4]
20006394:	689b      	ldr	r3, [r3, #8]
20006396:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20006398:	429a      	cmp	r2, r3
2000639a:	d3c6      	bcc.n	2000632a <HAL_DMAEx_List_ConvertQToDynamic+0x82>
    }
  }

  /* Check if first circular node is the last node queue */
  if (((uint32_t)pQList->FirstCircularNode != 0U) &&
2000639c:	687b      	ldr	r3, [r7, #4]
2000639e:	685b      	ldr	r3, [r3, #4]
200063a0:	2b00      	cmp	r3, #0
200063a2:	d00a      	beq.n	200063ba <HAL_DMAEx_List_ConvertQToDynamic+0x112>
      ((uint32_t)pQList->FirstCircularNode != node_info.currentnode_addr))
200063a4:	687b      	ldr	r3, [r7, #4]
200063a6:	685b      	ldr	r3, [r3, #4]
200063a8:	461a      	mov	r2, r3
200063aa:	69bb      	ldr	r3, [r7, #24]
  if (((uint32_t)pQList->FirstCircularNode != 0U) &&
200063ac:	429a      	cmp	r2, r3
200063ae:	d004      	beq.n	200063ba <HAL_DMAEx_List_ConvertQToDynamic+0x112>
  {
    /* Update all queue nodes CLLR */
    DMA_List_UpdateDynamicQueueNodesCLLR(pQList, LASTNODE_ISNOT_CIRCULAR);
200063b0:	2100      	movs	r1, #0
200063b2:	6878      	ldr	r0, [r7, #4]
200063b4:	f001 f975 	bl	200076a2 <DMA_List_UpdateDynamicQueueNodesCLLR>
200063b8:	e003      	b.n	200063c2 <HAL_DMAEx_List_ConvertQToDynamic+0x11a>
  }
  else
  {
    /* Update all queue nodes CLLR */
    DMA_List_UpdateDynamicQueueNodesCLLR(pQList, LASTNODE_IS_CIRCULAR);
200063ba:	2101      	movs	r1, #1
200063bc:	6878      	ldr	r0, [r7, #4]
200063be:	f001 f970 	bl	200076a2 <DMA_List_UpdateDynamicQueueNodesCLLR>
  }

  /* Set queue type */
  pQList->Type = QUEUE_TYPE_DYNAMIC;
200063c2:	687b      	ldr	r3, [r7, #4]
200063c4:	2201      	movs	r2, #1
200063c6:	615a      	str	r2, [r3, #20]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
200063c8:	687b      	ldr	r3, [r7, #4]
200063ca:	2200      	movs	r2, #0
200063cc:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200063ce:	687b      	ldr	r3, [r7, #4]
200063d0:	2201      	movs	r2, #1
200063d2:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
200063d4:	2300      	movs	r3, #0
}
200063d6:	4618      	mov	r0, r3
200063d8:	3750      	adds	r7, #80	@ 0x50
200063da:	46bd      	mov	sp, r7
200063dc:	bd80      	pop	{r7, pc}

200063de <HAL_DMAEx_List_ConvertQToStatic>:
  * @brief  Convert a linked-list queue to static (Not optimized DMA queue execution).
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_ConvertQToStatic(DMA_QListTypeDef *const pQList)
{
200063de:	b580      	push	{r7, lr}
200063e0:	b08e      	sub	sp, #56	@ 0x38
200063e2:	af00      	add	r7, sp, #0
200063e4:	6078      	str	r0, [r7, #4]
  uint32_t cllr_offset;
  uint32_t currentnode_addr;
  DMA_NodeTypeDef context_node;

  /* Check the queue parameter */
  if (pQList == NULL)
200063e6:	687b      	ldr	r3, [r7, #4]
200063e8:	2b00      	cmp	r3, #0
200063ea:	d101      	bne.n	200063f0 <HAL_DMAEx_List_ConvertQToStatic+0x12>
  {
    return HAL_ERROR;
200063ec:	2301      	movs	r3, #1
200063ee:	e05b      	b.n	200064a8 <HAL_DMAEx_List_ConvertQToStatic+0xca>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
200063f0:	687b      	ldr	r3, [r7, #4]
200063f2:	681b      	ldr	r3, [r3, #0]
200063f4:	2b00      	cmp	r3, #0
200063f6:	d104      	bne.n	20006402 <HAL_DMAEx_List_ConvertQToStatic+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
200063f8:	687b      	ldr	r3, [r7, #4]
200063fa:	2202      	movs	r2, #2
200063fc:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
200063fe:	2301      	movs	r3, #1
20006400:	e052      	b.n	200064a8 <HAL_DMAEx_List_ConvertQToStatic+0xca>
  }

  /* Check if queue is static */
  if (pQList->Type == QUEUE_TYPE_STATIC)
20006402:	687b      	ldr	r3, [r7, #4]
20006404:	695b      	ldr	r3, [r3, #20]
20006406:	2b00      	cmp	r3, #0
20006408:	d101      	bne.n	2000640e <HAL_DMAEx_List_ConvertQToStatic+0x30>
  {
    return HAL_OK;
2000640a:	2300      	movs	r3, #0
2000640c:	e04c      	b.n	200064a8 <HAL_DMAEx_List_ConvertQToStatic+0xca>
  }

  /* Set current node address */
  currentnode_addr = (uint32_t)pQList->Head;
2000640e:	687b      	ldr	r3, [r7, #4]
20006410:	681b      	ldr	r3, [r3, #0]
20006412:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
20006414:	687b      	ldr	r3, [r7, #4]
20006416:	2202      	movs	r2, #2
20006418:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000641a:	687b      	ldr	r3, [r7, #4]
2000641c:	2200      	movs	r2, #0
2000641e:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, NULL, &cllr_offset);
20006420:	687b      	ldr	r3, [r7, #4]
20006422:	681b      	ldr	r3, [r3, #0]
20006424:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
20006428:	2100      	movs	r1, #0
2000642a:	4618      	mov	r0, r3
2000642c:	f000 fec8 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /* Set all CLLR queue nodes to their default positions */
  DMA_List_UpdateStaticQueueNodesCLLR(pQList, UPDATE_CLLR_POSITION);
20006430:	2100      	movs	r1, #0
20006432:	6878      	ldr	r0, [r7, #4]
20006434:	f001 f9b0 	bl	20007798 <DMA_List_UpdateStaticQueueNodesCLLR>

  /* Convert all nodes to static (Bypass head node) */
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
20006438:	2301      	movs	r3, #1
2000643a:	633b      	str	r3, [r7, #48]	@ 0x30
2000643c:	e021      	b.n	20006482 <HAL_DMAEx_List_ConvertQToStatic+0xa4>
  {
    /* Update context node register values */
    DMA_List_FillNode((DMA_NodeTypeDef *)currentnode_addr, &context_node);
2000643e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20006440:	f107 0208 	add.w	r2, r7, #8
20006444:	4611      	mov	r1, r2
20006446:	4618      	mov	r0, r3
20006448:	f000 ffd4 	bl	200073f4 <DMA_List_FillNode>

    /* Update node address */
    MODIFY_REG(currentnode_addr, DMA_CLLR_LA, (context_node.LinkRegisters[cllr_offset] & DMA_CLLR_LA));
2000644c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
2000644e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
20006452:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
20006456:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20006458:	0092      	lsls	r2, r2, #2
2000645a:	3238      	adds	r2, #56	@ 0x38
2000645c:	443a      	add	r2, r7
2000645e:	f852 1c30 	ldr.w	r1, [r2, #-48]
20006462:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
20006466:	400a      	ands	r2, r1
20006468:	4313      	orrs	r3, r2
2000646a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Convert current node to static */
    DMA_List_ConvertNodeToStatic((uint32_t)&context_node, currentnode_addr, (cllr_offset + 1U));
2000646c:	f107 0008 	add.w	r0, r7, #8
20006470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20006472:	3301      	adds	r3, #1
20006474:	461a      	mov	r2, r3
20006476:	6b79      	ldr	r1, [r7, #52]	@ 0x34
20006478:	f001 f866 	bl	20007548 <DMA_List_ConvertNodeToStatic>
  for (uint32_t node_count = 1U; node_count < pQList->NodeNumber; node_count++)
2000647c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000647e:	3301      	adds	r3, #1
20006480:	633b      	str	r3, [r7, #48]	@ 0x30
20006482:	687b      	ldr	r3, [r7, #4]
20006484:	689b      	ldr	r3, [r3, #8]
20006486:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20006488:	429a      	cmp	r2, r3
2000648a:	d3d8      	bcc.n	2000643e <HAL_DMAEx_List_ConvertQToStatic+0x60>
  }

  /* Set all CLLR queue nodes to their default values */
  DMA_List_UpdateStaticQueueNodesCLLR(pQList, UPDATE_CLLR_VALUE);
2000648c:	2101      	movs	r1, #1
2000648e:	6878      	ldr	r0, [r7, #4]
20006490:	f001 f982 	bl	20007798 <DMA_List_UpdateStaticQueueNodesCLLR>

  /* Set queue type */
  pQList->Type = QUEUE_TYPE_STATIC;
20006494:	687b      	ldr	r3, [r7, #4]
20006496:	2200      	movs	r2, #0
20006498:	615a      	str	r2, [r3, #20]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
2000649a:	687b      	ldr	r3, [r7, #4]
2000649c:	2200      	movs	r2, #0
2000649e:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
200064a0:	687b      	ldr	r3, [r7, #4]
200064a2:	2201      	movs	r2, #1
200064a4:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
200064a6:	2300      	movs	r3, #0
}
200064a8:	4618      	mov	r0, r3
200064aa:	3738      	adds	r7, #56	@ 0x38
200064ac:	46bd      	mov	sp, r7
200064ae:	bd80      	pop	{r7, pc}

200064b0 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
200064b0:	b480      	push	{r7}
200064b2:	b085      	sub	sp, #20
200064b4:	af00      	add	r7, sp, #0
200064b6:	6078      	str	r0, [r7, #4]
200064b8:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
200064ba:	687b      	ldr	r3, [r7, #4]
200064bc:	2b00      	cmp	r3, #0
200064be:	d002      	beq.n	200064c6 <HAL_DMAEx_List_LinkQ+0x16>
200064c0:	683b      	ldr	r3, [r7, #0]
200064c2:	2b00      	cmp	r3, #0
200064c4:	d101      	bne.n	200064ca <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
200064c6:	2301      	movs	r3, #1
200064c8:	e072      	b.n	200065b0 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Get DMA state */
  state = hdma->State;
200064ca:	687b      	ldr	r3, [r7, #4]
200064cc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200064d0:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
200064d2:	687b      	ldr	r3, [r7, #4]
200064d4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200064d8:	b2db      	uxtb	r3, r3
200064da:	2b02      	cmp	r3, #2
200064dc:	d002      	beq.n	200064e4 <HAL_DMAEx_List_LinkQ+0x34>
200064de:	7bfb      	ldrb	r3, [r7, #15]
200064e0:	2b05      	cmp	r3, #5
200064e2:	d108      	bne.n	200064f6 <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
200064e4:	687b      	ldr	r3, [r7, #4]
200064e6:	2240      	movs	r2, #64	@ 0x40
200064e8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
200064ea:	687b      	ldr	r3, [r7, #4]
200064ec:	2200      	movs	r2, #0
200064ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
200064f2:	2301      	movs	r3, #1
200064f4:	e05c      	b.n	200065b0 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
200064f6:	683b      	ldr	r3, [r7, #0]
200064f8:	7b1b      	ldrb	r3, [r3, #12]
200064fa:	b2db      	uxtb	r3, r3
200064fc:	2b02      	cmp	r3, #2
200064fe:	d104      	bne.n	2000650a <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
20006500:	683b      	ldr	r3, [r7, #0]
20006502:	2201      	movs	r2, #1
20006504:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006506:	2301      	movs	r3, #1
20006508:	e052      	b.n	200065b0 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
2000650a:	687b      	ldr	r3, [r7, #4]
2000650c:	681b      	ldr	r3, [r3, #0]
2000650e:	4a2b      	ldr	r2, [pc, #172]	@ (200065bc <HAL_DMAEx_List_LinkQ+0x10c>)
20006510:	4293      	cmp	r3, r2
20006512:	d022      	beq.n	2000655a <HAL_DMAEx_List_LinkQ+0xaa>
20006514:	687b      	ldr	r3, [r7, #4]
20006516:	681b      	ldr	r3, [r3, #0]
20006518:	4a29      	ldr	r2, [pc, #164]	@ (200065c0 <HAL_DMAEx_List_LinkQ+0x110>)
2000651a:	4293      	cmp	r3, r2
2000651c:	d01d      	beq.n	2000655a <HAL_DMAEx_List_LinkQ+0xaa>
2000651e:	687b      	ldr	r3, [r7, #4]
20006520:	681b      	ldr	r3, [r3, #0]
20006522:	4a28      	ldr	r2, [pc, #160]	@ (200065c4 <HAL_DMAEx_List_LinkQ+0x114>)
20006524:	4293      	cmp	r3, r2
20006526:	d018      	beq.n	2000655a <HAL_DMAEx_List_LinkQ+0xaa>
20006528:	687b      	ldr	r3, [r7, #4]
2000652a:	681b      	ldr	r3, [r3, #0]
2000652c:	4a26      	ldr	r2, [pc, #152]	@ (200065c8 <HAL_DMAEx_List_LinkQ+0x118>)
2000652e:	4293      	cmp	r3, r2
20006530:	d013      	beq.n	2000655a <HAL_DMAEx_List_LinkQ+0xaa>
20006532:	687b      	ldr	r3, [r7, #4]
20006534:	681b      	ldr	r3, [r3, #0]
20006536:	4a25      	ldr	r2, [pc, #148]	@ (200065cc <HAL_DMAEx_List_LinkQ+0x11c>)
20006538:	4293      	cmp	r3, r2
2000653a:	d00e      	beq.n	2000655a <HAL_DMAEx_List_LinkQ+0xaa>
2000653c:	687b      	ldr	r3, [r7, #4]
2000653e:	681b      	ldr	r3, [r3, #0]
20006540:	4a23      	ldr	r2, [pc, #140]	@ (200065d0 <HAL_DMAEx_List_LinkQ+0x120>)
20006542:	4293      	cmp	r3, r2
20006544:	d009      	beq.n	2000655a <HAL_DMAEx_List_LinkQ+0xaa>
20006546:	687b      	ldr	r3, [r7, #4]
20006548:	681b      	ldr	r3, [r3, #0]
2000654a:	4a22      	ldr	r2, [pc, #136]	@ (200065d4 <HAL_DMAEx_List_LinkQ+0x124>)
2000654c:	4293      	cmp	r3, r2
2000654e:	d004      	beq.n	2000655a <HAL_DMAEx_List_LinkQ+0xaa>
20006550:	687b      	ldr	r3, [r7, #4]
20006552:	681b      	ldr	r3, [r3, #0]
20006554:	4a20      	ldr	r2, [pc, #128]	@ (200065d8 <HAL_DMAEx_List_LinkQ+0x128>)
20006556:	4293      	cmp	r3, r2
20006558:	d101      	bne.n	2000655e <HAL_DMAEx_List_LinkQ+0xae>
2000655a:	2301      	movs	r3, #1
2000655c:	e000      	b.n	20006560 <HAL_DMAEx_List_LinkQ+0xb0>
2000655e:	2300      	movs	r3, #0
20006560:	2b00      	cmp	r3, #0
20006562:	d10b      	bne.n	2000657c <HAL_DMAEx_List_LinkQ+0xcc>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
20006564:	683b      	ldr	r3, [r7, #0]
20006566:	681b      	ldr	r3, [r3, #0]
20006568:	6a1b      	ldr	r3, [r3, #32]
2000656a:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
2000656e:	2b00      	cmp	r3, #0
20006570:	d004      	beq.n	2000657c <HAL_DMAEx_List_LinkQ+0xcc>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
20006572:	683b      	ldr	r3, [r7, #0]
20006574:	2203      	movs	r2, #3
20006576:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
20006578:	2301      	movs	r3, #1
2000657a:	e019      	b.n	200065b0 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
2000657c:	687b      	ldr	r3, [r7, #4]
2000657e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006580:	2b81      	cmp	r3, #129	@ 0x81
20006582:	d108      	bne.n	20006596 <HAL_DMAEx_List_LinkQ+0xe6>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
20006584:	683b      	ldr	r3, [r7, #0]
20006586:	685b      	ldr	r3, [r3, #4]
20006588:	2b00      	cmp	r3, #0
2000658a:	d10d      	bne.n	200065a8 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000658c:	683b      	ldr	r3, [r7, #0]
2000658e:	2204      	movs	r2, #4
20006590:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
20006592:	2301      	movs	r3, #1
20006594:	e00c      	b.n	200065b0 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
20006596:	683b      	ldr	r3, [r7, #0]
20006598:	685b      	ldr	r3, [r3, #4]
2000659a:	2b00      	cmp	r3, #0
2000659c:	d004      	beq.n	200065a8 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
2000659e:	683b      	ldr	r3, [r7, #0]
200065a0:	2204      	movs	r2, #4
200065a2:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
200065a4:	2301      	movs	r3, #1
200065a6:	e003      	b.n	200065b0 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
200065a8:	687b      	ldr	r3, [r7, #4]
200065aa:	683a      	ldr	r2, [r7, #0]
200065ac:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
200065ae:	2300      	movs	r3, #0
}
200065b0:	4618      	mov	r0, r3
200065b2:	3714      	adds	r7, #20
200065b4:	46bd      	mov	sp, r7
200065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
200065ba:	4770      	bx	lr
200065bc:	40020650 	.word	0x40020650
200065c0:	50020650 	.word	0x50020650
200065c4:	400206d0 	.word	0x400206d0
200065c8:	500206d0 	.word	0x500206d0
200065cc:	40020750 	.word	0x40020750
200065d0:	50020750 	.word	0x50020750
200065d4:	400207d0 	.word	0x400207d0
200065d8:	500207d0 	.word	0x500207d0

200065dc <HAL_DMAEx_List_UnLinkQ>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_UnLinkQ(DMA_HandleTypeDef *const hdma)
{
200065dc:	b480      	push	{r7}
200065de:	b085      	sub	sp, #20
200065e0:	af00      	add	r7, sp, #0
200065e2:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel parameter */
  if (hdma == NULL)
200065e4:	687b      	ldr	r3, [r7, #4]
200065e6:	2b00      	cmp	r3, #0
200065e8:	d101      	bne.n	200065ee <HAL_DMAEx_List_UnLinkQ+0x12>
  {
    return HAL_ERROR;
200065ea:	2301      	movs	r3, #1
200065ec:	e019      	b.n	20006622 <HAL_DMAEx_List_UnLinkQ+0x46>
  }

  /* Get DMA state */
  state = hdma->State;
200065ee:	687b      	ldr	r3, [r7, #4]
200065f0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200065f4:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
200065f6:	687b      	ldr	r3, [r7, #4]
200065f8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200065fc:	b2db      	uxtb	r3, r3
200065fe:	2b02      	cmp	r3, #2
20006600:	d002      	beq.n	20006608 <HAL_DMAEx_List_UnLinkQ+0x2c>
20006602:	7bfb      	ldrb	r3, [r7, #15]
20006604:	2b05      	cmp	r3, #5
20006606:	d108      	bne.n	2000661a <HAL_DMAEx_List_UnLinkQ+0x3e>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20006608:	687b      	ldr	r3, [r7, #4]
2000660a:	2240      	movs	r2, #64	@ 0x40
2000660c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
2000660e:	687b      	ldr	r3, [r7, #4]
20006610:	2200      	movs	r2, #0
20006612:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20006616:	2301      	movs	r3, #1
20006618:	e003      	b.n	20006622 <HAL_DMAEx_List_UnLinkQ+0x46>
  }

  /* Clear queue information from DMA channel handle */
  hdma->LinkedListQueue = NULL;
2000661a:	687b      	ldr	r3, [r7, #4]
2000661c:	2200      	movs	r2, #0
2000661e:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
20006620:	2300      	movs	r3, #0
}
20006622:	4618      	mov	r0, r3
20006624:	3714      	adds	r7, #20
20006626:	46bd      	mov	sp, r7
20006628:	f85d 7b04 	ldr.w	r7, [sp], #4
2000662c:	4770      	bx	lr

2000662e <HAL_DMAEx_ConfigDataHandling>:
  *                               configuration.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigDataHandling(DMA_HandleTypeDef *const hdma,
                                               DMA_DataHandlingConfTypeDef const *const pConfigDataHandling)
{
2000662e:	b480      	push	{r7}
20006630:	b083      	sub	sp, #12
20006632:	af00      	add	r7, sp, #0
20006634:	6078      	str	r0, [r7, #4]
20006636:	6039      	str	r1, [r7, #0]
  /* Check the DMA peripheral handle and data handling parameters */
  if ((hdma == NULL) || (pConfigDataHandling == NULL))
20006638:	687b      	ldr	r3, [r7, #4]
2000663a:	2b00      	cmp	r3, #0
2000663c:	d002      	beq.n	20006644 <HAL_DMAEx_ConfigDataHandling+0x16>
2000663e:	683b      	ldr	r3, [r7, #0]
20006640:	2b00      	cmp	r3, #0
20006642:	d101      	bne.n	20006648 <HAL_DMAEx_ConfigDataHandling+0x1a>
  {
    return HAL_ERROR;
20006644:	2301      	movs	r3, #1
20006646:	e01f      	b.n	20006688 <HAL_DMAEx_ConfigDataHandling+0x5a>
  /* Check the parameters */
  assert_param(IS_DMA_DATA_ALIGNMENT(pConfigDataHandling->DataAlignment));
  assert_param(IS_DMA_DATA_EXCHANGE(pConfigDataHandling->DataExchange));

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
20006648:	687b      	ldr	r3, [r7, #4]
2000664a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
2000664e:	b2db      	uxtb	r3, r3
20006650:	2b01      	cmp	r3, #1
20006652:	d111      	bne.n	20006678 <HAL_DMAEx_ConfigDataHandling+0x4a>
  {
    MODIFY_REG(hdma->Instance->CTR1, (DMA_CTR1_DHX | DMA_CTR1_DBX | DMA_CTR1_SBX | DMA_CTR1_PAM),
20006654:	687b      	ldr	r3, [r7, #4]
20006656:	681b      	ldr	r3, [r3, #0]
20006658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000665a:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
2000665e:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
20006662:	683a      	ldr	r2, [r7, #0]
20006664:	6851      	ldr	r1, [r2, #4]
20006666:	683a      	ldr	r2, [r7, #0]
20006668:	6812      	ldr	r2, [r2, #0]
2000666a:	4311      	orrs	r1, r2
2000666c:	687a      	ldr	r2, [r7, #4]
2000666e:	6812      	ldr	r2, [r2, #0]
20006670:	430b      	orrs	r3, r1
20006672:	6413      	str	r3, [r2, #64]	@ 0x40
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
20006674:	2300      	movs	r3, #0
20006676:	e007      	b.n	20006688 <HAL_DMAEx_ConfigDataHandling+0x5a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
20006678:	687b      	ldr	r3, [r7, #4]
2000667a:	2240      	movs	r2, #64	@ 0x40
2000667c:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
2000667e:	687b      	ldr	r3, [r7, #4]
20006680:	2200      	movs	r2, #0
20006682:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20006686:	2301      	movs	r3, #1
}
20006688:	4618      	mov	r0, r3
2000668a:	370c      	adds	r7, #12
2000668c:	46bd      	mov	sp, r7
2000668e:	f85d 7b04 	ldr.w	r7, [sp], #4
20006692:	4770      	bx	lr

20006694 <HAL_DMAEx_ConfigTrigger>:
  * @param  pConfigTrigger : Pointer to a DMA_TriggerConfTypeDef structure that contains the trigger configuration.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigTrigger(DMA_HandleTypeDef *const hdma,
                                          DMA_TriggerConfTypeDef const *const pConfigTrigger)
{
20006694:	b480      	push	{r7}
20006696:	b083      	sub	sp, #12
20006698:	af00      	add	r7, sp, #0
2000669a:	6078      	str	r0, [r7, #4]
2000669c:	6039      	str	r1, [r7, #0]
  /* Check the DMA peripheral handle and trigger parameters */
  if ((hdma == NULL) || (pConfigTrigger == NULL))
2000669e:	687b      	ldr	r3, [r7, #4]
200066a0:	2b00      	cmp	r3, #0
200066a2:	d002      	beq.n	200066aa <HAL_DMAEx_ConfigTrigger+0x16>
200066a4:	683b      	ldr	r3, [r7, #0]
200066a6:	2b00      	cmp	r3, #0
200066a8:	d101      	bne.n	200066ae <HAL_DMAEx_ConfigTrigger+0x1a>
  {
    return HAL_ERROR;
200066aa:	2301      	movs	r3, #1
200066ac:	e023      	b.n	200066f6 <HAL_DMAEx_ConfigTrigger+0x62>
  assert_param(IS_DMA_TRIGGER_POLARITY(pConfigTrigger->TriggerPolarity));
  assert_param(IS_DMA_TRIGGER_MODE(pConfigTrigger->TriggerMode));
  assert_param(IS_DMA_TRIGGER_SELECTION(pConfigTrigger->TriggerSelection));

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
200066ae:	687b      	ldr	r3, [r7, #4]
200066b0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200066b4:	b2db      	uxtb	r3, r3
200066b6:	2b01      	cmp	r3, #1
200066b8:	d115      	bne.n	200066e6 <HAL_DMAEx_ConfigTrigger+0x52>
  {
    MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM),
200066ba:	687b      	ldr	r3, [r7, #4]
200066bc:	681b      	ldr	r3, [r3, #0]
200066be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
200066c0:	f023 734f 	bic.w	r3, r3, #54263808	@ 0x33c0000
200066c4:	f423 3370 	bic.w	r3, r3, #245760	@ 0x3c000
200066c8:	683a      	ldr	r2, [r7, #0]
200066ca:	6851      	ldr	r1, [r2, #4]
200066cc:	683a      	ldr	r2, [r7, #0]
200066ce:	6812      	ldr	r2, [r2, #0]
200066d0:	4311      	orrs	r1, r2
200066d2:	683a      	ldr	r2, [r7, #0]
200066d4:	6892      	ldr	r2, [r2, #8]
200066d6:	0412      	lsls	r2, r2, #16
200066d8:	4311      	orrs	r1, r2
200066da:	687a      	ldr	r2, [r7, #4]
200066dc:	6812      	ldr	r2, [r2, #0]
200066de:	430b      	orrs	r3, r1
200066e0:	6453      	str	r3, [r2, #68]	@ 0x44
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
200066e2:	2300      	movs	r3, #0
200066e4:	e007      	b.n	200066f6 <HAL_DMAEx_ConfigTrigger+0x62>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
200066e6:	687b      	ldr	r3, [r7, #4]
200066e8:	2240      	movs	r2, #64	@ 0x40
200066ea:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
200066ec:	687b      	ldr	r3, [r7, #4]
200066ee:	2200      	movs	r2, #0
200066f0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
200066f4:	2301      	movs	r3, #1
}
200066f6:	4618      	mov	r0, r3
200066f8:	370c      	adds	r7, #12
200066fa:	46bd      	mov	sp, r7
200066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
20006700:	4770      	bx	lr

20006702 <HAL_DMAEx_ConfigRepeatBlock>:
  *                              configuration.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigRepeatBlock(DMA_HandleTypeDef *const hdma,
                                              DMA_RepeatBlockConfTypeDef const *const pConfigRepeatBlock)
{
20006702:	b480      	push	{r7}
20006704:	b085      	sub	sp, #20
20006706:	af00      	add	r7, sp, #0
20006708:	6078      	str	r0, [r7, #4]
2000670a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DMA peripheral handle and repeated block parameters */
  if ((hdma == NULL) || (pConfigRepeatBlock == NULL))
2000670c:	687b      	ldr	r3, [r7, #4]
2000670e:	2b00      	cmp	r3, #0
20006710:	d002      	beq.n	20006718 <HAL_DMAEx_ConfigRepeatBlock+0x16>
20006712:	683b      	ldr	r3, [r7, #0]
20006714:	2b00      	cmp	r3, #0
20006716:	d101      	bne.n	2000671c <HAL_DMAEx_ConfigRepeatBlock+0x1a>
  {
    return HAL_ERROR;
20006718:	2301      	movs	r3, #1
2000671a:	e074      	b.n	20006806 <HAL_DMAEx_ConfigRepeatBlock+0x104>
  assert_param(IS_DMA_BURST_ADDR_OFFSET(pConfigRepeatBlock->DestAddrOffset));
  assert_param(IS_DMA_BLOCK_ADDR_OFFSET(pConfigRepeatBlock->BlkSrcAddrOffset));
  assert_param(IS_DMA_BLOCK_ADDR_OFFSET(pConfigRepeatBlock->BlkDestAddrOffset));

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
2000671c:	687b      	ldr	r3, [r7, #4]
2000671e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006722:	b2db      	uxtb	r3, r3
20006724:	2b01      	cmp	r3, #1
20006726:	d166      	bne.n	200067f6 <HAL_DMAEx_ConfigRepeatBlock+0xf4>
  {
    /* Store repeat block count */
    tmpreg1 = ((pConfigRepeatBlock->RepeatCount - 1U) << DMA_CBR1_BRC_Pos);
20006728:	683b      	ldr	r3, [r7, #0]
2000672a:	681b      	ldr	r3, [r3, #0]
2000672c:	3b01      	subs	r3, #1
2000672e:	041b      	lsls	r3, r3, #16
20006730:	60fb      	str	r3, [r7, #12]

    /* Check the sign of single/burst destination address offset value */
    if (pConfigRepeatBlock->DestAddrOffset < 0)
20006732:	683b      	ldr	r3, [r7, #0]
20006734:	689b      	ldr	r3, [r3, #8]
20006736:	2b00      	cmp	r3, #0
20006738:	da0b      	bge.n	20006752 <HAL_DMAEx_ConfigRepeatBlock+0x50>
    {
      /* Store single/burst destination address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_DDEC;
2000673a:	68fb      	ldr	r3, [r7, #12]
2000673c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20006740:	60fb      	str	r3, [r7, #12]
      tmpreg2 = (uint32_t)(- pConfigRepeatBlock->DestAddrOffset);
20006742:	683b      	ldr	r3, [r7, #0]
20006744:	689b      	ldr	r3, [r3, #8]
20006746:	425b      	negs	r3, r3
20006748:	60bb      	str	r3, [r7, #8]
      tmpreg2 = tmpreg2 << DMA_CTR3_DAO_Pos;
2000674a:	68bb      	ldr	r3, [r7, #8]
2000674c:	041b      	lsls	r3, r3, #16
2000674e:	60bb      	str	r3, [r7, #8]
20006750:	e003      	b.n	2000675a <HAL_DMAEx_ConfigRepeatBlock+0x58>
    }
    else
    {
      /* Store single/burst destination address offset configuration (unsigned case) */
      tmpreg2 = ((uint32_t)pConfigRepeatBlock->DestAddrOffset << DMA_CTR3_DAO_Pos);
20006752:	683b      	ldr	r3, [r7, #0]
20006754:	689b      	ldr	r3, [r3, #8]
20006756:	041b      	lsls	r3, r3, #16
20006758:	60bb      	str	r3, [r7, #8]
    }

    /* Check the sign of single/burst source address offset value */
    if (pConfigRepeatBlock->SrcAddrOffset < 0)
2000675a:	683b      	ldr	r3, [r7, #0]
2000675c:	685b      	ldr	r3, [r3, #4]
2000675e:	2b00      	cmp	r3, #0
20006760:	da0b      	bge.n	2000677a <HAL_DMAEx_ConfigRepeatBlock+0x78>
    {
      /* Store single/burst source address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_SDEC;
20006762:	68fb      	ldr	r3, [r7, #12]
20006764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20006768:	60fb      	str	r3, [r7, #12]
      tmpreg2 |= (uint32_t)(- pConfigRepeatBlock->SrcAddrOffset);
2000676a:	683b      	ldr	r3, [r7, #0]
2000676c:	685b      	ldr	r3, [r3, #4]
2000676e:	425b      	negs	r3, r3
20006770:	461a      	mov	r2, r3
20006772:	68bb      	ldr	r3, [r7, #8]
20006774:	4313      	orrs	r3, r2
20006776:	60bb      	str	r3, [r7, #8]
20006778:	e005      	b.n	20006786 <HAL_DMAEx_ConfigRepeatBlock+0x84>
    }
    else
    {
      /* Store single/burst source address offset configuration (unsigned case) */
      tmpreg2 |= (uint32_t)pConfigRepeatBlock->SrcAddrOffset;
2000677a:	683b      	ldr	r3, [r7, #0]
2000677c:	685b      	ldr	r3, [r3, #4]
2000677e:	461a      	mov	r2, r3
20006780:	68bb      	ldr	r3, [r7, #8]
20006782:	4313      	orrs	r3, r2
20006784:	60bb      	str	r3, [r7, #8]
    }

    /* Write DMA Channel Transfer Register 3 (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, tmpreg2);
20006786:	687b      	ldr	r3, [r7, #4]
20006788:	681b      	ldr	r3, [r3, #0]
2000678a:	68ba      	ldr	r2, [r7, #8]
2000678c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check the sign of block destination address offset value */
    if (pConfigRepeatBlock->BlkDestAddrOffset < 0)
2000678e:	683b      	ldr	r3, [r7, #0]
20006790:	691b      	ldr	r3, [r3, #16]
20006792:	2b00      	cmp	r3, #0
20006794:	da0b      	bge.n	200067ae <HAL_DMAEx_ConfigRepeatBlock+0xac>
    {
      /* Store block destination address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_BRDDEC;
20006796:	68fb      	ldr	r3, [r7, #12]
20006798:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
2000679c:	60fb      	str	r3, [r7, #12]
      tmpreg2 = (uint32_t)(- pConfigRepeatBlock->BlkDestAddrOffset);
2000679e:	683b      	ldr	r3, [r7, #0]
200067a0:	691b      	ldr	r3, [r3, #16]
200067a2:	425b      	negs	r3, r3
200067a4:	60bb      	str	r3, [r7, #8]
      tmpreg2 = tmpreg2 << DMA_CBR2_BRDAO_Pos;
200067a6:	68bb      	ldr	r3, [r7, #8]
200067a8:	041b      	lsls	r3, r3, #16
200067aa:	60bb      	str	r3, [r7, #8]
200067ac:	e003      	b.n	200067b6 <HAL_DMAEx_ConfigRepeatBlock+0xb4>
    }
    else
    {
      /* Store block destination address offset configuration (unsigned case) */
      tmpreg2 = ((uint32_t)pConfigRepeatBlock->BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos);
200067ae:	683b      	ldr	r3, [r7, #0]
200067b0:	691b      	ldr	r3, [r3, #16]
200067b2:	041b      	lsls	r3, r3, #16
200067b4:	60bb      	str	r3, [r7, #8]
    }

    /* Check the sign of block source address offset value */
    if (pConfigRepeatBlock->BlkSrcAddrOffset < 0)
200067b6:	683b      	ldr	r3, [r7, #0]
200067b8:	68db      	ldr	r3, [r3, #12]
200067ba:	2b00      	cmp	r3, #0
200067bc:	da0b      	bge.n	200067d6 <HAL_DMAEx_ConfigRepeatBlock+0xd4>
    {
      /* Store block source address offset configuration (signed case) */
      tmpreg1 |= DMA_CBR1_BRSDEC;
200067be:	68fb      	ldr	r3, [r7, #12]
200067c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
200067c4:	60fb      	str	r3, [r7, #12]
      tmpreg2 |= (uint32_t)(- pConfigRepeatBlock->BlkSrcAddrOffset);
200067c6:	683b      	ldr	r3, [r7, #0]
200067c8:	68db      	ldr	r3, [r3, #12]
200067ca:	425b      	negs	r3, r3
200067cc:	461a      	mov	r2, r3
200067ce:	68bb      	ldr	r3, [r7, #8]
200067d0:	4313      	orrs	r3, r2
200067d2:	60bb      	str	r3, [r7, #8]
200067d4:	e005      	b.n	200067e2 <HAL_DMAEx_ConfigRepeatBlock+0xe0>
    }
    else
    {
      /* Store block source address offset configuration (unsigned case) */
      tmpreg2 |= (uint32_t)pConfigRepeatBlock->BlkSrcAddrOffset;
200067d6:	683b      	ldr	r3, [r7, #0]
200067d8:	68db      	ldr	r3, [r3, #12]
200067da:	461a      	mov	r2, r3
200067dc:	68bb      	ldr	r3, [r7, #8]
200067de:	4313      	orrs	r3, r2
200067e0:	60bb      	str	r3, [r7, #8]
    }

    /* Write DMA Channel block register 2 (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, tmpreg2);
200067e2:	687b      	ldr	r3, [r7, #4]
200067e4:	681b      	ldr	r3, [r3, #0]
200067e6:	68ba      	ldr	r2, [r7, #8]
200067e8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Write DMA Channel block register 1 (CBR1) */
    WRITE_REG(hdma->Instance->CBR1, tmpreg1);
200067ea:	687b      	ldr	r3, [r7, #4]
200067ec:	681b      	ldr	r3, [r3, #0]
200067ee:	68fa      	ldr	r2, [r7, #12]
200067f0:	649a      	str	r2, [r3, #72]	@ 0x48
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
200067f2:	2300      	movs	r3, #0
200067f4:	e007      	b.n	20006806 <HAL_DMAEx_ConfigRepeatBlock+0x104>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
200067f6:	687b      	ldr	r3, [r7, #4]
200067f8:	2240      	movs	r2, #64	@ 0x40
200067fa:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
200067fc:	687b      	ldr	r3, [r7, #4]
200067fe:	2200      	movs	r2, #0
20006800:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
20006804:	2301      	movs	r3, #1
}
20006806:	4618      	mov	r0, r3
20006808:	3714      	adds	r7, #20
2000680a:	46bd      	mov	sp, r7
2000680c:	f85d 7b04 	ldr.w	r7, [sp], #4
20006810:	4770      	bx	lr

20006812 <HAL_DMAEx_Suspend>:
  *         a channel is suspended while a data transfer is ongoing, the current data will be transferred and the
  *         channel will be effectively suspended only after the transfer of this single/burst data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_Suspend(DMA_HandleTypeDef *const hdma)
{
20006812:	b580      	push	{r7, lr}
20006814:	b084      	sub	sp, #16
20006816:	af00      	add	r7, sp, #0
20006818:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
2000681a:	f7fc f869 	bl	200028f0 <HAL_GetTick>
2000681e:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
20006820:	687b      	ldr	r3, [r7, #4]
20006822:	2b00      	cmp	r3, #0
20006824:	d101      	bne.n	2000682a <HAL_DMAEx_Suspend+0x18>
  {
    return HAL_ERROR;
20006826:	2301      	movs	r3, #1
20006828:	e03a      	b.n	200068a0 <HAL_DMAEx_Suspend+0x8e>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
2000682a:	687b      	ldr	r3, [r7, #4]
2000682c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006830:	b2db      	uxtb	r3, r3
20006832:	2b02      	cmp	r3, #2
20006834:	d008      	beq.n	20006848 <HAL_DMAEx_Suspend+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20006836:	687b      	ldr	r3, [r7, #4]
20006838:	2220      	movs	r2, #32
2000683a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
2000683c:	687b      	ldr	r3, [r7, #4]
2000683e:	2200      	movs	r2, #0
20006840:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20006844:	2301      	movs	r3, #1
20006846:	e02b      	b.n	200068a0 <HAL_DMAEx_Suspend+0x8e>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
20006848:	687b      	ldr	r3, [r7, #4]
2000684a:	681b      	ldr	r3, [r3, #0]
2000684c:	695a      	ldr	r2, [r3, #20]
2000684e:	687b      	ldr	r3, [r7, #4]
20006850:	681b      	ldr	r3, [r3, #0]
20006852:	f042 0204 	orr.w	r2, r2, #4
20006856:	615a      	str	r2, [r3, #20]

    /* Check if the DMA channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20006858:	e016      	b.n	20006888 <HAL_DMAEx_Suspend+0x76>
    {
      /* Check for the timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
2000685a:	f7fc f849 	bl	200028f0 <HAL_GetTick>
2000685e:	4602      	mov	r2, r0
20006860:	68fb      	ldr	r3, [r7, #12]
20006862:	1ad3      	subs	r3, r2, r3
20006864:	2b05      	cmp	r3, #5
20006866:	d90f      	bls.n	20006888 <HAL_DMAEx_Suspend+0x76>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
20006868:	687b      	ldr	r3, [r7, #4]
2000686a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000686c:	f043 0210 	orr.w	r2, r3, #16
20006870:	687b      	ldr	r3, [r7, #4]
20006872:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
20006874:	687b      	ldr	r3, [r7, #4]
20006876:	2203      	movs	r2, #3
20006878:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
2000687c:	687b      	ldr	r3, [r7, #4]
2000687e:	2200      	movs	r2, #0
20006880:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
20006884:	2301      	movs	r3, #1
20006886:	e00b      	b.n	200068a0 <HAL_DMAEx_Suspend+0x8e>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20006888:	687b      	ldr	r3, [r7, #4]
2000688a:	681b      	ldr	r3, [r3, #0]
2000688c:	691b      	ldr	r3, [r3, #16]
2000688e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20006892:	2b00      	cmp	r3, #0
20006894:	d0e1      	beq.n	2000685a <HAL_DMAEx_Suspend+0x48>
      }
    }

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
20006896:	687b      	ldr	r3, [r7, #4]
20006898:	2205      	movs	r2, #5
2000689a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  return HAL_OK;
2000689e:	2300      	movs	r3, #0
}
200068a0:	4618      	mov	r0, r3
200068a2:	3710      	adds	r7, #16
200068a4:	46bd      	mov	sp, r7
200068a6:	bd80      	pop	{r7, pc}

200068a8 <HAL_DMAEx_Suspend_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_Suspend_IT(DMA_HandleTypeDef *const hdma)
{
200068a8:	b480      	push	{r7}
200068aa:	b083      	sub	sp, #12
200068ac:	af00      	add	r7, sp, #0
200068ae:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
200068b0:	687b      	ldr	r3, [r7, #4]
200068b2:	2b00      	cmp	r3, #0
200068b4:	d101      	bne.n	200068ba <HAL_DMAEx_Suspend_IT+0x12>
  {
    return HAL_ERROR;
200068b6:	2301      	movs	r3, #1
200068b8:	e019      	b.n	200068ee <HAL_DMAEx_Suspend_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
200068ba:	687b      	ldr	r3, [r7, #4]
200068bc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
200068c0:	b2db      	uxtb	r3, r3
200068c2:	2b02      	cmp	r3, #2
200068c4:	d008      	beq.n	200068d8 <HAL_DMAEx_Suspend_IT+0x30>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
200068c6:	687b      	ldr	r3, [r7, #4]
200068c8:	2220      	movs	r2, #32
200068ca:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
200068cc:	687b      	ldr	r3, [r7, #4]
200068ce:	2200      	movs	r2, #0
200068d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
200068d4:	2301      	movs	r3, #1
200068d6:	e00a      	b.n	200068ee <HAL_DMAEx_Suspend_IT+0x46>
  }
  else
  {
    /* Suspend the DMA channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
200068d8:	687b      	ldr	r3, [r7, #4]
200068da:	681b      	ldr	r3, [r3, #0]
200068dc:	695b      	ldr	r3, [r3, #20]
200068de:	687a      	ldr	r2, [r7, #4]
200068e0:	6812      	ldr	r2, [r2, #0]
200068e2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
200068e6:	f043 0304 	orr.w	r3, r3, #4
200068ea:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
200068ec:	2300      	movs	r3, #0
}
200068ee:	4618      	mov	r0, r3
200068f0:	370c      	adds	r7, #12
200068f2:	46bd      	mov	sp, r7
200068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
200068f8:	4770      	bx	lr

200068fa <HAL_DMAEx_Resume>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_Resume(DMA_HandleTypeDef *const hdma)
{
200068fa:	b480      	push	{r7}
200068fc:	b083      	sub	sp, #12
200068fe:	af00      	add	r7, sp, #0
20006900:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20006902:	687b      	ldr	r3, [r7, #4]
20006904:	2b00      	cmp	r3, #0
20006906:	d101      	bne.n	2000690c <HAL_DMAEx_Resume+0x12>
  {
    return HAL_ERROR;
20006908:	2301      	movs	r3, #1
2000690a:	e023      	b.n	20006954 <HAL_DMAEx_Resume+0x5a>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_SUSPEND)
2000690c:	687b      	ldr	r3, [r7, #4]
2000690e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20006912:	b2db      	uxtb	r3, r3
20006914:	2b05      	cmp	r3, #5
20006916:	d008      	beq.n	2000692a <HAL_DMAEx_Resume+0x30>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20006918:	687b      	ldr	r3, [r7, #4]
2000691a:	2220      	movs	r2, #32
2000691c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
2000691e:	687b      	ldr	r3, [r7, #4]
20006920:	2200      	movs	r2, #0
20006922:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20006926:	2301      	movs	r3, #1
20006928:	e014      	b.n	20006954 <HAL_DMAEx_Resume+0x5a>
  }
  else
  {
    /* Resume the DMA channel */
    hdma->Instance->CCR &= (~DMA_CCR_SUSP);
2000692a:	687b      	ldr	r3, [r7, #4]
2000692c:	681b      	ldr	r3, [r3, #0]
2000692e:	695a      	ldr	r2, [r3, #20]
20006930:	687b      	ldr	r3, [r7, #4]
20006932:	681b      	ldr	r3, [r3, #0]
20006934:	f022 0204 	bic.w	r2, r2, #4
20006938:	615a      	str	r2, [r3, #20]

    /* Clear the suspend flag */
    hdma->Instance->CFCR |= DMA_CFCR_SUSPF;
2000693a:	687b      	ldr	r3, [r7, #4]
2000693c:	681b      	ldr	r3, [r3, #0]
2000693e:	68da      	ldr	r2, [r3, #12]
20006940:	687b      	ldr	r3, [r7, #4]
20006942:	681b      	ldr	r3, [r3, #0]
20006944:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
20006948:	60da      	str	r2, [r3, #12]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
2000694a:	687b      	ldr	r3, [r7, #4]
2000694c:	2202      	movs	r2, #2
2000694e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  return HAL_OK;
20006952:	2300      	movs	r3, #0
}
20006954:	4618      	mov	r0, r3
20006956:	370c      	adds	r7, #12
20006958:	46bd      	mov	sp, r7
2000695a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000695e:	4770      	bx	lr

20006960 <HAL_DMAEx_GetFifoLevel>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval Returns the number of available beats in FIFO.
  */
uint32_t HAL_DMAEx_GetFifoLevel(DMA_HandleTypeDef const *const hdma)
{
20006960:	b480      	push	{r7}
20006962:	b083      	sub	sp, #12
20006964:	af00      	add	r7, sp, #0
20006966:	6078      	str	r0, [r7, #4]
  return ((hdma->Instance->CSR & DMA_CSR_FIFOL) >> DMA_CSR_FIFOL_Pos);
20006968:	687b      	ldr	r3, [r7, #4]
2000696a:	681b      	ldr	r3, [r3, #0]
2000696c:	691b      	ldr	r3, [r3, #16]
2000696e:	0c1b      	lsrs	r3, r3, #16
20006970:	b2db      	uxtb	r3, r3
}
20006972:	4618      	mov	r0, r3
20006974:	370c      	adds	r7, #12
20006976:	46bd      	mov	sp, r7
20006978:	f85d 7b04 	ldr.w	r7, [sp], #4
2000697c:	4770      	bx	lr
	...

20006980 <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
20006980:	b480      	push	{r7}
20006982:	b085      	sub	sp, #20
20006984:	af00      	add	r7, sp, #0
20006986:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
20006988:	687b      	ldr	r3, [r7, #4]
2000698a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
2000698c:	687b      	ldr	r3, [r7, #4]
2000698e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20006990:	4313      	orrs	r3, r2
20006992:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
20006994:	687b      	ldr	r3, [r7, #4]
20006996:	681b      	ldr	r3, [r3, #0]
20006998:	4a85      	ldr	r2, [pc, #532]	@ (20006bb0 <DMA_List_Init+0x230>)
2000699a:	4293      	cmp	r3, r2
2000699c:	f000 80a0 	beq.w	20006ae0 <DMA_List_Init+0x160>
200069a0:	687b      	ldr	r3, [r7, #4]
200069a2:	681b      	ldr	r3, [r3, #0]
200069a4:	4a83      	ldr	r2, [pc, #524]	@ (20006bb4 <DMA_List_Init+0x234>)
200069a6:	4293      	cmp	r3, r2
200069a8:	f000 809a 	beq.w	20006ae0 <DMA_List_Init+0x160>
200069ac:	687b      	ldr	r3, [r7, #4]
200069ae:	681b      	ldr	r3, [r3, #0]
200069b0:	4a81      	ldr	r2, [pc, #516]	@ (20006bb8 <DMA_List_Init+0x238>)
200069b2:	4293      	cmp	r3, r2
200069b4:	f000 8094 	beq.w	20006ae0 <DMA_List_Init+0x160>
200069b8:	687b      	ldr	r3, [r7, #4]
200069ba:	681b      	ldr	r3, [r3, #0]
200069bc:	4a7f      	ldr	r2, [pc, #508]	@ (20006bbc <DMA_List_Init+0x23c>)
200069be:	4293      	cmp	r3, r2
200069c0:	f000 808e 	beq.w	20006ae0 <DMA_List_Init+0x160>
200069c4:	687b      	ldr	r3, [r7, #4]
200069c6:	681b      	ldr	r3, [r3, #0]
200069c8:	4a7d      	ldr	r2, [pc, #500]	@ (20006bc0 <DMA_List_Init+0x240>)
200069ca:	4293      	cmp	r3, r2
200069cc:	f000 8088 	beq.w	20006ae0 <DMA_List_Init+0x160>
200069d0:	687b      	ldr	r3, [r7, #4]
200069d2:	681b      	ldr	r3, [r3, #0]
200069d4:	4a7b      	ldr	r2, [pc, #492]	@ (20006bc4 <DMA_List_Init+0x244>)
200069d6:	4293      	cmp	r3, r2
200069d8:	f000 8082 	beq.w	20006ae0 <DMA_List_Init+0x160>
200069dc:	687b      	ldr	r3, [r7, #4]
200069de:	681b      	ldr	r3, [r3, #0]
200069e0:	4a79      	ldr	r2, [pc, #484]	@ (20006bc8 <DMA_List_Init+0x248>)
200069e2:	4293      	cmp	r3, r2
200069e4:	d07c      	beq.n	20006ae0 <DMA_List_Init+0x160>
200069e6:	687b      	ldr	r3, [r7, #4]
200069e8:	681b      	ldr	r3, [r3, #0]
200069ea:	4a78      	ldr	r2, [pc, #480]	@ (20006bcc <DMA_List_Init+0x24c>)
200069ec:	4293      	cmp	r3, r2
200069ee:	d077      	beq.n	20006ae0 <DMA_List_Init+0x160>
200069f0:	687b      	ldr	r3, [r7, #4]
200069f2:	681b      	ldr	r3, [r3, #0]
200069f4:	4a76      	ldr	r2, [pc, #472]	@ (20006bd0 <DMA_List_Init+0x250>)
200069f6:	4293      	cmp	r3, r2
200069f8:	d072      	beq.n	20006ae0 <DMA_List_Init+0x160>
200069fa:	687b      	ldr	r3, [r7, #4]
200069fc:	681b      	ldr	r3, [r3, #0]
200069fe:	4a75      	ldr	r2, [pc, #468]	@ (20006bd4 <DMA_List_Init+0x254>)
20006a00:	4293      	cmp	r3, r2
20006a02:	d06d      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a04:	687b      	ldr	r3, [r7, #4]
20006a06:	681b      	ldr	r3, [r3, #0]
20006a08:	4a73      	ldr	r2, [pc, #460]	@ (20006bd8 <DMA_List_Init+0x258>)
20006a0a:	4293      	cmp	r3, r2
20006a0c:	d068      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a0e:	687b      	ldr	r3, [r7, #4]
20006a10:	681b      	ldr	r3, [r3, #0]
20006a12:	4a72      	ldr	r2, [pc, #456]	@ (20006bdc <DMA_List_Init+0x25c>)
20006a14:	4293      	cmp	r3, r2
20006a16:	d063      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a18:	687b      	ldr	r3, [r7, #4]
20006a1a:	681b      	ldr	r3, [r3, #0]
20006a1c:	4a70      	ldr	r2, [pc, #448]	@ (20006be0 <DMA_List_Init+0x260>)
20006a1e:	4293      	cmp	r3, r2
20006a20:	d05e      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a22:	687b      	ldr	r3, [r7, #4]
20006a24:	681b      	ldr	r3, [r3, #0]
20006a26:	4a6f      	ldr	r2, [pc, #444]	@ (20006be4 <DMA_List_Init+0x264>)
20006a28:	4293      	cmp	r3, r2
20006a2a:	d059      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a2c:	687b      	ldr	r3, [r7, #4]
20006a2e:	681b      	ldr	r3, [r3, #0]
20006a30:	4a6d      	ldr	r2, [pc, #436]	@ (20006be8 <DMA_List_Init+0x268>)
20006a32:	4293      	cmp	r3, r2
20006a34:	d054      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a36:	687b      	ldr	r3, [r7, #4]
20006a38:	681b      	ldr	r3, [r3, #0]
20006a3a:	4a6c      	ldr	r2, [pc, #432]	@ (20006bec <DMA_List_Init+0x26c>)
20006a3c:	4293      	cmp	r3, r2
20006a3e:	d04f      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a40:	687b      	ldr	r3, [r7, #4]
20006a42:	681b      	ldr	r3, [r3, #0]
20006a44:	4a6a      	ldr	r2, [pc, #424]	@ (20006bf0 <DMA_List_Init+0x270>)
20006a46:	4293      	cmp	r3, r2
20006a48:	d04a      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a4a:	687b      	ldr	r3, [r7, #4]
20006a4c:	681b      	ldr	r3, [r3, #0]
20006a4e:	4a69      	ldr	r2, [pc, #420]	@ (20006bf4 <DMA_List_Init+0x274>)
20006a50:	4293      	cmp	r3, r2
20006a52:	d045      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a54:	687b      	ldr	r3, [r7, #4]
20006a56:	681b      	ldr	r3, [r3, #0]
20006a58:	4a67      	ldr	r2, [pc, #412]	@ (20006bf8 <DMA_List_Init+0x278>)
20006a5a:	4293      	cmp	r3, r2
20006a5c:	d040      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a5e:	687b      	ldr	r3, [r7, #4]
20006a60:	681b      	ldr	r3, [r3, #0]
20006a62:	4a66      	ldr	r2, [pc, #408]	@ (20006bfc <DMA_List_Init+0x27c>)
20006a64:	4293      	cmp	r3, r2
20006a66:	d03b      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a68:	687b      	ldr	r3, [r7, #4]
20006a6a:	681b      	ldr	r3, [r3, #0]
20006a6c:	4a64      	ldr	r2, [pc, #400]	@ (20006c00 <DMA_List_Init+0x280>)
20006a6e:	4293      	cmp	r3, r2
20006a70:	d036      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a72:	687b      	ldr	r3, [r7, #4]
20006a74:	681b      	ldr	r3, [r3, #0]
20006a76:	4a63      	ldr	r2, [pc, #396]	@ (20006c04 <DMA_List_Init+0x284>)
20006a78:	4293      	cmp	r3, r2
20006a7a:	d031      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a7c:	687b      	ldr	r3, [r7, #4]
20006a7e:	681b      	ldr	r3, [r3, #0]
20006a80:	4a61      	ldr	r2, [pc, #388]	@ (20006c08 <DMA_List_Init+0x288>)
20006a82:	4293      	cmp	r3, r2
20006a84:	d02c      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a86:	687b      	ldr	r3, [r7, #4]
20006a88:	681b      	ldr	r3, [r3, #0]
20006a8a:	4a60      	ldr	r2, [pc, #384]	@ (20006c0c <DMA_List_Init+0x28c>)
20006a8c:	4293      	cmp	r3, r2
20006a8e:	d027      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a90:	687b      	ldr	r3, [r7, #4]
20006a92:	681b      	ldr	r3, [r3, #0]
20006a94:	4a5e      	ldr	r2, [pc, #376]	@ (20006c10 <DMA_List_Init+0x290>)
20006a96:	4293      	cmp	r3, r2
20006a98:	d022      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006a9a:	687b      	ldr	r3, [r7, #4]
20006a9c:	681b      	ldr	r3, [r3, #0]
20006a9e:	4a5d      	ldr	r2, [pc, #372]	@ (20006c14 <DMA_List_Init+0x294>)
20006aa0:	4293      	cmp	r3, r2
20006aa2:	d01d      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006aa4:	687b      	ldr	r3, [r7, #4]
20006aa6:	681b      	ldr	r3, [r3, #0]
20006aa8:	4a5b      	ldr	r2, [pc, #364]	@ (20006c18 <DMA_List_Init+0x298>)
20006aaa:	4293      	cmp	r3, r2
20006aac:	d018      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006aae:	687b      	ldr	r3, [r7, #4]
20006ab0:	681b      	ldr	r3, [r3, #0]
20006ab2:	4a5a      	ldr	r2, [pc, #360]	@ (20006c1c <DMA_List_Init+0x29c>)
20006ab4:	4293      	cmp	r3, r2
20006ab6:	d013      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006ab8:	687b      	ldr	r3, [r7, #4]
20006aba:	681b      	ldr	r3, [r3, #0]
20006abc:	4a58      	ldr	r2, [pc, #352]	@ (20006c20 <DMA_List_Init+0x2a0>)
20006abe:	4293      	cmp	r3, r2
20006ac0:	d00e      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006ac2:	687b      	ldr	r3, [r7, #4]
20006ac4:	681b      	ldr	r3, [r3, #0]
20006ac6:	4a57      	ldr	r2, [pc, #348]	@ (20006c24 <DMA_List_Init+0x2a4>)
20006ac8:	4293      	cmp	r3, r2
20006aca:	d009      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006acc:	687b      	ldr	r3, [r7, #4]
20006ace:	681b      	ldr	r3, [r3, #0]
20006ad0:	4a55      	ldr	r2, [pc, #340]	@ (20006c28 <DMA_List_Init+0x2a8>)
20006ad2:	4293      	cmp	r3, r2
20006ad4:	d004      	beq.n	20006ae0 <DMA_List_Init+0x160>
20006ad6:	687b      	ldr	r3, [r7, #4]
20006ad8:	681b      	ldr	r3, [r3, #0]
20006ada:	4a54      	ldr	r2, [pc, #336]	@ (20006c2c <DMA_List_Init+0x2ac>)
20006adc:	4293      	cmp	r3, r2
20006ade:	d101      	bne.n	20006ae4 <DMA_List_Init+0x164>
20006ae0:	2301      	movs	r3, #1
20006ae2:	e000      	b.n	20006ae6 <DMA_List_Init+0x166>
20006ae4:	2300      	movs	r3, #0
20006ae6:	2b00      	cmp	r3, #0
20006ae8:	d004      	beq.n	20006af4 <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
20006aea:	687b      	ldr	r3, [r7, #4]
20006aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20006aee:	68fa      	ldr	r2, [r7, #12]
20006af0:	4313      	orrs	r3, r2
20006af2:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
20006af4:	687b      	ldr	r3, [r7, #4]
20006af6:	681b      	ldr	r3, [r3, #0]
20006af8:	695b      	ldr	r3, [r3, #20]
20006afa:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
20006afe:	687b      	ldr	r3, [r7, #4]
20006b00:	681b      	ldr	r3, [r3, #0]
20006b02:	68fa      	ldr	r2, [r7, #12]
20006b04:	430a      	orrs	r2, r1
20006b06:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
20006b08:	687b      	ldr	r3, [r7, #4]
20006b0a:	681b      	ldr	r3, [r3, #0]
20006b0c:	2200      	movs	r2, #0
20006b0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
20006b10:	687b      	ldr	r3, [r7, #4]
20006b12:	681b      	ldr	r3, [r3, #0]
20006b14:	687a      	ldr	r2, [r7, #4]
20006b16:	6c52      	ldr	r2, [r2, #68]	@ 0x44
20006b18:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
20006b1a:	687b      	ldr	r3, [r7, #4]
20006b1c:	681b      	ldr	r3, [r3, #0]
20006b1e:	2200      	movs	r2, #0
20006b20:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
20006b22:	687b      	ldr	r3, [r7, #4]
20006b24:	681b      	ldr	r3, [r3, #0]
20006b26:	2200      	movs	r2, #0
20006b28:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
20006b2a:	687b      	ldr	r3, [r7, #4]
20006b2c:	681b      	ldr	r3, [r3, #0]
20006b2e:	2200      	movs	r2, #0
20006b30:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
20006b32:	687b      	ldr	r3, [r7, #4]
20006b34:	681b      	ldr	r3, [r3, #0]
20006b36:	4a36      	ldr	r2, [pc, #216]	@ (20006c10 <DMA_List_Init+0x290>)
20006b38:	4293      	cmp	r3, r2
20006b3a:	d022      	beq.n	20006b82 <DMA_List_Init+0x202>
20006b3c:	687b      	ldr	r3, [r7, #4]
20006b3e:	681b      	ldr	r3, [r3, #0]
20006b40:	4a34      	ldr	r2, [pc, #208]	@ (20006c14 <DMA_List_Init+0x294>)
20006b42:	4293      	cmp	r3, r2
20006b44:	d01d      	beq.n	20006b82 <DMA_List_Init+0x202>
20006b46:	687b      	ldr	r3, [r7, #4]
20006b48:	681b      	ldr	r3, [r3, #0]
20006b4a:	4a33      	ldr	r2, [pc, #204]	@ (20006c18 <DMA_List_Init+0x298>)
20006b4c:	4293      	cmp	r3, r2
20006b4e:	d018      	beq.n	20006b82 <DMA_List_Init+0x202>
20006b50:	687b      	ldr	r3, [r7, #4]
20006b52:	681b      	ldr	r3, [r3, #0]
20006b54:	4a31      	ldr	r2, [pc, #196]	@ (20006c1c <DMA_List_Init+0x29c>)
20006b56:	4293      	cmp	r3, r2
20006b58:	d013      	beq.n	20006b82 <DMA_List_Init+0x202>
20006b5a:	687b      	ldr	r3, [r7, #4]
20006b5c:	681b      	ldr	r3, [r3, #0]
20006b5e:	4a30      	ldr	r2, [pc, #192]	@ (20006c20 <DMA_List_Init+0x2a0>)
20006b60:	4293      	cmp	r3, r2
20006b62:	d00e      	beq.n	20006b82 <DMA_List_Init+0x202>
20006b64:	687b      	ldr	r3, [r7, #4]
20006b66:	681b      	ldr	r3, [r3, #0]
20006b68:	4a2e      	ldr	r2, [pc, #184]	@ (20006c24 <DMA_List_Init+0x2a4>)
20006b6a:	4293      	cmp	r3, r2
20006b6c:	d009      	beq.n	20006b82 <DMA_List_Init+0x202>
20006b6e:	687b      	ldr	r3, [r7, #4]
20006b70:	681b      	ldr	r3, [r3, #0]
20006b72:	4a2d      	ldr	r2, [pc, #180]	@ (20006c28 <DMA_List_Init+0x2a8>)
20006b74:	4293      	cmp	r3, r2
20006b76:	d004      	beq.n	20006b82 <DMA_List_Init+0x202>
20006b78:	687b      	ldr	r3, [r7, #4]
20006b7a:	681b      	ldr	r3, [r3, #0]
20006b7c:	4a2b      	ldr	r2, [pc, #172]	@ (20006c2c <DMA_List_Init+0x2ac>)
20006b7e:	4293      	cmp	r3, r2
20006b80:	d101      	bne.n	20006b86 <DMA_List_Init+0x206>
20006b82:	2301      	movs	r3, #1
20006b84:	e000      	b.n	20006b88 <DMA_List_Init+0x208>
20006b86:	2300      	movs	r3, #0
20006b88:	2b00      	cmp	r3, #0
20006b8a:	d007      	beq.n	20006b9c <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
20006b8c:	687b      	ldr	r3, [r7, #4]
20006b8e:	681b      	ldr	r3, [r3, #0]
20006b90:	2200      	movs	r2, #0
20006b92:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
20006b94:	687b      	ldr	r3, [r7, #4]
20006b96:	681b      	ldr	r3, [r3, #0]
20006b98:	2200      	movs	r2, #0
20006b9a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
20006b9c:	687b      	ldr	r3, [r7, #4]
20006b9e:	681b      	ldr	r3, [r3, #0]
20006ba0:	2200      	movs	r2, #0
20006ba2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
20006ba4:	bf00      	nop
20006ba6:	3714      	adds	r7, #20
20006ba8:	46bd      	mov	sp, r7
20006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
20006bae:	4770      	bx	lr
20006bb0:	40020050 	.word	0x40020050
20006bb4:	50020050 	.word	0x50020050
20006bb8:	400200d0 	.word	0x400200d0
20006bbc:	500200d0 	.word	0x500200d0
20006bc0:	40020150 	.word	0x40020150
20006bc4:	50020150 	.word	0x50020150
20006bc8:	400201d0 	.word	0x400201d0
20006bcc:	500201d0 	.word	0x500201d0
20006bd0:	40020250 	.word	0x40020250
20006bd4:	50020250 	.word	0x50020250
20006bd8:	400202d0 	.word	0x400202d0
20006bdc:	500202d0 	.word	0x500202d0
20006be0:	40020350 	.word	0x40020350
20006be4:	50020350 	.word	0x50020350
20006be8:	400203d0 	.word	0x400203d0
20006bec:	500203d0 	.word	0x500203d0
20006bf0:	40020450 	.word	0x40020450
20006bf4:	50020450 	.word	0x50020450
20006bf8:	400204d0 	.word	0x400204d0
20006bfc:	500204d0 	.word	0x500204d0
20006c00:	40020550 	.word	0x40020550
20006c04:	50020550 	.word	0x50020550
20006c08:	400205d0 	.word	0x400205d0
20006c0c:	500205d0 	.word	0x500205d0
20006c10:	40020650 	.word	0x40020650
20006c14:	50020650 	.word	0x50020650
20006c18:	400206d0 	.word	0x400206d0
20006c1c:	500206d0 	.word	0x500206d0
20006c20:	40020750 	.word	0x40020750
20006c24:	50020750 	.word	0x50020750
20006c28:	400207d0 	.word	0x400207d0
20006c2c:	500207d0 	.word	0x500207d0

20006c30 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
20006c30:	b480      	push	{r7}
20006c32:	b085      	sub	sp, #20
20006c34:	af00      	add	r7, sp, #0
20006c36:	6078      	str	r0, [r7, #4]
20006c38:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
20006c3a:	687b      	ldr	r3, [r7, #4]
20006c3c:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
20006c3e:	687b      	ldr	r3, [r7, #4]
20006c40:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
20006c42:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
20006c44:	687b      	ldr	r3, [r7, #4]
20006c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
20006c48:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
20006c4a:	687b      	ldr	r3, [r7, #4]
20006c4c:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
20006c4e:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
20006c50:	687b      	ldr	r3, [r7, #4]
20006c52:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
20006c54:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
20006c56:	683b      	ldr	r3, [r7, #0]
20006c58:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
20006c5a:	687b      	ldr	r3, [r7, #4]
20006c5c:	681b      	ldr	r3, [r3, #0]
20006c5e:	f003 0320 	and.w	r3, r3, #32
20006c62:	2b00      	cmp	r3, #0
20006c64:	d017      	beq.n	20006c96 <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
20006c66:	683b      	ldr	r3, [r7, #0]
20006c68:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
20006c6a:	687b      	ldr	r3, [r7, #4]
20006c6c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
20006c6e:	687b      	ldr	r3, [r7, #4]
20006c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20006c72:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
20006c74:	687b      	ldr	r3, [r7, #4]
20006c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20006c78:	3b01      	subs	r3, #1
20006c7a:	051b      	lsls	r3, r3, #20
20006c7c:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
20006c80:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
20006c82:	687b      	ldr	r3, [r7, #4]
20006c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20006c86:	3b01      	subs	r3, #1
20006c88:	011b      	lsls	r3, r3, #4
20006c8a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
20006c8e:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
20006c90:	431a      	orrs	r2, r3
20006c92:	683b      	ldr	r3, [r7, #0]
20006c94:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
20006c96:	687b      	ldr	r3, [r7, #4]
20006c98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
20006c9a:	687b      	ldr	r3, [r7, #4]
20006c9c:	6859      	ldr	r1, [r3, #4]
20006c9e:	f240 237f 	movw	r3, #639	@ 0x27f
20006ca2:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
20006ca4:	431a      	orrs	r2, r3
20006ca6:	683b      	ldr	r3, [r7, #0]
20006ca8:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
20006caa:	687b      	ldr	r3, [r7, #4]
20006cac:	68db      	ldr	r3, [r3, #12]
20006cae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20006cb2:	d10c      	bne.n	20006cce <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
20006cb4:	687b      	ldr	r3, [r7, #4]
20006cb6:	681b      	ldr	r3, [r3, #0]
20006cb8:	f003 0320 	and.w	r3, r3, #32
20006cbc:	2b00      	cmp	r3, #0
20006cbe:	d011      	beq.n	20006ce4 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
20006cc0:	683b      	ldr	r3, [r7, #0]
20006cc2:	685b      	ldr	r3, [r3, #4]
20006cc4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
20006cc8:	683b      	ldr	r3, [r7, #0]
20006cca:	605a      	str	r2, [r3, #4]
20006ccc:	e00a      	b.n	20006ce4 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
20006cce:	687b      	ldr	r3, [r7, #4]
20006cd0:	68db      	ldr	r3, [r3, #12]
20006cd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006cd6:	d105      	bne.n	20006ce4 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
20006cd8:	683b      	ldr	r3, [r7, #0]
20006cda:	685b      	ldr	r3, [r3, #4]
20006cdc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
20006ce0:	683b      	ldr	r3, [r7, #0]
20006ce2:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
20006ce4:	687b      	ldr	r3, [r7, #4]
20006ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20006ce8:	2b00      	cmp	r3, #0
20006cea:	d00f      	beq.n	20006d0c <DMA_List_BuildNode+0xdc>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
20006cec:	683b      	ldr	r3, [r7, #0]
20006cee:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
20006cf0:	687b      	ldr	r3, [r7, #4]
20006cf2:	6c19      	ldr	r1, [r3, #64]	@ 0x40
20006cf4:	687b      	ldr	r3, [r7, #4]
20006cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20006cf8:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
20006cfa:	687b      	ldr	r3, [r7, #4]
20006cfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20006cfe:	041b      	lsls	r3, r3, #16
20006d00:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
20006d04:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
20006d06:	431a      	orrs	r2, r3
20006d08:	683b      	ldr	r3, [r7, #0]
20006d0a:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
20006d0c:	687b      	ldr	r3, [r7, #4]
20006d0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20006d10:	b29a      	uxth	r2, r3
20006d12:	683b      	ldr	r3, [r7, #0]
20006d14:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20006d16:	687b      	ldr	r3, [r7, #4]
20006d18:	681b      	ldr	r3, [r3, #0]
20006d1a:	f003 0302 	and.w	r3, r3, #2
20006d1e:	2b00      	cmp	r3, #0
20006d20:	d04e      	beq.n	20006dc0 <DMA_List_BuildNode+0x190>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
20006d22:	683b      	ldr	r3, [r7, #0]
20006d24:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
20006d26:	687b      	ldr	r3, [r7, #4]
20006d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20006d2a:	3b01      	subs	r3, #1
20006d2c:	0419      	lsls	r1, r3, #16
20006d2e:	4b67      	ldr	r3, [pc, #412]	@ (20006ecc <DMA_List_BuildNode+0x29c>)
20006d30:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
20006d32:	431a      	orrs	r2, r3
20006d34:	683b      	ldr	r3, [r7, #0]
20006d36:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
20006d38:	687b      	ldr	r3, [r7, #4]
20006d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006d3c:	2b00      	cmp	r3, #0
20006d3e:	da06      	bge.n	20006d4e <DMA_List_BuildNode+0x11e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
20006d40:	683b      	ldr	r3, [r7, #0]
20006d42:	689b      	ldr	r3, [r3, #8]
20006d44:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
20006d48:	683b      	ldr	r3, [r7, #0]
20006d4a:	609a      	str	r2, [r3, #8]
20006d4c:	e005      	b.n	20006d5a <DMA_List_BuildNode+0x12a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
20006d4e:	683b      	ldr	r3, [r7, #0]
20006d50:	689b      	ldr	r3, [r3, #8]
20006d52:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
20006d56:	683b      	ldr	r3, [r7, #0]
20006d58:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
20006d5a:	687b      	ldr	r3, [r7, #4]
20006d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006d5e:	2b00      	cmp	r3, #0
20006d60:	da06      	bge.n	20006d70 <DMA_List_BuildNode+0x140>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
20006d62:	683b      	ldr	r3, [r7, #0]
20006d64:	689b      	ldr	r3, [r3, #8]
20006d66:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
20006d6a:	683b      	ldr	r3, [r7, #0]
20006d6c:	609a      	str	r2, [r3, #8]
20006d6e:	e005      	b.n	20006d7c <DMA_List_BuildNode+0x14c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
20006d70:	683b      	ldr	r3, [r7, #0]
20006d72:	689b      	ldr	r3, [r3, #8]
20006d74:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
20006d78:	683b      	ldr	r3, [r7, #0]
20006d7a:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
20006d7c:	687b      	ldr	r3, [r7, #4]
20006d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006d80:	2b00      	cmp	r3, #0
20006d82:	da06      	bge.n	20006d92 <DMA_List_BuildNode+0x162>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
20006d84:	683b      	ldr	r3, [r7, #0]
20006d86:	689b      	ldr	r3, [r3, #8]
20006d88:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
20006d8c:	683b      	ldr	r3, [r7, #0]
20006d8e:	609a      	str	r2, [r3, #8]
20006d90:	e005      	b.n	20006d9e <DMA_List_BuildNode+0x16e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
20006d92:	683b      	ldr	r3, [r7, #0]
20006d94:	689b      	ldr	r3, [r3, #8]
20006d96:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
20006d9a:	683b      	ldr	r3, [r7, #0]
20006d9c:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
20006d9e:	687b      	ldr	r3, [r7, #4]
20006da0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20006da2:	2b00      	cmp	r3, #0
20006da4:	da06      	bge.n	20006db4 <DMA_List_BuildNode+0x184>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
20006da6:	683b      	ldr	r3, [r7, #0]
20006da8:	689b      	ldr	r3, [r3, #8]
20006daa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
20006dae:	683b      	ldr	r3, [r7, #0]
20006db0:	609a      	str	r2, [r3, #8]
20006db2:	e005      	b.n	20006dc0 <DMA_List_BuildNode+0x190>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
20006db4:	683b      	ldr	r3, [r7, #0]
20006db6:	689b      	ldr	r3, [r3, #8]
20006db8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
20006dbc:	683b      	ldr	r3, [r7, #0]
20006dbe:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
20006dc0:	687b      	ldr	r3, [r7, #4]
20006dc2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
20006dc4:	683b      	ldr	r3, [r7, #0]
20006dc6:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
20006dc8:	687b      	ldr	r3, [r7, #4]
20006dca:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
20006dcc:	683b      	ldr	r3, [r7, #0]
20006dce:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20006dd0:	687b      	ldr	r3, [r7, #4]
20006dd2:	681b      	ldr	r3, [r3, #0]
20006dd4:	f003 0302 	and.w	r3, r3, #2
20006dd8:	2b00      	cmp	r3, #0
20006dda:	d059      	beq.n	20006e90 <DMA_List_BuildNode+0x260>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
20006ddc:	687b      	ldr	r3, [r7, #4]
20006dde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006de0:	2b00      	cmp	r3, #0
20006de2:	da09      	bge.n	20006df8 <DMA_List_BuildNode+0x1c8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
20006de4:	687b      	ldr	r3, [r7, #4]
20006de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006de8:	425b      	negs	r3, r3
20006dea:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
20006dec:	68fb      	ldr	r3, [r7, #12]
20006dee:	f3c3 020c 	ubfx	r2, r3, #0, #13
20006df2:	683b      	ldr	r3, [r7, #0]
20006df4:	615a      	str	r2, [r3, #20]
20006df6:	e005      	b.n	20006e04 <DMA_List_BuildNode+0x1d4>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
20006df8:	687b      	ldr	r3, [r7, #4]
20006dfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006dfc:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
20006e00:	683b      	ldr	r3, [r7, #0]
20006e02:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
20006e04:	687b      	ldr	r3, [r7, #4]
20006e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006e08:	2b00      	cmp	r3, #0
20006e0a:	da0d      	bge.n	20006e28 <DMA_List_BuildNode+0x1f8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
20006e0c:	687b      	ldr	r3, [r7, #4]
20006e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006e10:	425b      	negs	r3, r3
20006e12:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
20006e14:	683b      	ldr	r3, [r7, #0]
20006e16:	695a      	ldr	r2, [r3, #20]
20006e18:	68fb      	ldr	r3, [r7, #12]
20006e1a:	0419      	lsls	r1, r3, #16
20006e1c:	4b2c      	ldr	r3, [pc, #176]	@ (20006ed0 <DMA_List_BuildNode+0x2a0>)
20006e1e:	400b      	ands	r3, r1
20006e20:	431a      	orrs	r2, r3
20006e22:	683b      	ldr	r3, [r7, #0]
20006e24:	615a      	str	r2, [r3, #20]
20006e26:	e009      	b.n	20006e3c <DMA_List_BuildNode+0x20c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
20006e28:	683b      	ldr	r3, [r7, #0]
20006e2a:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
20006e2c:	687b      	ldr	r3, [r7, #4]
20006e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006e30:	0419      	lsls	r1, r3, #16
20006e32:	4b27      	ldr	r3, [pc, #156]	@ (20006ed0 <DMA_List_BuildNode+0x2a0>)
20006e34:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
20006e36:	431a      	orrs	r2, r3
20006e38:	683b      	ldr	r3, [r7, #0]
20006e3a:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
20006e3c:	687b      	ldr	r3, [r7, #4]
20006e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006e40:	2b00      	cmp	r3, #0
20006e42:	da08      	bge.n	20006e56 <DMA_List_BuildNode+0x226>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
20006e44:	687b      	ldr	r3, [r7, #4]
20006e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006e48:	425b      	negs	r3, r3
20006e4a:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
20006e4c:	68fb      	ldr	r3, [r7, #12]
20006e4e:	b29a      	uxth	r2, r3
20006e50:	683b      	ldr	r3, [r7, #0]
20006e52:	619a      	str	r2, [r3, #24]
20006e54:	e004      	b.n	20006e60 <DMA_List_BuildNode+0x230>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
20006e56:	687b      	ldr	r3, [r7, #4]
20006e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006e5a:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
20006e5c:	683b      	ldr	r3, [r7, #0]
20006e5e:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
20006e60:	687b      	ldr	r3, [r7, #4]
20006e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20006e64:	2b00      	cmp	r3, #0
20006e66:	da0b      	bge.n	20006e80 <DMA_List_BuildNode+0x250>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
20006e68:	687b      	ldr	r3, [r7, #4]
20006e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20006e6c:	425b      	negs	r3, r3
20006e6e:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20006e70:	683b      	ldr	r3, [r7, #0]
20006e72:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
20006e74:	68fb      	ldr	r3, [r7, #12]
20006e76:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20006e78:	431a      	orrs	r2, r3
20006e7a:	683b      	ldr	r3, [r7, #0]
20006e7c:	619a      	str	r2, [r3, #24]
20006e7e:	e007      	b.n	20006e90 <DMA_List_BuildNode+0x260>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20006e80:	683b      	ldr	r3, [r7, #0]
20006e82:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
20006e84:	687b      	ldr	r3, [r7, #4]
20006e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20006e88:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
20006e8a:	431a      	orrs	r2, r3
20006e8c:	683b      	ldr	r3, [r7, #0]
20006e8e:	619a      	str	r2, [r3, #24]
    /********************************************************************************* CBR2 register value is updated */
  }

  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
20006e90:	687b      	ldr	r3, [r7, #4]
20006e92:	681a      	ldr	r2, [r3, #0]
20006e94:	683b      	ldr	r3, [r7, #0]
20006e96:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20006e98:	687b      	ldr	r3, [r7, #4]
20006e9a:	681b      	ldr	r3, [r3, #0]
20006e9c:	f003 0302 	and.w	r3, r3, #2
20006ea0:	2b00      	cmp	r3, #0
20006ea2:	d006      	beq.n	20006eb2 <DMA_List_BuildNode+0x282>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
20006ea4:	683b      	ldr	r3, [r7, #0]
20006ea6:	6a1b      	ldr	r3, [r3, #32]
20006ea8:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
20006eac:	683b      	ldr	r3, [r7, #0]
20006eae:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
20006eb0:	e005      	b.n	20006ebe <DMA_List_BuildNode+0x28e>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
20006eb2:	683b      	ldr	r3, [r7, #0]
20006eb4:	6a1b      	ldr	r3, [r3, #32]
20006eb6:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
20006eba:	683b      	ldr	r3, [r7, #0]
20006ebc:	621a      	str	r2, [r3, #32]
}
20006ebe:	bf00      	nop
20006ec0:	3714      	adds	r7, #20
20006ec2:	46bd      	mov	sp, r7
20006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
20006ec8:	4770      	bx	lr
20006eca:	bf00      	nop
20006ecc:	07ff0000 	.word	0x07ff0000
20006ed0:	1fff0000 	.word	0x1fff0000

20006ed4 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
20006ed4:	b480      	push	{r7}
20006ed6:	b085      	sub	sp, #20
20006ed8:	af00      	add	r7, sp, #0
20006eda:	6078      	str	r0, [r7, #4]
20006edc:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
20006ede:	683b      	ldr	r3, [r7, #0]
20006ee0:	6a1b      	ldr	r3, [r3, #32]
20006ee2:	b2da      	uxtb	r2, r3
20006ee4:	687b      	ldr	r3, [r7, #4]
20006ee6:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
20006ee8:	683b      	ldr	r3, [r7, #0]
20006eea:	681b      	ldr	r3, [r3, #0]
20006eec:	f003 0208 	and.w	r2, r3, #8
20006ef0:	687b      	ldr	r3, [r7, #4]
20006ef2:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
20006ef4:	683b      	ldr	r3, [r7, #0]
20006ef6:	681b      	ldr	r3, [r3, #0]
20006ef8:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
20006efc:	687b      	ldr	r3, [r7, #4]
20006efe:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
20006f00:	683b      	ldr	r3, [r7, #0]
20006f02:	681b      	ldr	r3, [r3, #0]
20006f04:	f003 0203 	and.w	r2, r3, #3
20006f08:	687b      	ldr	r3, [r7, #4]
20006f0a:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
20006f0c:	683b      	ldr	r3, [r7, #0]
20006f0e:	681b      	ldr	r3, [r3, #0]
20006f10:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
20006f14:	687b      	ldr	r3, [r7, #4]
20006f16:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
20006f18:	683b      	ldr	r3, [r7, #0]
20006f1a:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
20006f1c:	091b      	lsrs	r3, r3, #4
20006f1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20006f22:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
20006f24:	687b      	ldr	r3, [r7, #4]
20006f26:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
20006f28:	683b      	ldr	r3, [r7, #0]
20006f2a:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
20006f2c:	0d1b      	lsrs	r3, r3, #20
20006f2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20006f32:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
20006f34:	687b      	ldr	r3, [r7, #4]
20006f36:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
20006f38:	683b      	ldr	r3, [r7, #0]
20006f3a:	681b      	ldr	r3, [r3, #0]
20006f3c:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
20006f40:	687b      	ldr	r3, [r7, #4]
20006f42:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
20006f44:	683b      	ldr	r3, [r7, #0]
20006f46:	681a      	ldr	r2, [r3, #0]
20006f48:	4b66      	ldr	r3, [pc, #408]	@ (200070e4 <DMA_List_GetNodeConfig+0x210>)
20006f4a:	4013      	ands	r3, r2
20006f4c:	687a      	ldr	r2, [r7, #4]
20006f4e:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
20006f50:	683b      	ldr	r3, [r7, #0]
20006f52:	681b      	ldr	r3, [r3, #0]
20006f54:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
20006f58:	687b      	ldr	r3, [r7, #4]
20006f5a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
20006f5c:	683b      	ldr	r3, [r7, #0]
20006f5e:	685b      	ldr	r3, [r3, #4]
20006f60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20006f64:	2b00      	cmp	r3, #0
20006f66:	d008      	beq.n	20006f7a <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
20006f68:	687b      	ldr	r3, [r7, #4]
20006f6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
20006f6e:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
20006f70:	687b      	ldr	r3, [r7, #4]
20006f72:	f44f 7200 	mov.w	r2, #512	@ 0x200
20006f76:	60da      	str	r2, [r3, #12]
20006f78:	e013      	b.n	20006fa2 <DMA_List_GetNodeConfig+0xce>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
20006f7a:	683b      	ldr	r3, [r7, #0]
20006f7c:	685b      	ldr	r3, [r3, #4]
20006f7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20006f82:	687b      	ldr	r3, [r7, #4]
20006f84:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
20006f86:	683b      	ldr	r3, [r7, #0]
20006f88:	685b      	ldr	r3, [r3, #4]
20006f8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20006f8e:	2b00      	cmp	r3, #0
20006f90:	d004      	beq.n	20006f9c <DMA_List_GetNodeConfig+0xc8>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
20006f92:	687b      	ldr	r3, [r7, #4]
20006f94:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20006f98:	60da      	str	r2, [r3, #12]
20006f9a:	e002      	b.n	20006fa2 <DMA_List_GetNodeConfig+0xce>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
20006f9c:	687b      	ldr	r3, [r7, #4]
20006f9e:	2200      	movs	r2, #0
20006fa0:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
20006fa2:	683b      	ldr	r3, [r7, #0]
20006fa4:	685b      	ldr	r3, [r3, #4]
20006fa6:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
20006faa:	687b      	ldr	r3, [r7, #4]
20006fac:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
20006fae:	683b      	ldr	r3, [r7, #0]
20006fb0:	685b      	ldr	r3, [r3, #4]
20006fb2:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
20006fb6:	687b      	ldr	r3, [r7, #4]
20006fb8:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
20006fba:	683b      	ldr	r3, [r7, #0]
20006fbc:	685b      	ldr	r3, [r3, #4]
20006fbe:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
20006fc2:	687b      	ldr	r3, [r7, #4]
20006fc4:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
20006fc6:	683b      	ldr	r3, [r7, #0]
20006fc8:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
20006fca:	0c1b      	lsrs	r3, r3, #16
20006fcc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
20006fd0:	687b      	ldr	r3, [r7, #4]
20006fd2:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
20006fd4:	683b      	ldr	r3, [r7, #0]
20006fd6:	685b      	ldr	r3, [r3, #4]
20006fd8:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
20006fdc:	687b      	ldr	r3, [r7, #4]
20006fde:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
20006fe0:	683b      	ldr	r3, [r7, #0]
20006fe2:	689b      	ldr	r3, [r3, #8]
20006fe4:	b29a      	uxth	r2, r3
20006fe6:	687b      	ldr	r3, [r7, #4]
20006fe8:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
20006fea:	687b      	ldr	r3, [r7, #4]
20006fec:	681b      	ldr	r3, [r3, #0]
20006fee:	f003 0302 	and.w	r3, r3, #2
20006ff2:	2b00      	cmp	r3, #0
20006ff4:	d008      	beq.n	20007008 <DMA_List_GetNodeConfig+0x134>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
20006ff6:	683b      	ldr	r3, [r7, #0]
20006ff8:	689b      	ldr	r3, [r3, #8]
20006ffa:	0c1b      	lsrs	r3, r3, #16
20006ffc:	f3c3 030a 	ubfx	r3, r3, #0, #11
20007000:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
20007002:	687b      	ldr	r3, [r7, #4]
20007004:	64da      	str	r2, [r3, #76]	@ 0x4c
20007006:	e002      	b.n	2000700e <DMA_List_GetNodeConfig+0x13a>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
20007008:	687b      	ldr	r3, [r7, #4]
2000700a:	2201      	movs	r2, #1
2000700c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
2000700e:	683b      	ldr	r3, [r7, #0]
20007010:	68da      	ldr	r2, [r3, #12]
20007012:	687b      	ldr	r3, [r7, #4]
20007014:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
20007016:	683b      	ldr	r3, [r7, #0]
20007018:	691a      	ldr	r2, [r3, #16]
2000701a:	687b      	ldr	r3, [r7, #4]
2000701c:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
2000701e:	687b      	ldr	r3, [r7, #4]
20007020:	681b      	ldr	r3, [r3, #0]
20007022:	f003 0302 	and.w	r3, r3, #2
20007026:	2b00      	cmp	r3, #0
20007028:	d04a      	beq.n	200070c0 <DMA_List_GetNodeConfig+0x1ec>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
2000702a:	683b      	ldr	r3, [r7, #0]
2000702c:	695b      	ldr	r3, [r3, #20]
2000702e:	b29b      	uxth	r3, r3
20007030:	f3c3 030c 	ubfx	r3, r3, #0, #13
20007034:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
20007036:	89fa      	ldrh	r2, [r7, #14]
20007038:	687b      	ldr	r3, [r7, #4]
2000703a:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
2000703c:	683b      	ldr	r3, [r7, #0]
2000703e:	695b      	ldr	r3, [r3, #20]
20007040:	0c1b      	lsrs	r3, r3, #16
20007042:	b29b      	uxth	r3, r3
20007044:	f3c3 030c 	ubfx	r3, r3, #0, #13
20007048:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
2000704a:	89fa      	ldrh	r2, [r7, #14]
2000704c:	687b      	ldr	r3, [r7, #4]
2000704e:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
20007050:	683b      	ldr	r3, [r7, #0]
20007052:	689b      	ldr	r3, [r3, #8]
20007054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20007058:	2b00      	cmp	r3, #0
2000705a:	d004      	beq.n	20007066 <DMA_List_GetNodeConfig+0x192>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
2000705c:	687b      	ldr	r3, [r7, #4]
2000705e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20007060:	425a      	negs	r2, r3
20007062:	687b      	ldr	r3, [r7, #4]
20007064:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
20007066:	683b      	ldr	r3, [r7, #0]
20007068:	689b      	ldr	r3, [r3, #8]
2000706a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000706e:	2b00      	cmp	r3, #0
20007070:	d004      	beq.n	2000707c <DMA_List_GetNodeConfig+0x1a8>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
20007072:	687b      	ldr	r3, [r7, #4]
20007074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20007076:	425a      	negs	r2, r3
20007078:	687b      	ldr	r3, [r7, #4]
2000707a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
2000707c:	683b      	ldr	r3, [r7, #0]
2000707e:	699b      	ldr	r3, [r3, #24]
20007080:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
20007082:	89fa      	ldrh	r2, [r7, #14]
20007084:	687b      	ldr	r3, [r7, #4]
20007086:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
20007088:	683b      	ldr	r3, [r7, #0]
2000708a:	699b      	ldr	r3, [r3, #24]
2000708c:	0c1b      	lsrs	r3, r3, #16
2000708e:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
20007090:	89fa      	ldrh	r2, [r7, #14]
20007092:	687b      	ldr	r3, [r7, #4]
20007094:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
20007096:	683b      	ldr	r3, [r7, #0]
20007098:	689b      	ldr	r3, [r3, #8]
2000709a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
2000709e:	2b00      	cmp	r3, #0
200070a0:	d004      	beq.n	200070ac <DMA_List_GetNodeConfig+0x1d8>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
200070a2:	687b      	ldr	r3, [r7, #4]
200070a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
200070a6:	425a      	negs	r2, r3
200070a8:	687b      	ldr	r3, [r7, #4]
200070aa:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
200070ac:	683b      	ldr	r3, [r7, #0]
200070ae:	689b      	ldr	r3, [r3, #8]
200070b0:	2b00      	cmp	r3, #0
200070b2:	da11      	bge.n	200070d8 <DMA_List_GetNodeConfig+0x204>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
200070b4:	687b      	ldr	r3, [r7, #4]
200070b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200070b8:	425a      	negs	r2, r3
200070ba:	687b      	ldr	r3, [r7, #4]
200070bc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
200070be:	e00b      	b.n	200070d8 <DMA_List_GetNodeConfig+0x204>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
200070c0:	687b      	ldr	r3, [r7, #4]
200070c2:	2200      	movs	r2, #0
200070c4:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
200070c6:	687b      	ldr	r3, [r7, #4]
200070c8:	2200      	movs	r2, #0
200070ca:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
200070cc:	687b      	ldr	r3, [r7, #4]
200070ce:	2200      	movs	r2, #0
200070d0:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
200070d2:	687b      	ldr	r3, [r7, #4]
200070d4:	2200      	movs	r2, #0
200070d6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
200070d8:	bf00      	nop
200070da:	3714      	adds	r7, #20
200070dc:	46bd      	mov	sp, r7
200070de:	f85d 7b04 	ldr.w	r7, [sp], #4
200070e2:	4770      	bx	lr
200070e4:	0c002000 	.word	0x0c002000

200070e8 <DMA_List_CheckNodesBaseAddresses>:
#else
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
#endif /* __GNUC__ && !__CC_ARM */
{
200070e8:	b480      	push	{r7}
200070ea:	b087      	sub	sp, #28
200070ec:	af00      	add	r7, sp, #0
200070ee:	60f8      	str	r0, [r7, #12]
200070f0:	60b9      	str	r1, [r7, #8]
200070f2:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
200070f4:	68fa      	ldr	r2, [r7, #12]
200070f6:	68bb      	ldr	r3, [r7, #8]
200070f8:	431a      	orrs	r2, r3
200070fa:	687b      	ldr	r3, [r7, #4]
200070fc:	4313      	orrs	r3, r2
200070fe:	0c1b      	lsrs	r3, r3, #16
20007100:	041b      	lsls	r3, r3, #16
20007102:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
20007104:	2300      	movs	r3, #0
20007106:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
20007108:	68fb      	ldr	r3, [r7, #12]
2000710a:	2b00      	cmp	r3, #0
2000710c:	d002      	beq.n	20007114 <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
2000710e:	68fb      	ldr	r3, [r7, #12]
20007110:	617b      	str	r3, [r7, #20]
20007112:	e00a      	b.n	2000712a <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
20007114:	68bb      	ldr	r3, [r7, #8]
20007116:	2b00      	cmp	r3, #0
20007118:	d002      	beq.n	20007120 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
2000711a:	68bb      	ldr	r3, [r7, #8]
2000711c:	617b      	str	r3, [r7, #20]
2000711e:	e004      	b.n	2000712a <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
20007120:	687b      	ldr	r3, [r7, #4]
20007122:	2b00      	cmp	r3, #0
20007124:	d001      	beq.n	2000712a <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
20007126:	687b      	ldr	r3, [r7, #4]
20007128:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
2000712a:	697b      	ldr	r3, [r7, #20]
2000712c:	0c1b      	lsrs	r3, r3, #16
2000712e:	041b      	lsls	r3, r3, #16
20007130:	693a      	ldr	r2, [r7, #16]
20007132:	429a      	cmp	r2, r3
20007134:	d001      	beq.n	2000713a <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
20007136:	2301      	movs	r3, #1
20007138:	e000      	b.n	2000713c <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
2000713a:	2300      	movs	r3, #0
}
2000713c:	4618      	mov	r0, r3
2000713e:	371c      	adds	r7, #28
20007140:	46bd      	mov	sp, r7
20007142:	f85d 7b04 	ldr.w	r7, [sp], #4
20007146:	4770      	bx	lr

20007148 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
20007148:	b480      	push	{r7}
2000714a:	b087      	sub	sp, #28
2000714c:	af00      	add	r7, sp, #0
2000714e:	60f8      	str	r0, [r7, #12]
20007150:	60b9      	str	r1, [r7, #8]
20007152:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
20007154:	2300      	movs	r3, #0
20007156:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
20007158:	68fb      	ldr	r3, [r7, #12]
2000715a:	2b00      	cmp	r3, #0
2000715c:	d004      	beq.n	20007168 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
2000715e:	68fb      	ldr	r3, [r7, #12]
20007160:	6a1b      	ldr	r3, [r3, #32]
20007162:	b2db      	uxtb	r3, r3
20007164:	617b      	str	r3, [r7, #20]
20007166:	e00e      	b.n	20007186 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
20007168:	68bb      	ldr	r3, [r7, #8]
2000716a:	2b00      	cmp	r3, #0
2000716c:	d004      	beq.n	20007178 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
2000716e:	68bb      	ldr	r3, [r7, #8]
20007170:	6a1b      	ldr	r3, [r3, #32]
20007172:	b2db      	uxtb	r3, r3
20007174:	617b      	str	r3, [r7, #20]
20007176:	e006      	b.n	20007186 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
20007178:	687b      	ldr	r3, [r7, #4]
2000717a:	2b00      	cmp	r3, #0
2000717c:	d003      	beq.n	20007186 <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
2000717e:	687b      	ldr	r3, [r7, #4]
20007180:	6a1b      	ldr	r3, [r3, #32]
20007182:	b2db      	uxtb	r3, r3
20007184:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
20007186:	68bb      	ldr	r3, [r7, #8]
20007188:	2b00      	cmp	r3, #0
2000718a:	d007      	beq.n	2000719c <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
2000718c:	68bb      	ldr	r3, [r7, #8]
2000718e:	6a1b      	ldr	r3, [r3, #32]
20007190:	b2db      	uxtb	r3, r3
20007192:	697a      	ldr	r2, [r7, #20]
20007194:	429a      	cmp	r2, r3
20007196:	d001      	beq.n	2000719c <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
20007198:	2302      	movs	r3, #2
2000719a:	e00b      	b.n	200071b4 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
2000719c:	687b      	ldr	r3, [r7, #4]
2000719e:	2b00      	cmp	r3, #0
200071a0:	d007      	beq.n	200071b2 <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
200071a2:	687b      	ldr	r3, [r7, #4]
200071a4:	6a1b      	ldr	r3, [r3, #32]
200071a6:	b2db      	uxtb	r3, r3
200071a8:	697a      	ldr	r2, [r7, #20]
200071aa:	429a      	cmp	r2, r3
200071ac:	d001      	beq.n	200071b2 <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
200071ae:	2303      	movs	r3, #3
200071b0:	e000      	b.n	200071b4 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
200071b2:	2300      	movs	r3, #0
}
200071b4:	4618      	mov	r0, r3
200071b6:	371c      	adds	r7, #28
200071b8:	46bd      	mov	sp, r7
200071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
200071be:	4770      	bx	lr

200071c0 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
200071c0:	b480      	push	{r7}
200071c2:	b085      	sub	sp, #20
200071c4:	af00      	add	r7, sp, #0
200071c6:	60f8      	str	r0, [r7, #12]
200071c8:	60b9      	str	r1, [r7, #8]
200071ca:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
200071cc:	68fb      	ldr	r3, [r7, #12]
200071ce:	6a1b      	ldr	r3, [r3, #32]
200071d0:	f003 0302 	and.w	r3, r3, #2
200071d4:	2b00      	cmp	r3, #0
200071d6:	d00c      	beq.n	200071f2 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
200071d8:	68bb      	ldr	r3, [r7, #8]
200071da:	2b00      	cmp	r3, #0
200071dc:	d002      	beq.n	200071e4 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
200071de:	68bb      	ldr	r3, [r7, #8]
200071e0:	4a0d      	ldr	r2, [pc, #52]	@ (20007218 <DMA_List_GetCLLRNodeInfo+0x58>)
200071e2:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
200071e4:	687b      	ldr	r3, [r7, #4]
200071e6:	2b00      	cmp	r3, #0
200071e8:	d00f      	beq.n	2000720a <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
200071ea:	687b      	ldr	r3, [r7, #4]
200071ec:	2207      	movs	r2, #7
200071ee:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
200071f0:	e00b      	b.n	2000720a <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
200071f2:	68bb      	ldr	r3, [r7, #8]
200071f4:	2b00      	cmp	r3, #0
200071f6:	d002      	beq.n	200071fe <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
200071f8:	68bb      	ldr	r3, [r7, #8]
200071fa:	4a08      	ldr	r2, [pc, #32]	@ (2000721c <DMA_List_GetCLLRNodeInfo+0x5c>)
200071fc:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
200071fe:	687b      	ldr	r3, [r7, #4]
20007200:	2b00      	cmp	r3, #0
20007202:	d002      	beq.n	2000720a <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
20007204:	687b      	ldr	r3, [r7, #4]
20007206:	2205      	movs	r2, #5
20007208:	601a      	str	r2, [r3, #0]
}
2000720a:	bf00      	nop
2000720c:	3714      	adds	r7, #20
2000720e:	46bd      	mov	sp, r7
20007210:	f85d 7b04 	ldr.w	r7, [sp], #4
20007214:	4770      	bx	lr
20007216:	bf00      	nop
20007218:	fe010000 	.word	0xfe010000
2000721c:	f8010000 	.word	0xf8010000

20007220 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
20007220:	b480      	push	{r7}
20007222:	b089      	sub	sp, #36	@ 0x24
20007224:	af00      	add	r7, sp, #0
20007226:	60f8      	str	r0, [r7, #12]
20007228:	60b9      	str	r1, [r7, #8]
2000722a:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
2000722c:	2300      	movs	r3, #0
2000722e:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
20007230:	2300      	movs	r3, #0
20007232:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
20007234:	2300      	movs	r3, #0
20007236:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
20007238:	687b      	ldr	r3, [r7, #4]
2000723a:	681b      	ldr	r3, [r3, #0]
2000723c:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
2000723e:	68bb      	ldr	r3, [r7, #8]
20007240:	2b00      	cmp	r3, #0
20007242:	d142      	bne.n	200072ca <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
20007244:	e01d      	b.n	20007282 <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
20007246:	69fb      	ldr	r3, [r7, #28]
20007248:	2b00      	cmp	r3, #0
2000724a:	d107      	bne.n	2000725c <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
2000724c:	68fb      	ldr	r3, [r7, #12]
2000724e:	681b      	ldr	r3, [r3, #0]
20007250:	461a      	mov	r2, r3
20007252:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007256:	4013      	ands	r3, r2
20007258:	61bb      	str	r3, [r7, #24]
2000725a:	e00f      	b.n	2000727c <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
2000725c:	69bb      	ldr	r3, [r7, #24]
2000725e:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
20007260:	68fb      	ldr	r3, [r7, #12]
20007262:	681b      	ldr	r3, [r3, #0]
20007264:	0c1b      	lsrs	r3, r3, #16
20007266:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
20007268:	69ba      	ldr	r2, [r7, #24]
2000726a:	4413      	add	r3, r2
2000726c:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
2000726e:	693b      	ldr	r3, [r7, #16]
20007270:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
20007274:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007278:	4013      	ands	r3, r2
2000727a:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
2000727c:	69fb      	ldr	r3, [r7, #28]
2000727e:	3301      	adds	r3, #1
20007280:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
20007282:	68fb      	ldr	r3, [r7, #12]
20007284:	689b      	ldr	r3, [r3, #8]
20007286:	69fa      	ldr	r2, [r7, #28]
20007288:	429a      	cmp	r2, r3
2000728a:	d3dc      	bcc.n	20007246 <DMA_List_FindNode+0x26>
2000728c:	e029      	b.n	200072e2 <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
2000728e:	69fb      	ldr	r3, [r7, #28]
20007290:	2b00      	cmp	r3, #0
20007292:	d107      	bne.n	200072a4 <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
20007294:	68fb      	ldr	r3, [r7, #12]
20007296:	681b      	ldr	r3, [r3, #0]
20007298:	461a      	mov	r2, r3
2000729a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000729e:	4013      	ands	r3, r2
200072a0:	61bb      	str	r3, [r7, #24]
200072a2:	e00f      	b.n	200072c4 <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
200072a4:	69bb      	ldr	r3, [r7, #24]
200072a6:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
200072a8:	68fb      	ldr	r3, [r7, #12]
200072aa:	681b      	ldr	r3, [r3, #0]
200072ac:	0c1b      	lsrs	r3, r3, #16
200072ae:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
200072b0:	69ba      	ldr	r2, [r7, #24]
200072b2:	4413      	add	r3, r2
200072b4:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
200072b6:	693b      	ldr	r3, [r7, #16]
200072b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
200072bc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200072c0:	4013      	ands	r3, r2
200072c2:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
200072c4:	69fb      	ldr	r3, [r7, #28]
200072c6:	3301      	adds	r3, #1
200072c8:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
200072ca:	68fb      	ldr	r3, [r7, #12]
200072cc:	689b      	ldr	r3, [r3, #8]
200072ce:	69fa      	ldr	r2, [r7, #28]
200072d0:	429a      	cmp	r2, r3
200072d2:	d206      	bcs.n	200072e2 <DMA_List_FindNode+0xc2>
200072d4:	68ba      	ldr	r2, [r7, #8]
200072d6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200072da:	4013      	ands	r3, r2
200072dc:	69ba      	ldr	r2, [r7, #24]
200072de:	429a      	cmp	r2, r3
200072e0:	d1d5      	bne.n	2000728e <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
200072e2:	68bb      	ldr	r3, [r7, #8]
200072e4:	2b00      	cmp	r3, #0
200072e6:	d008      	beq.n	200072fa <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
200072e8:	68ba      	ldr	r2, [r7, #8]
200072ea:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200072ee:	4013      	ands	r3, r2
200072f0:	69ba      	ldr	r2, [r7, #24]
200072f2:	429a      	cmp	r2, r3
200072f4:	d001      	beq.n	200072fa <DMA_List_FindNode+0xda>
    {
      return 1U;
200072f6:	2301      	movs	r3, #1
200072f8:	e02b      	b.n	20007352 <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
200072fa:	687b      	ldr	r3, [r7, #4]
200072fc:	69fa      	ldr	r2, [r7, #28]
200072fe:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
20007300:	68fb      	ldr	r3, [r7, #12]
20007302:	681b      	ldr	r3, [r3, #0]
20007304:	0c1b      	lsrs	r3, r3, #16
20007306:	041b      	lsls	r3, r3, #16
20007308:	697a      	ldr	r2, [r7, #20]
2000730a:	431a      	orrs	r2, r3
2000730c:	687b      	ldr	r3, [r7, #4]
2000730e:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
20007310:	68fb      	ldr	r3, [r7, #12]
20007312:	681b      	ldr	r3, [r3, #0]
20007314:	0c1b      	lsrs	r3, r3, #16
20007316:	041b      	lsls	r3, r3, #16
20007318:	69ba      	ldr	r2, [r7, #24]
2000731a:	431a      	orrs	r2, r3
2000731c:	687b      	ldr	r3, [r7, #4]
2000731e:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
20007320:	687b      	ldr	r3, [r7, #4]
20007322:	68db      	ldr	r3, [r3, #12]
20007324:	461a      	mov	r2, r3
20007326:	693b      	ldr	r3, [r7, #16]
20007328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2000732c:	2b00      	cmp	r3, #0
2000732e:	d00f      	beq.n	20007350 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
20007330:	687b      	ldr	r3, [r7, #4]
20007332:	68db      	ldr	r3, [r3, #12]
20007334:	461a      	mov	r2, r3
20007336:	693b      	ldr	r3, [r7, #16]
20007338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2000733c:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
20007340:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
20007342:	68fb      	ldr	r3, [r7, #12]
20007344:	681b      	ldr	r3, [r3, #0]
20007346:	0c1b      	lsrs	r3, r3, #16
20007348:	041b      	lsls	r3, r3, #16
2000734a:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
2000734c:	687b      	ldr	r3, [r7, #4]
2000734e:	611a      	str	r2, [r3, #16]
  }

  return 0U;
20007350:	2300      	movs	r3, #0
}
20007352:	4618      	mov	r0, r3
20007354:	3724      	adds	r7, #36	@ 0x24
20007356:	46bd      	mov	sp, r7
20007358:	f85d 7b04 	ldr.w	r7, [sp], #4
2000735c:	4770      	bx	lr

2000735e <DMA_List_ResetQueueNodes>:
  * @param  NodeInfo : Pointer to a DMA_NodeInQInfoTypeDef structure that contains node linked to queue information.
  * @retval None.
  */
static void DMA_List_ResetQueueNodes(DMA_QListTypeDef const *const pQList,
                                     DMA_NodeInQInfoTypeDef const *const NodeInfo)
{
2000735e:	b480      	push	{r7}
20007360:	b087      	sub	sp, #28
20007362:	af00      	add	r7, sp, #0
20007364:	6078      	str	r0, [r7, #4]
20007366:	6039      	str	r1, [r7, #0]
  uint32_t node_idx = 0U;
20007368:	2300      	movs	r3, #0
2000736a:	617b      	str	r3, [r7, #20]
  uint32_t currentnode_address  = 0U;
2000736c:	2300      	movs	r3, #0
2000736e:	613b      	str	r3, [r7, #16]
  uint32_t previousnode_address;
  uint32_t cllr_offset = NodeInfo->cllr_offset;
20007370:	683b      	ldr	r3, [r7, #0]
20007372:	681b      	ldr	r3, [r3, #0]
20007374:	60bb      	str	r3, [r7, #8]

  /* Check that previous node is linked to the selected queue */
  while (node_idx < pQList->NodeNumber)
20007376:	e031      	b.n	200073dc <DMA_List_ResetQueueNodes+0x7e>
  {
    /* Get head node address */
    if (node_idx == 0U)
20007378:	697b      	ldr	r3, [r7, #20]
2000737a:	2b00      	cmp	r3, #0
2000737c:	d110      	bne.n	200073a0 <DMA_List_ResetQueueNodes+0x42>
    {
      previousnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
2000737e:	687b      	ldr	r3, [r7, #4]
20007380:	681b      	ldr	r3, [r3, #0]
20007382:	461a      	mov	r2, r3
20007384:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007388:	4013      	ands	r3, r2
2000738a:	60fb      	str	r3, [r7, #12]
      currentnode_address  = (pQList->Head->LinkRegisters[cllr_offset] & DMA_CLLR_LA);
2000738c:	687b      	ldr	r3, [r7, #4]
2000738e:	681b      	ldr	r3, [r3, #0]
20007390:	68ba      	ldr	r2, [r7, #8]
20007392:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20007396:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
2000739a:	4013      	ands	r3, r2
2000739c:	613b      	str	r3, [r7, #16]
2000739e:	e00f      	b.n	200073c0 <DMA_List_ResetQueueNodes+0x62>
    }
    /* Calculate nodes addresses */
    else
    {
      previousnode_address = currentnode_address;
200073a0:	693b      	ldr	r3, [r7, #16]
200073a2:	60fb      	str	r3, [r7, #12]
      currentnode_address =
        ((DMA_NodeTypeDef *)(currentnode_address +
                             ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
200073a4:	687b      	ldr	r3, [r7, #4]
200073a6:	681b      	ldr	r3, [r3, #0]
200073a8:	0c1b      	lsrs	r3, r3, #16
200073aa:	041b      	lsls	r3, r3, #16
        ((DMA_NodeTypeDef *)(currentnode_address +
200073ac:	693a      	ldr	r2, [r7, #16]
200073ae:	4413      	add	r3, r2
200073b0:	461a      	mov	r2, r3
                             ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
200073b2:	68bb      	ldr	r3, [r7, #8]
200073b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
      currentnode_address =
200073b8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200073bc:	4013      	ands	r3, r2
200073be:	613b      	str	r3, [r7, #16]
    }

    /* Reset node */
    ((DMA_NodeTypeDef *)(previousnode_address +
                         ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] = 0U;
200073c0:	687b      	ldr	r3, [r7, #4]
200073c2:	681b      	ldr	r3, [r3, #0]
200073c4:	0c1b      	lsrs	r3, r3, #16
200073c6:	041b      	lsls	r3, r3, #16
    ((DMA_NodeTypeDef *)(previousnode_address +
200073c8:	68fa      	ldr	r2, [r7, #12]
200073ca:	4413      	add	r3, r2
200073cc:	4619      	mov	r1, r3
                         ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] = 0U;
200073ce:	68bb      	ldr	r3, [r7, #8]
200073d0:	2200      	movs	r2, #0
200073d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    /* Increment node index */
    node_idx++;
200073d6:	697b      	ldr	r3, [r7, #20]
200073d8:	3301      	adds	r3, #1
200073da:	617b      	str	r3, [r7, #20]
  while (node_idx < pQList->NodeNumber)
200073dc:	687b      	ldr	r3, [r7, #4]
200073de:	689b      	ldr	r3, [r3, #8]
200073e0:	697a      	ldr	r2, [r7, #20]
200073e2:	429a      	cmp	r2, r3
200073e4:	d3c8      	bcc.n	20007378 <DMA_List_ResetQueueNodes+0x1a>
  }
}
200073e6:	bf00      	nop
200073e8:	bf00      	nop
200073ea:	371c      	adds	r7, #28
200073ec:	46bd      	mov	sp, r7
200073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
200073f2:	4770      	bx	lr

200073f4 <DMA_List_FillNode>:
  *                     configurations.
  * @retval None.
  */
static void DMA_List_FillNode(DMA_NodeTypeDef const *const pSrcNode,
                              DMA_NodeTypeDef *const pDestNode)
{
200073f4:	b480      	push	{r7}
200073f6:	b085      	sub	sp, #20
200073f8:	af00      	add	r7, sp, #0
200073fa:	6078      	str	r0, [r7, #4]
200073fc:	6039      	str	r1, [r7, #0]
  /* Repeat for all register nodes */
  for (uint32_t reg_idx = 0U; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
200073fe:	2300      	movs	r3, #0
20007400:	60fb      	str	r3, [r7, #12]
20007402:	e00a      	b.n	2000741a <DMA_List_FillNode+0x26>
  {
    pDestNode->LinkRegisters[reg_idx] = pSrcNode->LinkRegisters[reg_idx];
20007404:	687b      	ldr	r3, [r7, #4]
20007406:	68fa      	ldr	r2, [r7, #12]
20007408:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
2000740c:	683b      	ldr	r3, [r7, #0]
2000740e:	68fa      	ldr	r2, [r7, #12]
20007410:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t reg_idx = 0U; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
20007414:	68fb      	ldr	r3, [r7, #12]
20007416:	3301      	adds	r3, #1
20007418:	60fb      	str	r3, [r7, #12]
2000741a:	68fb      	ldr	r3, [r7, #12]
2000741c:	2b07      	cmp	r3, #7
2000741e:	d9f1      	bls.n	20007404 <DMA_List_FillNode+0x10>
  }

  /* Fill node information */
  pDestNode->NodeInfo = pSrcNode->NodeInfo;
20007420:	687b      	ldr	r3, [r7, #4]
20007422:	6a1a      	ldr	r2, [r3, #32]
20007424:	683b      	ldr	r3, [r7, #0]
20007426:	621a      	str	r2, [r3, #32]
}
20007428:	bf00      	nop
2000742a:	3714      	adds	r7, #20
2000742c:	46bd      	mov	sp, r7
2000742e:	f85d 7b04 	ldr.w	r7, [sp], #4
20007432:	4770      	bx	lr

20007434 <DMA_List_ConvertNodeToDynamic>:
  * @retval None.
  */
static void DMA_List_ConvertNodeToDynamic(uint32_t ContextNodeAddr,
                                          uint32_t CurrentNodeAddr,
                                          uint32_t RegisterNumber)
{
20007434:	b5b0      	push	{r4, r5, r7, lr}
20007436:	b092      	sub	sp, #72	@ 0x48
20007438:	af00      	add	r7, sp, #0
2000743a:	60f8      	str	r0, [r7, #12]
2000743c:	60b9      	str	r1, [r7, #8]
2000743e:	607a      	str	r2, [r7, #4]
  uint32_t currentnode_reg_counter = 0U;
20007440:	2300      	movs	r3, #0
20007442:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t contextnode_reg_counter = 0U;
20007444:	2300      	movs	r3, #0
20007446:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t cllr_idx = RegisterNumber - 1U;
20007448:	687b      	ldr	r3, [r7, #4]
2000744a:	3b01      	subs	r3, #1
2000744c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  DMA_NodeTypeDef *context_node = (DMA_NodeTypeDef *)ContextNodeAddr;
2000744e:	68fb      	ldr	r3, [r7, #12]
20007450:	63bb      	str	r3, [r7, #56]	@ 0x38
  DMA_NodeTypeDef *current_node = (DMA_NodeTypeDef *)CurrentNodeAddr;
20007452:	68bb      	ldr	r3, [r7, #8]
20007454:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t update_link[NODE_MAXIMUM_SIZE] = {DMA_CLLR_UT1, DMA_CLLR_UT2, DMA_CLLR_UB1, DMA_CLLR_USA,
20007456:	4b3b      	ldr	r3, [pc, #236]	@ (20007544 <DMA_List_ConvertNodeToDynamic+0x110>)
20007458:	f107 0414 	add.w	r4, r7, #20
2000745c:	461d      	mov	r5, r3
2000745e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
20007460:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20007462:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
20007466:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                             DMA_CLLR_UDA, DMA_CLLR_UT3, DMA_CLLR_UB2, DMA_CLLR_ULL
                                            };

  /* Update ULL position according to register number */
  update_link[cllr_idx] = update_link[NODE_MAXIMUM_SIZE - 1U];
2000746a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2000746c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2000746e:	009b      	lsls	r3, r3, #2
20007470:	3348      	adds	r3, #72	@ 0x48
20007472:	443b      	add	r3, r7
20007474:	f843 2c34 	str.w	r2, [r3, #-52]

  /* Repeat for all node registers */
  while (contextnode_reg_counter != RegisterNumber)
20007478:	e04d      	b.n	20007516 <DMA_List_ConvertNodeToDynamic+0xe2>
  {
    /* Check if register values are equal (exception for CSAR, CDAR and CLLR registers) */
    if ((context_node->LinkRegisters[contextnode_reg_counter]  ==
2000747a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
2000747c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
2000747e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
         current_node->LinkRegisters[currentnode_reg_counter]) &&
20007482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007484:	6c79      	ldr	r1, [r7, #68]	@ 0x44
20007486:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    if ((context_node->LinkRegisters[contextnode_reg_counter]  ==
2000748a:	429a      	cmp	r2, r3
2000748c:	d125      	bne.n	200074da <DMA_List_ConvertNodeToDynamic+0xa6>
         current_node->LinkRegisters[currentnode_reg_counter]) &&
2000748e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007490:	2b03      	cmp	r3, #3
20007492:	d022      	beq.n	200074da <DMA_List_ConvertNodeToDynamic+0xa6>
        (contextnode_reg_counter != NODE_CSAR_DEFAULT_OFFSET)  &&
20007494:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007496:	2b04      	cmp	r3, #4
20007498:	d01f      	beq.n	200074da <DMA_List_ConvertNodeToDynamic+0xa6>
        (contextnode_reg_counter != NODE_CDAR_DEFAULT_OFFSET)  &&
        (contextnode_reg_counter != (RegisterNumber - 1U)))
2000749a:	687b      	ldr	r3, [r7, #4]
2000749c:	3b01      	subs	r3, #1
        (contextnode_reg_counter != NODE_CDAR_DEFAULT_OFFSET)  &&
2000749e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200074a0:	429a      	cmp	r2, r3
200074a2:	d01a      	beq.n	200074da <DMA_List_ConvertNodeToDynamic+0xa6>
    {
      /* Format the node according to unused registers */
      DMA_List_FormatNode(current_node, currentnode_reg_counter, RegisterNumber, NODE_DYNAMIC_FORMAT);
200074a4:	2301      	movs	r3, #1
200074a6:	687a      	ldr	r2, [r7, #4]
200074a8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
200074aa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
200074ac:	f000 f8a6 	bl	200075fc <DMA_List_FormatNode>

      /* Update CLLR index */
      cllr_idx --;
200074b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200074b2:	3b01      	subs	r3, #1
200074b4:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Update CLLR fields */
      current_node->LinkRegisters[cllr_idx] &= ~update_link[contextnode_reg_counter];
200074b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200074b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
200074ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200074be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200074c0:	009b      	lsls	r3, r3, #2
200074c2:	3348      	adds	r3, #72	@ 0x48
200074c4:	443b      	add	r3, r7
200074c6:	f853 3c34 	ldr.w	r3, [r3, #-52]
200074ca:	43db      	mvns	r3, r3
200074cc:	ea02 0103 	and.w	r1, r2, r3
200074d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200074d2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
200074d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200074d8:	e01a      	b.n	20007510 <DMA_List_ConvertNodeToDynamic+0xdc>
    }
    else
    {
      /* Update context node register fields with new values */
      context_node->LinkRegisters[contextnode_reg_counter] = current_node->LinkRegisters[currentnode_reg_counter];
200074da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200074dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200074de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
200074e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200074e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200074e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Update CLLR fields */
      current_node->LinkRegisters[cllr_idx] |= update_link[contextnode_reg_counter];
200074ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200074ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
200074ee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200074f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200074f4:	009b      	lsls	r3, r3, #2
200074f6:	3348      	adds	r3, #72	@ 0x48
200074f8:	443b      	add	r3, r7
200074fa:	f853 3c34 	ldr.w	r3, [r3, #-52]
200074fe:	ea42 0103 	orr.w	r1, r2, r3
20007502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007504:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
20007506:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Increment current node number register counter */
      currentnode_reg_counter++;
2000750a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
2000750c:	3301      	adds	r3, #1
2000750e:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* Increment context node number register counter */
    contextnode_reg_counter++;
20007510:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007512:	3301      	adds	r3, #1
20007514:	643b      	str	r3, [r7, #64]	@ 0x40
  while (contextnode_reg_counter != RegisterNumber)
20007516:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20007518:	687b      	ldr	r3, [r7, #4]
2000751a:	429a      	cmp	r2, r3
2000751c:	d1ad      	bne.n	2000747a <DMA_List_ConvertNodeToDynamic+0x46>
  }

  /* Update node information */
  MODIFY_REG(current_node->NodeInfo, NODE_CLLR_IDX, ((currentnode_reg_counter - 1U) << NODE_CLLR_IDX_POS));
2000751e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007520:	6a1b      	ldr	r3, [r3, #32]
20007522:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
20007526:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20007528:	3b01      	subs	r3, #1
2000752a:	021b      	lsls	r3, r3, #8
2000752c:	431a      	orrs	r2, r3
2000752e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20007530:	621a      	str	r2, [r3, #32]

  /* Clear unused node fields */
  DMA_List_ClearUnusedFields(current_node, currentnode_reg_counter);
20007532:	6c79      	ldr	r1, [r7, #68]	@ 0x44
20007534:	6b78      	ldr	r0, [r7, #52]	@ 0x34
20007536:	f000 f89a 	bl	2000766e <DMA_List_ClearUnusedFields>
}
2000753a:	bf00      	nop
2000753c:	3748      	adds	r7, #72	@ 0x48
2000753e:	46bd      	mov	sp, r7
20007540:	bdb0      	pop	{r4, r5, r7, pc}
20007542:	bf00      	nop
20007544:	20018760 	.word	0x20018760

20007548 <DMA_List_ConvertNodeToStatic>:
  * @retval None.
  */
static void DMA_List_ConvertNodeToStatic(uint32_t ContextNodeAddr,
                                         uint32_t CurrentNodeAddr,
                                         uint32_t RegisterNumber)
{
20007548:	b5b0      	push	{r4, r5, r7, lr}
2000754a:	b092      	sub	sp, #72	@ 0x48
2000754c:	af00      	add	r7, sp, #0
2000754e:	60f8      	str	r0, [r7, #12]
20007550:	60b9      	str	r1, [r7, #8]
20007552:	607a      	str	r2, [r7, #4]
  uint32_t contextnode_reg_counter = 0U;
20007554:	2300      	movs	r3, #0
20007556:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t cllr_idx;
  uint32_t cllr_mask;
  const DMA_NodeTypeDef *context_node = (DMA_NodeTypeDef *)ContextNodeAddr;
20007558:	68fb      	ldr	r3, [r7, #12]
2000755a:	643b      	str	r3, [r7, #64]	@ 0x40
  DMA_NodeTypeDef *current_node = (DMA_NodeTypeDef *)CurrentNodeAddr;
2000755c:	68bb      	ldr	r3, [r7, #8]
2000755e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t update_link[NODE_MAXIMUM_SIZE] = {DMA_CLLR_UT1, DMA_CLLR_UT2, DMA_CLLR_UB1, DMA_CLLR_USA,
20007560:	4b25      	ldr	r3, [pc, #148]	@ (200075f8 <DMA_List_ConvertNodeToStatic+0xb0>)
20007562:	f107 0414 	add.w	r4, r7, #20
20007566:	461d      	mov	r5, r3
20007568:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
2000756a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
2000756c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
20007570:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                             DMA_CLLR_UDA, DMA_CLLR_UT3, DMA_CLLR_UB2, DMA_CLLR_ULL
                                            };

  /* Update ULL position according to register number */
  update_link[RegisterNumber - 1U] = update_link[NODE_MAXIMUM_SIZE - 1U];
20007574:	687b      	ldr	r3, [r7, #4]
20007576:	3b01      	subs	r3, #1
20007578:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2000757a:	009b      	lsls	r3, r3, #2
2000757c:	3348      	adds	r3, #72	@ 0x48
2000757e:	443b      	add	r3, r7
20007580:	f843 2c34 	str.w	r2, [r3, #-52]

  /* Get context node CLLR information */
  cllr_idx  = (context_node->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
20007584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007586:	6a1b      	ldr	r3, [r3, #32]
20007588:	0a1b      	lsrs	r3, r3, #8
2000758a:	f003 0307 	and.w	r3, r3, #7
2000758e:	63bb      	str	r3, [r7, #56]	@ 0x38
  cllr_mask = context_node->LinkRegisters[cllr_idx];
20007590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20007592:	6bba      	ldr	r2, [r7, #56]	@ 0x38
20007594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20007598:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Repeat for all node registers */
  while (contextnode_reg_counter != RegisterNumber)
2000759a:	e01a      	b.n	200075d2 <DMA_List_ConvertNodeToStatic+0x8a>
  {
    /* Check if node field is dynamic */
    if ((cllr_mask & update_link[contextnode_reg_counter]) == 0U)
2000759c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
2000759e:	009b      	lsls	r3, r3, #2
200075a0:	3348      	adds	r3, #72	@ 0x48
200075a2:	443b      	add	r3, r7
200075a4:	f853 2c34 	ldr.w	r2, [r3, #-52]
200075a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200075aa:	4013      	ands	r3, r2
200075ac:	2b00      	cmp	r3, #0
200075ae:	d10d      	bne.n	200075cc <DMA_List_ConvertNodeToStatic+0x84>
    {
      /* Format the node according to unused registers */
      DMA_List_FormatNode(current_node, contextnode_reg_counter, RegisterNumber, NODE_STATIC_FORMAT);
200075b0:	2300      	movs	r3, #0
200075b2:	687a      	ldr	r2, [r7, #4]
200075b4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
200075b6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
200075b8:	f000 f820 	bl	200075fc <DMA_List_FormatNode>

      /* Update node field */
      current_node->LinkRegisters[contextnode_reg_counter] = context_node->LinkRegisters[contextnode_reg_counter];
200075bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200075be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200075c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
200075c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200075c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200075c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Increment context node number register counter */
    contextnode_reg_counter++;
200075cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
200075ce:	3301      	adds	r3, #1
200075d0:	647b      	str	r3, [r7, #68]	@ 0x44
  while (contextnode_reg_counter != RegisterNumber)
200075d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200075d4:	687b      	ldr	r3, [r7, #4]
200075d6:	429a      	cmp	r2, r3
200075d8:	d1e0      	bne.n	2000759c <DMA_List_ConvertNodeToStatic+0x54>
  }

  /* Update node information */
  MODIFY_REG(current_node->NodeInfo, NODE_CLLR_IDX, ((RegisterNumber - 1U) << NODE_CLLR_IDX_POS));
200075da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200075dc:	6a1b      	ldr	r3, [r3, #32]
200075de:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
200075e2:	687b      	ldr	r3, [r7, #4]
200075e4:	3b01      	subs	r3, #1
200075e6:	021b      	lsls	r3, r3, #8
200075e8:	431a      	orrs	r2, r3
200075ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200075ec:	621a      	str	r2, [r3, #32]
}
200075ee:	bf00      	nop
200075f0:	3748      	adds	r7, #72	@ 0x48
200075f2:	46bd      	mov	sp, r7
200075f4:	bdb0      	pop	{r4, r5, r7, pc}
200075f6:	bf00      	nop
200075f8:	20018760 	.word	0x20018760

200075fc <DMA_List_FormatNode>:
  */
static void DMA_List_FormatNode(DMA_NodeTypeDef *const pNode,
                                uint32_t RegisterIdx,
                                uint32_t RegisterNumber,
                                uint32_t Format)
{
200075fc:	b480      	push	{r7}
200075fe:	b087      	sub	sp, #28
20007600:	af00      	add	r7, sp, #0
20007602:	60f8      	str	r0, [r7, #12]
20007604:	60b9      	str	r1, [r7, #8]
20007606:	607a      	str	r2, [r7, #4]
20007608:	603b      	str	r3, [r7, #0]
  if (Format == NODE_DYNAMIC_FORMAT)
2000760a:	683b      	ldr	r3, [r7, #0]
2000760c:	2b01      	cmp	r3, #1
2000760e:	d114      	bne.n	2000763a <DMA_List_FormatNode+0x3e>
  {
    /* Repeat for all registers to be formatted */
    for (uint32_t reg_idx = RegisterIdx; reg_idx < (RegisterNumber - 1U); reg_idx++)
20007610:	68bb      	ldr	r3, [r7, #8]
20007612:	617b      	str	r3, [r7, #20]
20007614:	e00b      	b.n	2000762e <DMA_List_FormatNode+0x32>
    {
      pNode->LinkRegisters[reg_idx] = pNode->LinkRegisters[reg_idx + 1U];
20007616:	697b      	ldr	r3, [r7, #20]
20007618:	1c5a      	adds	r2, r3, #1
2000761a:	68fb      	ldr	r3, [r7, #12]
2000761c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
20007620:	68fb      	ldr	r3, [r7, #12]
20007622:	697a      	ldr	r2, [r7, #20]
20007624:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint32_t reg_idx = RegisterIdx; reg_idx < (RegisterNumber - 1U); reg_idx++)
20007628:	697b      	ldr	r3, [r7, #20]
2000762a:	3301      	adds	r3, #1
2000762c:	617b      	str	r3, [r7, #20]
2000762e:	687b      	ldr	r3, [r7, #4]
20007630:	3b01      	subs	r3, #1
20007632:	697a      	ldr	r2, [r7, #20]
20007634:	429a      	cmp	r2, r3
20007636:	d3ee      	bcc.n	20007616 <DMA_List_FormatNode+0x1a>
    for (uint32_t reg_idx = (RegisterNumber - 2U); reg_idx > RegisterIdx; reg_idx--)
    {
      pNode->LinkRegisters[reg_idx] = pNode->LinkRegisters[reg_idx - 1U];
    }
  }
}
20007638:	e013      	b.n	20007662 <DMA_List_FormatNode+0x66>
    for (uint32_t reg_idx = (RegisterNumber - 2U); reg_idx > RegisterIdx; reg_idx--)
2000763a:	687b      	ldr	r3, [r7, #4]
2000763c:	3b02      	subs	r3, #2
2000763e:	613b      	str	r3, [r7, #16]
20007640:	e00b      	b.n	2000765a <DMA_List_FormatNode+0x5e>
      pNode->LinkRegisters[reg_idx] = pNode->LinkRegisters[reg_idx - 1U];
20007642:	693b      	ldr	r3, [r7, #16]
20007644:	1e5a      	subs	r2, r3, #1
20007646:	68fb      	ldr	r3, [r7, #12]
20007648:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
2000764c:	68fb      	ldr	r3, [r7, #12]
2000764e:	693a      	ldr	r2, [r7, #16]
20007650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint32_t reg_idx = (RegisterNumber - 2U); reg_idx > RegisterIdx; reg_idx--)
20007654:	693b      	ldr	r3, [r7, #16]
20007656:	3b01      	subs	r3, #1
20007658:	613b      	str	r3, [r7, #16]
2000765a:	693a      	ldr	r2, [r7, #16]
2000765c:	68bb      	ldr	r3, [r7, #8]
2000765e:	429a      	cmp	r2, r3
20007660:	d8ef      	bhi.n	20007642 <DMA_List_FormatNode+0x46>
}
20007662:	bf00      	nop
20007664:	371c      	adds	r7, #28
20007666:	46bd      	mov	sp, r7
20007668:	f85d 7b04 	ldr.w	r7, [sp], #4
2000766c:	4770      	bx	lr

2000766e <DMA_List_ClearUnusedFields>:
  * @param  FirstUnusedField : The first unused field to be cleared.
  * @retval None.
  */
static void DMA_List_ClearUnusedFields(DMA_NodeTypeDef *const pNode,
                                       uint32_t FirstUnusedField)
{
2000766e:	b480      	push	{r7}
20007670:	b085      	sub	sp, #20
20007672:	af00      	add	r7, sp, #0
20007674:	6078      	str	r0, [r7, #4]
20007676:	6039      	str	r1, [r7, #0]
  /* Repeat for all unused fields */
  for (uint32_t reg_idx = FirstUnusedField; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
20007678:	683b      	ldr	r3, [r7, #0]
2000767a:	60fb      	str	r3, [r7, #12]
2000767c:	e007      	b.n	2000768e <DMA_List_ClearUnusedFields+0x20>
  {
    pNode->LinkRegisters[reg_idx] = 0U;
2000767e:	687b      	ldr	r3, [r7, #4]
20007680:	68fa      	ldr	r2, [r7, #12]
20007682:	2100      	movs	r1, #0
20007684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t reg_idx = FirstUnusedField; reg_idx < NODE_MAXIMUM_SIZE; reg_idx++)
20007688:	68fb      	ldr	r3, [r7, #12]
2000768a:	3301      	adds	r3, #1
2000768c:	60fb      	str	r3, [r7, #12]
2000768e:	68fb      	ldr	r3, [r7, #12]
20007690:	2b07      	cmp	r3, #7
20007692:	d9f4      	bls.n	2000767e <DMA_List_ClearUnusedFields+0x10>
  }
}
20007694:	bf00      	nop
20007696:	bf00      	nop
20007698:	3714      	adds	r7, #20
2000769a:	46bd      	mov	sp, r7
2000769c:	f85d 7b04 	ldr.w	r7, [sp], #4
200076a0:	4770      	bx	lr

200076a2 <DMA_List_UpdateDynamicQueueNodesCLLR>:
  * @param  LastNode_IsCircular : The first circular node is the last queue node or not.
  * @retval None.
  */
static void DMA_List_UpdateDynamicQueueNodesCLLR(DMA_QListTypeDef const *const pQList,
                                                 uint32_t LastNode_IsCircular)
{
200076a2:	b580      	push	{r7, lr}
200076a4:	b088      	sub	sp, #32
200076a6:	af00      	add	r7, sp, #0
200076a8:	6078      	str	r0, [r7, #4]
200076aa:	6039      	str	r1, [r7, #0]
  uint32_t previous_cllr_offset;
  uint32_t current_cllr_offset = 0U;
200076ac:	2300      	movs	r3, #0
200076ae:	61fb      	str	r3, [r7, #28]
  uint32_t previousnode_addr;
  uint32_t currentnode_addr = (uint32_t)pQList->Head;
200076b0:	687b      	ldr	r3, [r7, #4]
200076b2:	681b      	ldr	r3, [r3, #0]
200076b4:	61bb      	str	r3, [r7, #24]
  uint32_t cllr_mask;
  uint32_t node_idx = 0U;
200076b6:	2300      	movs	r3, #0
200076b8:	617b      	str	r3, [r7, #20]

  /*  Repeat for all register nodes */
  while (node_idx < pQList->NodeNumber)
200076ba:	e039      	b.n	20007730 <DMA_List_UpdateDynamicQueueNodesCLLR+0x8e>
  {
    /* Get head node address */
    if (node_idx == 0U)
200076bc:	697b      	ldr	r3, [r7, #20]
200076be:	2b00      	cmp	r3, #0
200076c0:	d106      	bne.n	200076d0 <DMA_List_UpdateDynamicQueueNodesCLLR+0x2e>
    {
      /* Get current node information */
      current_cllr_offset = (((DMA_NodeTypeDef *)currentnode_addr)->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
200076c2:	69bb      	ldr	r3, [r7, #24]
200076c4:	6a1b      	ldr	r3, [r3, #32]
200076c6:	0a1b      	lsrs	r3, r3, #8
200076c8:	f003 0307 	and.w	r3, r3, #7
200076cc:	61fb      	str	r3, [r7, #28]
200076ce:	e02c      	b.n	2000772a <DMA_List_UpdateDynamicQueueNodesCLLR+0x88>
    }
    /* Calculate nodes addresses */
    else
    {
      /* Get previous node information */
      previousnode_addr = currentnode_addr;
200076d0:	69bb      	ldr	r3, [r7, #24]
200076d2:	613b      	str	r3, [r7, #16]
      previous_cllr_offset = current_cllr_offset;
200076d4:	69fb      	ldr	r3, [r7, #28]
200076d6:	60fb      	str	r3, [r7, #12]

      /* Get current node information */
      currentnode_addr = (((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] & DMA_CLLR_LA) +
200076d8:	693b      	ldr	r3, [r7, #16]
200076da:	68fa      	ldr	r2, [r7, #12]
200076dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200076e0:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
200076e4:	401a      	ands	r2, r3
                         ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
200076e6:	687b      	ldr	r3, [r7, #4]
200076e8:	681b      	ldr	r3, [r3, #0]
200076ea:	0c1b      	lsrs	r3, r3, #16
200076ec:	041b      	lsls	r3, r3, #16
      currentnode_addr = (((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] & DMA_CLLR_LA) +
200076ee:	4313      	orrs	r3, r2
200076f0:	61bb      	str	r3, [r7, #24]
      current_cllr_offset = (((DMA_NodeTypeDef *)currentnode_addr)->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
200076f2:	69bb      	ldr	r3, [r7, #24]
200076f4:	6a1b      	ldr	r3, [r3, #32]
200076f6:	0a1b      	lsrs	r3, r3, #8
200076f8:	f003 0307 	and.w	r3, r3, #7
200076fc:	61fb      	str	r3, [r7, #28]

      /* Calculate CLLR register value to be updated */
      cllr_mask = (((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] & ~DMA_CLLR_LA) |
200076fe:	69bb      	ldr	r3, [r7, #24]
20007700:	69fa      	ldr	r2, [r7, #28]
20007702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20007706:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2000770a:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
                  (((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] & DMA_CLLR_LA);
2000770e:	693a      	ldr	r2, [r7, #16]
20007710:	68f9      	ldr	r1, [r7, #12]
20007712:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
20007716:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
2000771a:	400a      	ands	r2, r1
      cllr_mask = (((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] & ~DMA_CLLR_LA) |
2000771c:	4313      	orrs	r3, r2
2000771e:	60bb      	str	r3, [r7, #8]

      /* Set new CLLR value to previous node */
      ((DMA_NodeTypeDef *)(previousnode_addr))->LinkRegisters[previous_cllr_offset] = cllr_mask;
20007720:	693b      	ldr	r3, [r7, #16]
20007722:	68b9      	ldr	r1, [r7, #8]
20007724:	68fa      	ldr	r2, [r7, #12]
20007726:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Increment node index */
    node_idx++;
2000772a:	697b      	ldr	r3, [r7, #20]
2000772c:	3301      	adds	r3, #1
2000772e:	617b      	str	r3, [r7, #20]
  while (node_idx < pQList->NodeNumber)
20007730:	687b      	ldr	r3, [r7, #4]
20007732:	689b      	ldr	r3, [r3, #8]
20007734:	697a      	ldr	r2, [r7, #20]
20007736:	429a      	cmp	r2, r3
20007738:	d3c0      	bcc.n	200076bc <DMA_List_UpdateDynamicQueueNodesCLLR+0x1a>
  }

  /* Check queue circularity */
  if (pQList->FirstCircularNode != 0U)
2000773a:	687b      	ldr	r3, [r7, #4]
2000773c:	685b      	ldr	r3, [r3, #4]
2000773e:	2b00      	cmp	r3, #0
20007740:	d021      	beq.n	20007786 <DMA_List_UpdateDynamicQueueNodesCLLR+0xe4>
  {
    /* First circular queue is not last queue node */
    if (LastNode_IsCircular == 0U)
20007742:	683b      	ldr	r3, [r7, #0]
20007744:	2b00      	cmp	r3, #0
20007746:	d113      	bne.n	20007770 <DMA_List_UpdateDynamicQueueNodesCLLR+0xce>
    {
      /* Get CLLR node information */
      DMA_List_GetCLLRNodeInfo(((DMA_NodeTypeDef *)currentnode_addr), &cllr_mask, NULL);
20007748:	69bb      	ldr	r3, [r7, #24]
2000774a:	f107 0108 	add.w	r1, r7, #8
2000774e:	2200      	movs	r2, #0
20007750:	4618      	mov	r0, r3
20007752:	f7ff fd35 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

      /* Update CLLR register for last circular node */
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] =
        ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
20007756:	687b      	ldr	r3, [r7, #4]
20007758:	681b      	ldr	r3, [r3, #0]
2000775a:	461a      	mov	r2, r3
2000775c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
20007760:	4013      	ands	r3, r2
20007762:	68b9      	ldr	r1, [r7, #8]
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] =
20007764:	69ba      	ldr	r2, [r7, #24]
        ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
20007766:	4319      	orrs	r1, r3
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] =
20007768:	69fb      	ldr	r3, [r7, #28]
2000776a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  else
  {
    /* Clear CLLR register for last node */
    ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] = 0U;
  }
}
2000776e:	e00f      	b.n	20007790 <DMA_List_UpdateDynamicQueueNodesCLLR+0xee>
      ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] &= ~DMA_CLLR_ULL;
20007770:	69bb      	ldr	r3, [r7, #24]
20007772:	69fa      	ldr	r2, [r7, #28]
20007774:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20007778:	69bb      	ldr	r3, [r7, #24]
2000777a:	f422 3180 	bic.w	r1, r2, #65536	@ 0x10000
2000777e:	69fa      	ldr	r2, [r7, #28]
20007780:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20007784:	e004      	b.n	20007790 <DMA_List_UpdateDynamicQueueNodesCLLR+0xee>
    ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] = 0U;
20007786:	69bb      	ldr	r3, [r7, #24]
20007788:	69fa      	ldr	r2, [r7, #28]
2000778a:	2100      	movs	r1, #0
2000778c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20007790:	bf00      	nop
20007792:	3720      	adds	r7, #32
20007794:	46bd      	mov	sp, r7
20007796:	bd80      	pop	{r7, pc}

20007798 <DMA_List_UpdateStaticQueueNodesCLLR>:
  * @param  operation : The operation type.
  * @retval None.
  */
static void DMA_List_UpdateStaticQueueNodesCLLR(DMA_QListTypeDef const *const pQList,
                                                uint32_t operation)
{
20007798:	b580      	push	{r7, lr}
2000779a:	b088      	sub	sp, #32
2000779c:	af00      	add	r7, sp, #0
2000779e:	6078      	str	r0, [r7, #4]
200077a0:	6039      	str	r1, [r7, #0]
  uint32_t currentnode_addr = (uint32_t)pQList->Head;
200077a2:	687b      	ldr	r3, [r7, #4]
200077a4:	681b      	ldr	r3, [r3, #0]
200077a6:	61fb      	str	r3, [r7, #28]
  uint32_t current_cllr_offset = ((uint32_t)pQList->Head->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
200077a8:	687b      	ldr	r3, [r7, #4]
200077aa:	681b      	ldr	r3, [r3, #0]
200077ac:	6a1b      	ldr	r3, [r3, #32]
200077ae:	0a1b      	lsrs	r3, r3, #8
200077b0:	f003 0307 	and.w	r3, r3, #7
200077b4:	61bb      	str	r3, [r7, #24]
  uint32_t cllr_default_offset;
  uint32_t cllr_default_mask;
  uint32_t cllr_mask;
  uint32_t node_idx = 0U;
200077b6:	2300      	movs	r3, #0
200077b8:	613b      	str	r3, [r7, #16]

  /* Get CLLR node information */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_default_mask, &cllr_default_offset);
200077ba:	687b      	ldr	r3, [r7, #4]
200077bc:	681b      	ldr	r3, [r3, #0]
200077be:	f107 020c 	add.w	r2, r7, #12
200077c2:	f107 0108 	add.w	r1, r7, #8
200077c6:	4618      	mov	r0, r3
200077c8:	f7ff fcfa 	bl	200071c0 <DMA_List_GetCLLRNodeInfo>

  /*  Repeat for all register nodes (Bypass last queue node) */
  while (node_idx < pQList->NodeNumber)
200077cc:	e039      	b.n	20007842 <DMA_List_UpdateStaticQueueNodesCLLR+0xaa>
  {
    if (operation == UPDATE_CLLR_POSITION)
200077ce:	683b      	ldr	r3, [r7, #0]
200077d0:	2b00      	cmp	r3, #0
200077d2:	d105      	bne.n	200077e0 <DMA_List_UpdateStaticQueueNodesCLLR+0x48>
    {
      /* Get CLLR value */
      cllr_mask = ((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset];
200077d4:	69fb      	ldr	r3, [r7, #28]
200077d6:	69ba      	ldr	r2, [r7, #24]
200077d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200077dc:	617b      	str	r3, [r7, #20]
200077de:	e009      	b.n	200077f4 <DMA_List_UpdateStaticQueueNodesCLLR+0x5c>
    }
    else
    {
      /* Calculate CLLR value */
      cllr_mask = (((DMA_NodeTypeDef *)currentnode_addr)->LinkRegisters[current_cllr_offset] & DMA_CLLR_LA) |
200077e0:	69fb      	ldr	r3, [r7, #28]
200077e2:	69ba      	ldr	r2, [r7, #24]
200077e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200077e8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
200077ec:	4013      	ands	r3, r2
200077ee:	68ba      	ldr	r2, [r7, #8]
200077f0:	4313      	orrs	r3, r2
200077f2:	617b      	str	r3, [r7, #20]
                  cllr_default_mask;
    }

    /* Set new CLLR value to default position */
    if ((node_idx == (pQList->NodeNumber - 1U)) && (pQList->FirstCircularNode == NULL))
200077f4:	687b      	ldr	r3, [r7, #4]
200077f6:	689b      	ldr	r3, [r3, #8]
200077f8:	3b01      	subs	r3, #1
200077fa:	693a      	ldr	r2, [r7, #16]
200077fc:	429a      	cmp	r2, r3
200077fe:	d109      	bne.n	20007814 <DMA_List_UpdateStaticQueueNodesCLLR+0x7c>
20007800:	687b      	ldr	r3, [r7, #4]
20007802:	685b      	ldr	r3, [r3, #4]
20007804:	2b00      	cmp	r3, #0
20007806:	d105      	bne.n	20007814 <DMA_List_UpdateStaticQueueNodesCLLR+0x7c>
    {
      ((DMA_NodeTypeDef *)(currentnode_addr))->LinkRegisters[cllr_default_offset] = 0U;
20007808:	69fb      	ldr	r3, [r7, #28]
2000780a:	68fa      	ldr	r2, [r7, #12]
2000780c:	2100      	movs	r1, #0
2000780e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007812:	e004      	b.n	2000781e <DMA_List_UpdateStaticQueueNodesCLLR+0x86>
    }
    else
    {
      ((DMA_NodeTypeDef *)(currentnode_addr))->LinkRegisters[cllr_default_offset] = cllr_mask;
20007814:	69fb      	ldr	r3, [r7, #28]
20007816:	68fa      	ldr	r2, [r7, #12]
20007818:	6979      	ldr	r1, [r7, #20]
2000781a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Update current node address with next node address */
    currentnode_addr = (currentnode_addr & DMA_CLBAR_LBA) | (cllr_mask & DMA_CLLR_LA);
2000781e:	69fb      	ldr	r3, [r7, #28]
20007820:	0c1b      	lsrs	r3, r3, #16
20007822:	041b      	lsls	r3, r3, #16
20007824:	6979      	ldr	r1, [r7, #20]
20007826:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
2000782a:	400a      	ands	r2, r1
2000782c:	4313      	orrs	r3, r2
2000782e:	61fb      	str	r3, [r7, #28]

    /* Update current CLLR offset with next CLLR offset */
    current_cllr_offset = (((DMA_NodeTypeDef *)currentnode_addr)->NodeInfo & NODE_CLLR_IDX) >> NODE_CLLR_IDX_POS;
20007830:	69fb      	ldr	r3, [r7, #28]
20007832:	6a1b      	ldr	r3, [r3, #32]
20007834:	0a1b      	lsrs	r3, r3, #8
20007836:	f003 0307 	and.w	r3, r3, #7
2000783a:	61bb      	str	r3, [r7, #24]

    /* Increment node index */
    node_idx++;
2000783c:	693b      	ldr	r3, [r7, #16]
2000783e:	3301      	adds	r3, #1
20007840:	613b      	str	r3, [r7, #16]
  while (node_idx < pQList->NodeNumber)
20007842:	687b      	ldr	r3, [r7, #4]
20007844:	689b      	ldr	r3, [r3, #8]
20007846:	693a      	ldr	r2, [r7, #16]
20007848:	429a      	cmp	r2, r3
2000784a:	d3c0      	bcc.n	200077ce <DMA_List_UpdateStaticQueueNodesCLLR+0x36>
  }
}
2000784c:	bf00      	nop
2000784e:	bf00      	nop
20007850:	3720      	adds	r7, #32
20007852:	46bd      	mov	sp, r7
20007854:	bd80      	pop	{r7, pc}

20007856 <DMA_List_CleanQueue>:
  * @brief  Clean linked-list queue variable.
  * @param  pQList    : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval None.
  */
static void DMA_List_CleanQueue(DMA_QListTypeDef *const pQList)
{
20007856:	b480      	push	{r7}
20007858:	b083      	sub	sp, #12
2000785a:	af00      	add	r7, sp, #0
2000785c:	6078      	str	r0, [r7, #4]
  /* Clear head node */
  pQList->Head = NULL;
2000785e:	687b      	ldr	r3, [r7, #4]
20007860:	2200      	movs	r2, #0
20007862:	601a      	str	r2, [r3, #0]

  /* Clear first circular queue node */
  pQList->FirstCircularNode = NULL;
20007864:	687b      	ldr	r3, [r7, #4]
20007866:	2200      	movs	r2, #0
20007868:	605a      	str	r2, [r3, #4]

  /* Reset node number */
  pQList->NodeNumber = 0U;
2000786a:	687b      	ldr	r3, [r7, #4]
2000786c:	2200      	movs	r2, #0
2000786e:	609a      	str	r2, [r3, #8]

  /* Reset queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_RESET;
20007870:	687b      	ldr	r3, [r7, #4]
20007872:	2200      	movs	r2, #0
20007874:	731a      	strb	r2, [r3, #12]

  /* Reset queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
20007876:	687b      	ldr	r3, [r7, #4]
20007878:	2200      	movs	r2, #0
2000787a:	611a      	str	r2, [r3, #16]

  /* Reset queue type */
  pQList->Type = QUEUE_TYPE_STATIC;
2000787c:	687b      	ldr	r3, [r7, #4]
2000787e:	2200      	movs	r2, #0
20007880:	615a      	str	r2, [r3, #20]
}
20007882:	bf00      	nop
20007884:	370c      	adds	r7, #12
20007886:	46bd      	mov	sp, r7
20007888:	f85d 7b04 	ldr.w	r7, [sp], #4
2000788c:	4770      	bx	lr
	...

20007890 <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
20007890:	b480      	push	{r7}
20007892:	b089      	sub	sp, #36	@ 0x24
20007894:	af00      	add	r7, sp, #0
20007896:	6078      	str	r0, [r7, #4]
20007898:	6039      	str	r1, [r7, #0]
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
2000789a:	687b      	ldr	r3, [r7, #4]
2000789c:	2b00      	cmp	r3, #0
2000789e:	d002      	beq.n	200078a6 <HAL_EXTI_SetConfigLine+0x16>
200078a0:	683b      	ldr	r3, [r7, #0]
200078a2:	2b00      	cmp	r3, #0
200078a4:	d101      	bne.n	200078aa <HAL_EXTI_SetConfigLine+0x1a>
  {
    return HAL_ERROR;
200078a6:	2301      	movs	r3, #1
200078a8:	e0b7      	b.n	20007a1a <HAL_EXTI_SetConfigLine+0x18a>
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
200078aa:	683b      	ldr	r3, [r7, #0]
200078ac:	681a      	ldr	r2, [r3, #0]
200078ae:	687b      	ldr	r3, [r7, #4]
200078b0:	601a      	str	r2, [r3, #0]

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
200078b2:	683b      	ldr	r3, [r7, #0]
200078b4:	681b      	ldr	r3, [r3, #0]
200078b6:	0c1b      	lsrs	r3, r3, #16
200078b8:	f003 0301 	and.w	r3, r3, #1
200078bc:	61bb      	str	r3, [r7, #24]
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
200078be:	683b      	ldr	r3, [r7, #0]
200078c0:	681b      	ldr	r3, [r3, #0]
200078c2:	f003 031f 	and.w	r3, r3, #31
200078c6:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
200078c8:	2201      	movs	r2, #1
200078ca:	697b      	ldr	r3, [r7, #20]
200078cc:	fa02 f303 	lsl.w	r3, r2, r3
200078d0:	613b      	str	r3, [r7, #16]

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0U)
200078d2:	683b      	ldr	r3, [r7, #0]
200078d4:	681b      	ldr	r3, [r3, #0]
200078d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
200078da:	2b00      	cmp	r3, #0
200078dc:	d066      	beq.n	200079ac <HAL_EXTI_SetConfigLine+0x11c>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
200078de:	69bb      	ldr	r3, [r7, #24]
200078e0:	015b      	lsls	r3, r3, #5
200078e2:	f103 438c 	add.w	r3, r3, #1174405120	@ 0x46000000
200078e6:	f503 3308 	add.w	r3, r3, #139264	@ 0x22000
200078ea:	60fb      	str	r3, [r7, #12]
    regval = *regaddr;
200078ec:	68fb      	ldr	r3, [r7, #12]
200078ee:	681b      	ldr	r3, [r3, #0]
200078f0:	61fb      	str	r3, [r7, #28]

    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0U)
200078f2:	683b      	ldr	r3, [r7, #0]
200078f4:	689b      	ldr	r3, [r3, #8]
200078f6:	f003 0301 	and.w	r3, r3, #1
200078fa:	2b00      	cmp	r3, #0
200078fc:	d004      	beq.n	20007908 <HAL_EXTI_SetConfigLine+0x78>
    {
      regval |= maskline;
200078fe:	69fa      	ldr	r2, [r7, #28]
20007900:	693b      	ldr	r3, [r7, #16]
20007902:	4313      	orrs	r3, r2
20007904:	61fb      	str	r3, [r7, #28]
20007906:	e004      	b.n	20007912 <HAL_EXTI_SetConfigLine+0x82>
    }
    else
    {
      regval &= ~maskline;
20007908:	693b      	ldr	r3, [r7, #16]
2000790a:	43db      	mvns	r3, r3
2000790c:	69fa      	ldr	r2, [r7, #28]
2000790e:	4013      	ands	r3, r2
20007910:	61fb      	str	r3, [r7, #28]
    }

    /* Store rising trigger mode */
    *regaddr = regval;
20007912:	68fb      	ldr	r3, [r7, #12]
20007914:	69fa      	ldr	r2, [r7, #28]
20007916:	601a      	str	r2, [r3, #0]

    /* Configure falling trigger */
    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007918:	69bb      	ldr	r3, [r7, #24]
2000791a:	015a      	lsls	r2, r3, #5
2000791c:	4b42      	ldr	r3, [pc, #264]	@ (20007a28 <HAL_EXTI_SetConfigLine+0x198>)
2000791e:	4413      	add	r3, r2
20007920:	60fb      	str	r3, [r7, #12]
    regval = *regaddr;
20007922:	68fb      	ldr	r3, [r7, #12]
20007924:	681b      	ldr	r3, [r3, #0]
20007926:	61fb      	str	r3, [r7, #28]

    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0U)
20007928:	683b      	ldr	r3, [r7, #0]
2000792a:	689b      	ldr	r3, [r3, #8]
2000792c:	f003 0302 	and.w	r3, r3, #2
20007930:	2b00      	cmp	r3, #0
20007932:	d004      	beq.n	2000793e <HAL_EXTI_SetConfigLine+0xae>
    {
      regval |= maskline;
20007934:	69fa      	ldr	r2, [r7, #28]
20007936:	693b      	ldr	r3, [r7, #16]
20007938:	4313      	orrs	r3, r2
2000793a:	61fb      	str	r3, [r7, #28]
2000793c:	e004      	b.n	20007948 <HAL_EXTI_SetConfigLine+0xb8>
    }
    else
    {
      regval &= ~maskline;
2000793e:	693b      	ldr	r3, [r7, #16]
20007940:	43db      	mvns	r3, r3
20007942:	69fa      	ldr	r2, [r7, #28]
20007944:	4013      	ands	r3, r2
20007946:	61fb      	str	r3, [r7, #28]
    }

    /* Store falling trigger mode */
    *regaddr = regval;
20007948:	68fb      	ldr	r3, [r7, #12]
2000794a:	69fa      	ldr	r2, [r7, #28]
2000794c:	601a      	str	r2, [r3, #0]

    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
2000794e:	683b      	ldr	r3, [r7, #0]
20007950:	681b      	ldr	r3, [r3, #0]
20007952:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
20007956:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
2000795a:	d127      	bne.n	200079ac <HAL_EXTI_SetConfigLine+0x11c>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[(linepos >> 2U) & 0x03UL];
2000795c:	4a33      	ldr	r2, [pc, #204]	@ (20007a2c <HAL_EXTI_SetConfigLine+0x19c>)
2000795e:	697b      	ldr	r3, [r7, #20]
20007960:	089b      	lsrs	r3, r3, #2
20007962:	f003 0303 	and.w	r3, r3, #3
20007966:	3318      	adds	r3, #24
20007968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2000796c:	61fb      	str	r3, [r7, #28]
      regval &= ~(EXTI_EXTICR1_EXTI0 << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
2000796e:	697b      	ldr	r3, [r7, #20]
20007970:	f003 0303 	and.w	r3, r3, #3
20007974:	00db      	lsls	r3, r3, #3
20007976:	220f      	movs	r2, #15
20007978:	fa02 f303 	lsl.w	r3, r2, r3
2000797c:	43db      	mvns	r3, r3
2000797e:	69fa      	ldr	r2, [r7, #28]
20007980:	4013      	ands	r3, r2
20007982:	61fb      	str	r3, [r7, #28]
      regval |= (pExtiConfig->GPIOSel << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
20007984:	683b      	ldr	r3, [r7, #0]
20007986:	68da      	ldr	r2, [r3, #12]
20007988:	697b      	ldr	r3, [r7, #20]
2000798a:	f003 0303 	and.w	r3, r3, #3
2000798e:	00db      	lsls	r3, r3, #3
20007990:	fa02 f303 	lsl.w	r3, r2, r3
20007994:	69fa      	ldr	r2, [r7, #28]
20007996:	4313      	orrs	r3, r2
20007998:	61fb      	str	r3, [r7, #28]
      EXTI->EXTICR[(linepos >> 2U) & 0x03UL] = regval;
2000799a:	4924      	ldr	r1, [pc, #144]	@ (20007a2c <HAL_EXTI_SetConfigLine+0x19c>)
2000799c:	697b      	ldr	r3, [r7, #20]
2000799e:	089b      	lsrs	r3, r3, #2
200079a0:	f003 0303 	and.w	r3, r3, #3
200079a4:	3318      	adds	r3, #24
200079a6:	69fa      	ldr	r2, [r7, #28]
200079a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  /* Configure interrupt mode : read current mode */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
200079ac:	69bb      	ldr	r3, [r7, #24]
200079ae:	011a      	lsls	r2, r3, #4
200079b0:	4b1f      	ldr	r3, [pc, #124]	@ (20007a30 <HAL_EXTI_SetConfigLine+0x1a0>)
200079b2:	4413      	add	r3, r2
200079b4:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
200079b6:	68fb      	ldr	r3, [r7, #12]
200079b8:	681b      	ldr	r3, [r3, #0]
200079ba:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0U)
200079bc:	683b      	ldr	r3, [r7, #0]
200079be:	685b      	ldr	r3, [r3, #4]
200079c0:	f003 0301 	and.w	r3, r3, #1
200079c4:	2b00      	cmp	r3, #0
200079c6:	d004      	beq.n	200079d2 <HAL_EXTI_SetConfigLine+0x142>
  {
    regval |= maskline;
200079c8:	69fa      	ldr	r2, [r7, #28]
200079ca:	693b      	ldr	r3, [r7, #16]
200079cc:	4313      	orrs	r3, r2
200079ce:	61fb      	str	r3, [r7, #28]
200079d0:	e004      	b.n	200079dc <HAL_EXTI_SetConfigLine+0x14c>
  }
  else
  {
    regval &= ~maskline;
200079d2:	693b      	ldr	r3, [r7, #16]
200079d4:	43db      	mvns	r3, r3
200079d6:	69fa      	ldr	r2, [r7, #28]
200079d8:	4013      	ands	r3, r2
200079da:	61fb      	str	r3, [r7, #28]
  }

  /* Store interrupt mode */
  *regaddr = regval;
200079dc:	68fb      	ldr	r3, [r7, #12]
200079de:	69fa      	ldr	r2, [r7, #28]
200079e0:	601a      	str	r2, [r3, #0]

  /* Configure event mode : read current mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
200079e2:	69bb      	ldr	r3, [r7, #24]
200079e4:	011a      	lsls	r2, r3, #4
200079e6:	4b13      	ldr	r3, [pc, #76]	@ (20007a34 <HAL_EXTI_SetConfigLine+0x1a4>)
200079e8:	4413      	add	r3, r2
200079ea:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
200079ec:	68fb      	ldr	r3, [r7, #12]
200079ee:	681b      	ldr	r3, [r3, #0]
200079f0:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0U)
200079f2:	683b      	ldr	r3, [r7, #0]
200079f4:	685b      	ldr	r3, [r3, #4]
200079f6:	f003 0302 	and.w	r3, r3, #2
200079fa:	2b00      	cmp	r3, #0
200079fc:	d004      	beq.n	20007a08 <HAL_EXTI_SetConfigLine+0x178>
  {
    regval |= maskline;
200079fe:	69fa      	ldr	r2, [r7, #28]
20007a00:	693b      	ldr	r3, [r7, #16]
20007a02:	4313      	orrs	r3, r2
20007a04:	61fb      	str	r3, [r7, #28]
20007a06:	e004      	b.n	20007a12 <HAL_EXTI_SetConfigLine+0x182>
  }
  else
  {
    regval &= ~maskline;
20007a08:	693b      	ldr	r3, [r7, #16]
20007a0a:	43db      	mvns	r3, r3
20007a0c:	69fa      	ldr	r2, [r7, #28]
20007a0e:	4013      	ands	r3, r2
20007a10:	61fb      	str	r3, [r7, #28]
  }

  /* Store event mode */
  *regaddr = regval;
20007a12:	68fb      	ldr	r3, [r7, #12]
20007a14:	69fa      	ldr	r2, [r7, #28]
20007a16:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20007a18:	2300      	movs	r3, #0
}
20007a1a:	4618      	mov	r0, r3
20007a1c:	3724      	adds	r7, #36	@ 0x24
20007a1e:	46bd      	mov	sp, r7
20007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
20007a24:	4770      	bx	lr
20007a26:	bf00      	nop
20007a28:	46022004 	.word	0x46022004
20007a2c:	46022000 	.word	0x46022000
20007a30:	46022080 	.word	0x46022080
20007a34:	46022084 	.word	0x46022084

20007a38 <HAL_EXTI_GetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on structure to store Exti configuration.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
20007a38:	b480      	push	{r7}
20007a3a:	b089      	sub	sp, #36	@ 0x24
20007a3c:	af00      	add	r7, sp, #0
20007a3e:	6078      	str	r0, [r7, #4]
20007a40:	6039      	str	r1, [r7, #0]
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
20007a42:	687b      	ldr	r3, [r7, #4]
20007a44:	2b00      	cmp	r3, #0
20007a46:	d002      	beq.n	20007a4e <HAL_EXTI_GetConfigLine+0x16>
20007a48:	683b      	ldr	r3, [r7, #0]
20007a4a:	2b00      	cmp	r3, #0
20007a4c:	d101      	bne.n	20007a52 <HAL_EXTI_GetConfigLine+0x1a>
  {
    return HAL_ERROR;
20007a4e:	2301      	movs	r3, #1
20007a50:	e087      	b.n	20007b62 <HAL_EXTI_GetConfigLine+0x12a>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configiguration structure */
  pExtiConfig->Line = hexti->Line;
20007a52:	687b      	ldr	r3, [r7, #4]
20007a54:	681a      	ldr	r2, [r3, #0]
20007a56:	683b      	ldr	r3, [r7, #0]
20007a58:	601a      	str	r2, [r3, #0]

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007a5a:	683b      	ldr	r3, [r7, #0]
20007a5c:	681b      	ldr	r3, [r3, #0]
20007a5e:	0c1b      	lsrs	r3, r3, #16
20007a60:	f003 0301 	and.w	r3, r3, #1
20007a64:	61fb      	str	r3, [r7, #28]
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
20007a66:	683b      	ldr	r3, [r7, #0]
20007a68:	681b      	ldr	r3, [r3, #0]
20007a6a:	f003 031f 	and.w	r3, r3, #31
20007a6e:	61bb      	str	r3, [r7, #24]
  maskline = (1UL << linepos);
20007a70:	2201      	movs	r2, #1
20007a72:	69bb      	ldr	r3, [r7, #24]
20007a74:	fa02 f303 	lsl.w	r3, r2, r3
20007a78:	617b      	str	r3, [r7, #20]

  /* 1] Get core mode : interrupt */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
20007a7a:	69fb      	ldr	r3, [r7, #28]
20007a7c:	011a      	lsls	r2, r3, #4
20007a7e:	4b3c      	ldr	r3, [pc, #240]	@ (20007b70 <HAL_EXTI_GetConfigLine+0x138>)
20007a80:	4413      	add	r3, r2
20007a82:	613b      	str	r3, [r7, #16]
  regval = *regaddr;
20007a84:	693b      	ldr	r3, [r7, #16]
20007a86:	681b      	ldr	r3, [r3, #0]
20007a88:	60fb      	str	r3, [r7, #12]

  /* Check if selected line is enable */
  if ((regval & maskline) != 0U)
20007a8a:	68fa      	ldr	r2, [r7, #12]
20007a8c:	697b      	ldr	r3, [r7, #20]
20007a8e:	4013      	ands	r3, r2
20007a90:	2b00      	cmp	r3, #0
20007a92:	d003      	beq.n	20007a9c <HAL_EXTI_GetConfigLine+0x64>
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
20007a94:	683b      	ldr	r3, [r7, #0]
20007a96:	2201      	movs	r2, #1
20007a98:	605a      	str	r2, [r3, #4]
20007a9a:	e002      	b.n	20007aa2 <HAL_EXTI_GetConfigLine+0x6a>
  }
  else
  {
    pExtiConfig->Mode = EXTI_MODE_NONE;
20007a9c:	683b      	ldr	r3, [r7, #0]
20007a9e:	2200      	movs	r2, #0
20007aa0:	605a      	str	r2, [r3, #4]
  }

  /* Get event mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
20007aa2:	69fb      	ldr	r3, [r7, #28]
20007aa4:	011a      	lsls	r2, r3, #4
20007aa6:	4b33      	ldr	r3, [pc, #204]	@ (20007b74 <HAL_EXTI_GetConfigLine+0x13c>)
20007aa8:	4413      	add	r3, r2
20007aaa:	613b      	str	r3, [r7, #16]
  regval = *regaddr;
20007aac:	693b      	ldr	r3, [r7, #16]
20007aae:	681b      	ldr	r3, [r3, #0]
20007ab0:	60fb      	str	r3, [r7, #12]

  /* Check if selected line is enable */
  if ((regval & maskline) != 0U)
20007ab2:	68fa      	ldr	r2, [r7, #12]
20007ab4:	697b      	ldr	r3, [r7, #20]
20007ab6:	4013      	ands	r3, r2
20007ab8:	2b00      	cmp	r3, #0
20007aba:	d005      	beq.n	20007ac8 <HAL_EXTI_GetConfigLine+0x90>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
20007abc:	683b      	ldr	r3, [r7, #0]
20007abe:	685b      	ldr	r3, [r3, #4]
20007ac0:	f043 0202 	orr.w	r2, r3, #2
20007ac4:	683b      	ldr	r3, [r7, #0]
20007ac6:	605a      	str	r2, [r3, #4]
  }

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0U)
20007ac8:	683b      	ldr	r3, [r7, #0]
20007aca:	681b      	ldr	r3, [r3, #0]
20007acc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20007ad0:	2b00      	cmp	r3, #0
20007ad2:	d045      	beq.n	20007b60 <HAL_EXTI_GetConfigLine+0x128>
  {
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007ad4:	69fb      	ldr	r3, [r7, #28]
20007ad6:	015b      	lsls	r3, r3, #5
20007ad8:	f103 438c 	add.w	r3, r3, #1174405120	@ 0x46000000
20007adc:	f503 3308 	add.w	r3, r3, #139264	@ 0x22000
20007ae0:	613b      	str	r3, [r7, #16]
    regval = *regaddr;
20007ae2:	693b      	ldr	r3, [r7, #16]
20007ae4:	681b      	ldr	r3, [r3, #0]
20007ae6:	60fb      	str	r3, [r7, #12]

    /* Get default Trigger and GPIOSel configuration */
    pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
20007ae8:	683b      	ldr	r3, [r7, #0]
20007aea:	2200      	movs	r2, #0
20007aec:	609a      	str	r2, [r3, #8]
    pExtiConfig->GPIOSel = 0x00u;
20007aee:	683b      	ldr	r3, [r7, #0]
20007af0:	2200      	movs	r2, #0
20007af2:	60da      	str	r2, [r3, #12]

    /* Check if configuration of selected line is enable */
    if ((regval & maskline) != 0U)
20007af4:	68fa      	ldr	r2, [r7, #12]
20007af6:	697b      	ldr	r3, [r7, #20]
20007af8:	4013      	ands	r3, r2
20007afa:	2b00      	cmp	r3, #0
20007afc:	d002      	beq.n	20007b04 <HAL_EXTI_GetConfigLine+0xcc>
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
20007afe:	683b      	ldr	r3, [r7, #0]
20007b00:	2201      	movs	r2, #1
20007b02:	609a      	str	r2, [r3, #8]
    }

    /* Get falling configuration */
    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007b04:	69fb      	ldr	r3, [r7, #28]
20007b06:	015a      	lsls	r2, r3, #5
20007b08:	4b1b      	ldr	r3, [pc, #108]	@ (20007b78 <HAL_EXTI_GetConfigLine+0x140>)
20007b0a:	4413      	add	r3, r2
20007b0c:	613b      	str	r3, [r7, #16]
    regval = *regaddr;
20007b0e:	693b      	ldr	r3, [r7, #16]
20007b10:	681b      	ldr	r3, [r3, #0]
20007b12:	60fb      	str	r3, [r7, #12]

    /* Check if configuration of selected line is enable */
    if ((regval & maskline) != 0U)
20007b14:	68fa      	ldr	r2, [r7, #12]
20007b16:	697b      	ldr	r3, [r7, #20]
20007b18:	4013      	ands	r3, r2
20007b1a:	2b00      	cmp	r3, #0
20007b1c:	d005      	beq.n	20007b2a <HAL_EXTI_GetConfigLine+0xf2>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
20007b1e:	683b      	ldr	r3, [r7, #0]
20007b20:	689b      	ldr	r3, [r3, #8]
20007b22:	f043 0202 	orr.w	r2, r3, #2
20007b26:	683b      	ldr	r3, [r7, #0]
20007b28:	609a      	str	r2, [r3, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
20007b2a:	683b      	ldr	r3, [r7, #0]
20007b2c:	681b      	ldr	r3, [r3, #0]
20007b2e:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
20007b32:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
20007b36:	d113      	bne.n	20007b60 <HAL_EXTI_GetConfigLine+0x128>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[(linepos >> 2U) & 0x03UL];
20007b38:	4a10      	ldr	r2, [pc, #64]	@ (20007b7c <HAL_EXTI_GetConfigLine+0x144>)
20007b3a:	69bb      	ldr	r3, [r7, #24]
20007b3c:	089b      	lsrs	r3, r3, #2
20007b3e:	f003 0303 	and.w	r3, r3, #3
20007b42:	3318      	adds	r3, #24
20007b44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20007b48:	60fb      	str	r3, [r7, #12]
      pExtiConfig->GPIOSel = (regval >> (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U))) & EXTI_EXTICR1_EXTI0;
20007b4a:	69bb      	ldr	r3, [r7, #24]
20007b4c:	f003 0303 	and.w	r3, r3, #3
20007b50:	00db      	lsls	r3, r3, #3
20007b52:	68fa      	ldr	r2, [r7, #12]
20007b54:	fa22 f303 	lsr.w	r3, r2, r3
20007b58:	f003 020f 	and.w	r2, r3, #15
20007b5c:	683b      	ldr	r3, [r7, #0]
20007b5e:	60da      	str	r2, [r3, #12]
    }
  }

  return HAL_OK;
20007b60:	2300      	movs	r3, #0
}
20007b62:	4618      	mov	r0, r3
20007b64:	3724      	adds	r7, #36	@ 0x24
20007b66:	46bd      	mov	sp, r7
20007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
20007b6c:	4770      	bx	lr
20007b6e:	bf00      	nop
20007b70:	46022080 	.word	0x46022080
20007b74:	46022084 	.word	0x46022084
20007b78:	46022004 	.word	0x46022004
20007b7c:	46022000 	.word	0x46022000

20007b80 <HAL_EXTI_ClearConfigLine>:
  * @brief  Clear whole configuration of a dedicated Exti line.
  * @param  hexti Exti handle.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(const EXTI_HandleTypeDef *hexti)
{
20007b80:	b480      	push	{r7}
20007b82:	b089      	sub	sp, #36	@ 0x24
20007b84:	af00      	add	r7, sp, #0
20007b86:	6078      	str	r0, [r7, #4]
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if (hexti == NULL)
20007b88:	687b      	ldr	r3, [r7, #4]
20007b8a:	2b00      	cmp	r3, #0
20007b8c:	d101      	bne.n	20007b92 <HAL_EXTI_ClearConfigLine+0x12>
  {
    return HAL_ERROR;
20007b8e:	2301      	movs	r3, #1
20007b90:	e074      	b.n	20007c7c <HAL_EXTI_ClearConfigLine+0xfc>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007b92:	687b      	ldr	r3, [r7, #4]
20007b94:	681b      	ldr	r3, [r3, #0]
20007b96:	0c1b      	lsrs	r3, r3, #16
20007b98:	f003 0301 	and.w	r3, r3, #1
20007b9c:	61fb      	str	r3, [r7, #28]
  linepos = (hexti->Line & EXTI_PIN_MASK);
20007b9e:	687b      	ldr	r3, [r7, #4]
20007ba0:	681b      	ldr	r3, [r3, #0]
20007ba2:	f003 031f 	and.w	r3, r3, #31
20007ba6:	61bb      	str	r3, [r7, #24]
  maskline = (1UL << linepos);
20007ba8:	2201      	movs	r2, #1
20007baa:	69bb      	ldr	r3, [r7, #24]
20007bac:	fa02 f303 	lsl.w	r3, r2, r3
20007bb0:	617b      	str	r3, [r7, #20]

  /* 1] Clear interrupt mode */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
20007bb2:	69fb      	ldr	r3, [r7, #28]
20007bb4:	011a      	lsls	r2, r3, #4
20007bb6:	4b34      	ldr	r3, [pc, #208]	@ (20007c88 <HAL_EXTI_ClearConfigLine+0x108>)
20007bb8:	4413      	add	r3, r2
20007bba:	613b      	str	r3, [r7, #16]
  regval = (*regaddr & ~maskline);
20007bbc:	693b      	ldr	r3, [r7, #16]
20007bbe:	681a      	ldr	r2, [r3, #0]
20007bc0:	697b      	ldr	r3, [r7, #20]
20007bc2:	43db      	mvns	r3, r3
20007bc4:	4013      	ands	r3, r2
20007bc6:	60fb      	str	r3, [r7, #12]
  *regaddr = regval;
20007bc8:	693b      	ldr	r3, [r7, #16]
20007bca:	68fa      	ldr	r2, [r7, #12]
20007bcc:	601a      	str	r2, [r3, #0]

  /* 2] Clear event mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
20007bce:	69fb      	ldr	r3, [r7, #28]
20007bd0:	011a      	lsls	r2, r3, #4
20007bd2:	4b2e      	ldr	r3, [pc, #184]	@ (20007c8c <HAL_EXTI_ClearConfigLine+0x10c>)
20007bd4:	4413      	add	r3, r2
20007bd6:	613b      	str	r3, [r7, #16]
  regval = (*regaddr & ~maskline);
20007bd8:	693b      	ldr	r3, [r7, #16]
20007bda:	681a      	ldr	r2, [r3, #0]
20007bdc:	697b      	ldr	r3, [r7, #20]
20007bde:	43db      	mvns	r3, r3
20007be0:	4013      	ands	r3, r2
20007be2:	60fb      	str	r3, [r7, #12]
  *regaddr = regval;
20007be4:	693b      	ldr	r3, [r7, #16]
20007be6:	68fa      	ldr	r2, [r7, #12]
20007be8:	601a      	str	r2, [r3, #0]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0U)
20007bea:	687b      	ldr	r3, [r7, #4]
20007bec:	681b      	ldr	r3, [r3, #0]
20007bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20007bf2:	2b00      	cmp	r3, #0
20007bf4:	d041      	beq.n	20007c7a <HAL_EXTI_ClearConfigLine+0xfa>
  {
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007bf6:	69fb      	ldr	r3, [r7, #28]
20007bf8:	015b      	lsls	r3, r3, #5
20007bfa:	f103 438c 	add.w	r3, r3, #1174405120	@ 0x46000000
20007bfe:	f503 3308 	add.w	r3, r3, #139264	@ 0x22000
20007c02:	613b      	str	r3, [r7, #16]
    regval = (*regaddr & ~maskline);
20007c04:	693b      	ldr	r3, [r7, #16]
20007c06:	681a      	ldr	r2, [r3, #0]
20007c08:	697b      	ldr	r3, [r7, #20]
20007c0a:	43db      	mvns	r3, r3
20007c0c:	4013      	ands	r3, r2
20007c0e:	60fb      	str	r3, [r7, #12]
    *regaddr = regval;
20007c10:	693b      	ldr	r3, [r7, #16]
20007c12:	68fa      	ldr	r2, [r7, #12]
20007c14:	601a      	str	r2, [r3, #0]

    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
20007c16:	69fb      	ldr	r3, [r7, #28]
20007c18:	015a      	lsls	r2, r3, #5
20007c1a:	4b1d      	ldr	r3, [pc, #116]	@ (20007c90 <HAL_EXTI_ClearConfigLine+0x110>)
20007c1c:	4413      	add	r3, r2
20007c1e:	613b      	str	r3, [r7, #16]
    regval = (*regaddr & ~maskline);
20007c20:	693b      	ldr	r3, [r7, #16]
20007c22:	681a      	ldr	r2, [r3, #0]
20007c24:	697b      	ldr	r3, [r7, #20]
20007c26:	43db      	mvns	r3, r3
20007c28:	4013      	ands	r3, r2
20007c2a:	60fb      	str	r3, [r7, #12]
    *regaddr = regval;
20007c2c:	693b      	ldr	r3, [r7, #16]
20007c2e:	68fa      	ldr	r2, [r7, #12]
20007c30:	601a      	str	r2, [r3, #0]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
20007c32:	687b      	ldr	r3, [r7, #4]
20007c34:	681b      	ldr	r3, [r3, #0]
20007c36:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
20007c3a:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
20007c3e:	d11c      	bne.n	20007c7a <HAL_EXTI_ClearConfigLine+0xfa>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[(linepos >> 2U) & 0x03UL];
20007c40:	4a14      	ldr	r2, [pc, #80]	@ (20007c94 <HAL_EXTI_ClearConfigLine+0x114>)
20007c42:	69bb      	ldr	r3, [r7, #24]
20007c44:	089b      	lsrs	r3, r3, #2
20007c46:	f003 0303 	and.w	r3, r3, #3
20007c4a:	3318      	adds	r3, #24
20007c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20007c50:	60fb      	str	r3, [r7, #12]
      regval &= ~(EXTI_EXTICR1_EXTI0 << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
20007c52:	69bb      	ldr	r3, [r7, #24]
20007c54:	f003 0303 	and.w	r3, r3, #3
20007c58:	00db      	lsls	r3, r3, #3
20007c5a:	220f      	movs	r2, #15
20007c5c:	fa02 f303 	lsl.w	r3, r2, r3
20007c60:	43db      	mvns	r3, r3
20007c62:	68fa      	ldr	r2, [r7, #12]
20007c64:	4013      	ands	r3, r2
20007c66:	60fb      	str	r3, [r7, #12]
      EXTI->EXTICR[(linepos >> 2U) & 0x03UL] = regval;
20007c68:	490a      	ldr	r1, [pc, #40]	@ (20007c94 <HAL_EXTI_ClearConfigLine+0x114>)
20007c6a:	69bb      	ldr	r3, [r7, #24]
20007c6c:	089b      	lsrs	r3, r3, #2
20007c6e:	f003 0303 	and.w	r3, r3, #3
20007c72:	3318      	adds	r3, #24
20007c74:	68fa      	ldr	r2, [r7, #12]
20007c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  return HAL_OK;
20007c7a:	2300      	movs	r3, #0
}
20007c7c:	4618      	mov	r0, r3
20007c7e:	3724      	adds	r7, #36	@ 0x24
20007c80:	46bd      	mov	sp, r7
20007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
20007c86:	4770      	bx	lr
20007c88:	46022080 	.word	0x46022080
20007c8c:	46022084 	.word	0x46022084
20007c90:	46022004 	.word	0x46022004
20007c94:	46022000 	.word	0x46022000

20007c98 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
20007c98:	b480      	push	{r7}
20007c9a:	b087      	sub	sp, #28
20007c9c:	af00      	add	r7, sp, #0
20007c9e:	60f8      	str	r0, [r7, #12]
20007ca0:	460b      	mov	r3, r1
20007ca2:	607a      	str	r2, [r7, #4]
20007ca4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
20007ca6:	2300      	movs	r3, #0
20007ca8:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
20007caa:	7afb      	ldrb	r3, [r7, #11]
20007cac:	2b02      	cmp	r3, #2
20007cae:	d011      	beq.n	20007cd4 <HAL_EXTI_RegisterCallback+0x3c>
20007cb0:	2b02      	cmp	r3, #2
20007cb2:	dc13      	bgt.n	20007cdc <HAL_EXTI_RegisterCallback+0x44>
20007cb4:	2b00      	cmp	r3, #0
20007cb6:	d002      	beq.n	20007cbe <HAL_EXTI_RegisterCallback+0x26>
20007cb8:	2b01      	cmp	r3, #1
20007cba:	d007      	beq.n	20007ccc <HAL_EXTI_RegisterCallback+0x34>
20007cbc:	e00e      	b.n	20007cdc <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
20007cbe:	68fb      	ldr	r3, [r7, #12]
20007cc0:	687a      	ldr	r2, [r7, #4]
20007cc2:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
20007cc4:	68fb      	ldr	r3, [r7, #12]
20007cc6:	687a      	ldr	r2, [r7, #4]
20007cc8:	609a      	str	r2, [r3, #8]
      break;
20007cca:	e00a      	b.n	20007ce2 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
20007ccc:	68fb      	ldr	r3, [r7, #12]
20007cce:	687a      	ldr	r2, [r7, #4]
20007cd0:	605a      	str	r2, [r3, #4]
      break;
20007cd2:	e006      	b.n	20007ce2 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
20007cd4:	68fb      	ldr	r3, [r7, #12]
20007cd6:	687a      	ldr	r2, [r7, #4]
20007cd8:	609a      	str	r2, [r3, #8]
      break;
20007cda:	e002      	b.n	20007ce2 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
20007cdc:	2301      	movs	r3, #1
20007cde:	75fb      	strb	r3, [r7, #23]
      break;
20007ce0:	bf00      	nop
  }

  return status;
20007ce2:	7dfb      	ldrb	r3, [r7, #23]
}
20007ce4:	4618      	mov	r0, r3
20007ce6:	371c      	adds	r7, #28
20007ce8:	46bd      	mov	sp, r7
20007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
20007cee:	4770      	bx	lr

20007cf0 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
20007cf0:	b480      	push	{r7}
20007cf2:	b083      	sub	sp, #12
20007cf4:	af00      	add	r7, sp, #0
20007cf6:	6078      	str	r0, [r7, #4]
20007cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
20007cfa:	687b      	ldr	r3, [r7, #4]
20007cfc:	2b00      	cmp	r3, #0
20007cfe:	d101      	bne.n	20007d04 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
20007d00:	2301      	movs	r3, #1
20007d02:	e003      	b.n	20007d0c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
20007d04:	687b      	ldr	r3, [r7, #4]
20007d06:	683a      	ldr	r2, [r7, #0]
20007d08:	601a      	str	r2, [r3, #0]

    return HAL_OK;
20007d0a:	2300      	movs	r3, #0
  }
}
20007d0c:	4618      	mov	r0, r3
20007d0e:	370c      	adds	r7, #12
20007d10:	46bd      	mov	sp, r7
20007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
20007d16:	4770      	bx	lr

20007d18 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
20007d18:	b580      	push	{r7, lr}
20007d1a:	b086      	sub	sp, #24
20007d1c:	af00      	add	r7, sp, #0
20007d1e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007d20:	687b      	ldr	r3, [r7, #4]
20007d22:	681b      	ldr	r3, [r3, #0]
20007d24:	0c1b      	lsrs	r3, r3, #16
20007d26:	f003 0301 	and.w	r3, r3, #1
20007d2a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
20007d2c:	687b      	ldr	r3, [r7, #4]
20007d2e:	681b      	ldr	r3, [r3, #0]
20007d30:	f003 031f 	and.w	r3, r3, #31
20007d34:	2201      	movs	r2, #1
20007d36:	fa02 f303 	lsl.w	r3, r2, r3
20007d3a:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
20007d3c:	697b      	ldr	r3, [r7, #20]
20007d3e:	015a      	lsls	r2, r3, #5
20007d40:	4b17      	ldr	r3, [pc, #92]	@ (20007da0 <HAL_EXTI_IRQHandler+0x88>)
20007d42:	4413      	add	r3, r2
20007d44:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
20007d46:	68fb      	ldr	r3, [r7, #12]
20007d48:	681b      	ldr	r3, [r3, #0]
20007d4a:	693a      	ldr	r2, [r7, #16]
20007d4c:	4013      	ands	r3, r2
20007d4e:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
20007d50:	68bb      	ldr	r3, [r7, #8]
20007d52:	2b00      	cmp	r3, #0
20007d54:	d009      	beq.n	20007d6a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
20007d56:	68fb      	ldr	r3, [r7, #12]
20007d58:	693a      	ldr	r2, [r7, #16]
20007d5a:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
20007d5c:	687b      	ldr	r3, [r7, #4]
20007d5e:	685b      	ldr	r3, [r3, #4]
20007d60:	2b00      	cmp	r3, #0
20007d62:	d002      	beq.n	20007d6a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
20007d64:	687b      	ldr	r3, [r7, #4]
20007d66:	685b      	ldr	r3, [r3, #4]
20007d68:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
20007d6a:	697b      	ldr	r3, [r7, #20]
20007d6c:	015a      	lsls	r2, r3, #5
20007d6e:	4b0d      	ldr	r3, [pc, #52]	@ (20007da4 <HAL_EXTI_IRQHandler+0x8c>)
20007d70:	4413      	add	r3, r2
20007d72:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
20007d74:	68fb      	ldr	r3, [r7, #12]
20007d76:	681b      	ldr	r3, [r3, #0]
20007d78:	693a      	ldr	r2, [r7, #16]
20007d7a:	4013      	ands	r3, r2
20007d7c:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
20007d7e:	68bb      	ldr	r3, [r7, #8]
20007d80:	2b00      	cmp	r3, #0
20007d82:	d009      	beq.n	20007d98 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
20007d84:	68fb      	ldr	r3, [r7, #12]
20007d86:	693a      	ldr	r2, [r7, #16]
20007d88:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
20007d8a:	687b      	ldr	r3, [r7, #4]
20007d8c:	689b      	ldr	r3, [r3, #8]
20007d8e:	2b00      	cmp	r3, #0
20007d90:	d002      	beq.n	20007d98 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
20007d92:	687b      	ldr	r3, [r7, #4]
20007d94:	689b      	ldr	r3, [r3, #8]
20007d96:	4798      	blx	r3
    }
  }
}
20007d98:	bf00      	nop
20007d9a:	3718      	adds	r7, #24
20007d9c:	46bd      	mov	sp, r7
20007d9e:	bd80      	pop	{r7, pc}
20007da0:	4602200c 	.word	0x4602200c
20007da4:	46022010 	.word	0x46022010

20007da8 <HAL_EXTI_GetPending>:
  *           @arg @ref EXTI_TRIGGER_RISING
  *           @arg @ref EXTI_TRIGGER_FALLING
  * @retval 1 if interrupt is pending else 0.
  */
uint32_t HAL_EXTI_GetPending(const EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
20007da8:	b480      	push	{r7}
20007daa:	b089      	sub	sp, #36	@ 0x24
20007dac:	af00      	add	r7, sp, #0
20007dae:	6078      	str	r0, [r7, #4]
20007db0:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007db2:	687b      	ldr	r3, [r7, #4]
20007db4:	681b      	ldr	r3, [r3, #0]
20007db6:	0c1b      	lsrs	r3, r3, #16
20007db8:	f003 0301 	and.w	r3, r3, #1
20007dbc:	61bb      	str	r3, [r7, #24]
  linepos = (hexti->Line & EXTI_PIN_MASK);
20007dbe:	687b      	ldr	r3, [r7, #4]
20007dc0:	681b      	ldr	r3, [r3, #0]
20007dc2:	f003 031f 	and.w	r3, r3, #31
20007dc6:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
20007dc8:	2201      	movs	r2, #1
20007dca:	697b      	ldr	r3, [r7, #20]
20007dcc:	fa02 f303 	lsl.w	r3, r2, r3
20007dd0:	613b      	str	r3, [r7, #16]

  if (Edge != EXTI_TRIGGER_RISING)
20007dd2:	683b      	ldr	r3, [r7, #0]
20007dd4:	2b01      	cmp	r3, #1
20007dd6:	d005      	beq.n	20007de4 <HAL_EXTI_GetPending+0x3c>
  {
    /* Get falling edge pending bit */
    regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
20007dd8:	69bb      	ldr	r3, [r7, #24]
20007dda:	015a      	lsls	r2, r3, #5
20007ddc:	4b0b      	ldr	r3, [pc, #44]	@ (20007e0c <HAL_EXTI_GetPending+0x64>)
20007dde:	4413      	add	r3, r2
20007de0:	61fb      	str	r3, [r7, #28]
20007de2:	e004      	b.n	20007dee <HAL_EXTI_GetPending+0x46>
  }
  else
  {
    /* Get rising edge pending bit */
    regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
20007de4:	69bb      	ldr	r3, [r7, #24]
20007de6:	015a      	lsls	r2, r3, #5
20007de8:	4b09      	ldr	r3, [pc, #36]	@ (20007e10 <HAL_EXTI_GetPending+0x68>)
20007dea:	4413      	add	r3, r2
20007dec:	61fb      	str	r3, [r7, #28]
  }

  /* return 1 if bit is set else 0 */
  regval = ((*regaddr & maskline) >> linepos);
20007dee:	69fb      	ldr	r3, [r7, #28]
20007df0:	681a      	ldr	r2, [r3, #0]
20007df2:	693b      	ldr	r3, [r7, #16]
20007df4:	401a      	ands	r2, r3
20007df6:	697b      	ldr	r3, [r7, #20]
20007df8:	fa22 f303 	lsr.w	r3, r2, r3
20007dfc:	60fb      	str	r3, [r7, #12]
  return regval;
20007dfe:	68fb      	ldr	r3, [r7, #12]
}
20007e00:	4618      	mov	r0, r3
20007e02:	3724      	adds	r7, #36	@ 0x24
20007e04:	46bd      	mov	sp, r7
20007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
20007e0a:	4770      	bx	lr
20007e0c:	46022010 	.word	0x46022010
20007e10:	4602200c 	.word	0x4602200c

20007e14 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING
  *           @arg @ref EXTI_TRIGGER_FALLING
  * @retval None.
  */
void HAL_EXTI_ClearPending(const EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
20007e14:	b480      	push	{r7}
20007e16:	b087      	sub	sp, #28
20007e18:	af00      	add	r7, sp, #0
20007e1a:	6078      	str	r0, [r7, #4]
20007e1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007e1e:	687b      	ldr	r3, [r7, #4]
20007e20:	681b      	ldr	r3, [r3, #0]
20007e22:	0c1b      	lsrs	r3, r3, #16
20007e24:	f003 0301 	and.w	r3, r3, #1
20007e28:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
20007e2a:	687b      	ldr	r3, [r7, #4]
20007e2c:	681b      	ldr	r3, [r3, #0]
20007e2e:	f003 031f 	and.w	r3, r3, #31
20007e32:	2201      	movs	r2, #1
20007e34:	fa02 f303 	lsl.w	r3, r2, r3
20007e38:	60fb      	str	r3, [r7, #12]

  if (Edge != EXTI_TRIGGER_RISING)
20007e3a:	683b      	ldr	r3, [r7, #0]
20007e3c:	2b01      	cmp	r3, #1
20007e3e:	d005      	beq.n	20007e4c <HAL_EXTI_ClearPending+0x38>
  {
    /* Get falling edge pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
20007e40:	693b      	ldr	r3, [r7, #16]
20007e42:	015a      	lsls	r2, r3, #5
20007e44:	4b08      	ldr	r3, [pc, #32]	@ (20007e68 <HAL_EXTI_ClearPending+0x54>)
20007e46:	4413      	add	r3, r2
20007e48:	617b      	str	r3, [r7, #20]
20007e4a:	e004      	b.n	20007e56 <HAL_EXTI_ClearPending+0x42>
  }
  else
  {
    /* Get falling edge pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
20007e4c:	693b      	ldr	r3, [r7, #16]
20007e4e:	015a      	lsls	r2, r3, #5
20007e50:	4b06      	ldr	r3, [pc, #24]	@ (20007e6c <HAL_EXTI_ClearPending+0x58>)
20007e52:	4413      	add	r3, r2
20007e54:	617b      	str	r3, [r7, #20]
  }

  /* Clear Pending bit */
  *regaddr =  maskline;
20007e56:	697b      	ldr	r3, [r7, #20]
20007e58:	68fa      	ldr	r2, [r7, #12]
20007e5a:	601a      	str	r2, [r3, #0]
}
20007e5c:	bf00      	nop
20007e5e:	371c      	adds	r7, #28
20007e60:	46bd      	mov	sp, r7
20007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
20007e66:	4770      	bx	lr
20007e68:	46022010 	.word	0x46022010
20007e6c:	4602200c 	.word	0x4602200c

20007e70 <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(const EXTI_HandleTypeDef *hexti)
{
20007e70:	b480      	push	{r7}
20007e72:	b087      	sub	sp, #28
20007e74:	af00      	add	r7, sp, #0
20007e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007e78:	687b      	ldr	r3, [r7, #4]
20007e7a:	681b      	ldr	r3, [r3, #0]
20007e7c:	0c1b      	lsrs	r3, r3, #16
20007e7e:	f003 0301 	and.w	r3, r3, #1
20007e82:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
20007e84:	687b      	ldr	r3, [r7, #4]
20007e86:	681b      	ldr	r3, [r3, #0]
20007e88:	f003 031f 	and.w	r3, r3, #31
20007e8c:	2201      	movs	r2, #1
20007e8e:	fa02 f303 	lsl.w	r3, r2, r3
20007e92:	613b      	str	r3, [r7, #16]

  regaddr = (__IO uint32_t *)(&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
20007e94:	697b      	ldr	r3, [r7, #20]
20007e96:	015a      	lsls	r2, r3, #5
20007e98:	4b05      	ldr	r3, [pc, #20]	@ (20007eb0 <HAL_EXTI_GenerateSWI+0x40>)
20007e9a:	4413      	add	r3, r2
20007e9c:	60fb      	str	r3, [r7, #12]
  *regaddr = maskline;
20007e9e:	68fb      	ldr	r3, [r7, #12]
20007ea0:	693a      	ldr	r2, [r7, #16]
20007ea2:	601a      	str	r2, [r3, #0]
}
20007ea4:	bf00      	nop
20007ea6:	371c      	adds	r7, #28
20007ea8:	46bd      	mov	sp, r7
20007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
20007eae:	4770      	bx	lr
20007eb0:	46022008 	.word	0x46022008

20007eb4 <HAL_EXTI_ConfigLineAttributes>:
  *            @arg @ref EXTI_LINE_SEC          Secure-only access
  *            @arg @ref EXTI_LINE_NSEC         Secure/Non-secure access
  * @retval None
  */
void HAL_EXTI_ConfigLineAttributes(uint32_t ExtiLine, uint32_t LineAttributes)
{
20007eb4:	b480      	push	{r7}
20007eb6:	b089      	sub	sp, #36	@ 0x24
20007eb8:	af00      	add	r7, sp, #0
20007eba:	6078      	str	r0, [r7, #4]
20007ebc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));
  assert_param(IS_EXTI_LINE_ATTRIBUTES(LineAttributes));

  /* compute line register offset and line mask */
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007ebe:	687b      	ldr	r3, [r7, #4]
20007ec0:	0c1b      	lsrs	r3, r3, #16
20007ec2:	f003 0301 	and.w	r3, r3, #1
20007ec6:	61bb      	str	r3, [r7, #24]
  linepos = (ExtiLine & EXTI_PIN_MASK);
20007ec8:	687b      	ldr	r3, [r7, #4]
20007eca:	f003 031f 	and.w	r3, r3, #31
20007ece:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
20007ed0:	2201      	movs	r2, #1
20007ed2:	697b      	ldr	r3, [r7, #20]
20007ed4:	fa02 f303 	lsl.w	r3, r2, r3
20007ed8:	613b      	str	r3, [r7, #16]

  /* Configure privilege or non-privilege attributes */
  regaddr = (__IO uint32_t *)(&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
20007eda:	69bb      	ldr	r3, [r7, #24]
20007edc:	011a      	lsls	r2, r3, #4
20007ede:	4b13      	ldr	r3, [pc, #76]	@ (20007f2c <HAL_EXTI_ConfigLineAttributes+0x78>)
20007ee0:	4413      	add	r3, r2
20007ee2:	60fb      	str	r3, [r7, #12]
  regval = *regaddr;
20007ee4:	68fb      	ldr	r3, [r7, #12]
20007ee6:	681b      	ldr	r3, [r3, #0]
20007ee8:	61fb      	str	r3, [r7, #28]

  /* Mask or set line */
  if ((LineAttributes & EXTI_LINE_PRIV) == EXTI_LINE_PRIV)
20007eea:	683a      	ldr	r2, [r7, #0]
20007eec:	f240 2302 	movw	r3, #514	@ 0x202
20007ef0:	4013      	ands	r3, r2
20007ef2:	f240 2202 	movw	r2, #514	@ 0x202
20007ef6:	4293      	cmp	r3, r2
20007ef8:	d104      	bne.n	20007f04 <HAL_EXTI_ConfigLineAttributes+0x50>
  {
    regval |= maskline;
20007efa:	69fa      	ldr	r2, [r7, #28]
20007efc:	693b      	ldr	r3, [r7, #16]
20007efe:	4313      	orrs	r3, r2
20007f00:	61fb      	str	r3, [r7, #28]
20007f02:	e009      	b.n	20007f18 <HAL_EXTI_ConfigLineAttributes+0x64>
  }
  else if ((LineAttributes & EXTI_LINE_NPRIV) == EXTI_LINE_NPRIV)
20007f04:	683b      	ldr	r3, [r7, #0]
20007f06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007f0a:	2b00      	cmp	r3, #0
20007f0c:	d004      	beq.n	20007f18 <HAL_EXTI_ConfigLineAttributes+0x64>
  {
    regval &= ~maskline;
20007f0e:	693b      	ldr	r3, [r7, #16]
20007f10:	43db      	mvns	r3, r3
20007f12:	69fa      	ldr	r2, [r7, #28]
20007f14:	4013      	ands	r3, r2
20007f16:	61fb      	str	r3, [r7, #28]
  {
    /* do nothing */
  }

  /* Store privilege or non-privilege attribute */
  *regaddr = regval;
20007f18:	68fb      	ldr	r3, [r7, #12]
20007f1a:	69fa      	ldr	r2, [r7, #28]
20007f1c:	601a      	str	r2, [r3, #0]

  /* Store secure or non-secure attribute */
  *regaddr = regval;

#endif /* __ARM_FEATURE_CMSE */
}
20007f1e:	bf00      	nop
20007f20:	3724      	adds	r7, #36	@ 0x24
20007f22:	46bd      	mov	sp, r7
20007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
20007f28:	4770      	bx	lr
20007f2a:	bf00      	nop
20007f2c:	46022018 	.word	0x46022018

20007f30 <HAL_EXTI_GetConfigLineAttributes>:
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @param  pLineAttributes: pointer to return line attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLineAttributes(uint32_t ExtiLine, uint32_t *pLineAttributes)
{
20007f30:	b480      	push	{r7}
20007f32:	b089      	sub	sp, #36	@ 0x24
20007f34:	af00      	add	r7, sp, #0
20007f36:	6078      	str	r0, [r7, #4]
20007f38:	6039      	str	r1, [r7, #0]
  uint32_t maskline;
  uint32_t offset;
  uint32_t attributes;

  /* Check null pointer */
  if (pLineAttributes == NULL)
20007f3a:	683b      	ldr	r3, [r7, #0]
20007f3c:	2b00      	cmp	r3, #0
20007f3e:	d101      	bne.n	20007f44 <HAL_EXTI_GetConfigLineAttributes+0x14>
  {
    return HAL_ERROR;
20007f40:	2301      	movs	r3, #1
20007f42:	e023      	b.n	20007f8c <HAL_EXTI_GetConfigLineAttributes+0x5c>

  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Compute line register offset and line mask */
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
20007f44:	687b      	ldr	r3, [r7, #4]
20007f46:	0c1b      	lsrs	r3, r3, #16
20007f48:	f003 0301 	and.w	r3, r3, #1
20007f4c:	61bb      	str	r3, [r7, #24]
  linepos = (ExtiLine & EXTI_PIN_MASK);
20007f4e:	687b      	ldr	r3, [r7, #4]
20007f50:	f003 031f 	and.w	r3, r3, #31
20007f54:	617b      	str	r3, [r7, #20]
  maskline = (1UL << linepos);
20007f56:	2201      	movs	r2, #1
20007f58:	697b      	ldr	r3, [r7, #20]
20007f5a:	fa02 f303 	lsl.w	r3, r2, r3
20007f5e:	613b      	str	r3, [r7, #16]

  /* Get privilege or non-privilege attribute */
  regaddr = (__IO uint32_t *)(&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
20007f60:	69bb      	ldr	r3, [r7, #24]
20007f62:	011a      	lsls	r2, r3, #4
20007f64:	4b0c      	ldr	r3, [pc, #48]	@ (20007f98 <HAL_EXTI_GetConfigLineAttributes+0x68>)
20007f66:	4413      	add	r3, r2
20007f68:	60fb      	str	r3, [r7, #12]

  if ((*regaddr & maskline) != 0U)
20007f6a:	68fb      	ldr	r3, [r7, #12]
20007f6c:	681a      	ldr	r2, [r3, #0]
20007f6e:	693b      	ldr	r3, [r7, #16]
20007f70:	4013      	ands	r3, r2
20007f72:	2b00      	cmp	r3, #0
20007f74:	d003      	beq.n	20007f7e <HAL_EXTI_GetConfigLineAttributes+0x4e>
  {
    attributes = EXTI_LINE_PRIV;
20007f76:	f240 2302 	movw	r3, #514	@ 0x202
20007f7a:	61fb      	str	r3, [r7, #28]
20007f7c:	e002      	b.n	20007f84 <HAL_EXTI_GetConfigLineAttributes+0x54>
  }
  else
  {
    attributes = EXTI_LINE_NPRIV;
20007f7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
20007f82:	61fb      	str	r3, [r7, #28]
  }

#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pLineAttributes = attributes;
20007f84:	683b      	ldr	r3, [r7, #0]
20007f86:	69fa      	ldr	r2, [r7, #28]
20007f88:	601a      	str	r2, [r3, #0]

  return HAL_OK;
20007f8a:	2300      	movs	r3, #0
}
20007f8c:	4618      	mov	r0, r3
20007f8e:	3724      	adds	r7, #36	@ 0x24
20007f90:	46bd      	mov	sp, r7
20007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
20007f96:	4770      	bx	lr
20007f98:	46022018 	.word	0x46022018

20007f9c <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint32_t DataAddress)
{
20007f9c:	b580      	push	{r7, lr}
20007f9e:	b086      	sub	sp, #24
20007fa0:	af00      	add	r7, sp, #0
20007fa2:	60f8      	str	r0, [r7, #12]
20007fa4:	60b9      	str	r1, [r7, #8]
20007fa6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
20007fa8:	4b1f      	ldr	r3, [pc, #124]	@ (20008028 <HAL_FLASH_Program+0x8c>)
20007faa:	781b      	ldrb	r3, [r3, #0]
20007fac:	2b01      	cmp	r3, #1
20007fae:	d101      	bne.n	20007fb4 <HAL_FLASH_Program+0x18>
20007fb0:	2302      	movs	r3, #2
20007fb2:	e034      	b.n	2000801e <HAL_FLASH_Program+0x82>
20007fb4:	4b1c      	ldr	r3, [pc, #112]	@ (20008028 <HAL_FLASH_Program+0x8c>)
20007fb6:	2201      	movs	r2, #1
20007fb8:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
20007fba:	4b1b      	ldr	r3, [pc, #108]	@ (20008028 <HAL_FLASH_Program+0x8c>)
20007fbc:	2200      	movs	r2, #0
20007fbe:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20007fc0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20007fc4:	f000 f9be 	bl	20008344 <FLASH_WaitForLastOperation>
20007fc8:	4603      	mov	r3, r0
20007fca:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
20007fcc:	7dfb      	ldrb	r3, [r7, #23]
20007fce:	2b00      	cmp	r3, #0
20007fd0:	d121      	bne.n	20008016 <HAL_FLASH_Program+0x7a>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
20007fd2:	4a15      	ldr	r2, [pc, #84]	@ (20008028 <HAL_FLASH_Program+0x8c>)
20007fd4:	68fb      	ldr	r3, [r7, #12]
20007fd6:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20007fd8:	4b14      	ldr	r3, [pc, #80]	@ (2000802c <HAL_FLASH_Program+0x90>)
20007fda:	613b      	str	r3, [r7, #16]

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
20007fdc:	68fb      	ldr	r3, [r7, #12]
20007fde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20007fe2:	2b01      	cmp	r3, #1
20007fe4:	d104      	bne.n	20007ff0 <HAL_FLASH_Program+0x54>
    {
      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(Address, DataAddress);
20007fe6:	6879      	ldr	r1, [r7, #4]
20007fe8:	68b8      	ldr	r0, [r7, #8]
20007fea:	f000 f9f3 	bl	200083d4 <FLASH_Program_QuadWord>
20007fee:	e003      	b.n	20007ff8 <HAL_FLASH_Program+0x5c>
    }
    else
    {
      /* Program a burst of 8 quad-words at a specified address */
      FLASH_Program_Burst(Address, DataAddress);
20007ff0:	6879      	ldr	r1, [r7, #4]
20007ff2:	68b8      	ldr	r0, [r7, #8]
20007ff4:	f000 fa2a 	bl	2000844c <FLASH_Program_Burst>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20007ff8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20007ffc:	f000 f9a2 	bl	20008344 <FLASH_WaitForLastOperation>
20008000:	4603      	mov	r3, r0
20008002:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG (and BWR Bit in Burst programming mode) */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK)));
20008004:	693b      	ldr	r3, [r7, #16]
20008006:	681a      	ldr	r2, [r3, #0]
20008008:	68fb      	ldr	r3, [r7, #12]
2000800a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000800e:	43db      	mvns	r3, r3
20008010:	401a      	ands	r2, r3
20008012:	693b      	ldr	r3, [r7, #16]
20008014:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
20008016:	4b04      	ldr	r3, [pc, #16]	@ (20008028 <HAL_FLASH_Program+0x8c>)
20008018:	2200      	movs	r2, #0
2000801a:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
2000801c:	7dfb      	ldrb	r3, [r7, #23]
}
2000801e:	4618      	mov	r0, r3
20008020:	3718      	adds	r7, #24
20008022:	46bd      	mov	sp, r7
20008024:	bd80      	pop	{r7, pc}
20008026:	bf00      	nop
20008028:	20000468 	.word	0x20000468
2000802c:	40022028 	.word	0x40022028

20008030 <HAL_FLASH_Program_IT>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint32_t DataAddress)
{
20008030:	b580      	push	{r7, lr}
20008032:	b086      	sub	sp, #24
20008034:	af00      	add	r7, sp, #0
20008036:	60f8      	str	r0, [r7, #12]
20008038:	60b9      	str	r1, [r7, #8]
2000803a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
2000803c:	4b1c      	ldr	r3, [pc, #112]	@ (200080b0 <HAL_FLASH_Program_IT+0x80>)
2000803e:	781b      	ldrb	r3, [r3, #0]
20008040:	2b01      	cmp	r3, #1
20008042:	d101      	bne.n	20008048 <HAL_FLASH_Program_IT+0x18>
20008044:	2302      	movs	r3, #2
20008046:	e02f      	b.n	200080a8 <HAL_FLASH_Program_IT+0x78>
20008048:	4b19      	ldr	r3, [pc, #100]	@ (200080b0 <HAL_FLASH_Program_IT+0x80>)
2000804a:	2201      	movs	r2, #1
2000804c:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
2000804e:	4b18      	ldr	r3, [pc, #96]	@ (200080b0 <HAL_FLASH_Program_IT+0x80>)
20008050:	2200      	movs	r2, #0
20008052:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008054:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008058:	f000 f974 	bl	20008344 <FLASH_WaitForLastOperation>
2000805c:	4603      	mov	r3, r0
2000805e:	75fb      	strb	r3, [r7, #23]

  if (status != HAL_OK)
20008060:	7dfb      	ldrb	r3, [r7, #23]
20008062:	2b00      	cmp	r3, #0
20008064:	d003      	beq.n	2000806e <HAL_FLASH_Program_IT+0x3e>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
20008066:	4b12      	ldr	r3, [pc, #72]	@ (200080b0 <HAL_FLASH_Program_IT+0x80>)
20008068:	2200      	movs	r2, #0
2000806a:	701a      	strb	r2, [r3, #0]
2000806c:	e01b      	b.n	200080a6 <HAL_FLASH_Program_IT+0x76>
  }
  else
  {
    /* Set internal variables used by the IRQ handler */
    pFlash.ProcedureOnGoing = TypeProgram;
2000806e:	4a10      	ldr	r2, [pc, #64]	@ (200080b0 <HAL_FLASH_Program_IT+0x80>)
20008070:	68fb      	ldr	r3, [r7, #12]
20008072:	6093      	str	r3, [r2, #8]
    pFlash.Address = Address;
20008074:	4a0e      	ldr	r2, [pc, #56]	@ (200080b0 <HAL_FLASH_Program_IT+0x80>)
20008076:	68bb      	ldr	r3, [r7, #8]
20008078:	60d3      	str	r3, [r2, #12]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
2000807a:	4b0e      	ldr	r3, [pc, #56]	@ (200080b4 <HAL_FLASH_Program_IT+0x84>)
2000807c:	613b      	str	r3, [r7, #16]

    /* Enable End of Operation and Error interrupts */
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
2000807e:	693b      	ldr	r3, [r7, #16]
20008080:	681b      	ldr	r3, [r3, #0]
20008082:	f043 7240 	orr.w	r2, r3, #50331648	@ 0x3000000
20008086:	693b      	ldr	r3, [r7, #16]
20008088:	601a      	str	r2, [r3, #0]

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
2000808a:	68fb      	ldr	r3, [r7, #12]
2000808c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008090:	2b01      	cmp	r3, #1
20008092:	d104      	bne.n	2000809e <HAL_FLASH_Program_IT+0x6e>
    {
      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(Address, DataAddress);
20008094:	6879      	ldr	r1, [r7, #4]
20008096:	68b8      	ldr	r0, [r7, #8]
20008098:	f000 f99c 	bl	200083d4 <FLASH_Program_QuadWord>
2000809c:	e003      	b.n	200080a6 <HAL_FLASH_Program_IT+0x76>
    }
    else
    {
      /* Program a burst of 8 quad-words at a specified address */
      FLASH_Program_Burst(Address, DataAddress);
2000809e:	6879      	ldr	r1, [r7, #4]
200080a0:	68b8      	ldr	r0, [r7, #8]
200080a2:	f000 f9d3 	bl	2000844c <FLASH_Program_Burst>
    }
  }

  return status;
200080a6:	7dfb      	ldrb	r3, [r7, #23]
}
200080a8:	4618      	mov	r0, r3
200080aa:	3718      	adds	r7, #24
200080ac:	46bd      	mov	sp, r7
200080ae:	bd80      	pop	{r7, pc}
200080b0:	20000468 	.word	0x20000468
200080b4:	40022028 	.word	0x40022028

200080b8 <HAL_FLASH_IRQHandler>:
/**
  * @brief  Handle FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
200080b8:	b580      	push	{r7, lr}
200080ba:	b084      	sub	sp, #16
200080bc:	af00      	add	r7, sp, #0
  uint32_t param = 0U;
200080be:	2300      	movs	r3, #0
200080c0:	60fb      	str	r3, [r7, #12]
  uint32_t error;
  __IO uint32_t *reg_cr;
  __IO uint32_t *reg_sr;

  /* Access to CR and SR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
200080c2:	4b4a      	ldr	r3, [pc, #296]	@ (200081ec <HAL_FLASH_IRQHandler+0x134>)
200080c4:	60bb      	str	r3, [r7, #8]
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
200080c6:	4b4a      	ldr	r3, [pc, #296]	@ (200081f0 <HAL_FLASH_IRQHandler+0x138>)
200080c8:	607b      	str	r3, [r7, #4]

  /* Save Flash errors */
  error = (*reg_sr) & FLASH_FLAG_SR_ERRORS;
200080ca:	687b      	ldr	r3, [r7, #4]
200080cc:	681a      	ldr	r2, [r3, #0]
200080ce:	f242 03fa 	movw	r3, #8442	@ 0x20fa
200080d2:	4013      	ands	r3, r2
200080d4:	603b      	str	r3, [r7, #0]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */

  /* Set parameter of the callback */
  if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_PAGES)
200080d6:	4b47      	ldr	r3, [pc, #284]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
200080d8:	689b      	ldr	r3, [r3, #8]
200080da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200080de:	2b02      	cmp	r3, #2
200080e0:	d103      	bne.n	200080ea <HAL_FLASH_IRQHandler+0x32>
  {
    param = pFlash.Page;
200080e2:	4b44      	ldr	r3, [pc, #272]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
200080e4:	695b      	ldr	r3, [r3, #20]
200080e6:	60fb      	str	r3, [r7, #12]
200080e8:	e020      	b.n	2000812c <HAL_FLASH_IRQHandler+0x74>
  }
  else if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
200080ea:	4b42      	ldr	r3, [pc, #264]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
200080ec:	689b      	ldr	r3, [r3, #8]
200080ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
200080f2:	f248 0204 	movw	r2, #32772	@ 0x8004
200080f6:	4293      	cmp	r3, r2
200080f8:	d103      	bne.n	20008102 <HAL_FLASH_IRQHandler+0x4a>
  {
    param = pFlash.Bank;
200080fa:	4b3e      	ldr	r3, [pc, #248]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
200080fc:	691b      	ldr	r3, [r3, #16]
200080fe:	60fb      	str	r3, [r7, #12]
20008100:	e014      	b.n	2000812c <HAL_FLASH_IRQHandler+0x74>
  }
  else if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
20008102:	4b3c      	ldr	r3, [pc, #240]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
20008104:	689b      	ldr	r3, [r3, #8]
20008106:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000810a:	2b01      	cmp	r3, #1
2000810c:	d103      	bne.n	20008116 <HAL_FLASH_IRQHandler+0x5e>
  {
    param = pFlash.Address;
2000810e:	4b39      	ldr	r3, [pc, #228]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
20008110:	68db      	ldr	r3, [r3, #12]
20008112:	60fb      	str	r3, [r7, #12]
20008114:	e00a      	b.n	2000812c <HAL_FLASH_IRQHandler+0x74>
  }
  else if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_BURST)
20008116:	4b37      	ldr	r3, [pc, #220]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
20008118:	689b      	ldr	r3, [r3, #8]
2000811a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000811e:	f244 0201 	movw	r2, #16385	@ 0x4001
20008122:	4293      	cmp	r3, r2
20008124:	d102      	bne.n	2000812c <HAL_FLASH_IRQHandler+0x74>
  {
    param = pFlash.Address;
20008126:	4b33      	ldr	r3, [pc, #204]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
20008128:	68db      	ldr	r3, [r3, #12]
2000812a:	60fb      	str	r3, [r7, #12]
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }

  /* Clear operation bit on the on-going procedure */
  CLEAR_BIT((*reg_cr), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
2000812c:	68bb      	ldr	r3, [r7, #8]
2000812e:	681a      	ldr	r2, [r3, #0]
20008130:	4b30      	ldr	r3, [pc, #192]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
20008132:	689b      	ldr	r3, [r3, #8]
20008134:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008138:	43db      	mvns	r3, r3
2000813a:	401a      	ands	r2, r3
2000813c:	68bb      	ldr	r3, [r7, #8]
2000813e:	601a      	str	r2, [r3, #0]

  /* Check FLASH operation error flags */
  if (error != 0U)
20008140:	683b      	ldr	r3, [r7, #0]
20008142:	2b00      	cmp	r3, #0
20008144:	d00e      	beq.n	20008164 <HAL_FLASH_IRQHandler+0xac>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
20008146:	4b2b      	ldr	r3, [pc, #172]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
20008148:	685a      	ldr	r2, [r3, #4]
2000814a:	683b      	ldr	r3, [r7, #0]
2000814c:	4313      	orrs	r3, r2
2000814e:	4a29      	ldr	r2, [pc, #164]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
20008150:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
20008152:	687b      	ldr	r3, [r7, #4]
20008154:	683a      	ldr	r2, [r7, #0]
20008156:	601a      	str	r2, [r3, #0]
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = 0U;
20008158:	4b26      	ldr	r3, [pc, #152]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
2000815a:	2200      	movs	r2, #0
2000815c:	609a      	str	r2, [r3, #8]

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(param);
2000815e:	68f8      	ldr	r0, [r7, #12]
20008160:	f000 f854 	bl	2000820c <HAL_FLASH_OperationErrorCallback>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
20008164:	687b      	ldr	r3, [r7, #4]
20008166:	681b      	ldr	r3, [r3, #0]
20008168:	f003 0301 	and.w	r3, r3, #1
2000816c:	2b00      	cmp	r3, #0
2000816e:	d02c      	beq.n	200081ca <HAL_FLASH_IRQHandler+0x112>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
20008170:	687b      	ldr	r3, [r7, #4]
20008172:	2201      	movs	r2, #1
20008174:	601a      	str	r2, [r3, #0]

    if ((pFlash.ProcedureOnGoing & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_PAGES)
20008176:	4b1f      	ldr	r3, [pc, #124]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
20008178:	689b      	ldr	r3, [r3, #8]
2000817a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000817e:	2b02      	cmp	r3, #2
20008180:	d11d      	bne.n	200081be <HAL_FLASH_IRQHandler+0x106>
    {
      /* Nb of pages to erase can be decreased */
      pFlash.NbPagesToErase--;
20008182:	4b1c      	ldr	r3, [pc, #112]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
20008184:	699b      	ldr	r3, [r3, #24]
20008186:	3b01      	subs	r3, #1
20008188:	4a1a      	ldr	r2, [pc, #104]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
2000818a:	6193      	str	r3, [r2, #24]

      /* Check if there are still pages to erase */
      if (pFlash.NbPagesToErase != 0U)
2000818c:	4b19      	ldr	r3, [pc, #100]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
2000818e:	699b      	ldr	r3, [r3, #24]
20008190:	2b00      	cmp	r3, #0
20008192:	d00d      	beq.n	200081b0 <HAL_FLASH_IRQHandler+0xf8>
      {
        /* Increment page number */
        pFlash.Page++;
20008194:	4b17      	ldr	r3, [pc, #92]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
20008196:	695b      	ldr	r3, [r3, #20]
20008198:	3301      	adds	r3, #1
2000819a:	4a16      	ldr	r2, [pc, #88]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
2000819c:	6153      	str	r3, [r2, #20]
        FLASH_PageErase(pFlash.Page, pFlash.Bank);
2000819e:	4b15      	ldr	r3, [pc, #84]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
200081a0:	695b      	ldr	r3, [r3, #20]
200081a2:	4a14      	ldr	r2, [pc, #80]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
200081a4:	6912      	ldr	r2, [r2, #16]
200081a6:	4611      	mov	r1, r2
200081a8:	4618      	mov	r0, r3
200081aa:	f000 fcb7 	bl	20008b1c <FLASH_PageErase>
200081ae:	e009      	b.n	200081c4 <HAL_FLASH_IRQHandler+0x10c>
      }
      else
      {
        /* No more pages to Erase */
        pFlash.ProcedureOnGoing = 0U;
200081b0:	4b10      	ldr	r3, [pc, #64]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
200081b2:	2200      	movs	r2, #0
200081b4:	609a      	str	r2, [r3, #8]
        param = 0xFFFFFFFFU;
200081b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
200081ba:	60fb      	str	r3, [r7, #12]
200081bc:	e002      	b.n	200081c4 <HAL_FLASH_IRQHandler+0x10c>
      }
    }
    else
    {
      /*Clear the procedure ongoing*/
      pFlash.ProcedureOnGoing = 0U;
200081be:	4b0d      	ldr	r3, [pc, #52]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
200081c0:	2200      	movs	r2, #0
200081c2:	609a      	str	r2, [r3, #8]
    }

    /* FLASH EOP interrupt user callback */
    HAL_FLASH_EndOfOperationCallback(param);
200081c4:	68f8      	ldr	r0, [r7, #12]
200081c6:	f000 f817 	bl	200081f8 <HAL_FLASH_EndOfOperationCallback>
  }

  if (pFlash.ProcedureOnGoing == 0U)
200081ca:	4b0a      	ldr	r3, [pc, #40]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
200081cc:	689b      	ldr	r3, [r3, #8]
200081ce:	2b00      	cmp	r3, #0
200081d0:	d108      	bne.n	200081e4 <HAL_FLASH_IRQHandler+0x12c>
  {
    /* Disable End of Operation and Error interrupts */
    (*reg_cr) &= ~(FLASH_IT_EOP | FLASH_IT_OPERR);
200081d2:	68bb      	ldr	r3, [r7, #8]
200081d4:	681b      	ldr	r3, [r3, #0]
200081d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
200081da:	68bb      	ldr	r3, [r7, #8]
200081dc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
200081de:	4b05      	ldr	r3, [pc, #20]	@ (200081f4 <HAL_FLASH_IRQHandler+0x13c>)
200081e0:	2200      	movs	r2, #0
200081e2:	701a      	strb	r2, [r3, #0]
  }
}
200081e4:	bf00      	nop
200081e6:	3710      	adds	r7, #16
200081e8:	46bd      	mov	sp, r7
200081ea:	bd80      	pop	{r7, pc}
200081ec:	40022028 	.word	0x40022028
200081f0:	40022020 	.word	0x40022020
200081f4:	20000468 	.word	0x20000468

200081f8 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
200081f8:	b480      	push	{r7}
200081fa:	b083      	sub	sp, #12
200081fc:	af00      	add	r7, sp, #0
200081fe:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
20008200:	bf00      	nop
20008202:	370c      	adds	r7, #12
20008204:	46bd      	mov	sp, r7
20008206:	f85d 7b04 	ldr.w	r7, [sp], #4
2000820a:	4770      	bx	lr

2000820c <HAL_FLASH_OperationErrorCallback>:
  *                 Page Erase: Page number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
2000820c:	b480      	push	{r7}
2000820e:	b083      	sub	sp, #12
20008210:	af00      	add	r7, sp, #0
20008212:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
20008214:	bf00      	nop
20008216:	370c      	adds	r7, #12
20008218:	46bd      	mov	sp, r7
2000821a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000821e:	4770      	bx	lr

20008220 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
20008220:	b480      	push	{r7}
20008222:	b083      	sub	sp, #12
20008224:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
20008226:	2300      	movs	r3, #0
20008228:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
2000822a:	4b0b      	ldr	r3, [pc, #44]	@ (20008258 <HAL_FLASH_Unlock+0x38>)
2000822c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000822e:	2b00      	cmp	r3, #0
20008230:	da0b      	bge.n	2000824a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
20008232:	4b09      	ldr	r3, [pc, #36]	@ (20008258 <HAL_FLASH_Unlock+0x38>)
20008234:	4a09      	ldr	r2, [pc, #36]	@ (2000825c <HAL_FLASH_Unlock+0x3c>)
20008236:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
20008238:	4b07      	ldr	r3, [pc, #28]	@ (20008258 <HAL_FLASH_Unlock+0x38>)
2000823a:	4a09      	ldr	r2, [pc, #36]	@ (20008260 <HAL_FLASH_Unlock+0x40>)
2000823c:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
2000823e:	4b06      	ldr	r3, [pc, #24]	@ (20008258 <HAL_FLASH_Unlock+0x38>)
20008240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008242:	2b00      	cmp	r3, #0
20008244:	da01      	bge.n	2000824a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
20008246:	2301      	movs	r3, #1
20008248:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
2000824a:	79fb      	ldrb	r3, [r7, #7]
}
2000824c:	4618      	mov	r0, r3
2000824e:	370c      	adds	r7, #12
20008250:	46bd      	mov	sp, r7
20008252:	f85d 7b04 	ldr.w	r7, [sp], #4
20008256:	4770      	bx	lr
20008258:	40022000 	.word	0x40022000
2000825c:	45670123 	.word	0x45670123
20008260:	cdef89ab 	.word	0xcdef89ab

20008264 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
20008264:	b480      	push	{r7}
20008266:	b083      	sub	sp, #12
20008268:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
2000826a:	2301      	movs	r3, #1
2000826c:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_LOCK);
2000826e:	4b09      	ldr	r3, [pc, #36]	@ (20008294 <HAL_FLASH_Lock+0x30>)
20008270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008272:	4a08      	ldr	r2, [pc, #32]	@ (20008294 <HAL_FLASH_Lock+0x30>)
20008274:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
20008278:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
2000827a:	4b06      	ldr	r3, [pc, #24]	@ (20008294 <HAL_FLASH_Lock+0x30>)
2000827c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000827e:	2b00      	cmp	r3, #0
20008280:	da01      	bge.n	20008286 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
20008282:	2300      	movs	r3, #0
20008284:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
20008286:	79fb      	ldrb	r3, [r7, #7]
}
20008288:	4618      	mov	r0, r3
2000828a:	370c      	adds	r7, #12
2000828c:	46bd      	mov	sp, r7
2000828e:	f85d 7b04 	ldr.w	r7, [sp], #4
20008292:	4770      	bx	lr
20008294:	40022000 	.word	0x40022000

20008298 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
20008298:	b480      	push	{r7}
2000829a:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
2000829c:	4b0c      	ldr	r3, [pc, #48]	@ (200082d0 <HAL_FLASH_OB_Unlock+0x38>)
2000829e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200082a0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
200082a4:	2b00      	cmp	r3, #0
200082a6:	d00d      	beq.n	200082c4 <HAL_FLASH_OB_Unlock+0x2c>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
200082a8:	4b09      	ldr	r3, [pc, #36]	@ (200082d0 <HAL_FLASH_OB_Unlock+0x38>)
200082aa:	4a0a      	ldr	r2, [pc, #40]	@ (200082d4 <HAL_FLASH_OB_Unlock+0x3c>)
200082ac:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
200082ae:	4b08      	ldr	r3, [pc, #32]	@ (200082d0 <HAL_FLASH_OB_Unlock+0x38>)
200082b0:	4a09      	ldr	r2, [pc, #36]	@ (200082d8 <HAL_FLASH_OB_Unlock+0x40>)
200082b2:	611a      	str	r2, [r3, #16]

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
200082b4:	4b06      	ldr	r3, [pc, #24]	@ (200082d0 <HAL_FLASH_OB_Unlock+0x38>)
200082b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200082b8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
200082bc:	2b00      	cmp	r3, #0
200082be:	d001      	beq.n	200082c4 <HAL_FLASH_OB_Unlock+0x2c>
    {
      return HAL_ERROR;
200082c0:	2301      	movs	r3, #1
200082c2:	e000      	b.n	200082c6 <HAL_FLASH_OB_Unlock+0x2e>
    }
  }

  return HAL_OK;
200082c4:	2300      	movs	r3, #0
}
200082c6:	4618      	mov	r0, r3
200082c8:	46bd      	mov	sp, r7
200082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
200082ce:	4770      	bx	lr
200082d0:	40022000 	.word	0x40022000
200082d4:	08192a3b 	.word	0x08192a3b
200082d8:	4c5d6e7f 	.word	0x4c5d6e7f

200082dc <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
200082dc:	b480      	push	{r7}
200082de:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK);
200082e0:	4b09      	ldr	r3, [pc, #36]	@ (20008308 <HAL_FLASH_OB_Lock+0x2c>)
200082e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200082e4:	4a08      	ldr	r2, [pc, #32]	@ (20008308 <HAL_FLASH_OB_Lock+0x2c>)
200082e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
200082ea:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Verify that the Option Bytes are locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
200082ec:	4b06      	ldr	r3, [pc, #24]	@ (20008308 <HAL_FLASH_OB_Lock+0x2c>)
200082ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200082f0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
200082f4:	2b00      	cmp	r3, #0
200082f6:	d001      	beq.n	200082fc <HAL_FLASH_OB_Lock+0x20>
  {
    return HAL_OK;
200082f8:	2300      	movs	r3, #0
200082fa:	e000      	b.n	200082fe <HAL_FLASH_OB_Lock+0x22>
  }

  return HAL_ERROR;
200082fc:	2301      	movs	r3, #1
}
200082fe:	4618      	mov	r0, r3
20008300:	46bd      	mov	sp, r7
20008302:	f85d 7b04 	ldr.w	r7, [sp], #4
20008306:	4770      	bx	lr
20008308:	40022000 	.word	0x40022000

2000830c <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
2000830c:	b480      	push	{r7}
2000830e:	af00      	add	r7, sp, #0
  /* Set the bit to force the option byte reloading */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OBL_LAUNCH);
20008310:	4b05      	ldr	r3, [pc, #20]	@ (20008328 <HAL_FLASH_OB_Launch+0x1c>)
20008312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008314:	4a04      	ldr	r2, [pc, #16]	@ (20008328 <HAL_FLASH_OB_Launch+0x1c>)
20008316:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
2000831a:	6293      	str	r3, [r2, #40]	@ 0x28

  /* We should not reach here : Option byte launch generates Option byte reset
     so return error */
  return HAL_ERROR;
2000831c:	2301      	movs	r3, #1
}
2000831e:	4618      	mov	r0, r3
20008320:	46bd      	mov	sp, r7
20008322:	f85d 7b04 	ldr.w	r7, [sp], #4
20008326:	4770      	bx	lr
20008328:	40022000 	.word	0x40022000

2000832c <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_SIZ: FLASH Size error
  *            @arg HAL_FLASH_ERROR_PGS: FLASH Programming sequence error
  *            @arg HAL_FLASH_ERROR_OPTW: FLASH Option modification error
  */
uint32_t HAL_FLASH_GetError(void)
{
2000832c:	b480      	push	{r7}
2000832e:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
20008330:	4b03      	ldr	r3, [pc, #12]	@ (20008340 <HAL_FLASH_GetError+0x14>)
20008332:	685b      	ldr	r3, [r3, #4]
}
20008334:	4618      	mov	r0, r3
20008336:	46bd      	mov	sp, r7
20008338:	f85d 7b04 	ldr.w	r7, [sp], #4
2000833c:	4770      	bx	lr
2000833e:	bf00      	nop
20008340:	20000468 	.word	0x20000468

20008344 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
20008344:	b580      	push	{r7, lr}
20008346:	b086      	sub	sp, #24
20008348:	af00      	add	r7, sp, #0
2000834a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY and WDW flags to be reset.
     Even if the FLASH operation fails, the BUSY & WDW flags will be reset, and an error flag will be set */

  uint32_t tickstart = HAL_GetTick();
2000834c:	f7fa fad0 	bl	200028f0 <HAL_GetTick>
20008350:	6178      	str	r0, [r7, #20]
  uint32_t error;
  __IO uint32_t *reg_sr;

  /* Access to SECSR or NSSR registers depends on operation type */
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
20008352:	4b1e      	ldr	r3, [pc, #120]	@ (200083cc <FLASH_WaitForLastOperation+0x88>)
20008354:	613b      	str	r3, [r7, #16]

  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WDW)) != 0U)
20008356:	e010      	b.n	2000837a <FLASH_WaitForLastOperation+0x36>
  {
    if (Timeout != HAL_MAX_DELAY)
20008358:	687b      	ldr	r3, [r7, #4]
2000835a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
2000835e:	d00c      	beq.n	2000837a <FLASH_WaitForLastOperation+0x36>
    {
      if(((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
20008360:	f7fa fac6 	bl	200028f0 <HAL_GetTick>
20008364:	4602      	mov	r2, r0
20008366:	697b      	ldr	r3, [r7, #20]
20008368:	1ad3      	subs	r3, r2, r3
2000836a:	687a      	ldr	r2, [r7, #4]
2000836c:	429a      	cmp	r2, r3
2000836e:	d902      	bls.n	20008376 <FLASH_WaitForLastOperation+0x32>
20008370:	687b      	ldr	r3, [r7, #4]
20008372:	2b00      	cmp	r3, #0
20008374:	d101      	bne.n	2000837a <FLASH_WaitForLastOperation+0x36>
      {
        return HAL_TIMEOUT;
20008376:	2303      	movs	r3, #3
20008378:	e023      	b.n	200083c2 <FLASH_WaitForLastOperation+0x7e>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WDW)) != 0U)
2000837a:	693b      	ldr	r3, [r7, #16]
2000837c:	681b      	ldr	r3, [r3, #0]
2000837e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
20008382:	2b00      	cmp	r3, #0
20008384:	d1e8      	bne.n	20008358 <FLASH_WaitForLastOperation+0x14>
      }
    }
  }

  /* Check FLASH operation error flags */
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
20008386:	693b      	ldr	r3, [r7, #16]
20008388:	681a      	ldr	r2, [r3, #0]
2000838a:	f242 03fa 	movw	r3, #8442	@ 0x20fa
2000838e:	4013      	ands	r3, r2
20008390:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */

  if (error != 0U)
20008392:	68fb      	ldr	r3, [r7, #12]
20008394:	2b00      	cmp	r3, #0
20008396:	d00a      	beq.n	200083ae <FLASH_WaitForLastOperation+0x6a>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
20008398:	4b0d      	ldr	r3, [pc, #52]	@ (200083d0 <FLASH_WaitForLastOperation+0x8c>)
2000839a:	685a      	ldr	r2, [r3, #4]
2000839c:	68fb      	ldr	r3, [r7, #12]
2000839e:	4313      	orrs	r3, r2
200083a0:	4a0b      	ldr	r2, [pc, #44]	@ (200083d0 <FLASH_WaitForLastOperation+0x8c>)
200083a2:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
200083a4:	693b      	ldr	r3, [r7, #16]
200083a6:	68fa      	ldr	r2, [r7, #12]
200083a8:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
200083aa:	2301      	movs	r3, #1
200083ac:	e009      	b.n	200083c2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
200083ae:	693b      	ldr	r3, [r7, #16]
200083b0:	681b      	ldr	r3, [r3, #0]
200083b2:	f003 0301 	and.w	r3, r3, #1
200083b6:	2b00      	cmp	r3, #0
200083b8:	d002      	beq.n	200083c0 <FLASH_WaitForLastOperation+0x7c>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
200083ba:	693b      	ldr	r3, [r7, #16]
200083bc:	2201      	movs	r2, #1
200083be:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
200083c0:	2300      	movs	r3, #0
}
200083c2:	4618      	mov	r0, r3
200083c4:	3718      	adds	r7, #24
200083c6:	46bd      	mov	sp, r7
200083c8:	bd80      	pop	{r7, pc}
200083ca:	bf00      	nop
200083cc:	40022020 	.word	0x40022020
200083d0:	20000468 	.word	0x20000468

200083d4 <FLASH_Program_QuadWord>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t Address, uint32_t DataAddress)
{
200083d4:	b480      	push	{r7}
200083d6:	b08b      	sub	sp, #44	@ 0x2c
200083d8:	af00      	add	r7, sp, #0
200083da:	6078      	str	r0, [r7, #4]
200083dc:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
200083de:	2304      	movs	r3, #4
200083e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)Address;
200083e4:	687b      	ldr	r3, [r7, #4]
200083e6:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
200083e8:	683b      	ldr	r3, [r7, #0]
200083ea:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
200083ec:	4b16      	ldr	r3, [pc, #88]	@ (20008448 <FLASH_Program_QuadWord+0x74>)
200083ee:	61bb      	str	r3, [r7, #24]

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_NSCR_PG);
200083f0:	69bb      	ldr	r3, [r7, #24]
200083f2:	681b      	ldr	r3, [r3, #0]
200083f4:	f043 0201 	orr.w	r2, r3, #1
200083f8:	69bb      	ldr	r3, [r7, #24]
200083fa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
200083fc:	f3ef 8310 	mrs	r3, PRIMASK
20008400:	613b      	str	r3, [r7, #16]
  return(result);
20008402:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
20008404:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
20008406:	b672      	cpsid	i
}
20008408:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
2000840a:	69fb      	ldr	r3, [r7, #28]
2000840c:	681a      	ldr	r2, [r3, #0]
2000840e:	6a3b      	ldr	r3, [r7, #32]
20008410:	601a      	str	r2, [r3, #0]
    dest_addr++;
20008412:	6a3b      	ldr	r3, [r7, #32]
20008414:	3304      	adds	r3, #4
20008416:	623b      	str	r3, [r7, #32]
    src_addr++;
20008418:	69fb      	ldr	r3, [r7, #28]
2000841a:	3304      	adds	r3, #4
2000841c:	61fb      	str	r3, [r7, #28]
    index--;
2000841e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20008422:	3b01      	subs	r3, #1
20008424:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
20008428:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000842c:	2b00      	cmp	r3, #0
2000842e:	d1ec      	bne.n	2000840a <FLASH_Program_QuadWord+0x36>
20008430:	697b      	ldr	r3, [r7, #20]
20008432:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20008434:	68fb      	ldr	r3, [r7, #12]
20008436:	f383 8810 	msr	PRIMASK, r3
}
2000843a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
2000843c:	bf00      	nop
2000843e:	372c      	adds	r7, #44	@ 0x2c
20008440:	46bd      	mov	sp, r7
20008442:	f85d 7b04 	ldr.w	r7, [sp], #4
20008446:	4770      	bx	lr
20008448:	40022028 	.word	0x40022028

2000844c <FLASH_Program_Burst>:
  * @param  Address: specifies the address to be programmed.
  * @param  DataAddress: specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Burst(uint32_t Address, uint32_t DataAddress)
{
2000844c:	b480      	push	{r7}
2000844e:	b08b      	sub	sp, #44	@ 0x2c
20008450:	af00      	add	r7, sp, #0
20008452:	6078      	str	r0, [r7, #4]
20008454:	6039      	str	r1, [r7, #0]
  uint8_t burst_index = FLASH_NB_WORDS_IN_BURST;
20008456:	2320      	movs	r3, #32
20008458:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)Address;
2000845c:	687b      	ldr	r3, [r7, #4]
2000845e:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr = (uint32_t *)DataAddress;
20008460:	683b      	ldr	r3, [r7, #0]
20008462:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008464:	4b17      	ldr	r3, [pc, #92]	@ (200084c4 <FLASH_Program_Burst+0x78>)
20008466:	61bb      	str	r3, [r7, #24]

  /* Set PG and BWR bits */
  SET_BIT((*reg_cr), (FLASH_NSCR_PG | FLASH_NSCR_BWR));
20008468:	69bb      	ldr	r3, [r7, #24]
2000846a:	681b      	ldr	r3, [r3, #0]
2000846c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
20008470:	f043 0301 	orr.w	r3, r3, #1
20008474:	69ba      	ldr	r2, [r7, #24]
20008476:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20008478:	f3ef 8310 	mrs	r3, PRIMASK
2000847c:	613b      	str	r3, [r7, #16]
  return(result);
2000847e:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
20008480:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
20008482:	b672      	cpsid	i
}
20008484:	bf00      	nop
  __disable_irq();

  /* Program the burst */
  do
  {
    *dest_addr = *src_addr;
20008486:	69fb      	ldr	r3, [r7, #28]
20008488:	681a      	ldr	r2, [r3, #0]
2000848a:	6a3b      	ldr	r3, [r7, #32]
2000848c:	601a      	str	r2, [r3, #0]
    dest_addr++;
2000848e:	6a3b      	ldr	r3, [r7, #32]
20008490:	3304      	adds	r3, #4
20008492:	623b      	str	r3, [r7, #32]
    src_addr++;
20008494:	69fb      	ldr	r3, [r7, #28]
20008496:	3304      	adds	r3, #4
20008498:	61fb      	str	r3, [r7, #28]
    burst_index--;
2000849a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000849e:	3b01      	subs	r3, #1
200084a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (burst_index != 0U);
200084a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
200084a8:	2b00      	cmp	r3, #0
200084aa:	d1ec      	bne.n	20008486 <FLASH_Program_Burst+0x3a>
200084ac:	697b      	ldr	r3, [r7, #20]
200084ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200084b0:	68fb      	ldr	r3, [r7, #12]
200084b2:	f383 8810 	msr	PRIMASK, r3
}
200084b6:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200084b8:	bf00      	nop
200084ba:	372c      	adds	r7, #44	@ 0x2c
200084bc:	46bd      	mov	sp, r7
200084be:	f85d 7b04 	ldr.w	r7, [sp], #4
200084c2:	4770      	bx	lr
200084c4:	40022028 	.word	0x40022028

200084c8 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
200084c8:	b580      	push	{r7, lr}
200084ca:	b086      	sub	sp, #24
200084cc:	af00      	add	r7, sp, #0
200084ce:	6078      	str	r0, [r7, #4]
200084d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
200084d2:	4b33      	ldr	r3, [pc, #204]	@ (200085a0 <HAL_FLASHEx_Erase+0xd8>)
200084d4:	781b      	ldrb	r3, [r3, #0]
200084d6:	2b01      	cmp	r3, #1
200084d8:	d101      	bne.n	200084de <HAL_FLASHEx_Erase+0x16>
200084da:	2302      	movs	r3, #2
200084dc:	e05c      	b.n	20008598 <HAL_FLASHEx_Erase+0xd0>
200084de:	4b30      	ldr	r3, [pc, #192]	@ (200085a0 <HAL_FLASHEx_Erase+0xd8>)
200084e0:	2201      	movs	r2, #1
200084e2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
200084e4:	4b2e      	ldr	r3, [pc, #184]	@ (200085a0 <HAL_FLASHEx_Erase+0xd8>)
200084e6:	2200      	movs	r2, #0
200084e8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200084ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
200084ee:	f7ff ff29 	bl	20008344 <FLASH_WaitForLastOperation>
200084f2:	4603      	mov	r3, r0
200084f4:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
200084f6:	7dfb      	ldrb	r3, [r7, #23]
200084f8:	2b00      	cmp	r3, #0
200084fa:	d149      	bne.n	20008590 <HAL_FLASHEx_Erase+0xc8>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
200084fc:	687b      	ldr	r3, [r7, #4]
200084fe:	681b      	ldr	r3, [r3, #0]
20008500:	4a27      	ldr	r2, [pc, #156]	@ (200085a0 <HAL_FLASHEx_Erase+0xd8>)
20008502:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
20008504:	4b27      	ldr	r3, [pc, #156]	@ (200085a4 <HAL_FLASHEx_Erase+0xdc>)
20008506:	60fb      	str	r3, [r7, #12]

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
20008508:	687b      	ldr	r3, [r7, #4]
2000850a:	681b      	ldr	r3, [r3, #0]
2000850c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008510:	f248 0204 	movw	r2, #32772	@ 0x8004
20008514:	4293      	cmp	r3, r2
20008516:	d10b      	bne.n	20008530 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
20008518:	687b      	ldr	r3, [r7, #4]
2000851a:	685b      	ldr	r3, [r3, #4]
2000851c:	4618      	mov	r0, r3
2000851e:	f000 fad7 	bl	20008ad0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008522:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008526:	f7ff ff0d 	bl	20008344 <FLASH_WaitForLastOperation>
2000852a:	4603      	mov	r3, r0
2000852c:	75fb      	strb	r3, [r7, #23]
2000852e:	e025      	b.n	2000857c <HAL_FLASHEx_Erase+0xb4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
20008530:	683b      	ldr	r3, [r7, #0]
20008532:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
20008536:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
20008538:	687b      	ldr	r3, [r7, #4]
2000853a:	689b      	ldr	r3, [r3, #8]
2000853c:	613b      	str	r3, [r7, #16]
2000853e:	e015      	b.n	2000856c <HAL_FLASHEx_Erase+0xa4>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
20008540:	687b      	ldr	r3, [r7, #4]
20008542:	685b      	ldr	r3, [r3, #4]
20008544:	4619      	mov	r1, r3
20008546:	6938      	ldr	r0, [r7, #16]
20008548:	f000 fae8 	bl	20008b1c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
2000854c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008550:	f7ff fef8 	bl	20008344 <FLASH_WaitForLastOperation>
20008554:	4603      	mov	r3, r0
20008556:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
20008558:	7dfb      	ldrb	r3, [r7, #23]
2000855a:	2b00      	cmp	r3, #0
2000855c:	d003      	beq.n	20008566 <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
2000855e:	683b      	ldr	r3, [r7, #0]
20008560:	693a      	ldr	r2, [r7, #16]
20008562:	601a      	str	r2, [r3, #0]
          break;
20008564:	e00a      	b.n	2000857c <HAL_FLASHEx_Erase+0xb4>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
20008566:	693b      	ldr	r3, [r7, #16]
20008568:	3301      	adds	r3, #1
2000856a:	613b      	str	r3, [r7, #16]
2000856c:	687b      	ldr	r3, [r7, #4]
2000856e:	689a      	ldr	r2, [r3, #8]
20008570:	687b      	ldr	r3, [r7, #4]
20008572:	68db      	ldr	r3, [r3, #12]
20008574:	4413      	add	r3, r2
20008576:	693a      	ldr	r2, [r7, #16]
20008578:	429a      	cmp	r2, r3
2000857a:	d3e1      	bcc.n	20008540 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
2000857c:	68fb      	ldr	r3, [r7, #12]
2000857e:	681a      	ldr	r2, [r3, #0]
20008580:	687b      	ldr	r3, [r7, #4]
20008582:	681b      	ldr	r3, [r3, #0]
20008584:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
20008588:	43db      	mvns	r3, r3
2000858a:	401a      	ands	r2, r3
2000858c:	68fb      	ldr	r3, [r7, #12]
2000858e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
20008590:	4b03      	ldr	r3, [pc, #12]	@ (200085a0 <HAL_FLASHEx_Erase+0xd8>)
20008592:	2200      	movs	r2, #0
20008594:	701a      	strb	r2, [r3, #0]

  return status;
20008596:	7dfb      	ldrb	r3, [r7, #23]
}
20008598:	4618      	mov	r0, r3
2000859a:	3718      	adds	r7, #24
2000859c:	46bd      	mov	sp, r7
2000859e:	bd80      	pop	{r7, pc}
200085a0:	20000468 	.word	0x20000468
200085a4:	40022028 	.word	0x40022028

200085a8 <HAL_FLASHEx_Erase_IT>:
  *         contains the configuration information for the erasing.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
200085a8:	b580      	push	{r7, lr}
200085aa:	b084      	sub	sp, #16
200085ac:	af00      	add	r7, sp, #0
200085ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
200085b0:	4b25      	ldr	r3, [pc, #148]	@ (20008648 <HAL_FLASHEx_Erase_IT+0xa0>)
200085b2:	781b      	ldrb	r3, [r3, #0]
200085b4:	2b01      	cmp	r3, #1
200085b6:	d101      	bne.n	200085bc <HAL_FLASHEx_Erase_IT+0x14>
200085b8:	2302      	movs	r3, #2
200085ba:	e041      	b.n	20008640 <HAL_FLASHEx_Erase_IT+0x98>
200085bc:	4b22      	ldr	r3, [pc, #136]	@ (20008648 <HAL_FLASHEx_Erase_IT+0xa0>)
200085be:	2201      	movs	r2, #1
200085c0:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
200085c2:	4b21      	ldr	r3, [pc, #132]	@ (20008648 <HAL_FLASHEx_Erase_IT+0xa0>)
200085c4:	2200      	movs	r2, #0
200085c6:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200085c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
200085cc:	f7ff feba 	bl	20008344 <FLASH_WaitForLastOperation>
200085d0:	4603      	mov	r3, r0
200085d2:	73fb      	strb	r3, [r7, #15]

  if (status != HAL_OK)
200085d4:	7bfb      	ldrb	r3, [r7, #15]
200085d6:	2b00      	cmp	r3, #0
200085d8:	d003      	beq.n	200085e2 <HAL_FLASHEx_Erase_IT+0x3a>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
200085da:	4b1b      	ldr	r3, [pc, #108]	@ (20008648 <HAL_FLASHEx_Erase_IT+0xa0>)
200085dc:	2200      	movs	r2, #0
200085de:	701a      	strb	r2, [r3, #0]
200085e0:	e02d      	b.n	2000863e <HAL_FLASHEx_Erase_IT+0x96>
  }
  else
  {
    /* Set internal variables used by the IRQ handler */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
200085e2:	687b      	ldr	r3, [r7, #4]
200085e4:	681b      	ldr	r3, [r3, #0]
200085e6:	4a18      	ldr	r2, [pc, #96]	@ (20008648 <HAL_FLASHEx_Erase_IT+0xa0>)
200085e8:	6093      	str	r3, [r2, #8]
    pFlash.Bank = pEraseInit->Banks;
200085ea:	687b      	ldr	r3, [r7, #4]
200085ec:	685b      	ldr	r3, [r3, #4]
200085ee:	4a16      	ldr	r2, [pc, #88]	@ (20008648 <HAL_FLASHEx_Erase_IT+0xa0>)
200085f0:	6113      	str	r3, [r2, #16]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
200085f2:	4b16      	ldr	r3, [pc, #88]	@ (2000864c <HAL_FLASHEx_Erase_IT+0xa4>)
200085f4:	60bb      	str	r3, [r7, #8]

    /* Enable End of Operation and Error interrupts */
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
200085f6:	68bb      	ldr	r3, [r7, #8]
200085f8:	681b      	ldr	r3, [r3, #0]
200085fa:	f043 7240 	orr.w	r2, r3, #50331648	@ 0x3000000
200085fe:	68bb      	ldr	r3, [r7, #8]
20008600:	601a      	str	r2, [r3, #0]

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
20008602:	687b      	ldr	r3, [r7, #4]
20008604:	681b      	ldr	r3, [r3, #0]
20008606:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
2000860a:	f248 0204 	movw	r2, #32772	@ 0x8004
2000860e:	4293      	cmp	r3, r2
20008610:	d105      	bne.n	2000861e <HAL_FLASHEx_Erase_IT+0x76>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
20008612:	687b      	ldr	r3, [r7, #4]
20008614:	685b      	ldr	r3, [r3, #4]
20008616:	4618      	mov	r0, r3
20008618:	f000 fa5a 	bl	20008ad0 <FLASH_MassErase>
2000861c:	e00f      	b.n	2000863e <HAL_FLASHEx_Erase_IT+0x96>
    }
    else
    {
      /* Erase by page to be done */
      pFlash.NbPagesToErase = pEraseInit->NbPages;
2000861e:	687b      	ldr	r3, [r7, #4]
20008620:	68db      	ldr	r3, [r3, #12]
20008622:	4a09      	ldr	r2, [pc, #36]	@ (20008648 <HAL_FLASHEx_Erase_IT+0xa0>)
20008624:	6193      	str	r3, [r2, #24]
      pFlash.Page = pEraseInit->Page;
20008626:	687b      	ldr	r3, [r7, #4]
20008628:	689b      	ldr	r3, [r3, #8]
2000862a:	4a07      	ldr	r2, [pc, #28]	@ (20008648 <HAL_FLASHEx_Erase_IT+0xa0>)
2000862c:	6153      	str	r3, [r2, #20]

      /* Erase first page and wait for IT */
      FLASH_PageErase(pEraseInit->Page, pEraseInit->Banks);
2000862e:	687b      	ldr	r3, [r7, #4]
20008630:	689a      	ldr	r2, [r3, #8]
20008632:	687b      	ldr	r3, [r7, #4]
20008634:	685b      	ldr	r3, [r3, #4]
20008636:	4619      	mov	r1, r3
20008638:	4610      	mov	r0, r2
2000863a:	f000 fa6f 	bl	20008b1c <FLASH_PageErase>
    }
  }

  return status;
2000863e:	7bfb      	ldrb	r3, [r7, #15]
}
20008640:	4618      	mov	r0, r3
20008642:	3710      	adds	r7, #16
20008644:	46bd      	mov	sp, r7
20008646:	bd80      	pop	{r7, pc}
20008648:	20000468 	.word	0x20000468
2000864c:	40022028 	.word	0x40022028

20008650 <HAL_FLASHEx_OBProgram>:
  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
20008650:	b580      	push	{r7, lr}
20008652:	b084      	sub	sp, #16
20008654:	af00      	add	r7, sp, #0
20008656:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
20008658:	4b37      	ldr	r3, [pc, #220]	@ (20008738 <HAL_FLASHEx_OBProgram+0xe8>)
2000865a:	781b      	ldrb	r3, [r3, #0]
2000865c:	2b01      	cmp	r3, #1
2000865e:	d101      	bne.n	20008664 <HAL_FLASHEx_OBProgram+0x14>
20008660:	2302      	movs	r3, #2
20008662:	e064      	b.n	2000872e <HAL_FLASHEx_OBProgram+0xde>
20008664:	4b34      	ldr	r3, [pc, #208]	@ (20008738 <HAL_FLASHEx_OBProgram+0xe8>)
20008666:	2201      	movs	r2, #1
20008668:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
2000866a:	4b33      	ldr	r3, [pc, #204]	@ (20008738 <HAL_FLASHEx_OBProgram+0xe8>)
2000866c:	2200      	movs	r2, #0
2000866e:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
20008670:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
20008674:	f7ff fe66 	bl	20008344 <FLASH_WaitForLastOperation>
20008678:	4603      	mov	r3, r0
2000867a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
2000867c:	7bfb      	ldrb	r3, [r7, #15]
2000867e:	2b00      	cmp	r3, #0
20008680:	d151      	bne.n	20008726 <HAL_FLASHEx_OBProgram+0xd6>
  {
    /* Write protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
20008682:	687b      	ldr	r3, [r7, #4]
20008684:	681b      	ldr	r3, [r3, #0]
20008686:	f003 0301 	and.w	r3, r3, #1
2000868a:	2b00      	cmp	r3, #0
2000868c:	d009      	beq.n	200086a2 <HAL_FLASHEx_OBProgram+0x52>
    {
      /* Configure of Write protection on the selected area */
      FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset, pOBInit->WRPLock);
2000868e:	687b      	ldr	r3, [r7, #4]
20008690:	6858      	ldr	r0, [r3, #4]
20008692:	687b      	ldr	r3, [r7, #4]
20008694:	6899      	ldr	r1, [r3, #8]
20008696:	687b      	ldr	r3, [r7, #4]
20008698:	68da      	ldr	r2, [r3, #12]
2000869a:	687b      	ldr	r3, [r7, #4]
2000869c:	7c1b      	ldrb	r3, [r3, #16]
2000869e:	f000 fa6d 	bl	20008b7c <FLASH_OB_WRPConfig>
    }

    /* Read protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
200086a2:	687b      	ldr	r3, [r7, #4]
200086a4:	681b      	ldr	r3, [r3, #0]
200086a6:	f003 0302 	and.w	r3, r3, #2
200086aa:	2b00      	cmp	r3, #0
200086ac:	d004      	beq.n	200086b8 <HAL_FLASHEx_OBProgram+0x68>
    {
      /* Configure the Read protection level */
      FLASH_OB_RDPConfig(pOBInit->RDPLevel);
200086ae:	687b      	ldr	r3, [r7, #4]
200086b0:	695b      	ldr	r3, [r3, #20]
200086b2:	4618      	mov	r0, r3
200086b4:	f000 faa8 	bl	20008c08 <FLASH_OB_RDPConfig>
    }

    /* Read protection key configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_RDPKEY) != 0U)
200086b8:	687b      	ldr	r3, [r7, #4]
200086ba:	681b      	ldr	r3, [r3, #0]
200086bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200086c0:	2b00      	cmp	r3, #0
200086c2:	d008      	beq.n	200086d6 <HAL_FLASHEx_OBProgram+0x86>
    {
      /* Configure the Read protection key */
      FLASH_OB_RDPKeyConfig(pOBInit->RDPKeyType, pOBInit->RDPKey1, pOBInit->RDPKey2);
200086c4:	687b      	ldr	r3, [r7, #4]
200086c6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
200086c8:	687b      	ldr	r3, [r7, #4]
200086ca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
200086cc:	687b      	ldr	r3, [r7, #4]
200086ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200086d0:	461a      	mov	r2, r3
200086d2:	f000 faad 	bl	20008c30 <FLASH_OB_RDPKeyConfig>
    }

    /* User Configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
200086d6:	687b      	ldr	r3, [r7, #4]
200086d8:	681b      	ldr	r3, [r3, #0]
200086da:	f003 0304 	and.w	r3, r3, #4
200086de:	2b00      	cmp	r3, #0
200086e0:	d007      	beq.n	200086f2 <HAL_FLASHEx_OBProgram+0xa2>
    {
      /* Configure the user option bytes */
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig);
200086e2:	687b      	ldr	r3, [r7, #4]
200086e4:	699a      	ldr	r2, [r3, #24]
200086e6:	687b      	ldr	r3, [r7, #4]
200086e8:	69db      	ldr	r3, [r3, #28]
200086ea:	4619      	mov	r1, r3
200086ec:	4610      	mov	r0, r2
200086ee:	f000 fabd 	bl	20008c6c <FLASH_OB_UserConfig>
      FLASH_OB_BootLockConfig(pOBInit->BootLock);
    }
#endif /* __ARM_FEATURE_CMSE */

    /* Boot address configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_BOOTADDR) != 0U)
200086f2:	687b      	ldr	r3, [r7, #4]
200086f4:	681b      	ldr	r3, [r3, #0]
200086f6:	f003 0308 	and.w	r3, r3, #8
200086fa:	2b00      	cmp	r3, #0
200086fc:	d007      	beq.n	2000870e <HAL_FLASHEx_OBProgram+0xbe>
    {
      /* Configure the boot address */
      FLASH_OB_BootAddrConfig(pOBInit->BootAddrConfig, pOBInit->BootAddr);
200086fe:	687b      	ldr	r3, [r7, #4]
20008700:	6a1a      	ldr	r2, [r3, #32]
20008702:	687b      	ldr	r3, [r7, #4]
20008704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20008706:	4619      	mov	r1, r3
20008708:	4610      	mov	r0, r2
2000870a:	f000 fc05 	bl	20008f18 <FLASH_OB_BootAddrConfig>
    }

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTSTRT);
2000870e:	4b0b      	ldr	r3, [pc, #44]	@ (2000873c <HAL_FLASHEx_OBProgram+0xec>)
20008710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008712:	4a0a      	ldr	r2, [pc, #40]	@ (2000873c <HAL_FLASHEx_OBProgram+0xec>)
20008714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20008718:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
2000871a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
2000871e:	f7ff fe11 	bl	20008344 <FLASH_WaitForLastOperation>
20008722:	4603      	mov	r3, r0
20008724:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
20008726:	4b04      	ldr	r3, [pc, #16]	@ (20008738 <HAL_FLASHEx_OBProgram+0xe8>)
20008728:	2200      	movs	r2, #0
2000872a:	701a      	strb	r2, [r3, #0]

  return status;
2000872c:	7bfb      	ldrb	r3, [r7, #15]
}
2000872e:	4618      	mov	r0, r3
20008730:	3710      	adds	r7, #16
20008732:	46bd      	mov	sp, r7
20008734:	bd80      	pop	{r7, pc}
20008736:	bf00      	nop
20008738:	20000468 	.word	0x20000468
2000873c:	40022000 	.word	0x40022000

20008740 <HAL_FLASHEx_OBGetConfig>:
  *         Boot Address, else no information will be returned
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
20008740:	b580      	push	{r7, lr}
20008742:	b082      	sub	sp, #8
20008744:	af00      	add	r7, sp, #0
20008746:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
20008748:	687b      	ldr	r3, [r7, #4]
2000874a:	2206      	movs	r2, #6
2000874c:	601a      	str	r2, [r3, #0]

  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
2000874e:	687b      	ldr	r3, [r7, #4]
20008750:	685b      	ldr	r3, [r3, #4]
20008752:	2b01      	cmp	r3, #1
20008754:	d00b      	beq.n	2000876e <HAL_FLASHEx_OBGetConfig+0x2e>
20008756:	687b      	ldr	r3, [r7, #4]
20008758:	685b      	ldr	r3, [r3, #4]
2000875a:	2b02      	cmp	r3, #2
2000875c:	d007      	beq.n	2000876e <HAL_FLASHEx_OBGetConfig+0x2e>
      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
2000875e:	687b      	ldr	r3, [r7, #4]
20008760:	685b      	ldr	r3, [r3, #4]
  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
20008762:	2b04      	cmp	r3, #4
20008764:	d003      	beq.n	2000876e <HAL_FLASHEx_OBGetConfig+0x2e>
      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
20008766:	687b      	ldr	r3, [r7, #4]
20008768:	685b      	ldr	r3, [r3, #4]
2000876a:	2b08      	cmp	r3, #8
2000876c:	d111      	bne.n	20008792 <HAL_FLASHEx_OBGetConfig+0x52>
  {
    pOBInit->OptionType |= OPTIONBYTE_WRP;
2000876e:	687b      	ldr	r3, [r7, #4]
20008770:	681b      	ldr	r3, [r3, #0]
20008772:	f043 0201 	orr.w	r2, r3, #1
20008776:	687b      	ldr	r3, [r7, #4]
20008778:	601a      	str	r2, [r3, #0]
    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset), &(pOBInit->WRPLock));
2000877a:	687b      	ldr	r3, [r7, #4]
2000877c:	6858      	ldr	r0, [r3, #4]
2000877e:	687b      	ldr	r3, [r7, #4]
20008780:	f103 0108 	add.w	r1, r3, #8
20008784:	687b      	ldr	r3, [r7, #4]
20008786:	f103 020c 	add.w	r2, r3, #12
2000878a:	687b      	ldr	r3, [r7, #4]
2000878c:	3310      	adds	r3, #16
2000878e:	f000 fbdd 	bl	20008f4c <FLASH_OB_GetWRP>
  }

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
20008792:	f000 fc4d 	bl	20009030 <FLASH_OB_GetRDP>
20008796:	4602      	mov	r2, r0
20008798:	687b      	ldr	r3, [r7, #4]
2000879a:	615a      	str	r2, [r3, #20]

  /* Get the user option bytes */
  pOBInit->USERConfig = FLASH_OB_GetUser();
2000879c:	f000 fc64 	bl	20009068 <FLASH_OB_GetUser>
200087a0:	4602      	mov	r2, r0
200087a2:	687b      	ldr	r3, [r7, #4]
200087a4:	61da      	str	r2, [r3, #28]
  /* Get the value of the selected boot address */
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((pOBInit->BootAddrConfig == OB_BOOTADDR_NS0) || (pOBInit->BootAddrConfig == OB_BOOTADDR_NS1) ||
      (pOBInit->BootAddrConfig == OB_BOOTADDR_SEC0))
#else
  if ((pOBInit->BootAddrConfig == OB_BOOTADDR_NS0) || (pOBInit->BootAddrConfig == OB_BOOTADDR_NS1))
200087a6:	687b      	ldr	r3, [r7, #4]
200087a8:	6a1b      	ldr	r3, [r3, #32]
200087aa:	2b01      	cmp	r3, #1
200087ac:	d003      	beq.n	200087b6 <HAL_FLASHEx_OBGetConfig+0x76>
200087ae:	687b      	ldr	r3, [r7, #4]
200087b0:	6a1b      	ldr	r3, [r3, #32]
200087b2:	2b02      	cmp	r3, #2
200087b4:	d10d      	bne.n	200087d2 <HAL_FLASHEx_OBGetConfig+0x92>
#endif /* __ARM_FEATURE_CMSE */
  {
    pOBInit->OptionType |= OPTIONBYTE_BOOTADDR;
200087b6:	687b      	ldr	r3, [r7, #4]
200087b8:	681b      	ldr	r3, [r3, #0]
200087ba:	f043 0208 	orr.w	r2, r3, #8
200087be:	687b      	ldr	r3, [r7, #4]
200087c0:	601a      	str	r2, [r3, #0]
    FLASH_OB_GetBootAddr(pOBInit->BootAddrConfig, &(pOBInit->BootAddr));
200087c2:	687b      	ldr	r3, [r7, #4]
200087c4:	6a1a      	ldr	r2, [r3, #32]
200087c6:	687b      	ldr	r3, [r7, #4]
200087c8:	3324      	adds	r3, #36	@ 0x24
200087ca:	4619      	mov	r1, r3
200087cc:	4610      	mov	r0, r2
200087ce:	f000 fc5f 	bl	20009090 <FLASH_OB_GetBootAddr>
  }
}
200087d2:	bf00      	nop
200087d4:	3708      	adds	r7, #8
200087d6:	46bd      	mov	sp, r7
200087d8:	bd80      	pop	{r7, pc}
	...

200087dc <HAL_FLASHEx_ConfigBBAttributes>:
  *         block-base attribute type is requested: Secure or Privilege.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_ConfigBBAttributes(FLASH_BBAttributesTypeDef *pBBAttributes)
{
200087dc:	b580      	push	{r7, lr}
200087de:	b084      	sub	sp, #16
200087e0:	af00      	add	r7, sp, #0
200087e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK_EXCLUSIVE(pBBAttributes->Bank));
  assert_param(IS_FLASH_BB_EXCLUSIVE(pBBAttributes->BBAttributesType));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
200087e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
200087e8:	f7ff fdac 	bl	20008344 <FLASH_WaitForLastOperation>
200087ec:	4603      	mov	r3, r0
200087ee:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
200087f0:	7bfb      	ldrb	r3, [r7, #15]
200087f2:	2b00      	cmp	r3, #0
200087f4:	d129      	bne.n	2000884a <HAL_FLASHEx_ConfigBBAttributes+0x6e>
      }
    }
    else
#endif /* __ARM_FEATURE_CMSE */
    {
      if (pBBAttributes->Bank == FLASH_BANK_1)
200087f6:	687b      	ldr	r3, [r7, #4]
200087f8:	681b      	ldr	r3, [r3, #0]
200087fa:	2b01      	cmp	r3, #1
200087fc:	d102      	bne.n	20008804 <HAL_FLASHEx_ConfigBBAttributes+0x28>
      {
        reg = &(FLASH->PRIVBB1R1);
200087fe:	4b17      	ldr	r3, [pc, #92]	@ (2000885c <HAL_FLASHEx_ConfigBBAttributes+0x80>)
20008800:	60bb      	str	r3, [r7, #8]
20008802:	e001      	b.n	20008808 <HAL_FLASHEx_ConfigBBAttributes+0x2c>
      }
      else
      {
        reg = &(FLASH->PRIVBB2R1);
20008804:	4b16      	ldr	r3, [pc, #88]	@ (20008860 <HAL_FLASHEx_ConfigBBAttributes+0x84>)
20008806:	60bb      	str	r3, [r7, #8]
      }
    }

    /* Modify the register values and check that new attributes are taken in account */
    for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
20008808:	2300      	movs	r3, #0
2000880a:	73bb      	strb	r3, [r7, #14]
2000880c:	e017      	b.n	2000883e <HAL_FLASHEx_ConfigBBAttributes+0x62>
    {
      *reg = pBBAttributes->BBAttributes_array[index];
2000880e:	7bba      	ldrb	r2, [r7, #14]
20008810:	687b      	ldr	r3, [r7, #4]
20008812:	3202      	adds	r2, #2
20008814:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20008818:	68bb      	ldr	r3, [r7, #8]
2000881a:	601a      	str	r2, [r3, #0]
      if ((*reg) != pBBAttributes->BBAttributes_array[index])
2000881c:	68bb      	ldr	r3, [r7, #8]
2000881e:	681a      	ldr	r2, [r3, #0]
20008820:	7bb9      	ldrb	r1, [r7, #14]
20008822:	687b      	ldr	r3, [r7, #4]
20008824:	3102      	adds	r1, #2
20008826:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
2000882a:	429a      	cmp	r2, r3
2000882c:	d001      	beq.n	20008832 <HAL_FLASHEx_ConfigBBAttributes+0x56>
      {
        status = HAL_ERROR;
2000882e:	2301      	movs	r3, #1
20008830:	73fb      	strb	r3, [r7, #15]
      }
      reg++;
20008832:	68bb      	ldr	r3, [r7, #8]
20008834:	3304      	adds	r3, #4
20008836:	60bb      	str	r3, [r7, #8]
    for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
20008838:	7bbb      	ldrb	r3, [r7, #14]
2000883a:	3301      	adds	r3, #1
2000883c:	73bb      	strb	r3, [r7, #14]
2000883e:	7bbb      	ldrb	r3, [r7, #14]
20008840:	2b03      	cmp	r3, #3
20008842:	d9e4      	bls.n	2000880e <HAL_FLASHEx_ConfigBBAttributes+0x32>
  __ASM volatile ("isb 0xF":::"memory");
20008844:	f3bf 8f6f 	isb	sy
}
20008848:	bf00      	nop
    /* ISB instruction is called to be sure next instructions are performed with correct attributes */
    __ISB();
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
2000884a:	4b06      	ldr	r3, [pc, #24]	@ (20008864 <HAL_FLASHEx_ConfigBBAttributes+0x88>)
2000884c:	2200      	movs	r2, #0
2000884e:	701a      	strb	r2, [r3, #0]

  return status;
20008850:	7bfb      	ldrb	r3, [r7, #15]
}
20008852:	4618      	mov	r0, r3
20008854:	3710      	adds	r7, #16
20008856:	46bd      	mov	sp, r7
20008858:	bd80      	pop	{r7, pc}
2000885a:	bf00      	nop
2000885c:	400220d0 	.word	0x400220d0
20008860:	400220f0 	.word	0x400220f0
20008864:	20000468 	.word	0x20000468

20008868 <HAL_FLASHEx_GetConfigBBAttributes>:
  *         block-base attribute type is requested: Secure or Privilege.
  *
  * @retval None
  */
void HAL_FLASHEx_GetConfigBBAttributes(FLASH_BBAttributesTypeDef *pBBAttributes)
{
20008868:	b480      	push	{r7}
2000886a:	b085      	sub	sp, #20
2000886c:	af00      	add	r7, sp, #0
2000886e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK_EXCLUSIVE(pBBAttributes->Bank));
  assert_param(IS_FLASH_BB_EXCLUSIVE(pBBAttributes->BBAttributesType));

  /* Set the first Block-Based register to read */
  if (pBBAttributes->BBAttributesType == FLASH_BB_SEC)
20008870:	687b      	ldr	r3, [r7, #4]
20008872:	685b      	ldr	r3, [r3, #4]
20008874:	2b01      	cmp	r3, #1
20008876:	d109      	bne.n	2000888c <HAL_FLASHEx_GetConfigBBAttributes+0x24>
  {
    if (pBBAttributes->Bank == FLASH_BANK_1)
20008878:	687b      	ldr	r3, [r7, #4]
2000887a:	681b      	ldr	r3, [r3, #0]
2000887c:	2b01      	cmp	r3, #1
2000887e:	d102      	bne.n	20008886 <HAL_FLASHEx_GetConfigBBAttributes+0x1e>
    {
      reg = &(FLASH->SECBB1R1);
20008880:	4b14      	ldr	r3, [pc, #80]	@ (200088d4 <HAL_FLASHEx_GetConfigBBAttributes+0x6c>)
20008882:	60bb      	str	r3, [r7, #8]
20008884:	e00b      	b.n	2000889e <HAL_FLASHEx_GetConfigBBAttributes+0x36>
    }
    else
    {
      reg = &(FLASH->SECBB2R1);
20008886:	4b14      	ldr	r3, [pc, #80]	@ (200088d8 <HAL_FLASHEx_GetConfigBBAttributes+0x70>)
20008888:	60bb      	str	r3, [r7, #8]
2000888a:	e008      	b.n	2000889e <HAL_FLASHEx_GetConfigBBAttributes+0x36>
    }
  }
  else
  {
    if (pBBAttributes->Bank == FLASH_BANK_1)
2000888c:	687b      	ldr	r3, [r7, #4]
2000888e:	681b      	ldr	r3, [r3, #0]
20008890:	2b01      	cmp	r3, #1
20008892:	d102      	bne.n	2000889a <HAL_FLASHEx_GetConfigBBAttributes+0x32>
    {
      reg = &(FLASH->PRIVBB1R1);
20008894:	4b11      	ldr	r3, [pc, #68]	@ (200088dc <HAL_FLASHEx_GetConfigBBAttributes+0x74>)
20008896:	60bb      	str	r3, [r7, #8]
20008898:	e001      	b.n	2000889e <HAL_FLASHEx_GetConfigBBAttributes+0x36>
    }
    else
    {
      reg = &(FLASH->PRIVBB2R1);
2000889a:	4b11      	ldr	r3, [pc, #68]	@ (200088e0 <HAL_FLASHEx_GetConfigBBAttributes+0x78>)
2000889c:	60bb      	str	r3, [r7, #8]
    }
  }

  /* Read the register values */
  for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
2000889e:	2300      	movs	r3, #0
200088a0:	73fb      	strb	r3, [r7, #15]
200088a2:	e00c      	b.n	200088be <HAL_FLASHEx_GetConfigBBAttributes+0x56>
  {
    pBBAttributes->BBAttributes_array[index] = (*reg);
200088a4:	7bfa      	ldrb	r2, [r7, #15]
200088a6:	68bb      	ldr	r3, [r7, #8]
200088a8:	6819      	ldr	r1, [r3, #0]
200088aa:	687b      	ldr	r3, [r7, #4]
200088ac:	3202      	adds	r2, #2
200088ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    reg++;
200088b2:	68bb      	ldr	r3, [r7, #8]
200088b4:	3304      	adds	r3, #4
200088b6:	60bb      	str	r3, [r7, #8]
  for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
200088b8:	7bfb      	ldrb	r3, [r7, #15]
200088ba:	3301      	adds	r3, #1
200088bc:	73fb      	strb	r3, [r7, #15]
200088be:	7bfb      	ldrb	r3, [r7, #15]
200088c0:	2b03      	cmp	r3, #3
200088c2:	d9ef      	bls.n	200088a4 <HAL_FLASHEx_GetConfigBBAttributes+0x3c>
  }
}
200088c4:	bf00      	nop
200088c6:	bf00      	nop
200088c8:	3714      	adds	r7, #20
200088ca:	46bd      	mov	sp, r7
200088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
200088d0:	4770      	bx	lr
200088d2:	bf00      	nop
200088d4:	40022080 	.word	0x40022080
200088d8:	400220a0 	.word	0x400220a0
200088dc:	400220d0 	.word	0x400220d0
200088e0:	400220f0 	.word	0x400220f0

200088e4 <HAL_FLASHEx_ConfigPrivMode>:
  *                                       to unprivilege access
  *
  * @retval None
  */
void HAL_FLASHEx_ConfigPrivMode(uint32_t PrivMode)
{
200088e4:	b480      	push	{r7}
200088e6:	b083      	sub	sp, #12
200088e8:	af00      	add	r7, sp, #0
200088ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_CFGPRIVMODE(PrivMode));

  MODIFY_REG(FLASH->PRIVCFGR, (FLASH_PRIVCFGR_SPRIV | FLASH_PRIVCFGR_NSPRIV), PrivMode);
200088ec:	4b07      	ldr	r3, [pc, #28]	@ (2000890c <HAL_FLASHEx_ConfigPrivMode+0x28>)
200088ee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
200088f2:	f023 0203 	bic.w	r2, r3, #3
200088f6:	4905      	ldr	r1, [pc, #20]	@ (2000890c <HAL_FLASHEx_ConfigPrivMode+0x28>)
200088f8:	687b      	ldr	r3, [r7, #4]
200088fa:	4313      	orrs	r3, r2
200088fc:	f8c1 30c4 	str.w	r3, [r1, #196]	@ 0xc4
}
20008900:	bf00      	nop
20008902:	370c      	adds	r7, #12
20008904:	46bd      	mov	sp, r7
20008906:	f85d 7b04 	ldr.w	r7, [sp], #4
2000890a:	4770      	bx	lr
2000890c:	40022000 	.word	0x40022000

20008910 <HAL_FLASHEx_GetPrivMode>:
  *                                       or unprivileged access
  *            @arg FLASH_NSPRIV_DENIED:  access to Flash registers is denied
  *                                       to unprivilege accessP
  */
uint32_t HAL_FLASHEx_GetPrivMode(void)
{
20008910:	b480      	push	{r7}
20008912:	af00      	add	r7, sp, #0
  return (FLASH->PRIVCFGR & (FLASH_PRIVCFGR_SPRIV | FLASH_PRIVCFGR_NSPRIV));
20008914:	4b04      	ldr	r3, [pc, #16]	@ (20008928 <HAL_FLASHEx_GetPrivMode+0x18>)
20008916:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
2000891a:	f003 0303 	and.w	r3, r3, #3
}
2000891e:	4618      	mov	r0, r3
20008920:	46bd      	mov	sp, r7
20008922:	f85d 7b04 	ldr.w	r7, [sp], #4
20008926:	4770      	bx	lr
20008928:	40022000 	.word	0x40022000

2000892c <HAL_FLASHEx_EnablePowerDown>:
  *            @arg FLASH_BANK_2: Flash Bank 2
  *            @arg FLASH_BANK_BOTH: Flash Bank 1 and Bank 2
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_EnablePowerDown(uint32_t Banks)
{
2000892c:	b580      	push	{r7, lr}
2000892e:	b084      	sub	sp, #16
20008930:	af00      	add	r7, sp, #0
20008932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20008934:	2300      	movs	r3, #0
20008936:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Request power-down mode for Bank 1 */
  if ((Banks & FLASH_BANK_1) != 0U)
20008938:	687b      	ldr	r3, [r7, #4]
2000893a:	f003 0301 	and.w	r3, r3, #1
2000893e:	2b00      	cmp	r3, #0
20008940:	d032      	beq.n	200089a8 <HAL_FLASHEx_EnablePowerDown+0x7c>
  {
    /* Check PD1 and PDREQ1 bits (Bank 1 is not in power-down mode and not being
       already under power-down request) */
    if ((FLASH->NSSR & FLASH_NSSR_PD1) != 0U)
20008942:	4b38      	ldr	r3, [pc, #224]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008944:	6a1b      	ldr	r3, [r3, #32]
20008946:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000894a:	2b00      	cmp	r3, #0
2000894c:	d002      	beq.n	20008954 <HAL_FLASHEx_EnablePowerDown+0x28>
    {
      status = HAL_ERROR;
2000894e:	2301      	movs	r3, #1
20008950:	73fb      	strb	r3, [r7, #15]
20008952:	e029      	b.n	200089a8 <HAL_FLASHEx_EnablePowerDown+0x7c>
    }
    else if ((FLASH->ACR & FLASH_ACR_PDREQ1) != 0U)
20008954:	4b33      	ldr	r3, [pc, #204]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008956:	681b      	ldr	r3, [r3, #0]
20008958:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
2000895c:	2b00      	cmp	r3, #0
2000895e:	d002      	beq.n	20008966 <HAL_FLASHEx_EnablePowerDown+0x3a>
    {
      status = HAL_ERROR;
20008960:	2301      	movs	r3, #1
20008962:	73fb      	strb	r3, [r7, #15]
20008964:	e020      	b.n	200089a8 <HAL_FLASHEx_EnablePowerDown+0x7c>
    }
    else
    {
      /* Unlock PDREQ1 bit */
      WRITE_REG(FLASH->PDKEY1R, FLASH_PDKEY1_1);
20008966:	4b2f      	ldr	r3, [pc, #188]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008968:	4a2f      	ldr	r2, [pc, #188]	@ (20008a28 <HAL_FLASHEx_EnablePowerDown+0xfc>)
2000896a:	619a      	str	r2, [r3, #24]
      WRITE_REG(FLASH->PDKEY1R, FLASH_PDKEY1_2);
2000896c:	4b2d      	ldr	r3, [pc, #180]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
2000896e:	4a2f      	ldr	r2, [pc, #188]	@ (20008a2c <HAL_FLASHEx_EnablePowerDown+0x100>)
20008970:	619a      	str	r2, [r3, #24]

      /* Set PDREQ1 in FLASH_ACR register */
      SET_BIT(FLASH->ACR, FLASH_ACR_PDREQ1);
20008972:	4b2c      	ldr	r3, [pc, #176]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008974:	681b      	ldr	r3, [r3, #0]
20008976:	4a2b      	ldr	r2, [pc, #172]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008978:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
2000897c:	6013      	str	r3, [r2, #0]

      /* Check PD1 bit */
      tickstart = HAL_GetTick();
2000897e:	f7f9 ffb7 	bl	200028f0 <HAL_GetTick>
20008982:	60b8      	str	r0, [r7, #8]
      while (((FLASH->NSSR & FLASH_NSSR_PD1) != FLASH_NSSR_PD1))
20008984:	e009      	b.n	2000899a <HAL_FLASHEx_EnablePowerDown+0x6e>
      {
        if ((HAL_GetTick() - tickstart) > FLASH_TIMEOUT_VALUE)
20008986:	f7f9 ffb3 	bl	200028f0 <HAL_GetTick>
2000898a:	4602      	mov	r2, r0
2000898c:	68bb      	ldr	r3, [r7, #8]
2000898e:	1ad3      	subs	r3, r2, r3
20008990:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
20008994:	d901      	bls.n	2000899a <HAL_FLASHEx_EnablePowerDown+0x6e>
        {
          return HAL_TIMEOUT;
20008996:	2303      	movs	r3, #3
20008998:	e03f      	b.n	20008a1a <HAL_FLASHEx_EnablePowerDown+0xee>
      while (((FLASH->NSSR & FLASH_NSSR_PD1) != FLASH_NSSR_PD1))
2000899a:	4b22      	ldr	r3, [pc, #136]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
2000899c:	6a1b      	ldr	r3, [r3, #32]
2000899e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
200089a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
200089a6:	d1ee      	bne.n	20008986 <HAL_FLASHEx_EnablePowerDown+0x5a>
      }
    }
  }

  /* Request power-down mode for Bank 2 */
  if ((Banks & FLASH_BANK_2) != 0U)
200089a8:	687b      	ldr	r3, [r7, #4]
200089aa:	f003 0302 	and.w	r3, r3, #2
200089ae:	2b00      	cmp	r3, #0
200089b0:	d032      	beq.n	20008a18 <HAL_FLASHEx_EnablePowerDown+0xec>
  {
    /* Check PD2 and PDREQ2 bits (Bank 2 is not in power-down mode and not being
       already under power-down request) */
    if ((FLASH->NSSR & FLASH_NSSR_PD2) != 0U)
200089b2:	4b1c      	ldr	r3, [pc, #112]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089b4:	6a1b      	ldr	r3, [r3, #32]
200089b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
200089ba:	2b00      	cmp	r3, #0
200089bc:	d002      	beq.n	200089c4 <HAL_FLASHEx_EnablePowerDown+0x98>
    {
      status = HAL_ERROR;
200089be:	2301      	movs	r3, #1
200089c0:	73fb      	strb	r3, [r7, #15]
200089c2:	e029      	b.n	20008a18 <HAL_FLASHEx_EnablePowerDown+0xec>
    }
    else if ((FLASH->ACR & FLASH_ACR_PDREQ2) != 0U)
200089c4:	4b17      	ldr	r3, [pc, #92]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089c6:	681b      	ldr	r3, [r3, #0]
200089c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
200089cc:	2b00      	cmp	r3, #0
200089ce:	d002      	beq.n	200089d6 <HAL_FLASHEx_EnablePowerDown+0xaa>
    {
      status = HAL_ERROR;
200089d0:	2301      	movs	r3, #1
200089d2:	73fb      	strb	r3, [r7, #15]
200089d4:	e020      	b.n	20008a18 <HAL_FLASHEx_EnablePowerDown+0xec>
    }
    else
    {
      /* Unlock PDREQ2 bit */
      WRITE_REG(FLASH->PDKEY2R, FLASH_PDKEY2_1);
200089d6:	4b13      	ldr	r3, [pc, #76]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089d8:	4a15      	ldr	r2, [pc, #84]	@ (20008a30 <HAL_FLASHEx_EnablePowerDown+0x104>)
200089da:	61da      	str	r2, [r3, #28]
      WRITE_REG(FLASH->PDKEY2R, FLASH_PDKEY2_2);
200089dc:	4b11      	ldr	r3, [pc, #68]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089de:	4a15      	ldr	r2, [pc, #84]	@ (20008a34 <HAL_FLASHEx_EnablePowerDown+0x108>)
200089e0:	61da      	str	r2, [r3, #28]

      /* Set PDREQ2 in FLASH_ACR register */
      SET_BIT(FLASH->ACR, FLASH_ACR_PDREQ2);
200089e2:	4b10      	ldr	r3, [pc, #64]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089e4:	681b      	ldr	r3, [r3, #0]
200089e6:	4a0f      	ldr	r2, [pc, #60]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
200089e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
200089ec:	6013      	str	r3, [r2, #0]

      /* Check PD2 bit */
      tickstart = HAL_GetTick();
200089ee:	f7f9 ff7f 	bl	200028f0 <HAL_GetTick>
200089f2:	60b8      	str	r0, [r7, #8]
      while (((FLASH->NSSR & FLASH_NSSR_PD2) != FLASH_NSSR_PD2))
200089f4:	e009      	b.n	20008a0a <HAL_FLASHEx_EnablePowerDown+0xde>
      {
        if ((HAL_GetTick() - tickstart) > FLASH_TIMEOUT_VALUE)
200089f6:	f7f9 ff7b 	bl	200028f0 <HAL_GetTick>
200089fa:	4602      	mov	r2, r0
200089fc:	68bb      	ldr	r3, [r7, #8]
200089fe:	1ad3      	subs	r3, r2, r3
20008a00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
20008a04:	d901      	bls.n	20008a0a <HAL_FLASHEx_EnablePowerDown+0xde>
        {
          return HAL_TIMEOUT;
20008a06:	2303      	movs	r3, #3
20008a08:	e007      	b.n	20008a1a <HAL_FLASHEx_EnablePowerDown+0xee>
      while (((FLASH->NSSR & FLASH_NSSR_PD2) != FLASH_NSSR_PD2))
20008a0a:	4b06      	ldr	r3, [pc, #24]	@ (20008a24 <HAL_FLASHEx_EnablePowerDown+0xf8>)
20008a0c:	6a1b      	ldr	r3, [r3, #32]
20008a0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
20008a12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20008a16:	d1ee      	bne.n	200089f6 <HAL_FLASHEx_EnablePowerDown+0xca>
        }
      }
    }
  }

  return status;
20008a18:	7bfb      	ldrb	r3, [r7, #15]
}
20008a1a:	4618      	mov	r0, r3
20008a1c:	3710      	adds	r7, #16
20008a1e:	46bd      	mov	sp, r7
20008a20:	bd80      	pop	{r7, pc}
20008a22:	bf00      	nop
20008a24:	40022000 	.word	0x40022000
20008a28:	04152637 	.word	0x04152637
20008a2c:	fafbfcfd 	.word	0xfafbfcfd
20008a30:	40516273 	.word	0x40516273
20008a34:	afbfcfdf 	.word	0xafbfcfdf

20008a38 <HAL_FLASHEx_ConfigLowPowerRead>:
  *           @arg FLASH_LPM_DISABLE: Flash is in normal read mode
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_ConfigLowPowerRead(uint32_t ConfigLPM)
{
20008a38:	b480      	push	{r7}
20008a3a:	b085      	sub	sp, #20
20008a3c:	af00      	add	r7, sp, #0
20008a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20008a40:	2300      	movs	r3, #0
20008a42:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_CFGLPM(ConfigLPM));

  /* Set LPM Bit in FLASH_ACR register */
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LPM, ConfigLPM);
20008a44:	4b0b      	ldr	r3, [pc, #44]	@ (20008a74 <HAL_FLASHEx_ConfigLowPowerRead+0x3c>)
20008a46:	681b      	ldr	r3, [r3, #0]
20008a48:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
20008a4c:	4909      	ldr	r1, [pc, #36]	@ (20008a74 <HAL_FLASHEx_ConfigLowPowerRead+0x3c>)
20008a4e:	687b      	ldr	r3, [r7, #4]
20008a50:	4313      	orrs	r3, r2
20008a52:	600b      	str	r3, [r1, #0]

  /* Check that low power read mode has been activated */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_LPM) != ConfigLPM)
20008a54:	4b07      	ldr	r3, [pc, #28]	@ (20008a74 <HAL_FLASHEx_ConfigLowPowerRead+0x3c>)
20008a56:	681b      	ldr	r3, [r3, #0]
20008a58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20008a5c:	687a      	ldr	r2, [r7, #4]
20008a5e:	429a      	cmp	r2, r3
20008a60:	d001      	beq.n	20008a66 <HAL_FLASHEx_ConfigLowPowerRead+0x2e>
  {
    status = HAL_ERROR;
20008a62:	2301      	movs	r3, #1
20008a64:	73fb      	strb	r3, [r7, #15]
  }

  return status;
20008a66:	7bfb      	ldrb	r3, [r7, #15]
}
20008a68:	4618      	mov	r0, r3
20008a6a:	3714      	adds	r7, #20
20008a6c:	46bd      	mov	sp, r7
20008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
20008a72:	4770      	bx	lr
20008a74:	40022000 	.word	0x40022000

20008a78 <HAL_FLASHEx_GetLowPowerRead>:
  *          This return value can be one of the following values:
  *            @arg FLASH_LPM_ENABLE: Flash is in low-power read mode
  *            @arg FLASH_LPM_DISABLE: Flash is in normal read mode
  */
uint32_t HAL_FLASHEx_GetLowPowerRead(void)
{
20008a78:	b480      	push	{r7}
20008a7a:	af00      	add	r7, sp, #0
  return (FLASH->ACR & FLASH_ACR_LPM);
20008a7c:	4b04      	ldr	r3, [pc, #16]	@ (20008a90 <HAL_FLASHEx_GetLowPowerRead+0x18>)
20008a7e:	681b      	ldr	r3, [r3, #0]
20008a80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
}
20008a84:	4618      	mov	r0, r3
20008a86:	46bd      	mov	sp, r7
20008a88:	f85d 7b04 	ldr.w	r7, [sp], #4
20008a8c:	4770      	bx	lr
20008a8e:	bf00      	nop
20008a90:	40022000 	.word	0x40022000

20008a94 <HAL_FLASHEx_GetOperation>:
  *                 that contains the Flash operation information.
  *
  * @retval None
  */
void HAL_FLASHEx_GetOperation(FLASH_OperationTypeDef *pFlashOperation)
{
20008a94:	b480      	push	{r7}
20008a96:	b085      	sub	sp, #20
20008a98:	af00      	add	r7, sp, #0
20008a9a:	6078      	str	r0, [r7, #4]
  uint32_t opsr_reg = FLASH->OPSR;
20008a9c:	4b0b      	ldr	r3, [pc, #44]	@ (20008acc <HAL_FLASHEx_GetOperation+0x38>)
20008a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20008aa0:	60fb      	str	r3, [r7, #12]

  /* Get Flash operation Type */
  pFlashOperation->OperationType = opsr_reg & FLASH_OPSR_CODE_OP;
20008aa2:	68fb      	ldr	r3, [r7, #12]
20008aa4:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
20008aa8:	687b      	ldr	r3, [r7, #4]
20008aaa:	601a      	str	r2, [r3, #0]

  /* Get Flash operation memory */
  pFlashOperation->FlashArea = opsr_reg & (FLASH_OPSR_SYSF_OP | FLASH_OPSR_BK_OP);
20008aac:	68fb      	ldr	r3, [r7, #12]
20008aae:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
20008ab2:	687b      	ldr	r3, [r7, #4]
20008ab4:	605a      	str	r2, [r3, #4]

  /* Get Flash operation address */
  pFlashOperation->Address = opsr_reg & FLASH_OPSR_ADDR_OP;
20008ab6:	68fb      	ldr	r3, [r7, #12]
20008ab8:	f3c3 0213 	ubfx	r2, r3, #0, #20
20008abc:	687b      	ldr	r3, [r7, #4]
20008abe:	609a      	str	r2, [r3, #8]
}
20008ac0:	bf00      	nop
20008ac2:	3714      	adds	r7, #20
20008ac4:	46bd      	mov	sp, r7
20008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
20008aca:	4770      	bx	lr
20008acc:	40022000 	.word	0x40022000

20008ad0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
20008ad0:	b480      	push	{r7}
20008ad2:	b085      	sub	sp, #20
20008ad4:	af00      	add	r7, sp, #0
20008ad6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008ad8:	4b0f      	ldr	r3, [pc, #60]	@ (20008b18 <FLASH_MassErase+0x48>)
20008ada:	60fb      	str	r3, [r7, #12]

  /* Set the Mass Erase Bit for the bank 1 and proceed to erase */
  if ((Banks & FLASH_BANK_1) != 0U)
20008adc:	687b      	ldr	r3, [r7, #4]
20008ade:	f003 0301 	and.w	r3, r3, #1
20008ae2:	2b00      	cmp	r3, #0
20008ae4:	d007      	beq.n	20008af6 <FLASH_MassErase+0x26>
  {
    SET_BIT((*reg_cr), FLASH_NSCR_MER1 | FLASH_NSCR_STRT);
20008ae6:	68fb      	ldr	r3, [r7, #12]
20008ae8:	681b      	ldr	r3, [r3, #0]
20008aea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20008aee:	f043 0304 	orr.w	r3, r3, #4
20008af2:	68fa      	ldr	r2, [r7, #12]
20008af4:	6013      	str	r3, [r2, #0]
  }

  /* Set the Mass Erase Bit for the bank 2 and proceed to erase */
  if ((Banks & FLASH_BANK_2) != 0U)
20008af6:	687b      	ldr	r3, [r7, #4]
20008af8:	f003 0302 	and.w	r3, r3, #2
20008afc:	2b00      	cmp	r3, #0
20008afe:	d005      	beq.n	20008b0c <FLASH_MassErase+0x3c>
  {
    SET_BIT((*reg_cr), FLASH_NSCR_MER2 | FLASH_NSCR_STRT);
20008b00:	68fb      	ldr	r3, [r7, #12]
20008b02:	681b      	ldr	r3, [r3, #0]
20008b04:	f443 32c0 	orr.w	r2, r3, #98304	@ 0x18000
20008b08:	68fb      	ldr	r3, [r7, #12]
20008b0a:	601a      	str	r2, [r3, #0]
  }
}
20008b0c:	bf00      	nop
20008b0e:	3714      	adds	r7, #20
20008b10:	46bd      	mov	sp, r7
20008b12:	f85d 7b04 	ldr.w	r7, [sp], #4
20008b16:	4770      	bx	lr
20008b18:	40022028 	.word	0x40022028

20008b1c <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
20008b1c:	b480      	push	{r7}
20008b1e:	b085      	sub	sp, #20
20008b20:	af00      	add	r7, sp, #0
20008b22:	6078      	str	r0, [r7, #4]
20008b24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));
  assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
20008b26:	4b14      	ldr	r3, [pc, #80]	@ (20008b78 <FLASH_PageErase+0x5c>)
20008b28:	60fb      	str	r3, [r7, #12]

  if ((Banks & FLASH_BANK_1) != 0U)
20008b2a:	683b      	ldr	r3, [r7, #0]
20008b2c:	f003 0301 	and.w	r3, r3, #1
20008b30:	2b00      	cmp	r3, #0
20008b32:	d006      	beq.n	20008b42 <FLASH_PageErase+0x26>
  {
    CLEAR_BIT((*reg_cr), FLASH_NSCR_BKER);
20008b34:	68fb      	ldr	r3, [r7, #12]
20008b36:	681b      	ldr	r3, [r3, #0]
20008b38:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
20008b3c:	68fb      	ldr	r3, [r7, #12]
20008b3e:	601a      	str	r2, [r3, #0]
20008b40:	e005      	b.n	20008b4e <FLASH_PageErase+0x32>
  }
  else
  {
    SET_BIT((*reg_cr), FLASH_NSCR_BKER);
20008b42:	68fb      	ldr	r3, [r7, #12]
20008b44:	681b      	ldr	r3, [r3, #0]
20008b46:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
20008b4a:	68fb      	ldr	r3, [r7, #12]
20008b4c:	601a      	str	r2, [r3, #0]
  }

  /* Proceed to erase the page */
  MODIFY_REG((*reg_cr), (FLASH_NSCR_PNB | FLASH_NSCR_PER | FLASH_NSCR_STRT), \
20008b4e:	68fb      	ldr	r3, [r7, #12]
20008b50:	681b      	ldr	r3, [r3, #0]
20008b52:	f423 3381 	bic.w	r3, r3, #66048	@ 0x10200
20008b56:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
20008b5a:	687a      	ldr	r2, [r7, #4]
20008b5c:	00d2      	lsls	r2, r2, #3
20008b5e:	4313      	orrs	r3, r2
20008b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20008b64:	f043 0302 	orr.w	r3, r3, #2
20008b68:	68fa      	ldr	r2, [r7, #12]
20008b6a:	6013      	str	r3, [r2, #0]
             ((Page << FLASH_NSCR_PNB_Pos) | FLASH_NSCR_PER | FLASH_NSCR_STRT));
}
20008b6c:	bf00      	nop
20008b6e:	3714      	adds	r7, #20
20008b70:	46bd      	mov	sp, r7
20008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
20008b76:	4770      	bx	lr
20008b78:	40022028 	.word	0x40022028

20008b7c <FLASH_OB_WRPConfig>:
  *
  * @retval None
  */
static void FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRPEndOffset,
                               FunctionalState WRPLock)
{
20008b7c:	b480      	push	{r7}
20008b7e:	b085      	sub	sp, #20
20008b80:	af00      	add	r7, sp, #0
20008b82:	60f8      	str	r0, [r7, #12]
20008b84:	60b9      	str	r1, [r7, #8]
20008b86:	607a      	str	r2, [r7, #4]
20008b88:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRPEndOffset));
  assert_param(IS_FUNCTIONAL_STATE(WRPLock));

  /* Configure the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
20008b8a:	68fb      	ldr	r3, [r7, #12]
20008b8c:	2b01      	cmp	r3, #1
20008b8e:	d10a      	bne.n	20008ba6 <FLASH_OB_WRPConfig+0x2a>
  {
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
20008b90:	78fb      	ldrb	r3, [r7, #3]
20008b92:	43db      	mvns	r3, r3
20008b94:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP1AR_WRP1A_PEND_Pos) | \
20008b96:	687b      	ldr	r3, [r7, #4]
20008b98:	041b      	lsls	r3, r3, #16
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
20008b9a:	431a      	orrs	r2, r3
20008b9c:	4919      	ldr	r1, [pc, #100]	@ (20008c04 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP1AR_WRP1A_PEND_Pos) | \
20008b9e:	68bb      	ldr	r3, [r7, #8]
20008ba0:	4313      	orrs	r3, r2
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
20008ba2:	658b      	str	r3, [r1, #88]	@ 0x58
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
20008ba4:	e028      	b.n	20008bf8 <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK1_AREAB)
20008ba6:	68fb      	ldr	r3, [r7, #12]
20008ba8:	2b02      	cmp	r3, #2
20008baa:	d10a      	bne.n	20008bc2 <FLASH_OB_WRPConfig+0x46>
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
20008bac:	78fb      	ldrb	r3, [r7, #3]
20008bae:	43db      	mvns	r3, r3
20008bb0:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP1BR_WRP1B_PEND_Pos) | \
20008bb2:	687b      	ldr	r3, [r7, #4]
20008bb4:	041b      	lsls	r3, r3, #16
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
20008bb6:	431a      	orrs	r2, r3
20008bb8:	4912      	ldr	r1, [pc, #72]	@ (20008c04 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP1BR_WRP1B_PEND_Pos) | \
20008bba:	68bb      	ldr	r3, [r7, #8]
20008bbc:	4313      	orrs	r3, r2
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
20008bbe:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
20008bc0:	e01a      	b.n	20008bf8 <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAA)
20008bc2:	68fb      	ldr	r3, [r7, #12]
20008bc4:	2b04      	cmp	r3, #4
20008bc6:	d10a      	bne.n	20008bde <FLASH_OB_WRPConfig+0x62>
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
20008bc8:	78fb      	ldrb	r3, [r7, #3]
20008bca:	43db      	mvns	r3, r3
20008bcc:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP2AR_WRP2A_PEND_Pos) | \
20008bce:	687b      	ldr	r3, [r7, #4]
20008bd0:	041b      	lsls	r3, r3, #16
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
20008bd2:	431a      	orrs	r2, r3
20008bd4:	490b      	ldr	r1, [pc, #44]	@ (20008c04 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP2AR_WRP2A_PEND_Pos) | \
20008bd6:	68bb      	ldr	r3, [r7, #8]
20008bd8:	4313      	orrs	r3, r2
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
20008bda:	668b      	str	r3, [r1, #104]	@ 0x68
}
20008bdc:	e00c      	b.n	20008bf8 <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAB)
20008bde:	68fb      	ldr	r3, [r7, #12]
20008be0:	2b08      	cmp	r3, #8
20008be2:	d109      	bne.n	20008bf8 <FLASH_OB_WRPConfig+0x7c>
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
20008be4:	78fb      	ldrb	r3, [r7, #3]
20008be6:	43db      	mvns	r3, r3
20008be8:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP2BR_WRP2B_PEND_Pos) | \
20008bea:	687b      	ldr	r3, [r7, #4]
20008bec:	041b      	lsls	r3, r3, #16
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
20008bee:	431a      	orrs	r2, r3
20008bf0:	4904      	ldr	r1, [pc, #16]	@ (20008c04 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP2BR_WRP2B_PEND_Pos) | \
20008bf2:	68bb      	ldr	r3, [r7, #8]
20008bf4:	4313      	orrs	r3, r2
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
20008bf6:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
20008bf8:	bf00      	nop
20008bfa:	3714      	adds	r7, #20
20008bfc:	46bd      	mov	sp, r7
20008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
20008c02:	4770      	bx	lr
20008c04:	40022000 	.word	0x40022000

20008c08 <FLASH_OB_RDPConfig>:
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  *
  * @retval None
  */
static void FLASH_OB_RDPConfig(uint32_t RDPLevel)
{
20008c08:	b480      	push	{r7}
20008c0a:	b083      	sub	sp, #12
20008c0c:	af00      	add	r7, sp, #0
20008c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Configure the RDP level in the option bytes register */
  MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
20008c10:	4b06      	ldr	r3, [pc, #24]	@ (20008c2c <FLASH_OB_RDPConfig+0x24>)
20008c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20008c14:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
20008c18:	4904      	ldr	r1, [pc, #16]	@ (20008c2c <FLASH_OB_RDPConfig+0x24>)
20008c1a:	687b      	ldr	r3, [r7, #4]
20008c1c:	4313      	orrs	r3, r2
20008c1e:	640b      	str	r3, [r1, #64]	@ 0x40
}
20008c20:	bf00      	nop
20008c22:	370c      	adds	r7, #12
20008c24:	46bd      	mov	sp, r7
20008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
20008c2a:	4770      	bx	lr
20008c2c:	40022000 	.word	0x40022000

20008c30 <FLASH_OB_RDPKeyConfig>:
  * @param  RDPKey1 specifies the RDP key 1.
  * @param  RDPKey2 specifies the RDP key 2.
  * @retval None
  */
static void FLASH_OB_RDPKeyConfig(uint32_t RDPKeyType, uint32_t RDPKey1, uint32_t RDPKey2)
{
20008c30:	b480      	push	{r7}
20008c32:	b085      	sub	sp, #20
20008c34:	af00      	add	r7, sp, #0
20008c36:	60f8      	str	r0, [r7, #12]
20008c38:	60b9      	str	r1, [r7, #8]
20008c3a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_RDP_KEY_TYPE(RDPKeyType));

  /* Configure the RDP OEM key */
  if (RDPKeyType == OB_RDP_KEY_OEM1)
20008c3c:	68fb      	ldr	r3, [r7, #12]
20008c3e:	2b01      	cmp	r3, #1
20008c40:	d106      	bne.n	20008c50 <FLASH_OB_RDPKeyConfig+0x20>
  {
    WRITE_REG(FLASH->OEM1KEYR1, RDPKey1);
20008c42:	4a09      	ldr	r2, [pc, #36]	@ (20008c68 <FLASH_OB_RDPKeyConfig+0x38>)
20008c44:	68bb      	ldr	r3, [r7, #8]
20008c46:	6713      	str	r3, [r2, #112]	@ 0x70
    WRITE_REG(FLASH->OEM1KEYR2, RDPKey2);
20008c48:	4a07      	ldr	r2, [pc, #28]	@ (20008c68 <FLASH_OB_RDPKeyConfig+0x38>)
20008c4a:	687b      	ldr	r3, [r7, #4]
20008c4c:	6753      	str	r3, [r2, #116]	@ 0x74
  else
  {
    WRITE_REG(FLASH->OEM2KEYR1, RDPKey1);
    WRITE_REG(FLASH->OEM2KEYR2, RDPKey2);
  }
}
20008c4e:	e005      	b.n	20008c5c <FLASH_OB_RDPKeyConfig+0x2c>
    WRITE_REG(FLASH->OEM2KEYR1, RDPKey1);
20008c50:	4a05      	ldr	r2, [pc, #20]	@ (20008c68 <FLASH_OB_RDPKeyConfig+0x38>)
20008c52:	68bb      	ldr	r3, [r7, #8]
20008c54:	6793      	str	r3, [r2, #120]	@ 0x78
    WRITE_REG(FLASH->OEM2KEYR2, RDPKey2);
20008c56:	4a04      	ldr	r2, [pc, #16]	@ (20008c68 <FLASH_OB_RDPKeyConfig+0x38>)
20008c58:	687b      	ldr	r3, [r7, #4]
20008c5a:	67d3      	str	r3, [r2, #124]	@ 0x7c
}
20008c5c:	bf00      	nop
20008c5e:	3714      	adds	r7, #20
20008c60:	46bd      	mov	sp, r7
20008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
20008c66:	4770      	bx	lr
20008c68:	40022000 	.word	0x40022000

20008c6c <FLASH_OB_UserConfig>:
  *         @ref FLASH_OB_USER_PA15_PUPEN, @ref FLASH_OB_USER_IO_VDD_HSLV,
  *         @ref FLASH_OB_USER_IO_VDDIO2_HSLV and @ref OB_USER_TZEN
  * @retval None
  */
static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig)
{
20008c6c:	b480      	push	{r7}
20008c6e:	b085      	sub	sp, #20
20008c70:	af00      	add	r7, sp, #0
20008c72:	6078      	str	r0, [r7, #4]
20008c74:	6039      	str	r1, [r7, #0]
  uint32_t optr_reg_val = 0;
20008c76:	2300      	movs	r3, #0
20008c78:	60fb      	str	r3, [r7, #12]
  uint32_t optr_reg_mask = 0;
20008c7a:	2300      	movs	r3, #0
20008c7c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if ((UserType & OB_USER_BOR_LEV) != 0U)
20008c7e:	687b      	ldr	r3, [r7, #4]
20008c80:	f003 0301 	and.w	r3, r3, #1
20008c84:	2b00      	cmp	r3, #0
20008c86:	d009      	beq.n	20008c9c <FLASH_OB_UserConfig+0x30>
  {
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
20008c88:	683b      	ldr	r3, [r7, #0]
20008c8a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20008c8e:	68fa      	ldr	r2, [r7, #12]
20008c90:	4313      	orrs	r3, r2
20008c92:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_BOR_LEV;
20008c94:	68bb      	ldr	r3, [r7, #8]
20008c96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
20008c9a:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_STOP) != 0U)
20008c9c:	687b      	ldr	r3, [r7, #4]
20008c9e:	f003 0302 	and.w	r3, r3, #2
20008ca2:	2b00      	cmp	r3, #0
20008ca4:	d009      	beq.n	20008cba <FLASH_OB_UserConfig+0x4e>
  {
    /* nRST_STOP option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

    /* Set value and mask for nRST_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
20008ca6:	683b      	ldr	r3, [r7, #0]
20008ca8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20008cac:	68fa      	ldr	r2, [r7, #12]
20008cae:	4313      	orrs	r3, r2
20008cb0:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_STOP;
20008cb2:	68bb      	ldr	r3, [r7, #8]
20008cb4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
20008cb8:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_STDBY) != 0U)
20008cba:	687b      	ldr	r3, [r7, #4]
20008cbc:	f003 0304 	and.w	r3, r3, #4
20008cc0:	2b00      	cmp	r3, #0
20008cc2:	d009      	beq.n	20008cd8 <FLASH_OB_UserConfig+0x6c>
  {
    /* nRST_STDBY option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

    /* Set value and mask for nRST_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
20008cc4:	683b      	ldr	r3, [r7, #0]
20008cc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20008cca:	68fa      	ldr	r2, [r7, #12]
20008ccc:	4313      	orrs	r3, r2
20008cce:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
20008cd0:	68bb      	ldr	r3, [r7, #8]
20008cd2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
20008cd6:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_SHDW) != 0U)
20008cd8:	687b      	ldr	r3, [r7, #4]
20008cda:	f003 0308 	and.w	r3, r3, #8
20008cde:	2b00      	cmp	r3, #0
20008ce0:	d009      	beq.n	20008cf6 <FLASH_OB_UserConfig+0x8a>
  {
    /* nRST_SHDW option byte should be modified */
    assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

    /* Set value and mask for nRST_SHDW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
20008ce2:	683b      	ldr	r3, [r7, #0]
20008ce4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20008ce8:	68fa      	ldr	r2, [r7, #12]
20008cea:	4313      	orrs	r3, r2
20008cec:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
20008cee:	68bb      	ldr	r3, [r7, #8]
20008cf0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
20008cf4:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SRAM_RST) != 0U)
20008cf6:	687b      	ldr	r3, [r7, #4]
20008cf8:	f003 0310 	and.w	r3, r3, #16
20008cfc:	2b00      	cmp	r3, #0
20008cfe:	d009      	beq.n	20008d14 <FLASH_OB_UserConfig+0xa8>
  {
    /* SRAM_RST option byte should be modified */
    assert_param(IS_OB_USER_SRAM_RST(UserConfig & FLASH_OPTR_SRAM_RST));

    /* Set value and mask for SRAM_RST option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM_RST);
20008d00:	683b      	ldr	r3, [r7, #0]
20008d02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20008d06:	68fa      	ldr	r2, [r7, #12]
20008d08:	4313      	orrs	r3, r2
20008d0a:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM_RST;
20008d0c:	68bb      	ldr	r3, [r7, #8]
20008d0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
20008d12:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_SW) != 0U)
20008d14:	687b      	ldr	r3, [r7, #4]
20008d16:	f003 0320 	and.w	r3, r3, #32
20008d1a:	2b00      	cmp	r3, #0
20008d1c:	d009      	beq.n	20008d32 <FLASH_OB_UserConfig+0xc6>
  {
    /* IWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

    /* Set value and mask for IWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
20008d1e:	683b      	ldr	r3, [r7, #0]
20008d20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20008d24:	68fa      	ldr	r2, [r7, #12]
20008d26:	4313      	orrs	r3, r2
20008d28:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_SW;
20008d2a:	68bb      	ldr	r3, [r7, #8]
20008d2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20008d30:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_STOP) != 0U)
20008d32:	687b      	ldr	r3, [r7, #4]
20008d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20008d38:	2b00      	cmp	r3, #0
20008d3a:	d009      	beq.n	20008d50 <FLASH_OB_UserConfig+0xe4>
  {
    /* IWDG_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

    /* Set value and mask for IWDG_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
20008d3c:	683b      	ldr	r3, [r7, #0]
20008d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20008d42:	68fa      	ldr	r2, [r7, #12]
20008d44:	4313      	orrs	r3, r2
20008d46:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
20008d48:	68bb      	ldr	r3, [r7, #8]
20008d4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20008d4e:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_STDBY) != 0U)
20008d50:	687b      	ldr	r3, [r7, #4]
20008d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20008d56:	2b00      	cmp	r3, #0
20008d58:	d009      	beq.n	20008d6e <FLASH_OB_UserConfig+0x102>
  {
    /* IWDG_STDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

    /* Set value and mask for IWDG_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
20008d5a:	683b      	ldr	r3, [r7, #0]
20008d5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20008d60:	68fa      	ldr	r2, [r7, #12]
20008d62:	4313      	orrs	r3, r2
20008d64:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
20008d66:	68bb      	ldr	r3, [r7, #8]
20008d68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
20008d6c:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_WWDG_SW) != 0U)
20008d6e:	687b      	ldr	r3, [r7, #4]
20008d70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20008d74:	2b00      	cmp	r3, #0
20008d76:	d009      	beq.n	20008d8c <FLASH_OB_UserConfig+0x120>
  {
    /* WWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

    /* Set value and mask for WWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
20008d78:	683b      	ldr	r3, [r7, #0]
20008d7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
20008d7e:	68fa      	ldr	r2, [r7, #12]
20008d80:	4313      	orrs	r3, r2
20008d82:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_WWDG_SW;
20008d84:	68bb      	ldr	r3, [r7, #8]
20008d86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
20008d8a:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SWAP_BANK) != 0U)
20008d8c:	687b      	ldr	r3, [r7, #4]
20008d8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20008d92:	2b00      	cmp	r3, #0
20008d94:	d009      	beq.n	20008daa <FLASH_OB_UserConfig+0x13e>
  {
    /* SWAP_BANK option byte should be modified */
    assert_param(IS_OB_USER_SWAP_BANK(UserConfig & FLASH_OPTR_SWAP_BANK));

    /* Set value and mask for SWAP_BANK option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SWAP_BANK);
20008d96:	683b      	ldr	r3, [r7, #0]
20008d98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20008d9c:	68fa      	ldr	r2, [r7, #12]
20008d9e:	4313      	orrs	r3, r2
20008da0:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SWAP_BANK;
20008da2:	68bb      	ldr	r3, [r7, #8]
20008da4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
20008da8:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_DUALBANK) != 0U)
20008daa:	687b      	ldr	r3, [r7, #4]
20008dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20008db0:	2b00      	cmp	r3, #0
20008db2:	d009      	beq.n	20008dc8 <FLASH_OB_UserConfig+0x15c>
  {
    /* DUALBANK option byte should be modified */
    assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DUALBANK));

    /* Set value and mask for DUALBANK option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_DUALBANK);
20008db4:	683b      	ldr	r3, [r7, #0]
20008db6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
20008dba:	68fa      	ldr	r2, [r7, #12]
20008dbc:	4313      	orrs	r3, r2
20008dbe:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_DUALBANK;
20008dc0:	68bb      	ldr	r3, [r7, #8]
20008dc2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
20008dc6:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_BKPRAM_ECC) != 0U)
20008dc8:	687b      	ldr	r3, [r7, #4]
20008dca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20008dce:	2b00      	cmp	r3, #0
20008dd0:	d009      	beq.n	20008de6 <FLASH_OB_UserConfig+0x17a>
  {
    /* BKPRAM_ECC option byte should be modified */
    assert_param(IS_OB_USER_BKPRAM_ECC(UserConfig & FLASH_OPTR_BKPRAM_ECC));

    /* Set value and mask for BKPRAM_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_BKPRAM_ECC);
20008dd2:	683b      	ldr	r3, [r7, #0]
20008dd4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20008dd8:	68fa      	ldr	r2, [r7, #12]
20008dda:	4313      	orrs	r3, r2
20008ddc:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_BKPRAM_ECC;
20008dde:	68bb      	ldr	r3, [r7, #8]
20008de0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
20008de4:	60bb      	str	r3, [r7, #8]
  }
#if defined(SRAM3_BASE)
  if ((UserType & OB_USER_SRAM3_ECC) != 0U)
20008de6:	687b      	ldr	r3, [r7, #4]
20008de8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20008dec:	2b00      	cmp	r3, #0
20008dee:	d009      	beq.n	20008e04 <FLASH_OB_UserConfig+0x198>
  {
    /* SRAM3_ECC option byte should be modified */
    assert_param(IS_OB_USER_SRAM3_ECC(UserConfig & FLASH_OPTR_SRAM3_ECC));

    /* Set value and mask for SRAM3_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM3_ECC);
20008df0:	683b      	ldr	r3, [r7, #0]
20008df2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20008df6:	68fa      	ldr	r2, [r7, #12]
20008df8:	4313      	orrs	r3, r2
20008dfa:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM3_ECC;
20008dfc:	68bb      	ldr	r3, [r7, #8]
20008dfe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20008e02:	60bb      	str	r3, [r7, #8]
  }
#endif /* SRAM3_BASE */
  if ((UserType & OB_USER_SRAM2_ECC) != 0U)
20008e04:	687b      	ldr	r3, [r7, #4]
20008e06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20008e0a:	2b00      	cmp	r3, #0
20008e0c:	d009      	beq.n	20008e22 <FLASH_OB_UserConfig+0x1b6>
  {
    /* SRAM2_ECC option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_ECC(UserConfig & FLASH_OPTR_SRAM2_ECC));

    /* Set value and mask for SRAM2_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_ECC);
20008e0e:	683b      	ldr	r3, [r7, #0]
20008e10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
20008e14:	68fa      	ldr	r2, [r7, #12]
20008e16:	4313      	orrs	r3, r2
20008e18:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM2_ECC;
20008e1a:	68bb      	ldr	r3, [r7, #8]
20008e1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
20008e20:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SRAM2_RST) != 0U)
20008e22:	687b      	ldr	r3, [r7, #4]
20008e24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20008e28:	2b00      	cmp	r3, #0
20008e2a:	d009      	beq.n	20008e40 <FLASH_OB_UserConfig+0x1d4>
  {
    /* SRAM2_RST option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST));

    /* Set value and mask for SRAM2_RST option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST);
20008e2c:	683b      	ldr	r3, [r7, #0]
20008e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20008e32:	68fa      	ldr	r2, [r7, #12]
20008e34:	4313      	orrs	r3, r2
20008e36:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM2_RST;
20008e38:	68bb      	ldr	r3, [r7, #8]
20008e3a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
20008e3e:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NSWBOOT0) != 0U)
20008e40:	687b      	ldr	r3, [r7, #4]
20008e42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20008e46:	2b00      	cmp	r3, #0
20008e48:	d009      	beq.n	20008e5e <FLASH_OB_UserConfig+0x1f2>
  {
    /* nSWBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_SWBOOT0(UserConfig & FLASH_OPTR_nSWBOOT0));

    /* Set value and mask for nSWBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nSWBOOT0);
20008e4a:	683b      	ldr	r3, [r7, #0]
20008e4c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
20008e50:	68fa      	ldr	r2, [r7, #12]
20008e52:	4313      	orrs	r3, r2
20008e54:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nSWBOOT0;
20008e56:	68bb      	ldr	r3, [r7, #8]
20008e58:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
20008e5c:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NBOOT0) != 0U)
20008e5e:	687b      	ldr	r3, [r7, #4]
20008e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20008e64:	2b00      	cmp	r3, #0
20008e66:	d009      	beq.n	20008e7c <FLASH_OB_UserConfig+0x210>
  {
    /* nBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_BOOT0(UserConfig & FLASH_OPTR_nBOOT0));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT0);
20008e68:	683b      	ldr	r3, [r7, #0]
20008e6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20008e6e:	68fa      	ldr	r2, [r7, #12]
20008e70:	4313      	orrs	r3, r2
20008e72:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nBOOT0;
20008e74:	68bb      	ldr	r3, [r7, #8]
20008e76:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
20008e7a:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_PA15_PUPEN) != 0U)
20008e7c:	687b      	ldr	r3, [r7, #4]
20008e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20008e82:	2b00      	cmp	r3, #0
20008e84:	d009      	beq.n	20008e9a <FLASH_OB_UserConfig+0x22e>
  {
    /* PA15_PUPEN option byte should be modified */
    assert_param(IS_OB_USER_PA15_PUPEN(UserConfig & FLASH_OPTR_PA15_PUPEN));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_PA15_PUPEN);
20008e86:	683b      	ldr	r3, [r7, #0]
20008e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20008e8c:	68fa      	ldr	r2, [r7, #12]
20008e8e:	4313      	orrs	r3, r2
20008e90:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_PA15_PUPEN;
20008e92:	68bb      	ldr	r3, [r7, #8]
20008e94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20008e98:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IO_VDD_HSLV) != 0U)
20008e9a:	687b      	ldr	r3, [r7, #4]
20008e9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20008ea0:	2b00      	cmp	r3, #0
20008ea2:	d009      	beq.n	20008eb8 <FLASH_OB_UserConfig+0x24c>
  {
    /* IO_VDD_HSLV option byte should be modified */
    assert_param(IS_OB_USER_IO_VDD_HSLV(UserConfig & FLASH_OPTR_IO_VDD_HSLV));

    /* Set value and mask for IO_VDD_HSLV option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IO_VDD_HSLV);
20008ea4:	683b      	ldr	r3, [r7, #0]
20008ea6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20008eaa:	68fa      	ldr	r2, [r7, #12]
20008eac:	4313      	orrs	r3, r2
20008eae:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IO_VDD_HSLV;
20008eb0:	68bb      	ldr	r3, [r7, #8]
20008eb2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20008eb6:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IO_VDDIO2_HSLV) != 0U)
20008eb8:	687b      	ldr	r3, [r7, #4]
20008eba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
20008ebe:	2b00      	cmp	r3, #0
20008ec0:	d009      	beq.n	20008ed6 <FLASH_OB_UserConfig+0x26a>
  {
    /* IO_VDDIO2_HSLV option byte should be modified */
    assert_param(IS_OB_USER_IO_VDDIO2_HSLV(UserConfig & FLASH_OPTR_IO_VDDIO2_HSLV));

    /* Set value and mask for IO_VDDIO2_HSLV option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IO_VDDIO2_HSLV);
20008ec2:	683b      	ldr	r3, [r7, #0]
20008ec4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
20008ec8:	68fa      	ldr	r2, [r7, #12]
20008eca:	4313      	orrs	r3, r2
20008ecc:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IO_VDDIO2_HSLV;
20008ece:	68bb      	ldr	r3, [r7, #8]
20008ed0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
20008ed4:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_TZEN) != 0U)
20008ed6:	687b      	ldr	r3, [r7, #4]
20008ed8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20008edc:	2b00      	cmp	r3, #0
20008ede:	d009      	beq.n	20008ef4 <FLASH_OB_UserConfig+0x288>
  {
    /* TZEN option byte should be modified */
    assert_param(IS_OB_USER_TZEN(UserConfig & FLASH_OPTR_TZEN));

    /* Set value and mask for TZEN option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_TZEN);
20008ee0:	683b      	ldr	r3, [r7, #0]
20008ee2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
20008ee6:	68fa      	ldr	r2, [r7, #12]
20008ee8:	4313      	orrs	r3, r2
20008eea:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_TZEN;
20008eec:	68bb      	ldr	r3, [r7, #8]
20008eee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
20008ef2:	60bb      	str	r3, [r7, #8]
  }

  /* Configure the option bytes register */
  MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
20008ef4:	4b07      	ldr	r3, [pc, #28]	@ (20008f14 <FLASH_OB_UserConfig+0x2a8>)
20008ef6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
20008ef8:	68bb      	ldr	r3, [r7, #8]
20008efa:	43db      	mvns	r3, r3
20008efc:	401a      	ands	r2, r3
20008efe:	4905      	ldr	r1, [pc, #20]	@ (20008f14 <FLASH_OB_UserConfig+0x2a8>)
20008f00:	68fb      	ldr	r3, [r7, #12]
20008f02:	4313      	orrs	r3, r2
20008f04:	640b      	str	r3, [r1, #64]	@ 0x40
}
20008f06:	bf00      	nop
20008f08:	3714      	adds	r7, #20
20008f0a:	46bd      	mov	sp, r7
20008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
20008f10:	4770      	bx	lr
20008f12:	bf00      	nop
20008f14:	40022000 	.word	0x40022000

20008f18 <FLASH_OB_BootAddrConfig>:
  *          This parameter can be page number between 0 and 0xFFFFFF00
  *
  * @retval None
  */
static void FLASH_OB_BootAddrConfig(uint32_t BootAddrConfig, uint32_t BootAddr)
{
20008f18:	b480      	push	{r7}
20008f1a:	b083      	sub	sp, #12
20008f1c:	af00      	add	r7, sp, #0
20008f1e:	6078      	str	r0, [r7, #4]
20008f20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_BOOTADDR_CONFIG(BootAddrConfig));

  if (BootAddrConfig == OB_BOOTADDR_NS0)
20008f22:	687b      	ldr	r3, [r7, #4]
20008f24:	2b01      	cmp	r3, #1
20008f26:	d103      	bne.n	20008f30 <FLASH_OB_BootAddrConfig+0x18>
  {
    FLASH->NSBOOTADD0R = BootAddr;
20008f28:	4a07      	ldr	r2, [pc, #28]	@ (20008f48 <FLASH_OB_BootAddrConfig+0x30>)
20008f2a:	683b      	ldr	r3, [r7, #0]
20008f2c:	6453      	str	r3, [r2, #68]	@ 0x44
#endif /* __ARM_FEATURE_CMSE */
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
20008f2e:	e005      	b.n	20008f3c <FLASH_OB_BootAddrConfig+0x24>
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
20008f30:	687b      	ldr	r3, [r7, #4]
20008f32:	2b02      	cmp	r3, #2
20008f34:	d102      	bne.n	20008f3c <FLASH_OB_BootAddrConfig+0x24>
    FLASH->NSBOOTADD1R = BootAddr;
20008f36:	4a04      	ldr	r2, [pc, #16]	@ (20008f48 <FLASH_OB_BootAddrConfig+0x30>)
20008f38:	683b      	ldr	r3, [r7, #0]
20008f3a:	6493      	str	r3, [r2, #72]	@ 0x48
}
20008f3c:	bf00      	nop
20008f3e:	370c      	adds	r7, #12
20008f40:	46bd      	mov	sp, r7
20008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
20008f46:	4770      	bx	lr
20008f48:	40022000 	.word	0x40022000

20008f4c <FLASH_OB_GetWRP>:
  *
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRPEndOffset,
                            FunctionalState *WRPLock)
{
20008f4c:	b480      	push	{r7}
20008f4e:	b085      	sub	sp, #20
20008f50:	af00      	add	r7, sp, #0
20008f52:	60f8      	str	r0, [r7, #12]
20008f54:	60b9      	str	r1, [r7, #8]
20008f56:	607a      	str	r2, [r7, #4]
20008f58:	603b      	str	r3, [r7, #0]
  /* Get the configuration of the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
20008f5a:	68fb      	ldr	r3, [r7, #12]
20008f5c:	2b01      	cmp	r3, #1
20008f5e:	d115      	bne.n	20008f8c <FLASH_OB_GetWRP+0x40>
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PSTRT);
20008f60:	4b32      	ldr	r3, [pc, #200]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20008f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20008f64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008f68:	68bb      	ldr	r3, [r7, #8]
20008f6a:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PEND) >> FLASH_WRP1AR_WRP1A_PEND_Pos);
20008f6c:	4b2f      	ldr	r3, [pc, #188]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20008f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20008f70:	0c1b      	lsrs	r3, r3, #16
20008f72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008f76:	687b      	ldr	r3, [r7, #4]
20008f78:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_UNLOCK) != 0U) ? DISABLE : ENABLE;
20008f7a:	4b2c      	ldr	r3, [pc, #176]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20008f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20008f7e:	43db      	mvns	r3, r3
20008f80:	0fdb      	lsrs	r3, r3, #31
20008f82:	b2db      	uxtb	r3, r3
20008f84:	461a      	mov	r2, r3
20008f86:	683b      	ldr	r3, [r7, #0]
20008f88:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
20008f8a:	e049      	b.n	20009020 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK1_AREAB)
20008f8c:	68fb      	ldr	r3, [r7, #12]
20008f8e:	2b02      	cmp	r3, #2
20008f90:	d115      	bne.n	20008fbe <FLASH_OB_GetWRP+0x72>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PSTRT);
20008f92:	4b26      	ldr	r3, [pc, #152]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20008f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20008f96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008f9a:	68bb      	ldr	r3, [r7, #8]
20008f9c:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PEND) >> FLASH_WRP1BR_WRP1B_PEND_Pos);
20008f9e:	4b23      	ldr	r3, [pc, #140]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20008fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20008fa2:	0c1b      	lsrs	r3, r3, #16
20008fa4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008fa8:	687b      	ldr	r3, [r7, #4]
20008faa:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_UNLOCK) != 0U) ? DISABLE : ENABLE;
20008fac:	4b1f      	ldr	r3, [pc, #124]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20008fae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20008fb0:	43db      	mvns	r3, r3
20008fb2:	0fdb      	lsrs	r3, r3, #31
20008fb4:	b2db      	uxtb	r3, r3
20008fb6:	461a      	mov	r2, r3
20008fb8:	683b      	ldr	r3, [r7, #0]
20008fba:	701a      	strb	r2, [r3, #0]
}
20008fbc:	e030      	b.n	20009020 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAA)
20008fbe:	68fb      	ldr	r3, [r7, #12]
20008fc0:	2b04      	cmp	r3, #4
20008fc2:	d115      	bne.n	20008ff0 <FLASH_OB_GetWRP+0xa4>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PSTRT);
20008fc4:	4b19      	ldr	r3, [pc, #100]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20008fc6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20008fc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008fcc:	68bb      	ldr	r3, [r7, #8]
20008fce:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PEND) >> FLASH_WRP2AR_WRP2A_PEND_Pos);
20008fd0:	4b16      	ldr	r3, [pc, #88]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20008fd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20008fd4:	0c1b      	lsrs	r3, r3, #16
20008fd6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008fda:	687b      	ldr	r3, [r7, #4]
20008fdc:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_UNLOCK) != 0U) ? DISABLE : ENABLE;
20008fde:	4b13      	ldr	r3, [pc, #76]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20008fe0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20008fe2:	43db      	mvns	r3, r3
20008fe4:	0fdb      	lsrs	r3, r3, #31
20008fe6:	b2db      	uxtb	r3, r3
20008fe8:	461a      	mov	r2, r3
20008fea:	683b      	ldr	r3, [r7, #0]
20008fec:	701a      	strb	r2, [r3, #0]
}
20008fee:	e017      	b.n	20009020 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAB)
20008ff0:	68fb      	ldr	r3, [r7, #12]
20008ff2:	2b08      	cmp	r3, #8
20008ff4:	d114      	bne.n	20009020 <FLASH_OB_GetWRP+0xd4>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PSTRT);
20008ff6:	4b0d      	ldr	r3, [pc, #52]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20008ff8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20008ffa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20008ffe:	68bb      	ldr	r3, [r7, #8]
20009000:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PEND) >> FLASH_WRP2BR_WRP2B_PEND_Pos);
20009002:	4b0a      	ldr	r3, [pc, #40]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20009004:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20009006:	0c1b      	lsrs	r3, r3, #16
20009008:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
2000900c:	687b      	ldr	r3, [r7, #4]
2000900e:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_UNLOCK) != 0U) ? DISABLE : ENABLE;
20009010:	4b06      	ldr	r3, [pc, #24]	@ (2000902c <FLASH_OB_GetWRP+0xe0>)
20009012:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20009014:	43db      	mvns	r3, r3
20009016:	0fdb      	lsrs	r3, r3, #31
20009018:	b2db      	uxtb	r3, r3
2000901a:	461a      	mov	r2, r3
2000901c:	683b      	ldr	r3, [r7, #0]
2000901e:	701a      	strb	r2, [r3, #0]
}
20009020:	bf00      	nop
20009022:	3714      	adds	r7, #20
20009024:	46bd      	mov	sp, r7
20009026:	f85d 7b04 	ldr.w	r7, [sp], #4
2000902a:	4770      	bx	lr
2000902c:	40022000 	.word	0x40022000

20009030 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0_5: No debug access to secure area
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
20009030:	b480      	push	{r7}
20009032:	b083      	sub	sp, #12
20009034:	af00      	add	r7, sp, #0
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
20009036:	4b0b      	ldr	r3, [pc, #44]	@ (20009064 <FLASH_OB_GetRDP+0x34>)
20009038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000903a:	b2db      	uxtb	r3, r3
2000903c:	607b      	str	r3, [r7, #4]

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_0_5) && (rdp_level != OB_RDP_LEVEL_2))
2000903e:	687b      	ldr	r3, [r7, #4]
20009040:	2baa      	cmp	r3, #170	@ 0xaa
20009042:	d007      	beq.n	20009054 <FLASH_OB_GetRDP+0x24>
20009044:	687b      	ldr	r3, [r7, #4]
20009046:	2b55      	cmp	r3, #85	@ 0x55
20009048:	d004      	beq.n	20009054 <FLASH_OB_GetRDP+0x24>
2000904a:	687b      	ldr	r3, [r7, #4]
2000904c:	2bcc      	cmp	r3, #204	@ 0xcc
2000904e:	d001      	beq.n	20009054 <FLASH_OB_GetRDP+0x24>
  {
    return (OB_RDP_LEVEL_1);
20009050:	23bb      	movs	r3, #187	@ 0xbb
20009052:	e000      	b.n	20009056 <FLASH_OB_GetRDP+0x26>
  }
  else
  {
    return rdp_level;
20009054:	687b      	ldr	r3, [r7, #4]
  }
}
20009056:	4618      	mov	r0, r3
20009058:	370c      	adds	r7, #12
2000905a:	46bd      	mov	sp, r7
2000905c:	f85d 7b04 	ldr.w	r7, [sp], #4
20009060:	4770      	bx	lr
20009062:	bf00      	nop
20009064:	40022000 	.word	0x40022000

20009068 <FLASH_OB_GetUser>:
  *         @ref FLASH_OB_USER_nSWBOOT0, @ref FLASH_OB_USER_nBOOT0,
  *         @ref FLASH_OB_USER_PA15_PUPEN, @ref FLASH_OB_USER_IO_VDD_HSLV,
  *         @ref FLASH_OB_USER_IO_VDDIO2_HSLV and @ref OB_USER_TZEN
  */
static uint32_t FLASH_OB_GetUser(void)
{
20009068:	b480      	push	{r7}
2000906a:	b083      	sub	sp, #12
2000906c:	af00      	add	r7, sp, #0
  uint32_t user_config = READ_REG(FLASH->OPTR);
2000906e:	4b07      	ldr	r3, [pc, #28]	@ (2000908c <FLASH_OB_GetUser+0x24>)
20009070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20009072:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
20009074:	687b      	ldr	r3, [r7, #4]
20009076:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
2000907a:	607b      	str	r3, [r7, #4]

  return user_config;
2000907c:	687b      	ldr	r3, [r7, #4]
}
2000907e:	4618      	mov	r0, r3
20009080:	370c      	adds	r7, #12
20009082:	46bd      	mov	sp, r7
20009084:	f85d 7b04 	ldr.w	r7, [sp], #4
20009088:	4770      	bx	lr
2000908a:	bf00      	nop
2000908c:	40022000 	.word	0x40022000

20009090 <FLASH_OB_GetBootAddr>:
  * @param[out]  BootAddr specifies the boot address value
  *
  * @retval None
  */
static void FLASH_OB_GetBootAddr(uint32_t BootAddrConfig, uint32_t *BootAddr)
{
20009090:	b480      	push	{r7}
20009092:	b083      	sub	sp, #12
20009094:	af00      	add	r7, sp, #0
20009096:	6078      	str	r0, [r7, #4]
20009098:	6039      	str	r1, [r7, #0]
  if (BootAddrConfig == OB_BOOTADDR_NS0)
2000909a:	687b      	ldr	r3, [r7, #4]
2000909c:	2b01      	cmp	r3, #1
2000909e:	d106      	bne.n	200090ae <FLASH_OB_GetBootAddr+0x1e>
  {
    *BootAddr = (FLASH->NSBOOTADD0R & FLASH_NSBOOTADD0R_NSBOOTADD0);
200090a0:	4b0a      	ldr	r3, [pc, #40]	@ (200090cc <FLASH_OB_GetBootAddr+0x3c>)
200090a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
200090a4:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
200090a8:	683b      	ldr	r3, [r7, #0]
200090aa:	601a      	str	r2, [r3, #0]
#endif /* __ARM_FEATURE_CMSE */
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
200090ac:	e008      	b.n	200090c0 <FLASH_OB_GetBootAddr+0x30>
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
200090ae:	687b      	ldr	r3, [r7, #4]
200090b0:	2b02      	cmp	r3, #2
200090b2:	d105      	bne.n	200090c0 <FLASH_OB_GetBootAddr+0x30>
    *BootAddr = (FLASH->NSBOOTADD1R & FLASH_NSBOOTADD1R_NSBOOTADD1);
200090b4:	4b05      	ldr	r3, [pc, #20]	@ (200090cc <FLASH_OB_GetBootAddr+0x3c>)
200090b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200090b8:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
200090bc:	683b      	ldr	r3, [r7, #0]
200090be:	601a      	str	r2, [r3, #0]
}
200090c0:	bf00      	nop
200090c2:	370c      	adds	r7, #12
200090c4:	46bd      	mov	sp, r7
200090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
200090ca:	4770      	bx	lr
200090cc:	40022000 	.word	0x40022000

200090d0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
200090d0:	b480      	push	{r7}
200090d2:	b089      	sub	sp, #36	@ 0x24
200090d4:	af00      	add	r7, sp, #0
200090d6:	6078      	str	r0, [r7, #4]
200090d8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
200090da:	2300      	movs	r3, #0
200090dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
200090de:	687b      	ldr	r3, [r7, #4]
200090e0:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
200090e2:	e1c2      	b.n	2000946a <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
200090e4:	683b      	ldr	r3, [r7, #0]
200090e6:	681a      	ldr	r2, [r3, #0]
200090e8:	2101      	movs	r1, #1
200090ea:	697b      	ldr	r3, [r7, #20]
200090ec:	fa01 f303 	lsl.w	r3, r1, r3
200090f0:	4013      	ands	r3, r2
200090f2:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
200090f4:	697b      	ldr	r3, [r7, #20]
200090f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
200090f8:	68fb      	ldr	r3, [r7, #12]
200090fa:	2b00      	cmp	r3, #0
200090fc:	f000 81b2 	beq.w	20009464 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
20009100:	687b      	ldr	r3, [r7, #4]
20009102:	4a55      	ldr	r2, [pc, #340]	@ (20009258 <HAL_GPIO_Init+0x188>)
20009104:	4293      	cmp	r3, r2
20009106:	d15d      	bne.n	200091c4 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
20009108:	687b      	ldr	r3, [r7, #4]
2000910a:	681b      	ldr	r3, [r3, #0]
2000910c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
2000910e:	2201      	movs	r2, #1
20009110:	697b      	ldr	r3, [r7, #20]
20009112:	fa02 f303 	lsl.w	r3, r2, r3
20009116:	43db      	mvns	r3, r3
20009118:	69fa      	ldr	r2, [r7, #28]
2000911a:	4013      	ands	r3, r2
2000911c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
2000911e:	683b      	ldr	r3, [r7, #0]
20009120:	685b      	ldr	r3, [r3, #4]
20009122:	f003 0201 	and.w	r2, r3, #1
20009126:	697b      	ldr	r3, [r7, #20]
20009128:	fa02 f303 	lsl.w	r3, r2, r3
2000912c:	69fa      	ldr	r2, [r7, #28]
2000912e:	4313      	orrs	r3, r2
20009130:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
20009132:	687b      	ldr	r3, [r7, #4]
20009134:	69fa      	ldr	r2, [r7, #28]
20009136:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
20009138:	4a48      	ldr	r2, [pc, #288]	@ (2000925c <HAL_GPIO_Init+0x18c>)
2000913a:	697b      	ldr	r3, [r7, #20]
2000913c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
20009140:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
20009142:	4a46      	ldr	r2, [pc, #280]	@ (2000925c <HAL_GPIO_Init+0x18c>)
20009144:	697b      	ldr	r3, [r7, #20]
20009146:	00db      	lsls	r3, r3, #3
20009148:	4413      	add	r3, r2
2000914a:	685b      	ldr	r3, [r3, #4]
2000914c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
2000914e:	69bb      	ldr	r3, [r7, #24]
20009150:	08da      	lsrs	r2, r3, #3
20009152:	693b      	ldr	r3, [r7, #16]
20009154:	3208      	adds	r2, #8
20009156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000915a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
2000915c:	69bb      	ldr	r3, [r7, #24]
2000915e:	f003 0307 	and.w	r3, r3, #7
20009162:	009b      	lsls	r3, r3, #2
20009164:	220f      	movs	r2, #15
20009166:	fa02 f303 	lsl.w	r3, r2, r3
2000916a:	43db      	mvns	r3, r3
2000916c:	69fa      	ldr	r2, [r7, #28]
2000916e:	4013      	ands	r3, r2
20009170:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
20009172:	69bb      	ldr	r3, [r7, #24]
20009174:	f003 0307 	and.w	r3, r3, #7
20009178:	009b      	lsls	r3, r3, #2
2000917a:	220b      	movs	r2, #11
2000917c:	fa02 f303 	lsl.w	r3, r2, r3
20009180:	69fa      	ldr	r2, [r7, #28]
20009182:	4313      	orrs	r3, r2
20009184:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
20009186:	69bb      	ldr	r3, [r7, #24]
20009188:	08da      	lsrs	r2, r3, #3
2000918a:	693b      	ldr	r3, [r7, #16]
2000918c:	3208      	adds	r2, #8
2000918e:	69f9      	ldr	r1, [r7, #28]
20009190:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
20009194:	693b      	ldr	r3, [r7, #16]
20009196:	681b      	ldr	r3, [r3, #0]
20009198:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
2000919a:	69bb      	ldr	r3, [r7, #24]
2000919c:	005b      	lsls	r3, r3, #1
2000919e:	2203      	movs	r2, #3
200091a0:	fa02 f303 	lsl.w	r3, r2, r3
200091a4:	43db      	mvns	r3, r3
200091a6:	69fa      	ldr	r2, [r7, #28]
200091a8:	4013      	ands	r3, r2
200091aa:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
200091ac:	69bb      	ldr	r3, [r7, #24]
200091ae:	005b      	lsls	r3, r3, #1
200091b0:	2202      	movs	r2, #2
200091b2:	fa02 f303 	lsl.w	r3, r2, r3
200091b6:	69fa      	ldr	r2, [r7, #28]
200091b8:	4313      	orrs	r3, r2
200091ba:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
200091bc:	693b      	ldr	r3, [r7, #16]
200091be:	69fa      	ldr	r2, [r7, #28]
200091c0:	601a      	str	r2, [r3, #0]
200091c2:	e067      	b.n	20009294 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
200091c4:	683b      	ldr	r3, [r7, #0]
200091c6:	685b      	ldr	r3, [r3, #4]
200091c8:	2b02      	cmp	r3, #2
200091ca:	d003      	beq.n	200091d4 <HAL_GPIO_Init+0x104>
200091cc:	683b      	ldr	r3, [r7, #0]
200091ce:	685b      	ldr	r3, [r3, #4]
200091d0:	2b12      	cmp	r3, #18
200091d2:	d145      	bne.n	20009260 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
200091d4:	697b      	ldr	r3, [r7, #20]
200091d6:	08da      	lsrs	r2, r3, #3
200091d8:	687b      	ldr	r3, [r7, #4]
200091da:	3208      	adds	r2, #8
200091dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200091e0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
200091e2:	697b      	ldr	r3, [r7, #20]
200091e4:	f003 0307 	and.w	r3, r3, #7
200091e8:	009b      	lsls	r3, r3, #2
200091ea:	220f      	movs	r2, #15
200091ec:	fa02 f303 	lsl.w	r3, r2, r3
200091f0:	43db      	mvns	r3, r3
200091f2:	69fa      	ldr	r2, [r7, #28]
200091f4:	4013      	ands	r3, r2
200091f6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
200091f8:	683b      	ldr	r3, [r7, #0]
200091fa:	691b      	ldr	r3, [r3, #16]
200091fc:	f003 020f 	and.w	r2, r3, #15
20009200:	697b      	ldr	r3, [r7, #20]
20009202:	f003 0307 	and.w	r3, r3, #7
20009206:	009b      	lsls	r3, r3, #2
20009208:	fa02 f303 	lsl.w	r3, r2, r3
2000920c:	69fa      	ldr	r2, [r7, #28]
2000920e:	4313      	orrs	r3, r2
20009210:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
20009212:	697b      	ldr	r3, [r7, #20]
20009214:	08da      	lsrs	r2, r3, #3
20009216:	687b      	ldr	r3, [r7, #4]
20009218:	3208      	adds	r2, #8
2000921a:	69f9      	ldr	r1, [r7, #28]
2000921c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
20009220:	693b      	ldr	r3, [r7, #16]
20009222:	681b      	ldr	r3, [r3, #0]
20009224:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
20009226:	69bb      	ldr	r3, [r7, #24]
20009228:	005b      	lsls	r3, r3, #1
2000922a:	2203      	movs	r2, #3
2000922c:	fa02 f303 	lsl.w	r3, r2, r3
20009230:	43db      	mvns	r3, r3
20009232:	69fa      	ldr	r2, [r7, #28]
20009234:	4013      	ands	r3, r2
20009236:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
20009238:	683b      	ldr	r3, [r7, #0]
2000923a:	685b      	ldr	r3, [r3, #4]
2000923c:	f003 0203 	and.w	r2, r3, #3
20009240:	69bb      	ldr	r3, [r7, #24]
20009242:	005b      	lsls	r3, r3, #1
20009244:	fa02 f303 	lsl.w	r3, r2, r3
20009248:	69fa      	ldr	r2, [r7, #28]
2000924a:	4313      	orrs	r3, r2
2000924c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
2000924e:	693b      	ldr	r3, [r7, #16]
20009250:	69fa      	ldr	r2, [r7, #28]
20009252:	601a      	str	r2, [r3, #0]
20009254:	e01e      	b.n	20009294 <HAL_GPIO_Init+0x1c4>
20009256:	bf00      	nop
20009258:	46020000 	.word	0x46020000
2000925c:	200187fc 	.word	0x200187fc
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
20009260:	693b      	ldr	r3, [r7, #16]
20009262:	681b      	ldr	r3, [r3, #0]
20009264:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
20009266:	69bb      	ldr	r3, [r7, #24]
20009268:	005b      	lsls	r3, r3, #1
2000926a:	2203      	movs	r2, #3
2000926c:	fa02 f303 	lsl.w	r3, r2, r3
20009270:	43db      	mvns	r3, r3
20009272:	69fa      	ldr	r2, [r7, #28]
20009274:	4013      	ands	r3, r2
20009276:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
20009278:	683b      	ldr	r3, [r7, #0]
2000927a:	685b      	ldr	r3, [r3, #4]
2000927c:	f003 0203 	and.w	r2, r3, #3
20009280:	69bb      	ldr	r3, [r7, #24]
20009282:	005b      	lsls	r3, r3, #1
20009284:	fa02 f303 	lsl.w	r3, r2, r3
20009288:	69fa      	ldr	r2, [r7, #28]
2000928a:	4313      	orrs	r3, r2
2000928c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
2000928e:	693b      	ldr	r3, [r7, #16]
20009290:	69fa      	ldr	r2, [r7, #28]
20009292:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
20009294:	683b      	ldr	r3, [r7, #0]
20009296:	685b      	ldr	r3, [r3, #4]
20009298:	2b01      	cmp	r3, #1
2000929a:	d00b      	beq.n	200092b4 <HAL_GPIO_Init+0x1e4>
2000929c:	683b      	ldr	r3, [r7, #0]
2000929e:	685b      	ldr	r3, [r3, #4]
200092a0:	2b02      	cmp	r3, #2
200092a2:	d007      	beq.n	200092b4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
200092a4:	683b      	ldr	r3, [r7, #0]
200092a6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
200092a8:	2b11      	cmp	r3, #17
200092aa:	d003      	beq.n	200092b4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
200092ac:	683b      	ldr	r3, [r7, #0]
200092ae:	685b      	ldr	r3, [r3, #4]
200092b0:	2b12      	cmp	r3, #18
200092b2:	d130      	bne.n	20009316 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
200092b4:	693b      	ldr	r3, [r7, #16]
200092b6:	689b      	ldr	r3, [r3, #8]
200092b8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
200092ba:	69bb      	ldr	r3, [r7, #24]
200092bc:	005b      	lsls	r3, r3, #1
200092be:	2203      	movs	r2, #3
200092c0:	fa02 f303 	lsl.w	r3, r2, r3
200092c4:	43db      	mvns	r3, r3
200092c6:	69fa      	ldr	r2, [r7, #28]
200092c8:	4013      	ands	r3, r2
200092ca:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
200092cc:	683b      	ldr	r3, [r7, #0]
200092ce:	68da      	ldr	r2, [r3, #12]
200092d0:	69bb      	ldr	r3, [r7, #24]
200092d2:	005b      	lsls	r3, r3, #1
200092d4:	fa02 f303 	lsl.w	r3, r2, r3
200092d8:	69fa      	ldr	r2, [r7, #28]
200092da:	4313      	orrs	r3, r2
200092dc:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
200092de:	693b      	ldr	r3, [r7, #16]
200092e0:	69fa      	ldr	r2, [r7, #28]
200092e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
200092e4:	693b      	ldr	r3, [r7, #16]
200092e6:	685b      	ldr	r3, [r3, #4]
200092e8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
200092ea:	2201      	movs	r2, #1
200092ec:	69bb      	ldr	r3, [r7, #24]
200092ee:	fa02 f303 	lsl.w	r3, r2, r3
200092f2:	43db      	mvns	r3, r3
200092f4:	69fa      	ldr	r2, [r7, #28]
200092f6:	4013      	ands	r3, r2
200092f8:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
200092fa:	683b      	ldr	r3, [r7, #0]
200092fc:	685b      	ldr	r3, [r3, #4]
200092fe:	091b      	lsrs	r3, r3, #4
20009300:	f003 0201 	and.w	r2, r3, #1
20009304:	69bb      	ldr	r3, [r7, #24]
20009306:	fa02 f303 	lsl.w	r3, r2, r3
2000930a:	69fa      	ldr	r2, [r7, #28]
2000930c:	4313      	orrs	r3, r2
2000930e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
20009310:	693b      	ldr	r3, [r7, #16]
20009312:	69fa      	ldr	r2, [r7, #28]
20009314:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
20009316:	683b      	ldr	r3, [r7, #0]
20009318:	685b      	ldr	r3, [r3, #4]
2000931a:	2b03      	cmp	r3, #3
2000931c:	d107      	bne.n	2000932e <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
2000931e:	683b      	ldr	r3, [r7, #0]
20009320:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
20009322:	2b03      	cmp	r3, #3
20009324:	d11b      	bne.n	2000935e <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
20009326:	683b      	ldr	r3, [r7, #0]
20009328:	689b      	ldr	r3, [r3, #8]
2000932a:	2b01      	cmp	r3, #1
2000932c:	d017      	beq.n	2000935e <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
2000932e:	693b      	ldr	r3, [r7, #16]
20009330:	68db      	ldr	r3, [r3, #12]
20009332:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
20009334:	69bb      	ldr	r3, [r7, #24]
20009336:	005b      	lsls	r3, r3, #1
20009338:	2203      	movs	r2, #3
2000933a:	fa02 f303 	lsl.w	r3, r2, r3
2000933e:	43db      	mvns	r3, r3
20009340:	69fa      	ldr	r2, [r7, #28]
20009342:	4013      	ands	r3, r2
20009344:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
20009346:	683b      	ldr	r3, [r7, #0]
20009348:	689a      	ldr	r2, [r3, #8]
2000934a:	69bb      	ldr	r3, [r7, #24]
2000934c:	005b      	lsls	r3, r3, #1
2000934e:	fa02 f303 	lsl.w	r3, r2, r3
20009352:	69fa      	ldr	r2, [r7, #28]
20009354:	4313      	orrs	r3, r2
20009356:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
20009358:	693b      	ldr	r3, [r7, #16]
2000935a:	69fa      	ldr	r2, [r7, #28]
2000935c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
2000935e:	683b      	ldr	r3, [r7, #0]
20009360:	685b      	ldr	r3, [r3, #4]
20009362:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20009366:	2b00      	cmp	r3, #0
20009368:	d07c      	beq.n	20009464 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
2000936a:	4a47      	ldr	r2, [pc, #284]	@ (20009488 <HAL_GPIO_Init+0x3b8>)
2000936c:	697b      	ldr	r3, [r7, #20]
2000936e:	089b      	lsrs	r3, r3, #2
20009370:	3318      	adds	r3, #24
20009372:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20009376:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
20009378:	697b      	ldr	r3, [r7, #20]
2000937a:	f003 0303 	and.w	r3, r3, #3
2000937e:	00db      	lsls	r3, r3, #3
20009380:	220f      	movs	r2, #15
20009382:	fa02 f303 	lsl.w	r3, r2, r3
20009386:	43db      	mvns	r3, r3
20009388:	69fa      	ldr	r2, [r7, #28]
2000938a:	4013      	ands	r3, r2
2000938c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
2000938e:	687b      	ldr	r3, [r7, #4]
20009390:	0a9a      	lsrs	r2, r3, #10
20009392:	4b3e      	ldr	r3, [pc, #248]	@ (2000948c <HAL_GPIO_Init+0x3bc>)
20009394:	4013      	ands	r3, r2
20009396:	697a      	ldr	r2, [r7, #20]
20009398:	f002 0203 	and.w	r2, r2, #3
2000939c:	00d2      	lsls	r2, r2, #3
2000939e:	4093      	lsls	r3, r2
200093a0:	69fa      	ldr	r2, [r7, #28]
200093a2:	4313      	orrs	r3, r2
200093a4:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
200093a6:	4938      	ldr	r1, [pc, #224]	@ (20009488 <HAL_GPIO_Init+0x3b8>)
200093a8:	697b      	ldr	r3, [r7, #20]
200093aa:	089b      	lsrs	r3, r3, #2
200093ac:	3318      	adds	r3, #24
200093ae:	69fa      	ldr	r2, [r7, #28]
200093b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
200093b4:	4b34      	ldr	r3, [pc, #208]	@ (20009488 <HAL_GPIO_Init+0x3b8>)
200093b6:	681b      	ldr	r3, [r3, #0]
200093b8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
200093ba:	68fb      	ldr	r3, [r7, #12]
200093bc:	43db      	mvns	r3, r3
200093be:	69fa      	ldr	r2, [r7, #28]
200093c0:	4013      	ands	r3, r2
200093c2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
200093c4:	683b      	ldr	r3, [r7, #0]
200093c6:	685b      	ldr	r3, [r3, #4]
200093c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
200093cc:	2b00      	cmp	r3, #0
200093ce:	d003      	beq.n	200093d8 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
200093d0:	69fa      	ldr	r2, [r7, #28]
200093d2:	68fb      	ldr	r3, [r7, #12]
200093d4:	4313      	orrs	r3, r2
200093d6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
200093d8:	4a2b      	ldr	r2, [pc, #172]	@ (20009488 <HAL_GPIO_Init+0x3b8>)
200093da:	69fb      	ldr	r3, [r7, #28]
200093dc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
200093de:	4b2a      	ldr	r3, [pc, #168]	@ (20009488 <HAL_GPIO_Init+0x3b8>)
200093e0:	685b      	ldr	r3, [r3, #4]
200093e2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
200093e4:	68fb      	ldr	r3, [r7, #12]
200093e6:	43db      	mvns	r3, r3
200093e8:	69fa      	ldr	r2, [r7, #28]
200093ea:	4013      	ands	r3, r2
200093ec:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
200093ee:	683b      	ldr	r3, [r7, #0]
200093f0:	685b      	ldr	r3, [r3, #4]
200093f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
200093f6:	2b00      	cmp	r3, #0
200093f8:	d003      	beq.n	20009402 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
200093fa:	69fa      	ldr	r2, [r7, #28]
200093fc:	68fb      	ldr	r3, [r7, #12]
200093fe:	4313      	orrs	r3, r2
20009400:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
20009402:	4a21      	ldr	r2, [pc, #132]	@ (20009488 <HAL_GPIO_Init+0x3b8>)
20009404:	69fb      	ldr	r3, [r7, #28]
20009406:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
20009408:	4b1f      	ldr	r3, [pc, #124]	@ (20009488 <HAL_GPIO_Init+0x3b8>)
2000940a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000940e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
20009410:	68fb      	ldr	r3, [r7, #12]
20009412:	43db      	mvns	r3, r3
20009414:	69fa      	ldr	r2, [r7, #28]
20009416:	4013      	ands	r3, r2
20009418:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
2000941a:	683b      	ldr	r3, [r7, #0]
2000941c:	685b      	ldr	r3, [r3, #4]
2000941e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20009422:	2b00      	cmp	r3, #0
20009424:	d003      	beq.n	2000942e <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
20009426:	69fa      	ldr	r2, [r7, #28]
20009428:	68fb      	ldr	r3, [r7, #12]
2000942a:	4313      	orrs	r3, r2
2000942c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
2000942e:	4a16      	ldr	r2, [pc, #88]	@ (20009488 <HAL_GPIO_Init+0x3b8>)
20009430:	69fb      	ldr	r3, [r7, #28]
20009432:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
20009436:	4b14      	ldr	r3, [pc, #80]	@ (20009488 <HAL_GPIO_Init+0x3b8>)
20009438:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000943c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
2000943e:	68fb      	ldr	r3, [r7, #12]
20009440:	43db      	mvns	r3, r3
20009442:	69fa      	ldr	r2, [r7, #28]
20009444:	4013      	ands	r3, r2
20009446:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
20009448:	683b      	ldr	r3, [r7, #0]
2000944a:	685b      	ldr	r3, [r3, #4]
2000944c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20009450:	2b00      	cmp	r3, #0
20009452:	d003      	beq.n	2000945c <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
20009454:	69fa      	ldr	r2, [r7, #28]
20009456:	68fb      	ldr	r3, [r7, #12]
20009458:	4313      	orrs	r3, r2
2000945a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
2000945c:	4a0a      	ldr	r2, [pc, #40]	@ (20009488 <HAL_GPIO_Init+0x3b8>)
2000945e:	69fb      	ldr	r3, [r7, #28]
20009460:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
20009464:	697b      	ldr	r3, [r7, #20]
20009466:	3301      	adds	r3, #1
20009468:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
2000946a:	683b      	ldr	r3, [r7, #0]
2000946c:	681a      	ldr	r2, [r3, #0]
2000946e:	697b      	ldr	r3, [r7, #20]
20009470:	fa22 f303 	lsr.w	r3, r2, r3
20009474:	2b00      	cmp	r3, #0
20009476:	f47f ae35 	bne.w	200090e4 <HAL_GPIO_Init+0x14>
  }
}
2000947a:	bf00      	nop
2000947c:	bf00      	nop
2000947e:	3724      	adds	r7, #36	@ 0x24
20009480:	46bd      	mov	sp, r7
20009482:	f85d 7b04 	ldr.w	r7, [sp], #4
20009486:	4770      	bx	lr
20009488:	46022000 	.word	0x46022000
2000948c:	002f7f7f 	.word	0x002f7f7f

20009490 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
20009490:	b480      	push	{r7}
20009492:	b089      	sub	sp, #36	@ 0x24
20009494:	af00      	add	r7, sp, #0
20009496:	6078      	str	r0, [r7, #4]
20009498:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
2000949a:	2300      	movs	r3, #0
2000949c:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
2000949e:	687b      	ldr	r3, [r7, #4]
200094a0:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
200094a2:	e0bc      	b.n	2000961e <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
200094a4:	2201      	movs	r2, #1
200094a6:	69bb      	ldr	r3, [r7, #24]
200094a8:	fa02 f303 	lsl.w	r3, r2, r3
200094ac:	683a      	ldr	r2, [r7, #0]
200094ae:	4013      	ands	r3, r2
200094b0:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
200094b2:	69bb      	ldr	r3, [r7, #24]
200094b4:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
200094b6:	693b      	ldr	r3, [r7, #16]
200094b8:	2b00      	cmp	r3, #0
200094ba:	f000 80ad 	beq.w	20009618 <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
200094be:	687b      	ldr	r3, [r7, #4]
200094c0:	4a5e      	ldr	r2, [pc, #376]	@ (2000963c <HAL_GPIO_DeInit+0x1ac>)
200094c2:	4293      	cmp	r3, r2
200094c4:	d115      	bne.n	200094f2 <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
200094c6:	4a5e      	ldr	r2, [pc, #376]	@ (20009640 <HAL_GPIO_DeInit+0x1b0>)
200094c8:	69fb      	ldr	r3, [r7, #28]
200094ca:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
200094ce:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
200094d0:	4a5b      	ldr	r2, [pc, #364]	@ (20009640 <HAL_GPIO_DeInit+0x1b0>)
200094d2:	69bb      	ldr	r3, [r7, #24]
200094d4:	00db      	lsls	r3, r3, #3
200094d6:	4413      	add	r3, r2
200094d8:	685b      	ldr	r3, [r3, #4]
200094da:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
200094dc:	4b57      	ldr	r3, [pc, #348]	@ (2000963c <HAL_GPIO_DeInit+0x1ac>)
200094de:	681a      	ldr	r2, [r3, #0]
200094e0:	2101      	movs	r1, #1
200094e2:	69fb      	ldr	r3, [r7, #28]
200094e4:	fa01 f303 	lsl.w	r3, r1, r3
200094e8:	43db      	mvns	r3, r3
200094ea:	4954      	ldr	r1, [pc, #336]	@ (2000963c <HAL_GPIO_DeInit+0x1ac>)
200094ec:	4013      	ands	r3, r2
200094ee:	600b      	str	r3, [r1, #0]
200094f0:	e053      	b.n	2000959a <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
200094f2:	4a54      	ldr	r2, [pc, #336]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
200094f4:	69bb      	ldr	r3, [r7, #24]
200094f6:	089b      	lsrs	r3, r3, #2
200094f8:	3318      	adds	r3, #24
200094fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200094fe:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
20009500:	69bb      	ldr	r3, [r7, #24]
20009502:	f003 0303 	and.w	r3, r3, #3
20009506:	00db      	lsls	r3, r3, #3
20009508:	220f      	movs	r2, #15
2000950a:	fa02 f303 	lsl.w	r3, r2, r3
2000950e:	68fa      	ldr	r2, [r7, #12]
20009510:	4013      	ands	r3, r2
20009512:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
20009514:	687b      	ldr	r3, [r7, #4]
20009516:	0a9a      	lsrs	r2, r3, #10
20009518:	4b4b      	ldr	r3, [pc, #300]	@ (20009648 <HAL_GPIO_DeInit+0x1b8>)
2000951a:	4013      	ands	r3, r2
2000951c:	69ba      	ldr	r2, [r7, #24]
2000951e:	f002 0203 	and.w	r2, r2, #3
20009522:	00d2      	lsls	r2, r2, #3
20009524:	4093      	lsls	r3, r2
20009526:	68fa      	ldr	r2, [r7, #12]
20009528:	429a      	cmp	r2, r3
2000952a:	d136      	bne.n	2000959a <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
2000952c:	4b45      	ldr	r3, [pc, #276]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
2000952e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
20009532:	693b      	ldr	r3, [r7, #16]
20009534:	43db      	mvns	r3, r3
20009536:	4943      	ldr	r1, [pc, #268]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
20009538:	4013      	ands	r3, r2
2000953a:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
          EXTI->EMR1 &= ~(iocurrent);
2000953e:	4b41      	ldr	r3, [pc, #260]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
20009540:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
20009544:	693b      	ldr	r3, [r7, #16]
20009546:	43db      	mvns	r3, r3
20009548:	493e      	ldr	r1, [pc, #248]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
2000954a:	4013      	ands	r3, r2
2000954c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
20009550:	4b3c      	ldr	r3, [pc, #240]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
20009552:	681a      	ldr	r2, [r3, #0]
20009554:	693b      	ldr	r3, [r7, #16]
20009556:	43db      	mvns	r3, r3
20009558:	493a      	ldr	r1, [pc, #232]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
2000955a:	4013      	ands	r3, r2
2000955c:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
2000955e:	4b39      	ldr	r3, [pc, #228]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
20009560:	685a      	ldr	r2, [r3, #4]
20009562:	693b      	ldr	r3, [r7, #16]
20009564:	43db      	mvns	r3, r3
20009566:	4937      	ldr	r1, [pc, #220]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
20009568:	4013      	ands	r3, r2
2000956a:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
2000956c:	69bb      	ldr	r3, [r7, #24]
2000956e:	f003 0303 	and.w	r3, r3, #3
20009572:	00db      	lsls	r3, r3, #3
20009574:	220f      	movs	r2, #15
20009576:	fa02 f303 	lsl.w	r3, r2, r3
2000957a:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
2000957c:	4a31      	ldr	r2, [pc, #196]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
2000957e:	69bb      	ldr	r3, [r7, #24]
20009580:	089b      	lsrs	r3, r3, #2
20009582:	3318      	adds	r3, #24
20009584:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
20009588:	68fb      	ldr	r3, [r7, #12]
2000958a:	43da      	mvns	r2, r3
2000958c:	482d      	ldr	r0, [pc, #180]	@ (20009644 <HAL_GPIO_DeInit+0x1b4>)
2000958e:	69bb      	ldr	r3, [r7, #24]
20009590:	089b      	lsrs	r3, r3, #2
20009592:	400a      	ands	r2, r1
20009594:	3318      	adds	r3, #24
20009596:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
2000959a:	697b      	ldr	r3, [r7, #20]
2000959c:	681a      	ldr	r2, [r3, #0]
2000959e:	69fb      	ldr	r3, [r7, #28]
200095a0:	005b      	lsls	r3, r3, #1
200095a2:	2103      	movs	r1, #3
200095a4:	fa01 f303 	lsl.w	r3, r1, r3
200095a8:	431a      	orrs	r2, r3
200095aa:	697b      	ldr	r3, [r7, #20]
200095ac:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
200095ae:	69fb      	ldr	r3, [r7, #28]
200095b0:	08da      	lsrs	r2, r3, #3
200095b2:	697b      	ldr	r3, [r7, #20]
200095b4:	3208      	adds	r2, #8
200095b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
200095ba:	69fb      	ldr	r3, [r7, #28]
200095bc:	f003 0307 	and.w	r3, r3, #7
200095c0:	009b      	lsls	r3, r3, #2
200095c2:	220f      	movs	r2, #15
200095c4:	fa02 f303 	lsl.w	r3, r2, r3
200095c8:	43db      	mvns	r3, r3
200095ca:	69fa      	ldr	r2, [r7, #28]
200095cc:	08d2      	lsrs	r2, r2, #3
200095ce:	4019      	ands	r1, r3
200095d0:	697b      	ldr	r3, [r7, #20]
200095d2:	3208      	adds	r2, #8
200095d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
200095d8:	697b      	ldr	r3, [r7, #20]
200095da:	689a      	ldr	r2, [r3, #8]
200095dc:	69fb      	ldr	r3, [r7, #28]
200095de:	005b      	lsls	r3, r3, #1
200095e0:	2103      	movs	r1, #3
200095e2:	fa01 f303 	lsl.w	r3, r1, r3
200095e6:	43db      	mvns	r3, r3
200095e8:	401a      	ands	r2, r3
200095ea:	697b      	ldr	r3, [r7, #20]
200095ec:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
200095ee:	697b      	ldr	r3, [r7, #20]
200095f0:	685a      	ldr	r2, [r3, #4]
200095f2:	2101      	movs	r1, #1
200095f4:	69fb      	ldr	r3, [r7, #28]
200095f6:	fa01 f303 	lsl.w	r3, r1, r3
200095fa:	43db      	mvns	r3, r3
200095fc:	401a      	ands	r2, r3
200095fe:	697b      	ldr	r3, [r7, #20]
20009600:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
20009602:	697b      	ldr	r3, [r7, #20]
20009604:	68da      	ldr	r2, [r3, #12]
20009606:	69fb      	ldr	r3, [r7, #28]
20009608:	005b      	lsls	r3, r3, #1
2000960a:	2103      	movs	r1, #3
2000960c:	fa01 f303 	lsl.w	r3, r1, r3
20009610:	43db      	mvns	r3, r3
20009612:	401a      	ands	r2, r3
20009614:	697b      	ldr	r3, [r7, #20]
20009616:	60da      	str	r2, [r3, #12]
    }

    position++;
20009618:	69bb      	ldr	r3, [r7, #24]
2000961a:	3301      	adds	r3, #1
2000961c:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
2000961e:	683a      	ldr	r2, [r7, #0]
20009620:	69bb      	ldr	r3, [r7, #24]
20009622:	fa22 f303 	lsr.w	r3, r2, r3
20009626:	2b00      	cmp	r3, #0
20009628:	f47f af3c 	bne.w	200094a4 <HAL_GPIO_DeInit+0x14>
  }
}
2000962c:	bf00      	nop
2000962e:	bf00      	nop
20009630:	3724      	adds	r7, #36	@ 0x24
20009632:	46bd      	mov	sp, r7
20009634:	f85d 7b04 	ldr.w	r7, [sp], #4
20009638:	4770      	bx	lr
2000963a:	bf00      	nop
2000963c:	46020000 	.word	0x46020000
20009640:	200187fc 	.word	0x200187fc
20009644:	46022000 	.word	0x46022000
20009648:	002f7f7f 	.word	0x002f7f7f

2000964c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
2000964c:	b480      	push	{r7}
2000964e:	b085      	sub	sp, #20
20009650:	af00      	add	r7, sp, #0
20009652:	6078      	str	r0, [r7, #4]
20009654:	460b      	mov	r3, r1
20009656:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
20009658:	687b      	ldr	r3, [r7, #4]
2000965a:	691a      	ldr	r2, [r3, #16]
2000965c:	887b      	ldrh	r3, [r7, #2]
2000965e:	4013      	ands	r3, r2
20009660:	2b00      	cmp	r3, #0
20009662:	d002      	beq.n	2000966a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
20009664:	2301      	movs	r3, #1
20009666:	73fb      	strb	r3, [r7, #15]
20009668:	e001      	b.n	2000966e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
2000966a:	2300      	movs	r3, #0
2000966c:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
2000966e:	7bfb      	ldrb	r3, [r7, #15]
}
20009670:	4618      	mov	r0, r3
20009672:	3714      	adds	r7, #20
20009674:	46bd      	mov	sp, r7
20009676:	f85d 7b04 	ldr.w	r7, [sp], #4
2000967a:	4770      	bx	lr

2000967c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
2000967c:	b480      	push	{r7}
2000967e:	b083      	sub	sp, #12
20009680:	af00      	add	r7, sp, #0
20009682:	6078      	str	r0, [r7, #4]
20009684:	460b      	mov	r3, r1
20009686:	807b      	strh	r3, [r7, #2]
20009688:	4613      	mov	r3, r2
2000968a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
2000968c:	787b      	ldrb	r3, [r7, #1]
2000968e:	2b00      	cmp	r3, #0
20009690:	d003      	beq.n	2000969a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
20009692:	887a      	ldrh	r2, [r7, #2]
20009694:	687b      	ldr	r3, [r7, #4]
20009696:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
20009698:	e002      	b.n	200096a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
2000969a:	887a      	ldrh	r2, [r7, #2]
2000969c:	687b      	ldr	r3, [r7, #4]
2000969e:	629a      	str	r2, [r3, #40]	@ 0x28
}
200096a0:	bf00      	nop
200096a2:	370c      	adds	r7, #12
200096a4:	46bd      	mov	sp, r7
200096a6:	f85d 7b04 	ldr.w	r7, [sp], #4
200096aa:	4770      	bx	lr

200096ac <HAL_GPIO_WriteMultipleStatePin>:
  *         assert would be triggered.
  * @note   At least one of the two parameters used to set or reset shall be different from zero.
  * @retval None
  */
void HAL_GPIO_WriteMultipleStatePin(GPIO_TypeDef *GPIOx, uint16_t PinReset, uint16_t PinSet)
{
200096ac:	b480      	push	{r7}
200096ae:	b085      	sub	sp, #20
200096b0:	af00      	add	r7, sp, #0
200096b2:	6078      	str	r0, [r7, #4]
200096b4:	460b      	mov	r3, r1
200096b6:	807b      	strh	r3, [r7, #2]
200096b8:	4613      	mov	r3, r2
200096ba:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  /* Make sure at least one parameter is different from zero and that there is no common pin */
  assert_param(IS_GPIO_PIN((uint32_t)PinReset | (uint32_t)PinSet));
  assert_param(IS_GPIO_COMMON_PIN(PinReset, PinSet));

  tmp = (((uint32_t)PinReset << 16) | PinSet);
200096bc:	887b      	ldrh	r3, [r7, #2]
200096be:	041a      	lsls	r2, r3, #16
200096c0:	883b      	ldrh	r3, [r7, #0]
200096c2:	4313      	orrs	r3, r2
200096c4:	60fb      	str	r3, [r7, #12]
  GPIOx->BSRR = tmp;
200096c6:	687b      	ldr	r3, [r7, #4]
200096c8:	68fa      	ldr	r2, [r7, #12]
200096ca:	619a      	str	r2, [r3, #24]
}
200096cc:	bf00      	nop
200096ce:	3714      	adds	r7, #20
200096d0:	46bd      	mov	sp, r7
200096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
200096d6:	4770      	bx	lr

200096d8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
200096d8:	b480      	push	{r7}
200096da:	b085      	sub	sp, #20
200096dc:	af00      	add	r7, sp, #0
200096de:	6078      	str	r0, [r7, #4]
200096e0:	460b      	mov	r3, r1
200096e2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
200096e4:	687b      	ldr	r3, [r7, #4]
200096e6:	695b      	ldr	r3, [r3, #20]
200096e8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
200096ea:	887a      	ldrh	r2, [r7, #2]
200096ec:	68fb      	ldr	r3, [r7, #12]
200096ee:	4013      	ands	r3, r2
200096f0:	041a      	lsls	r2, r3, #16
200096f2:	68fb      	ldr	r3, [r7, #12]
200096f4:	43d9      	mvns	r1, r3
200096f6:	887b      	ldrh	r3, [r7, #2]
200096f8:	400b      	ands	r3, r1
200096fa:	431a      	orrs	r2, r3
200096fc:	687b      	ldr	r3, [r7, #4]
200096fe:	619a      	str	r2, [r3, #24]
}
20009700:	bf00      	nop
20009702:	3714      	adds	r7, #20
20009704:	46bd      	mov	sp, r7
20009706:	f85d 7b04 	ldr.w	r7, [sp], #4
2000970a:	4770      	bx	lr

2000970c <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin: specifies the port bits to be locked.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
2000970c:	b480      	push	{r7}
2000970e:	b089      	sub	sp, #36	@ 0x24
20009710:	af00      	add	r7, sp, #0
20009712:	6078      	str	r0, [r7, #4]
20009714:	460b      	mov	r3, r1
20009716:	807b      	strh	r3, [r7, #2]
  uint32_t iocurrent;
  uint32_t pin_locked;
  uint32_t pin_position;
  uint32_t position = 0U;
20009718:	2300      	movs	r3, #0
2000971a:	61bb      	str	r3, [r7, #24]
  GPIO_TypeDef  *p_gpio;
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
2000971c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
20009720:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
20009722:	687b      	ldr	r3, [r7, #4]
20009724:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
20009726:	e04b      	b.n	200097c0 <HAL_GPIO_LockPin+0xb4>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
20009728:	887a      	ldrh	r2, [r7, #2]
2000972a:	2101      	movs	r1, #1
2000972c:	69bb      	ldr	r3, [r7, #24]
2000972e:	fa01 f303 	lsl.w	r3, r1, r3
20009732:	4013      	ands	r3, r2
20009734:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
20009736:	693b      	ldr	r3, [r7, #16]
20009738:	2b00      	cmp	r3, #0
2000973a:	d03e      	beq.n	200097ba <HAL_GPIO_LockPin+0xae>
    {

      /* In case of LPGPIO Port */
      if (GPIOx == LPGPIO1)
2000973c:	687b      	ldr	r3, [r7, #4]
2000973e:	4a27      	ldr	r2, [pc, #156]	@ (200097dc <HAL_GPIO_LockPin+0xd0>)
20009740:	4293      	cmp	r3, r2
20009742:	d117      	bne.n	20009774 <HAL_GPIO_LockPin+0x68>
      {
        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
20009744:	4a26      	ldr	r2, [pc, #152]	@ (200097e0 <HAL_GPIO_LockPin+0xd4>)
20009746:	69bb      	ldr	r3, [r7, #24]
20009748:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
2000974c:	617b      	str	r3, [r7, #20]
        pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
2000974e:	4a24      	ldr	r2, [pc, #144]	@ (200097e0 <HAL_GPIO_LockPin+0xd4>)
20009750:	69bb      	ldr	r3, [r7, #24]
20009752:	00db      	lsls	r3, r3, #3
20009754:	4413      	add	r3, r2
20009756:	685b      	ldr	r3, [r3, #4]
20009758:	2201      	movs	r2, #1
2000975a:	fa02 f303 	lsl.w	r3, r2, r3
2000975e:	61fb      	str	r3, [r7, #28]

        /* Save gpio pin locked */
        pin_locked = p_gpio->LCKR;
20009760:	697b      	ldr	r3, [r7, #20]
20009762:	69db      	ldr	r3, [r3, #28]
20009764:	60fb      	str	r3, [r7, #12]

        /* Apply lock key write sequence */
        tmp |= (pin_locked | pin_position);
20009766:	68fa      	ldr	r2, [r7, #12]
20009768:	69fb      	ldr	r3, [r7, #28]
2000976a:	431a      	orrs	r2, r3
2000976c:	68bb      	ldr	r3, [r7, #8]
2000976e:	4313      	orrs	r3, r2
20009770:	60bb      	str	r3, [r7, #8]
20009772:	e00d      	b.n	20009790 <HAL_GPIO_LockPin+0x84>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Save GPIO Pin pos*/
        pin_position = (1UL << position);
20009774:	2201      	movs	r2, #1
20009776:	69bb      	ldr	r3, [r7, #24]
20009778:	fa02 f303 	lsl.w	r3, r2, r3
2000977c:	61fb      	str	r3, [r7, #28]

        /* Save gpio pin locked */
        pin_locked = p_gpio->LCKR;
2000977e:	697b      	ldr	r3, [r7, #20]
20009780:	69db      	ldr	r3, [r3, #28]
20009782:	60fb      	str	r3, [r7, #12]

        /* Apply lock key write sequence */
        tmp |= (pin_locked | pin_position);
20009784:	68fa      	ldr	r2, [r7, #12]
20009786:	69fb      	ldr	r3, [r7, #28]
20009788:	431a      	orrs	r2, r3
2000978a:	68bb      	ldr	r3, [r7, #8]
2000978c:	4313      	orrs	r3, r2
2000978e:	60bb      	str	r3, [r7, #8]
      }

      /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
      p_gpio->LCKR = tmp;
20009790:	68ba      	ldr	r2, [r7, #8]
20009792:	697b      	ldr	r3, [r7, #20]
20009794:	61da      	str	r2, [r3, #28]
      /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
      p_gpio->LCKR = pin_position;
20009796:	697b      	ldr	r3, [r7, #20]
20009798:	69fa      	ldr	r2, [r7, #28]
2000979a:	61da      	str	r2, [r3, #28]
      /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
      p_gpio->LCKR = tmp;
2000979c:	68ba      	ldr	r2, [r7, #8]
2000979e:	697b      	ldr	r3, [r7, #20]
200097a0:	61da      	str	r2, [r3, #28]
      /* Read LCKK register. This read is mandatory to complete key lock sequence */
      tmp = p_gpio->LCKR;
200097a2:	697b      	ldr	r3, [r7, #20]
200097a4:	69db      	ldr	r3, [r3, #28]
200097a6:	60bb      	str	r3, [r7, #8]

      /* read again in order to confirm lock is active */
      if ((p_gpio->LCKR & GPIO_LCKR_LCKK) != GPIO_LCKR_LCKK)
200097a8:	697b      	ldr	r3, [r7, #20]
200097aa:	69db      	ldr	r3, [r3, #28]
200097ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200097b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200097b4:	d001      	beq.n	200097ba <HAL_GPIO_LockPin+0xae>
      {
        return HAL_ERROR;
200097b6:	2301      	movs	r3, #1
200097b8:	e009      	b.n	200097ce <HAL_GPIO_LockPin+0xc2>
      }
    }
    position++;
200097ba:	69bb      	ldr	r3, [r7, #24]
200097bc:	3301      	adds	r3, #1
200097be:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
200097c0:	887a      	ldrh	r2, [r7, #2]
200097c2:	69bb      	ldr	r3, [r7, #24]
200097c4:	fa42 f303 	asr.w	r3, r2, r3
200097c8:	2b00      	cmp	r3, #0
200097ca:	d1ad      	bne.n	20009728 <HAL_GPIO_LockPin+0x1c>
  }
  return HAL_OK;
200097cc:	2300      	movs	r3, #0
}
200097ce:	4618      	mov	r0, r3
200097d0:	3724      	adds	r7, #36	@ 0x24
200097d2:	46bd      	mov	sp, r7
200097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
200097d8:	4770      	bx	lr
200097da:	bf00      	nop
200097dc:	46020000 	.word	0x46020000
200097e0:	200187fc 	.word	0x200187fc

200097e4 <HAL_GPIO_EnableHighSPeedLowVoltage>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_EnableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
200097e4:	b480      	push	{r7}
200097e6:	b08b      	sub	sp, #44	@ 0x2c
200097e8:	af00      	add	r7, sp, #0
200097ea:	6078      	str	r0, [r7, #4]
200097ec:	460b      	mov	r3, r1
200097ee:	807b      	strh	r3, [r7, #2]
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
200097f0:	2300      	movs	r3, #0
200097f2:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
200097f4:	687b      	ldr	r3, [r7, #4]
200097f6:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
200097f8:	e03c      	b.n	20009874 <HAL_GPIO_EnableHighSPeedLowVoltage+0x90>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
200097fa:	887a      	ldrh	r2, [r7, #2]
200097fc:	2101      	movs	r1, #1
200097fe:	6a3b      	ldr	r3, [r7, #32]
20009800:	fa01 f303 	lsl.w	r3, r1, r3
20009804:	4013      	ands	r3, r2
20009806:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
20009808:	69bb      	ldr	r3, [r7, #24]
2000980a:	2b00      	cmp	r3, #0
2000980c:	d02f      	beq.n	2000986e <HAL_GPIO_EnableHighSPeedLowVoltage+0x8a>
    {
      /* In case of LPGPIO Port */
      if (GPIOx == LPGPIO1)
2000980e:	687b      	ldr	r3, [r7, #4]
20009810:	4a1f      	ldr	r2, [pc, #124]	@ (20009890 <HAL_GPIO_EnableHighSPeedLowVoltage+0xac>)
20009812:	4293      	cmp	r3, r2
20009814:	d120      	bne.n	20009858 <HAL_GPIO_EnableHighSPeedLowVoltage+0x74>
      {
        /* Get GPIO pin position */
        position = POSITION_VAL(GPIO_Pin);
20009816:	887b      	ldrh	r3, [r7, #2]
20009818:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
2000981a:	693b      	ldr	r3, [r7, #16]
2000981c:	fa93 f3a3 	rbit	r3, r3
20009820:	60fb      	str	r3, [r7, #12]
  return result;
20009822:	68fb      	ldr	r3, [r7, #12]
20009824:	617b      	str	r3, [r7, #20]
  if (value == 0U)
20009826:	697b      	ldr	r3, [r7, #20]
20009828:	2b00      	cmp	r3, #0
2000982a:	d101      	bne.n	20009830 <HAL_GPIO_EnableHighSPeedLowVoltage+0x4c>
    return 32U;
2000982c:	2320      	movs	r3, #32
2000982e:	e003      	b.n	20009838 <HAL_GPIO_EnableHighSPeedLowVoltage+0x54>
  return __builtin_clz(value);
20009830:	697b      	ldr	r3, [r7, #20]
20009832:	fab3 f383 	clz	r3, r3
20009836:	b2db      	uxtb	r3, r3
20009838:	623b      	str	r3, [r7, #32]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
2000983a:	4a16      	ldr	r2, [pc, #88]	@ (20009894 <HAL_GPIO_EnableHighSPeedLowVoltage+0xb0>)
2000983c:	6a3b      	ldr	r3, [r7, #32]
2000983e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
20009842:	61fb      	str	r3, [r7, #28]
        pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
20009844:	4a13      	ldr	r2, [pc, #76]	@ (20009894 <HAL_GPIO_EnableHighSPeedLowVoltage+0xb0>)
20009846:	6a3b      	ldr	r3, [r7, #32]
20009848:	00db      	lsls	r3, r3, #3
2000984a:	4413      	add	r3, r2
2000984c:	685b      	ldr	r3, [r3, #4]
2000984e:	2201      	movs	r2, #1
20009850:	fa02 f303 	lsl.w	r3, r2, r3
20009854:	627b      	str	r3, [r7, #36]	@ 0x24
20009856:	e004      	b.n	20009862 <HAL_GPIO_EnableHighSPeedLowVoltage+0x7e>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Save GPIO pin pos */
        pin_position = (1UL << position);
20009858:	2201      	movs	r2, #1
2000985a:	6a3b      	ldr	r3, [r7, #32]
2000985c:	fa02 f303 	lsl.w	r3, r2, r3
20009860:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      /* Set HSLVR gpio pin */
      SET_BIT(p_gpio->HSLVR, pin_position);
20009862:	69fb      	ldr	r3, [r7, #28]
20009864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
20009866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20009868:	431a      	orrs	r2, r3
2000986a:	69fb      	ldr	r3, [r7, #28]
2000986c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    position++;
2000986e:	6a3b      	ldr	r3, [r7, #32]
20009870:	3301      	adds	r3, #1
20009872:	623b      	str	r3, [r7, #32]
  while ((GPIO_Pin >> position) != 0U)
20009874:	887a      	ldrh	r2, [r7, #2]
20009876:	6a3b      	ldr	r3, [r7, #32]
20009878:	fa42 f303 	asr.w	r3, r2, r3
2000987c:	2b00      	cmp	r3, #0
2000987e:	d1bc      	bne.n	200097fa <HAL_GPIO_EnableHighSPeedLowVoltage+0x16>
  }
}
20009880:	bf00      	nop
20009882:	bf00      	nop
20009884:	372c      	adds	r7, #44	@ 0x2c
20009886:	46bd      	mov	sp, r7
20009888:	f85d 7b04 	ldr.w	r7, [sp], #4
2000988c:	4770      	bx	lr
2000988e:	bf00      	nop
20009890:	46020000 	.word	0x46020000
20009894:	200187fc 	.word	0x200187fc

20009898 <HAL_GPIO_DisableHighSPeedLowVoltage>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DisableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
20009898:	b480      	push	{r7}
2000989a:	b08b      	sub	sp, #44	@ 0x2c
2000989c:	af00      	add	r7, sp, #0
2000989e:	6078      	str	r0, [r7, #4]
200098a0:	460b      	mov	r3, r1
200098a2:	807b      	strh	r3, [r7, #2]
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
200098a4:	2300      	movs	r3, #0
200098a6:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
200098a8:	687b      	ldr	r3, [r7, #4]
200098aa:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
200098ac:	e03d      	b.n	2000992a <HAL_GPIO_DisableHighSPeedLowVoltage+0x92>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
200098ae:	887a      	ldrh	r2, [r7, #2]
200098b0:	2101      	movs	r1, #1
200098b2:	6a3b      	ldr	r3, [r7, #32]
200098b4:	fa01 f303 	lsl.w	r3, r1, r3
200098b8:	4013      	ands	r3, r2
200098ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
200098bc:	69bb      	ldr	r3, [r7, #24]
200098be:	2b00      	cmp	r3, #0
200098c0:	d030      	beq.n	20009924 <HAL_GPIO_DisableHighSPeedLowVoltage+0x8c>
    {
      /* In case of LPGPIO Port */
      if (GPIOx == LPGPIO1)
200098c2:	687b      	ldr	r3, [r7, #4]
200098c4:	4a1f      	ldr	r2, [pc, #124]	@ (20009944 <HAL_GPIO_DisableHighSPeedLowVoltage+0xac>)
200098c6:	4293      	cmp	r3, r2
200098c8:	d120      	bne.n	2000990c <HAL_GPIO_DisableHighSPeedLowVoltage+0x74>
      {
        /* Get GPIO pin position */
        position = POSITION_VAL(GPIO_Pin);
200098ca:	887b      	ldrh	r3, [r7, #2]
200098cc:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
200098ce:	693b      	ldr	r3, [r7, #16]
200098d0:	fa93 f3a3 	rbit	r3, r3
200098d4:	60fb      	str	r3, [r7, #12]
  return result;
200098d6:	68fb      	ldr	r3, [r7, #12]
200098d8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
200098da:	697b      	ldr	r3, [r7, #20]
200098dc:	2b00      	cmp	r3, #0
200098de:	d101      	bne.n	200098e4 <HAL_GPIO_DisableHighSPeedLowVoltage+0x4c>
    return 32U;
200098e0:	2320      	movs	r3, #32
200098e2:	e003      	b.n	200098ec <HAL_GPIO_DisableHighSPeedLowVoltage+0x54>
  return __builtin_clz(value);
200098e4:	697b      	ldr	r3, [r7, #20]
200098e6:	fab3 f383 	clz	r3, r3
200098ea:	b2db      	uxtb	r3, r3
200098ec:	623b      	str	r3, [r7, #32]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
200098ee:	4a16      	ldr	r2, [pc, #88]	@ (20009948 <HAL_GPIO_DisableHighSPeedLowVoltage+0xb0>)
200098f0:	6a3b      	ldr	r3, [r7, #32]
200098f2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
200098f6:	61fb      	str	r3, [r7, #28]
        pin_position = (1UL << (LPGPIO_Map[position].Pin_Pos));
200098f8:	4a13      	ldr	r2, [pc, #76]	@ (20009948 <HAL_GPIO_DisableHighSPeedLowVoltage+0xb0>)
200098fa:	6a3b      	ldr	r3, [r7, #32]
200098fc:	00db      	lsls	r3, r3, #3
200098fe:	4413      	add	r3, r2
20009900:	685b      	ldr	r3, [r3, #4]
20009902:	2201      	movs	r2, #1
20009904:	fa02 f303 	lsl.w	r3, r2, r3
20009908:	627b      	str	r3, [r7, #36]	@ 0x24
2000990a:	e004      	b.n	20009916 <HAL_GPIO_DisableHighSPeedLowVoltage+0x7e>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Save GPIO pin pos */
        pin_position = (1UL << position);
2000990c:	2201      	movs	r2, #1
2000990e:	6a3b      	ldr	r3, [r7, #32]
20009910:	fa02 f303 	lsl.w	r3, r2, r3
20009914:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      /* Clear HSLVR gpio pin */
      CLEAR_BIT(p_gpio->HSLVR, pin_position);
20009916:	69fb      	ldr	r3, [r7, #28]
20009918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
2000991a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000991c:	43db      	mvns	r3, r3
2000991e:	401a      	ands	r2, r3
20009920:	69fb      	ldr	r3, [r7, #28]
20009922:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    position++;
20009924:	6a3b      	ldr	r3, [r7, #32]
20009926:	3301      	adds	r3, #1
20009928:	623b      	str	r3, [r7, #32]
  while ((GPIO_Pin >> position) != 0U)
2000992a:	887a      	ldrh	r2, [r7, #2]
2000992c:	6a3b      	ldr	r3, [r7, #32]
2000992e:	fa42 f303 	asr.w	r3, r2, r3
20009932:	2b00      	cmp	r3, #0
20009934:	d1bb      	bne.n	200098ae <HAL_GPIO_DisableHighSPeedLowVoltage+0x16>
  }
}
20009936:	bf00      	nop
20009938:	bf00      	nop
2000993a:	372c      	adds	r7, #44	@ 0x2c
2000993c:	46bd      	mov	sp, r7
2000993e:	f85d 7b04 	ldr.w	r7, [sp], #4
20009942:	4770      	bx	lr
20009944:	46020000 	.word	0x46020000
20009948:	200187fc 	.word	0x200187fc

2000994c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
2000994c:	b580      	push	{r7, lr}
2000994e:	b082      	sub	sp, #8
20009950:	af00      	add	r7, sp, #0
20009952:	4603      	mov	r3, r0
20009954:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
20009956:	4b0f      	ldr	r3, [pc, #60]	@ (20009994 <HAL_GPIO_EXTI_IRQHandler+0x48>)
20009958:	68da      	ldr	r2, [r3, #12]
2000995a:	88fb      	ldrh	r3, [r7, #6]
2000995c:	4013      	ands	r3, r2
2000995e:	2b00      	cmp	r3, #0
20009960:	d006      	beq.n	20009970 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
20009962:	4a0c      	ldr	r2, [pc, #48]	@ (20009994 <HAL_GPIO_EXTI_IRQHandler+0x48>)
20009964:	88fb      	ldrh	r3, [r7, #6]
20009966:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
20009968:	88fb      	ldrh	r3, [r7, #6]
2000996a:	4618      	mov	r0, r3
2000996c:	f000 f814 	bl	20009998 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
20009970:	4b08      	ldr	r3, [pc, #32]	@ (20009994 <HAL_GPIO_EXTI_IRQHandler+0x48>)
20009972:	691a      	ldr	r2, [r3, #16]
20009974:	88fb      	ldrh	r3, [r7, #6]
20009976:	4013      	ands	r3, r2
20009978:	2b00      	cmp	r3, #0
2000997a:	d006      	beq.n	2000998a <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
2000997c:	4a05      	ldr	r2, [pc, #20]	@ (20009994 <HAL_GPIO_EXTI_IRQHandler+0x48>)
2000997e:	88fb      	ldrh	r3, [r7, #6]
20009980:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
20009982:	88fb      	ldrh	r3, [r7, #6]
20009984:	4618      	mov	r0, r3
20009986:	f000 f812 	bl	200099ae <HAL_GPIO_EXTI_Falling_Callback>
  }
}
2000998a:	bf00      	nop
2000998c:	3708      	adds	r7, #8
2000998e:	46bd      	mov	sp, r7
20009990:	bd80      	pop	{r7, pc}
20009992:	bf00      	nop
20009994:	46022000 	.word	0x46022000

20009998 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
20009998:	b480      	push	{r7}
2000999a:	b083      	sub	sp, #12
2000999c:	af00      	add	r7, sp, #0
2000999e:	4603      	mov	r3, r0
200099a0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
200099a2:	bf00      	nop
200099a4:	370c      	adds	r7, #12
200099a6:	46bd      	mov	sp, r7
200099a8:	f85d 7b04 	ldr.w	r7, [sp], #4
200099ac:	4770      	bx	lr

200099ae <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
200099ae:	b480      	push	{r7}
200099b0:	b083      	sub	sp, #12
200099b2:	af00      	add	r7, sp, #0
200099b4:	4603      	mov	r3, r0
200099b6:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
200099b8:	bf00      	nop
200099ba:	370c      	adds	r7, #12
200099bc:	46bd      	mov	sp, r7
200099be:	f85d 7b04 	ldr.w	r7, [sp], #4
200099c2:	4770      	bx	lr

200099c4 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
200099c4:	b480      	push	{r7}
200099c6:	b085      	sub	sp, #20
200099c8:	af00      	add	r7, sp, #0
200099ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
200099cc:	2300      	movs	r3, #0
200099ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
200099d0:	4b0b      	ldr	r3, [pc, #44]	@ (20009a00 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
200099d2:	681b      	ldr	r3, [r3, #0]
200099d4:	f003 0301 	and.w	r3, r3, #1
200099d8:	2b00      	cmp	r3, #0
200099da:	d002      	beq.n	200099e2 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
200099dc:	2301      	movs	r3, #1
200099de:	73fb      	strb	r3, [r7, #15]
200099e0:	e007      	b.n	200099f2 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
200099e2:	4b07      	ldr	r3, [pc, #28]	@ (20009a00 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
200099e4:	681b      	ldr	r3, [r3, #0]
200099e6:	f023 0204 	bic.w	r2, r3, #4
200099ea:	4905      	ldr	r1, [pc, #20]	@ (20009a00 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
200099ec:	687b      	ldr	r3, [r7, #4]
200099ee:	4313      	orrs	r3, r2
200099f0:	600b      	str	r3, [r1, #0]
  }

  return status;
200099f2:	7bfb      	ldrb	r3, [r7, #15]
}
200099f4:	4618      	mov	r0, r3
200099f6:	3714      	adds	r7, #20
200099f8:	46bd      	mov	sp, r7
200099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
200099fe:	4770      	bx	lr
20009a00:	40030400 	.word	0x40030400

20009a04 <HAL_ICACHE_DeInit>:
/**
  * @brief  DeInitialize the Instruction Cache.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_DeInit(void)
{
20009a04:	b480      	push	{r7}
20009a06:	af00      	add	r7, sp, #0
  /* Reset interrupt enable value */
  WRITE_REG(ICACHE->IER, 0U);
20009a08:	4b1b      	ldr	r3, [pc, #108]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a0a:	2200      	movs	r2, #0
20009a0c:	609a      	str	r2, [r3, #8]

  /* Clear any pending flags */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF | ICACHE_FCR_CERRF);
20009a0e:	4b1a      	ldr	r3, [pc, #104]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a10:	2206      	movs	r2, #6
20009a12:	60da      	str	r2, [r3, #12]

  /* Disable cache then set default associative mode value */
  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
20009a14:	4b18      	ldr	r3, [pc, #96]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a16:	681b      	ldr	r3, [r3, #0]
20009a18:	4a17      	ldr	r2, [pc, #92]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a1a:	f023 0301 	bic.w	r3, r3, #1
20009a1e:	6013      	str	r3, [r2, #0]
  WRITE_REG(ICACHE->CR, ICACHE_CR_WAYSEL);
20009a20:	4b15      	ldr	r3, [pc, #84]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a22:	2204      	movs	r2, #4
20009a24:	601a      	str	r2, [r3, #0]

  /* Stop monitor and reset monitor values */
  CLEAR_BIT(ICACHE->CR, ICACHE_MONITOR_HIT_MISS);
20009a26:	4b14      	ldr	r3, [pc, #80]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a28:	681b      	ldr	r3, [r3, #0]
20009a2a:	4a13      	ldr	r2, [pc, #76]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a2c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
20009a30:	6013      	str	r3, [r2, #0]
  SET_BIT(ICACHE->CR, (ICACHE_MONITOR_HIT_MISS << 2U));
20009a32:	4b11      	ldr	r3, [pc, #68]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a34:	681b      	ldr	r3, [r3, #0]
20009a36:	4a10      	ldr	r2, [pc, #64]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a38:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
20009a3c:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(ICACHE->CR, (ICACHE_MONITOR_HIT_MISS << 2U));
20009a3e:	4b0e      	ldr	r3, [pc, #56]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a40:	681b      	ldr	r3, [r3, #0]
20009a42:	4a0d      	ldr	r2, [pc, #52]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a44:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
20009a48:	6013      	str	r3, [r2, #0]

  /* Reset regions configuration values */
  WRITE_REG(ICACHE->CRR0, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
20009a4a:	4b0b      	ldr	r3, [pc, #44]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
20009a50:	621a      	str	r2, [r3, #32]
  WRITE_REG(ICACHE->CRR1, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
20009a52:	4b09      	ldr	r3, [pc, #36]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a54:	f44f 7200 	mov.w	r2, #512	@ 0x200
20009a58:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(ICACHE->CRR2, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
20009a5a:	4b07      	ldr	r3, [pc, #28]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
20009a60:	629a      	str	r2, [r3, #40]	@ 0x28
  WRITE_REG(ICACHE->CRR3, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
20009a62:	4b05      	ldr	r3, [pc, #20]	@ (20009a78 <HAL_ICACHE_DeInit+0x74>)
20009a64:	f44f 7200 	mov.w	r2, #512	@ 0x200
20009a68:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
20009a6a:	2300      	movs	r3, #0
}
20009a6c:	4618      	mov	r0, r3
20009a6e:	46bd      	mov	sp, r7
20009a70:	f85d 7b04 	ldr.w	r7, [sp], #4
20009a74:	4770      	bx	lr
20009a76:	bf00      	nop
20009a78:	40030400 	.word	0x40030400

20009a7c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
20009a7c:	b480      	push	{r7}
20009a7e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
20009a80:	4b05      	ldr	r3, [pc, #20]	@ (20009a98 <HAL_ICACHE_Enable+0x1c>)
20009a82:	681b      	ldr	r3, [r3, #0]
20009a84:	4a04      	ldr	r2, [pc, #16]	@ (20009a98 <HAL_ICACHE_Enable+0x1c>)
20009a86:	f043 0301 	orr.w	r3, r3, #1
20009a8a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
20009a8c:	2300      	movs	r3, #0
}
20009a8e:	4618      	mov	r0, r3
20009a90:	46bd      	mov	sp, r7
20009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
20009a96:	4770      	bx	lr
20009a98:	40030400 	.word	0x40030400

20009a9c <HAL_ICACHE_Disable>:
  * @note   This function waits for the cache being disabled but
  *         not for the end of the automatic cache invalidation procedure.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Disable(void)
{
20009a9c:	b580      	push	{r7, lr}
20009a9e:	b082      	sub	sp, #8
20009aa0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
20009aa2:	2300      	movs	r3, #0
20009aa4:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Make sure BSYENDF is reset before to disable the instruction cache */
  /* as it automatically starts a cache invalidation procedure */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
20009aa6:	4b14      	ldr	r3, [pc, #80]	@ (20009af8 <HAL_ICACHE_Disable+0x5c>)
20009aa8:	2202      	movs	r2, #2
20009aaa:	60da      	str	r2, [r3, #12]

  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
20009aac:	4b12      	ldr	r3, [pc, #72]	@ (20009af8 <HAL_ICACHE_Disable+0x5c>)
20009aae:	681b      	ldr	r3, [r3, #0]
20009ab0:	4a11      	ldr	r2, [pc, #68]	@ (20009af8 <HAL_ICACHE_Disable+0x5c>)
20009ab2:	f023 0301 	bic.w	r3, r3, #1
20009ab6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
20009ab8:	f7f8 ff1a 	bl	200028f0 <HAL_GetTick>
20009abc:	6038      	str	r0, [r7, #0]

  /* Wait for instruction cache being disabled */
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
20009abe:	e00f      	b.n	20009ae0 <HAL_ICACHE_Disable+0x44>
  {
    if ((HAL_GetTick() - tickstart) > ICACHE_DISABLE_TIMEOUT_VALUE)
20009ac0:	f7f8 ff16 	bl	200028f0 <HAL_GetTick>
20009ac4:	4602      	mov	r2, r0
20009ac6:	683b      	ldr	r3, [r7, #0]
20009ac8:	1ad3      	subs	r3, r2, r3
20009aca:	2b01      	cmp	r3, #1
20009acc:	d908      	bls.n	20009ae0 <HAL_ICACHE_Disable+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
20009ace:	4b0a      	ldr	r3, [pc, #40]	@ (20009af8 <HAL_ICACHE_Disable+0x5c>)
20009ad0:	681b      	ldr	r3, [r3, #0]
20009ad2:	f003 0301 	and.w	r3, r3, #1
20009ad6:	2b00      	cmp	r3, #0
20009ad8:	d002      	beq.n	20009ae0 <HAL_ICACHE_Disable+0x44>
      {
        status = HAL_TIMEOUT;
20009ada:	2303      	movs	r3, #3
20009adc:	71fb      	strb	r3, [r7, #7]
        break;
20009ade:	e005      	b.n	20009aec <HAL_ICACHE_Disable+0x50>
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
20009ae0:	4b05      	ldr	r3, [pc, #20]	@ (20009af8 <HAL_ICACHE_Disable+0x5c>)
20009ae2:	681b      	ldr	r3, [r3, #0]
20009ae4:	f003 0301 	and.w	r3, r3, #1
20009ae8:	2b00      	cmp	r3, #0
20009aea:	d1e9      	bne.n	20009ac0 <HAL_ICACHE_Disable+0x24>
      }
    }
  }

  return status;
20009aec:	79fb      	ldrb	r3, [r7, #7]
}
20009aee:	4618      	mov	r0, r3
20009af0:	3708      	adds	r7, #8
20009af2:	46bd      	mov	sp, r7
20009af4:	bd80      	pop	{r7, pc}
20009af6:	bf00      	nop
20009af8:	40030400 	.word	0x40030400

20009afc <HAL_ICACHE_IsEnabled>:
/**
  * @brief  Check whether the Instruction Cache is enabled or not.
  * @retval Status (0: disabled, 1: enabled)
  */
uint32_t HAL_ICACHE_IsEnabled(void)
{
20009afc:	b480      	push	{r7}
20009afe:	af00      	add	r7, sp, #0
  return ((READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U) ? 1UL : 0UL);
20009b00:	4b04      	ldr	r3, [pc, #16]	@ (20009b14 <HAL_ICACHE_IsEnabled+0x18>)
20009b02:	681b      	ldr	r3, [r3, #0]
20009b04:	f003 0301 	and.w	r3, r3, #1
}
20009b08:	4618      	mov	r0, r3
20009b0a:	46bd      	mov	sp, r7
20009b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
20009b10:	4770      	bx	lr
20009b12:	bf00      	nop
20009b14:	40030400 	.word	0x40030400

20009b18 <HAL_ICACHE_Invalidate>:
  * @note   This function waits for the end of cache invalidation procedure
  *         and clears the associated BSYENDF flag.
  * @retval HAL status (HAL_OK/HAL_ERROR/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Invalidate(void)
{
20009b18:	b580      	push	{r7, lr}
20009b1a:	b082      	sub	sp, #8
20009b1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;

  /* Check if no ongoing operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) == 0U)
20009b1e:	4b0a      	ldr	r3, [pc, #40]	@ (20009b48 <HAL_ICACHE_Invalidate+0x30>)
20009b20:	685b      	ldr	r3, [r3, #4]
20009b22:	f003 0301 	and.w	r3, r3, #1
20009b26:	2b00      	cmp	r3, #0
20009b28:	d105      	bne.n	20009b36 <HAL_ICACHE_Invalidate+0x1e>
  {
    /* Launch cache invalidation */
    SET_BIT(ICACHE->CR, ICACHE_CR_CACHEINV);
20009b2a:	4b07      	ldr	r3, [pc, #28]	@ (20009b48 <HAL_ICACHE_Invalidate+0x30>)
20009b2c:	681b      	ldr	r3, [r3, #0]
20009b2e:	4a06      	ldr	r2, [pc, #24]	@ (20009b48 <HAL_ICACHE_Invalidate+0x30>)
20009b30:	f043 0302 	orr.w	r3, r3, #2
20009b34:	6013      	str	r3, [r2, #0]
  }

  status = HAL_ICACHE_WaitForInvalidateComplete();
20009b36:	f000 f82f 	bl	20009b98 <HAL_ICACHE_WaitForInvalidateComplete>
20009b3a:	4603      	mov	r3, r0
20009b3c:	71fb      	strb	r3, [r7, #7]

  return status;
20009b3e:	79fb      	ldrb	r3, [r7, #7]
}
20009b40:	4618      	mov	r0, r3
20009b42:	3708      	adds	r7, #8
20009b44:	46bd      	mov	sp, r7
20009b46:	bd80      	pop	{r7, pc}
20009b48:	40030400 	.word	0x40030400

20009b4c <HAL_ICACHE_Invalidate_IT>:
  *         the end of the cache invalidation with the BSYENDF flag and the
  *         HAL_ICACHE_InvalidateCompleteCallback() callback.
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_Invalidate_IT(void)
{
20009b4c:	b480      	push	{r7}
20009b4e:	b083      	sub	sp, #12
20009b50:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
20009b52:	2300      	movs	r3, #0
20009b54:	71fb      	strb	r3, [r7, #7]

  /* Check no ongoing operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) != 0U)
20009b56:	4b0f      	ldr	r3, [pc, #60]	@ (20009b94 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b58:	685b      	ldr	r3, [r3, #4]
20009b5a:	f003 0301 	and.w	r3, r3, #1
20009b5e:	2b00      	cmp	r3, #0
20009b60:	d002      	beq.n	20009b68 <HAL_ICACHE_Invalidate_IT+0x1c>
  {
    status = HAL_ERROR;
20009b62:	2301      	movs	r3, #1
20009b64:	71fb      	strb	r3, [r7, #7]
20009b66:	e00e      	b.n	20009b86 <HAL_ICACHE_Invalidate_IT+0x3a>
  }
  else
  {
    /* Make sure BSYENDF is reset before to start cache invalidation */
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
20009b68:	4b0a      	ldr	r3, [pc, #40]	@ (20009b94 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b6a:	2202      	movs	r2, #2
20009b6c:	60da      	str	r2, [r3, #12]

    /* Enable end of cache invalidation interrupt */
    SET_BIT(ICACHE->IER, ICACHE_IER_BSYENDIE);
20009b6e:	4b09      	ldr	r3, [pc, #36]	@ (20009b94 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b70:	689b      	ldr	r3, [r3, #8]
20009b72:	4a08      	ldr	r2, [pc, #32]	@ (20009b94 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b74:	f043 0302 	orr.w	r3, r3, #2
20009b78:	6093      	str	r3, [r2, #8]

    /* Launch cache invalidation */
    SET_BIT(ICACHE->CR, ICACHE_CR_CACHEINV);
20009b7a:	4b06      	ldr	r3, [pc, #24]	@ (20009b94 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b7c:	681b      	ldr	r3, [r3, #0]
20009b7e:	4a05      	ldr	r2, [pc, #20]	@ (20009b94 <HAL_ICACHE_Invalidate_IT+0x48>)
20009b80:	f043 0302 	orr.w	r3, r3, #2
20009b84:	6013      	str	r3, [r2, #0]
  }

  return status;
20009b86:	79fb      	ldrb	r3, [r7, #7]
}
20009b88:	4618      	mov	r0, r3
20009b8a:	370c      	adds	r7, #12
20009b8c:	46bd      	mov	sp, r7
20009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
20009b92:	4770      	bx	lr
20009b94:	40030400 	.word	0x40030400

20009b98 <HAL_ICACHE_WaitForInvalidateComplete>:
  * @brief Wait for the end of the Instruction Cache invalidate procedure.
  * @note This function checks and clears the BSYENDF flag when set.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_WaitForInvalidateComplete(void)
{
20009b98:	b580      	push	{r7, lr}
20009b9a:	b082      	sub	sp, #8
20009b9c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
20009b9e:	2300      	movs	r3, #0
20009ba0:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Check if ongoing invalidation operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) != 0U)
20009ba2:	4b14      	ldr	r3, [pc, #80]	@ (20009bf4 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
20009ba4:	685b      	ldr	r3, [r3, #4]
20009ba6:	f003 0301 	and.w	r3, r3, #1
20009baa:	2b00      	cmp	r3, #0
20009bac:	d019      	beq.n	20009be2 <HAL_ICACHE_WaitForInvalidateComplete+0x4a>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
20009bae:	f7f8 fe9f 	bl	200028f0 <HAL_GetTick>
20009bb2:	6038      	str	r0, [r7, #0]

    /* Wait for end of cache invalidation */
    while (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
20009bb4:	e00f      	b.n	20009bd6 <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
    {
      if ((HAL_GetTick() - tickstart) > ICACHE_INVALIDATE_TIMEOUT_VALUE)
20009bb6:	f7f8 fe9b 	bl	200028f0 <HAL_GetTick>
20009bba:	4602      	mov	r2, r0
20009bbc:	683b      	ldr	r3, [r7, #0]
20009bbe:	1ad3      	subs	r3, r2, r3
20009bc0:	2b01      	cmp	r3, #1
20009bc2:	d908      	bls.n	20009bd6 <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
20009bc4:	4b0b      	ldr	r3, [pc, #44]	@ (20009bf4 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
20009bc6:	685b      	ldr	r3, [r3, #4]
20009bc8:	f003 0302 	and.w	r3, r3, #2
20009bcc:	2b00      	cmp	r3, #0
20009bce:	d102      	bne.n	20009bd6 <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
        {
          status = HAL_TIMEOUT;
20009bd0:	2303      	movs	r3, #3
20009bd2:	71fb      	strb	r3, [r7, #7]
          break;
20009bd4:	e005      	b.n	20009be2 <HAL_ICACHE_WaitForInvalidateComplete+0x4a>
    while (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
20009bd6:	4b07      	ldr	r3, [pc, #28]	@ (20009bf4 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
20009bd8:	685b      	ldr	r3, [r3, #4]
20009bda:	f003 0302 	and.w	r3, r3, #2
20009bde:	2b00      	cmp	r3, #0
20009be0:	d0e9      	beq.n	20009bb6 <HAL_ICACHE_WaitForInvalidateComplete+0x1e>
      }
    }
  }

  /* Clear BSYENDF */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
20009be2:	4b04      	ldr	r3, [pc, #16]	@ (20009bf4 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
20009be4:	2202      	movs	r2, #2
20009be6:	60da      	str	r2, [r3, #12]

  return status;
20009be8:	79fb      	ldrb	r3, [r7, #7]
}
20009bea:	4618      	mov	r0, r3
20009bec:	3708      	adds	r7, #8
20009bee:	46bd      	mov	sp, r7
20009bf0:	bd80      	pop	{r7, pc}
20009bf2:	bf00      	nop
20009bf4:	40030400 	.word	0x40030400

20009bf8 <HAL_ICACHE_Monitor_Start>:
  *            @arg ICACHE_MONITOR_HIT        Hit monitoring
  *            @arg ICACHE_MONITOR_MISS       Miss monitoring
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Monitor_Start(uint32_t MonitorType)
{
20009bf8:	b480      	push	{r7}
20009bfa:	b083      	sub	sp, #12
20009bfc:	af00      	add	r7, sp, #0
20009bfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  SET_BIT(ICACHE->CR, MonitorType);
20009c00:	4b06      	ldr	r3, [pc, #24]	@ (20009c1c <HAL_ICACHE_Monitor_Start+0x24>)
20009c02:	681a      	ldr	r2, [r3, #0]
20009c04:	4905      	ldr	r1, [pc, #20]	@ (20009c1c <HAL_ICACHE_Monitor_Start+0x24>)
20009c06:	687b      	ldr	r3, [r7, #4]
20009c08:	4313      	orrs	r3, r2
20009c0a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
20009c0c:	2300      	movs	r3, #0
}
20009c0e:	4618      	mov	r0, r3
20009c10:	370c      	adds	r7, #12
20009c12:	46bd      	mov	sp, r7
20009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
20009c18:	4770      	bx	lr
20009c1a:	bf00      	nop
20009c1c:	40030400 	.word	0x40030400

20009c20 <HAL_ICACHE_Monitor_Stop>:
  *            @arg ICACHE_MONITOR_HIT        Hit monitoring
  *            @arg ICACHE_MONITOR_MISS       Miss monitoring
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Monitor_Stop(uint32_t MonitorType)
{
20009c20:	b480      	push	{r7}
20009c22:	b083      	sub	sp, #12
20009c24:	af00      	add	r7, sp, #0
20009c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  CLEAR_BIT(ICACHE->CR, MonitorType);
20009c28:	4b06      	ldr	r3, [pc, #24]	@ (20009c44 <HAL_ICACHE_Monitor_Stop+0x24>)
20009c2a:	681a      	ldr	r2, [r3, #0]
20009c2c:	687b      	ldr	r3, [r7, #4]
20009c2e:	43db      	mvns	r3, r3
20009c30:	4904      	ldr	r1, [pc, #16]	@ (20009c44 <HAL_ICACHE_Monitor_Stop+0x24>)
20009c32:	4013      	ands	r3, r2
20009c34:	600b      	str	r3, [r1, #0]

  return HAL_OK;
20009c36:	2300      	movs	r3, #0
}
20009c38:	4618      	mov	r0, r3
20009c3a:	370c      	adds	r7, #12
20009c3c:	46bd      	mov	sp, r7
20009c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
20009c42:	4770      	bx	lr
20009c44:	40030400 	.word	0x40030400

20009c48 <HAL_ICACHE_Monitor_Reset>:
  *            @arg ICACHE_MONITOR_HIT        Hit monitoring
  *            @arg ICACHE_MONITOR_MISS       Miss monitoring
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Monitor_Reset(uint32_t MonitorType)
{
20009c48:	b480      	push	{r7}
20009c4a:	b083      	sub	sp, #12
20009c4c:	af00      	add	r7, sp, #0
20009c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  /* Force/Release reset */
  SET_BIT(ICACHE->CR, (MonitorType << 2U));
20009c50:	4b0a      	ldr	r3, [pc, #40]	@ (20009c7c <HAL_ICACHE_Monitor_Reset+0x34>)
20009c52:	681a      	ldr	r2, [r3, #0]
20009c54:	687b      	ldr	r3, [r7, #4]
20009c56:	009b      	lsls	r3, r3, #2
20009c58:	4908      	ldr	r1, [pc, #32]	@ (20009c7c <HAL_ICACHE_Monitor_Reset+0x34>)
20009c5a:	4313      	orrs	r3, r2
20009c5c:	600b      	str	r3, [r1, #0]
  CLEAR_BIT(ICACHE->CR, (MonitorType << 2U));
20009c5e:	4b07      	ldr	r3, [pc, #28]	@ (20009c7c <HAL_ICACHE_Monitor_Reset+0x34>)
20009c60:	681a      	ldr	r2, [r3, #0]
20009c62:	687b      	ldr	r3, [r7, #4]
20009c64:	009b      	lsls	r3, r3, #2
20009c66:	43db      	mvns	r3, r3
20009c68:	4904      	ldr	r1, [pc, #16]	@ (20009c7c <HAL_ICACHE_Monitor_Reset+0x34>)
20009c6a:	4013      	ands	r3, r2
20009c6c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
20009c6e:	2300      	movs	r3, #0
}
20009c70:	4618      	mov	r0, r3
20009c72:	370c      	adds	r7, #12
20009c74:	46bd      	mov	sp, r7
20009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
20009c7a:	4770      	bx	lr
20009c7c:	40030400 	.word	0x40030400

20009c80 <HAL_ICACHE_Monitor_GetHitValue>:
  * @brief  Get the Instruction Cache performance Hit monitoring value.
  * @note   Upon reaching the 32-bit maximum value, monitor does not wrap.
  * @retval Hit monitoring value
  */
uint32_t HAL_ICACHE_Monitor_GetHitValue(void)
{
20009c80:	b480      	push	{r7}
20009c82:	af00      	add	r7, sp, #0
  return (ICACHE->HMONR);
20009c84:	4b03      	ldr	r3, [pc, #12]	@ (20009c94 <HAL_ICACHE_Monitor_GetHitValue+0x14>)
20009c86:	691b      	ldr	r3, [r3, #16]
}
20009c88:	4618      	mov	r0, r3
20009c8a:	46bd      	mov	sp, r7
20009c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
20009c90:	4770      	bx	lr
20009c92:	bf00      	nop
20009c94:	40030400 	.word	0x40030400

20009c98 <HAL_ICACHE_Monitor_GetMissValue>:
  * @brief  Get the Instruction Cache performance Miss monitoring value.
  * @note   Upon reaching the 32-bit maximum value, monitor does not wrap.
  * @retval Miss monitoring value
  */
uint32_t HAL_ICACHE_Monitor_GetMissValue(void)
{
20009c98:	b480      	push	{r7}
20009c9a:	af00      	add	r7, sp, #0
  return (ICACHE->MMONR);
20009c9c:	4b03      	ldr	r3, [pc, #12]	@ (20009cac <HAL_ICACHE_Monitor_GetMissValue+0x14>)
20009c9e:	695b      	ldr	r3, [r3, #20]
}
20009ca0:	4618      	mov	r0, r3
20009ca2:	46bd      	mov	sp, r7
20009ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
20009ca8:	4770      	bx	lr
20009caa:	bf00      	nop
20009cac:	40030400 	.word	0x40030400

20009cb0 <HAL_ICACHE_IRQHandler>:
  * @note This function respectively disables the interrupt and clears the
  *       flag of any pending flag before calling the associated user callback.
  * @retval None
  */
void HAL_ICACHE_IRQHandler(void)
{
20009cb0:	b580      	push	{r7, lr}
20009cb2:	b082      	sub	sp, #8
20009cb4:	af00      	add	r7, sp, #0
  /* Get current interrupt flags and interrupt sources value */
  uint32_t itflags   = READ_REG(ICACHE->SR);
20009cb6:	4b17      	ldr	r3, [pc, #92]	@ (20009d14 <HAL_ICACHE_IRQHandler+0x64>)
20009cb8:	685b      	ldr	r3, [r3, #4]
20009cba:	607b      	str	r3, [r7, #4]
  uint32_t itsources = READ_REG(ICACHE->IER);
20009cbc:	4b15      	ldr	r3, [pc, #84]	@ (20009d14 <HAL_ICACHE_IRQHandler+0x64>)
20009cbe:	689b      	ldr	r3, [r3, #8]
20009cc0:	603b      	str	r3, [r7, #0]

  /* Check Instruction cache Error interrupt flag */
  if (((itflags & itsources) & ICACHE_FLAG_ERROR) != 0U)
20009cc2:	687a      	ldr	r2, [r7, #4]
20009cc4:	683b      	ldr	r3, [r7, #0]
20009cc6:	4013      	ands	r3, r2
20009cc8:	f003 0304 	and.w	r3, r3, #4
20009ccc:	2b00      	cmp	r3, #0
20009cce:	d00a      	beq.n	20009ce6 <HAL_ICACHE_IRQHandler+0x36>
  {
    /* Disable error interrupt */
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_ERRIE);
20009cd0:	4b10      	ldr	r3, [pc, #64]	@ (20009d14 <HAL_ICACHE_IRQHandler+0x64>)
20009cd2:	689b      	ldr	r3, [r3, #8]
20009cd4:	4a0f      	ldr	r2, [pc, #60]	@ (20009d14 <HAL_ICACHE_IRQHandler+0x64>)
20009cd6:	f023 0304 	bic.w	r3, r3, #4
20009cda:	6093      	str	r3, [r2, #8]

    /* Clear ERR pending flag */
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CERRF);
20009cdc:	4b0d      	ldr	r3, [pc, #52]	@ (20009d14 <HAL_ICACHE_IRQHandler+0x64>)
20009cde:	2204      	movs	r2, #4
20009ce0:	60da      	str	r2, [r3, #12]

    /* Instruction cache error interrupt user callback */
    HAL_ICACHE_ErrorCallback();
20009ce2:	f000 f820 	bl	20009d26 <HAL_ICACHE_ErrorCallback>
  }

  /* Check Instruction cache BusyEnd interrupt flag */
  if (((itflags & itsources) & ICACHE_FLAG_BUSYEND) != 0U)
20009ce6:	687a      	ldr	r2, [r7, #4]
20009ce8:	683b      	ldr	r3, [r7, #0]
20009cea:	4013      	ands	r3, r2
20009cec:	f003 0302 	and.w	r3, r3, #2
20009cf0:	2b00      	cmp	r3, #0
20009cf2:	d00a      	beq.n	20009d0a <HAL_ICACHE_IRQHandler+0x5a>
  {
    /* Disable end of cache invalidation interrupt */
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_BSYENDIE);
20009cf4:	4b07      	ldr	r3, [pc, #28]	@ (20009d14 <HAL_ICACHE_IRQHandler+0x64>)
20009cf6:	689b      	ldr	r3, [r3, #8]
20009cf8:	4a06      	ldr	r2, [pc, #24]	@ (20009d14 <HAL_ICACHE_IRQHandler+0x64>)
20009cfa:	f023 0302 	bic.w	r3, r3, #2
20009cfe:	6093      	str	r3, [r2, #8]

    /* Clear BSYENDF pending flag */
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
20009d00:	4b04      	ldr	r3, [pc, #16]	@ (20009d14 <HAL_ICACHE_IRQHandler+0x64>)
20009d02:	2202      	movs	r2, #2
20009d04:	60da      	str	r2, [r3, #12]

    /* Instruction cache busyend interrupt user callback */
    HAL_ICACHE_InvalidateCompleteCallback();
20009d06:	f000 f807 	bl	20009d18 <HAL_ICACHE_InvalidateCompleteCallback>
  }
}
20009d0a:	bf00      	nop
20009d0c:	3708      	adds	r7, #8
20009d0e:	46bd      	mov	sp, r7
20009d10:	bd80      	pop	{r7, pc}
20009d12:	bf00      	nop
20009d14:	40030400 	.word	0x40030400

20009d18 <HAL_ICACHE_InvalidateCompleteCallback>:

/**
  * @brief  Cache invalidation complete callback.
  */
__weak void HAL_ICACHE_InvalidateCompleteCallback(void)
{
20009d18:	b480      	push	{r7}
20009d1a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_ICACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
20009d1c:	bf00      	nop
20009d1e:	46bd      	mov	sp, r7
20009d20:	f85d 7b04 	ldr.w	r7, [sp], #4
20009d24:	4770      	bx	lr

20009d26 <HAL_ICACHE_ErrorCallback>:

/**
  * @brief  Error callback.
  */
__weak void HAL_ICACHE_ErrorCallback(void)
{
20009d26:	b480      	push	{r7}
20009d28:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_ICACHE_ErrorCallback() should be implemented in the user file
   */
}
20009d2a:	bf00      	nop
20009d2c:	46bd      	mov	sp, r7
20009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
20009d32:	4770      	bx	lr

20009d34 <HAL_ICACHE_EnableRemapRegion>:
                     This parameter can be a value of @arg @ref ICACHE_Region
  * @param  pRegionConfig  Pointer to structure of ICACHE region configuration parameters
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef  HAL_ICACHE_EnableRemapRegion(uint32_t Region, const ICACHE_RegionConfigTypeDef *const pRegionConfig)
{
20009d34:	b480      	push	{r7}
20009d36:	b087      	sub	sp, #28
20009d38:	af00      	add	r7, sp, #0
20009d3a:	6078      	str	r0, [r7, #4]
20009d3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
20009d3e:	2300      	movs	r3, #0
20009d40:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ICACHE_REGION_SIZE(pRegionConfig->Size));
  assert_param(IS_ICACHE_REGION_TRAFFIC_ROUTE(pRegionConfig->TrafficRoute));
  assert_param(IS_ICACHE_REGION_OUTPUT_BURST_TYPE(pRegionConfig->OutputBurstType));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
20009d42:	4b22      	ldr	r3, [pc, #136]	@ (20009dcc <HAL_ICACHE_EnableRemapRegion+0x98>)
20009d44:	681b      	ldr	r3, [r3, #0]
20009d46:	f003 0301 	and.w	r3, r3, #1
20009d4a:	2b00      	cmp	r3, #0
20009d4c:	d002      	beq.n	20009d54 <HAL_ICACHE_EnableRemapRegion+0x20>
  {
    status = HAL_ERROR;
20009d4e:	2301      	movs	r3, #1
20009d50:	75fb      	strb	r3, [r7, #23]
20009d52:	e034      	b.n	20009dbe <HAL_ICACHE_EnableRemapRegion+0x8a>
  }
  else
  {
    /* Get region control register address */
    p_reg = &(ICACHE->CRR0) + (1U * Region);
20009d54:	687b      	ldr	r3, [r7, #4]
20009d56:	009a      	lsls	r2, r3, #2
20009d58:	4b1d      	ldr	r3, [pc, #116]	@ (20009dd0 <HAL_ICACHE_EnableRemapRegion+0x9c>)
20009d5a:	4413      	add	r3, r2
20009d5c:	613b      	str	r3, [r7, #16]

    /* Check region is not already enabled */
    if ((*p_reg & ICACHE_CRRx_REN) != 0U)
20009d5e:	693b      	ldr	r3, [r7, #16]
20009d60:	681b      	ldr	r3, [r3, #0]
20009d62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20009d66:	2b00      	cmp	r3, #0
20009d68:	d002      	beq.n	20009d70 <HAL_ICACHE_EnableRemapRegion+0x3c>
    {
      status = HAL_ERROR;
20009d6a:	2301      	movs	r3, #1
20009d6c:	75fb      	strb	r3, [r7, #23]
20009d6e:	e026      	b.n	20009dbe <HAL_ICACHE_EnableRemapRegion+0x8a>
      /* Region 8MB:   BaseAddress size 6 bits, RemapAddress size 9 bits  */
      /* Region 16MB:  BaseAddress size 5 bits, RemapAddress size 8 bits  */
      /* Region 32MB:  BaseAddress size 4 bits, RemapAddress size 7 bits  */
      /* Region 64MB:  BaseAddress size 3 bits, RemapAddress size 6 bits  */
      /* Region 128MB: BaseAddress size 2 bits, RemapAddress size 5 bits  */
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
20009d70:	683b      	ldr	r3, [r7, #0]
20009d72:	681b      	ldr	r3, [r3, #0]
20009d74:	0d5a      	lsrs	r2, r3, #21
               (0xFFU & ~(pRegionConfig->Size - 1U));
20009d76:	683b      	ldr	r3, [r7, #0]
20009d78:	689b      	ldr	r3, [r3, #8]
20009d7a:	425b      	negs	r3, r3
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
20009d7c:	4013      	ands	r3, r2
20009d7e:	b2db      	uxtb	r3, r3
20009d80:	60fb      	str	r3, [r7, #12]
      value |= ((pRegionConfig->RemapAddress >> 5U) & \
20009d82:	683b      	ldr	r3, [r7, #0]
20009d84:	685b      	ldr	r3, [r3, #4]
20009d86:	095a      	lsrs	r2, r3, #5
                ((uint32_t)(0x7FFU & ~(pRegionConfig->Size - 1U)) << ICACHE_CRRx_REMAPADDR_Pos));
20009d88:	683b      	ldr	r3, [r7, #0]
20009d8a:	689b      	ldr	r3, [r3, #8]
20009d8c:	425b      	negs	r3, r3
20009d8e:	041b      	lsls	r3, r3, #16
      value |= ((pRegionConfig->RemapAddress >> 5U) & \
20009d90:	401a      	ands	r2, r3
20009d92:	4b10      	ldr	r3, [pc, #64]	@ (20009dd4 <HAL_ICACHE_EnableRemapRegion+0xa0>)
20009d94:	4013      	ands	r3, r2
20009d96:	68fa      	ldr	r2, [r7, #12]
20009d98:	4313      	orrs	r3, r2
20009d9a:	60fb      	str	r3, [r7, #12]
      value |= (pRegionConfig->Size << ICACHE_CRRx_RSIZE_Pos) | pRegionConfig->TrafficRoute | \
20009d9c:	683b      	ldr	r3, [r7, #0]
20009d9e:	689b      	ldr	r3, [r3, #8]
20009da0:	025a      	lsls	r2, r3, #9
20009da2:	683b      	ldr	r3, [r7, #0]
20009da4:	68db      	ldr	r3, [r3, #12]
20009da6:	431a      	orrs	r2, r3
               pRegionConfig->OutputBurstType;
20009da8:	683b      	ldr	r3, [r7, #0]
20009daa:	691b      	ldr	r3, [r3, #16]
      value |= (pRegionConfig->Size << ICACHE_CRRx_RSIZE_Pos) | pRegionConfig->TrafficRoute | \
20009dac:	4313      	orrs	r3, r2
20009dae:	68fa      	ldr	r2, [r7, #12]
20009db0:	4313      	orrs	r3, r2
20009db2:	60fb      	str	r3, [r7, #12]
      *p_reg = (value | ICACHE_CRRx_REN);
20009db4:	68fb      	ldr	r3, [r7, #12]
20009db6:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
20009dba:	693b      	ldr	r3, [r7, #16]
20009dbc:	601a      	str	r2, [r3, #0]
    }
  }

  return status;
20009dbe:	7dfb      	ldrb	r3, [r7, #23]
}
20009dc0:	4618      	mov	r0, r3
20009dc2:	371c      	adds	r7, #28
20009dc4:	46bd      	mov	sp, r7
20009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
20009dca:	4770      	bx	lr
20009dcc:	40030400 	.word	0x40030400
20009dd0:	40030420 	.word	0x40030420
20009dd4:	07ff0000 	.word	0x07ff0000

20009dd8 <HAL_ICACHE_DisableRemapRegion>:
  * @param  Region   Region number
                     This parameter can be a value of @arg @ref ICACHE_Region
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef  HAL_ICACHE_DisableRemapRegion(uint32_t Region)
{
20009dd8:	b480      	push	{r7}
20009dda:	b085      	sub	sp, #20
20009ddc:	af00      	add	r7, sp, #0
20009dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20009de0:	2300      	movs	r3, #0
20009de2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_REGION_NUMBER(Region));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
20009de4:	4b0d      	ldr	r3, [pc, #52]	@ (20009e1c <HAL_ICACHE_DisableRemapRegion+0x44>)
20009de6:	681b      	ldr	r3, [r3, #0]
20009de8:	f003 0301 	and.w	r3, r3, #1
20009dec:	2b00      	cmp	r3, #0
20009dee:	d002      	beq.n	20009df6 <HAL_ICACHE_DisableRemapRegion+0x1e>
  {
    status = HAL_ERROR;
20009df0:	2301      	movs	r3, #1
20009df2:	73fb      	strb	r3, [r7, #15]
20009df4:	e00a      	b.n	20009e0c <HAL_ICACHE_DisableRemapRegion+0x34>
  }
  else
  {
    /* Get region control register address */
    p_reg = &(ICACHE->CRR0) + (1U * Region);
20009df6:	687b      	ldr	r3, [r7, #4]
20009df8:	009a      	lsls	r2, r3, #2
20009dfa:	4b09      	ldr	r3, [pc, #36]	@ (20009e20 <HAL_ICACHE_DisableRemapRegion+0x48>)
20009dfc:	4413      	add	r3, r2
20009dfe:	60bb      	str	r3, [r7, #8]

    *p_reg &= ~ICACHE_CRRx_REN;
20009e00:	68bb      	ldr	r3, [r7, #8]
20009e02:	681b      	ldr	r3, [r3, #0]
20009e04:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
20009e08:	68bb      	ldr	r3, [r7, #8]
20009e0a:	601a      	str	r2, [r3, #0]
  }

  return status;
20009e0c:	7bfb      	ldrb	r3, [r7, #15]
}
20009e0e:	4618      	mov	r0, r3
20009e10:	3714      	adds	r7, #20
20009e12:	46bd      	mov	sp, r7
20009e14:	f85d 7b04 	ldr.w	r7, [sp], #4
20009e18:	4770      	bx	lr
20009e1a:	bf00      	nop
20009e1c:	40030400 	.word	0x40030400
20009e20:	40030420 	.word	0x40030420

20009e24 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
20009e24:	b480      	push	{r7}
20009e26:	b083      	sub	sp, #12
20009e28:	af00      	add	r7, sp, #0
20009e2a:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
20009e2c:	687b      	ldr	r3, [r7, #4]
20009e2e:	681b      	ldr	r3, [r3, #0]
20009e30:	f043 0201 	orr.w	r2, r3, #1
20009e34:	687b      	ldr	r3, [r7, #4]
20009e36:	601a      	str	r2, [r3, #0]
}
20009e38:	bf00      	nop
20009e3a:	370c      	adds	r7, #12
20009e3c:	46bd      	mov	sp, r7
20009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
20009e42:	4770      	bx	lr

20009e44 <LL_DLYB_Disable>:
  * @param  DLYBx DLYB Instance.
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Disable(DLYB_TypeDef *DLYBx)
{
20009e44:	b480      	push	{r7}
20009e46:	b083      	sub	sp, #12
20009e48:	af00      	add	r7, sp, #0
20009e4a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(DLYBx->CR, DLYB_CR_DEN);
20009e4c:	687b      	ldr	r3, [r7, #4]
20009e4e:	681b      	ldr	r3, [r3, #0]
20009e50:	f023 0201 	bic.w	r2, r3, #1
20009e54:	687b      	ldr	r3, [r7, #4]
20009e56:	601a      	str	r2, [r3, #0]
}
20009e58:	bf00      	nop
20009e5a:	370c      	adds	r7, #12
20009e5c:	46bd      	mov	sp, r7
20009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
20009e62:	4770      	bx	lr

20009e64 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
20009e64:	b580      	push	{r7, lr}
20009e66:	b086      	sub	sp, #24
20009e68:	af02      	add	r7, sp, #8
20009e6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20009e6c:	2300      	movs	r3, #0
20009e6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
20009e70:	f7f8 fd3e 	bl	200028f0 <HAL_GetTick>
20009e74:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
20009e76:	687b      	ldr	r3, [r7, #4]
20009e78:	2b00      	cmp	r3, #0
20009e7a:	d102      	bne.n	20009e82 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
20009e7c:	2301      	movs	r3, #1
20009e7e:	73fb      	strb	r3, [r7, #15]
20009e80:	e0a5      	b.n	20009fce <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
20009e82:	687b      	ldr	r3, [r7, #4]
20009e84:	2200      	movs	r2, #0
20009e86:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
20009e88:	687b      	ldr	r3, [r7, #4]
20009e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20009e8c:	2b00      	cmp	r3, #0
20009e8e:	f040 809e 	bne.w	20009fce <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
20009e92:	6878      	ldr	r0, [r7, #4]
20009e94:	f7f7 fa5c 	bl	20001350 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
20009e98:	f241 3188 	movw	r1, #5000	@ 0x1388
20009e9c:	6878      	ldr	r0, [r7, #4]
20009e9e:	f001 fac0 	bl	2000b422 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
20009ea2:	687b      	ldr	r3, [r7, #4]
20009ea4:	681b      	ldr	r3, [r3, #0]
20009ea6:	689a      	ldr	r2, [r3, #8]
20009ea8:	4b4b      	ldr	r3, [pc, #300]	@ (20009fd8 <HAL_OSPI_Init+0x174>)
20009eaa:	4013      	ands	r3, r2
20009eac:	687a      	ldr	r2, [r7, #4]
20009eae:	68d1      	ldr	r1, [r2, #12]
20009eb0:	687a      	ldr	r2, [r7, #4]
20009eb2:	6912      	ldr	r2, [r2, #16]
20009eb4:	3a01      	subs	r2, #1
20009eb6:	0412      	lsls	r2, r2, #16
20009eb8:	4311      	orrs	r1, r2
20009eba:	687a      	ldr	r2, [r7, #4]
20009ebc:	6952      	ldr	r2, [r2, #20]
20009ebe:	3a01      	subs	r2, #1
20009ec0:	0212      	lsls	r2, r2, #8
20009ec2:	4311      	orrs	r1, r2
20009ec4:	687a      	ldr	r2, [r7, #4]
20009ec6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
20009ec8:	4311      	orrs	r1, r2
20009eca:	687a      	ldr	r2, [r7, #4]
20009ecc:	69d2      	ldr	r2, [r2, #28]
20009ece:	4311      	orrs	r1, r2
20009ed0:	687a      	ldr	r2, [r7, #4]
20009ed2:	6812      	ldr	r2, [r2, #0]
20009ed4:	430b      	orrs	r3, r1
20009ed6:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
20009ed8:	687b      	ldr	r3, [r7, #4]
20009eda:	681b      	ldr	r3, [r3, #0]
20009edc:	68db      	ldr	r3, [r3, #12]
20009ede:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
20009ee2:	687b      	ldr	r3, [r7, #4]
20009ee4:	6a1a      	ldr	r2, [r3, #32]
20009ee6:	687b      	ldr	r3, [r7, #4]
20009ee8:	681b      	ldr	r3, [r3, #0]
20009eea:	430a      	orrs	r2, r1
20009eec:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
20009eee:	687b      	ldr	r3, [r7, #4]
20009ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20009ef2:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
20009ef4:	687b      	ldr	r3, [r7, #4]
20009ef6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
20009ef8:	687b      	ldr	r3, [r7, #4]
20009efa:	681b      	ldr	r3, [r3, #0]
20009efc:	430a      	orrs	r2, r1
20009efe:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
20009f00:	687b      	ldr	r3, [r7, #4]
20009f02:	681b      	ldr	r3, [r3, #0]
20009f04:	687a      	ldr	r2, [r7, #4]
20009f06:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
20009f08:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
20009f0a:	687b      	ldr	r3, [r7, #4]
20009f0c:	681b      	ldr	r3, [r3, #0]
20009f0e:	681b      	ldr	r3, [r3, #0]
20009f10:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
20009f14:	687b      	ldr	r3, [r7, #4]
20009f16:	685b      	ldr	r3, [r3, #4]
20009f18:	3b01      	subs	r3, #1
20009f1a:	021a      	lsls	r2, r3, #8
20009f1c:	687b      	ldr	r3, [r7, #4]
20009f1e:	681b      	ldr	r3, [r3, #0]
20009f20:	430a      	orrs	r2, r1
20009f22:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
20009f24:	687b      	ldr	r3, [r7, #4]
20009f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20009f28:	9300      	str	r3, [sp, #0]
20009f2a:	68bb      	ldr	r3, [r7, #8]
20009f2c:	2200      	movs	r2, #0
20009f2e:	2120      	movs	r1, #32
20009f30:	6878      	ldr	r0, [r7, #4]
20009f32:	f002 f83f 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
20009f36:	4603      	mov	r3, r0
20009f38:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
20009f3a:	7bfb      	ldrb	r3, [r7, #15]
20009f3c:	2b00      	cmp	r3, #0
20009f3e:	d146      	bne.n	20009fce <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
20009f40:	687b      	ldr	r3, [r7, #4]
20009f42:	681b      	ldr	r3, [r3, #0]
20009f44:	68db      	ldr	r3, [r3, #12]
20009f46:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
20009f4a:	687b      	ldr	r3, [r7, #4]
20009f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20009f4e:	1e5a      	subs	r2, r3, #1
20009f50:	687b      	ldr	r3, [r7, #4]
20009f52:	681b      	ldr	r3, [r3, #0]
20009f54:	430a      	orrs	r2, r1
20009f56:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
20009f58:	687b      	ldr	r3, [r7, #4]
20009f5a:	681b      	ldr	r3, [r3, #0]
20009f5c:	681b      	ldr	r3, [r3, #0]
20009f5e:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
20009f62:	687b      	ldr	r3, [r7, #4]
20009f64:	689a      	ldr	r2, [r3, #8]
20009f66:	687b      	ldr	r3, [r7, #4]
20009f68:	681b      	ldr	r3, [r3, #0]
20009f6a:	430a      	orrs	r2, r1
20009f6c:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
20009f6e:	687b      	ldr	r3, [r7, #4]
20009f70:	681b      	ldr	r3, [r3, #0]
20009f72:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
20009f76:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
20009f7a:	687b      	ldr	r3, [r7, #4]
20009f7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
20009f7e:	687b      	ldr	r3, [r7, #4]
20009f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20009f82:	431a      	orrs	r2, r3
20009f84:	687b      	ldr	r3, [r7, #4]
20009f86:	681b      	ldr	r3, [r3, #0]
20009f88:	430a      	orrs	r2, r1
20009f8a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
20009f8e:	687b      	ldr	r3, [r7, #4]
20009f90:	681b      	ldr	r3, [r3, #0]
20009f92:	681a      	ldr	r2, [r3, #0]
20009f94:	687b      	ldr	r3, [r7, #4]
20009f96:	681b      	ldr	r3, [r3, #0]
20009f98:	f042 0201 	orr.w	r2, r2, #1
20009f9c:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
20009f9e:	687b      	ldr	r3, [r7, #4]
20009fa0:	699b      	ldr	r3, [r3, #24]
20009fa2:	2b02      	cmp	r3, #2
20009fa4:	d107      	bne.n	20009fb6 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
20009fa6:	687b      	ldr	r3, [r7, #4]
20009fa8:	681b      	ldr	r3, [r3, #0]
20009faa:	689a      	ldr	r2, [r3, #8]
20009fac:	687b      	ldr	r3, [r7, #4]
20009fae:	681b      	ldr	r3, [r3, #0]
20009fb0:	f042 0202 	orr.w	r2, r2, #2
20009fb4:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
20009fb6:	687b      	ldr	r3, [r7, #4]
20009fb8:	68db      	ldr	r3, [r3, #12]
20009fba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20009fbe:	d103      	bne.n	20009fc8 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
20009fc0:	687b      	ldr	r3, [r7, #4]
20009fc2:	2201      	movs	r2, #1
20009fc4:	651a      	str	r2, [r3, #80]	@ 0x50
20009fc6:	e002      	b.n	20009fce <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
20009fc8:	687b      	ldr	r3, [r7, #4]
20009fca:	2202      	movs	r2, #2
20009fcc:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
20009fce:	7bfb      	ldrb	r3, [r7, #15]
}
20009fd0:	4618      	mov	r0, r3
20009fd2:	3710      	adds	r7, #16
20009fd4:	46bd      	mov	sp, r7
20009fd6:	bd80      	pop	{r7, pc}
20009fd8:	f8e0c0f4 	.word	0xf8e0c0f4
  * @brief  Initialize the OSPI MSP.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_MspInit(OSPI_HandleTypeDef *hospi)
{
20009fdc:	b480      	push	{r7}
20009fde:	b083      	sub	sp, #12
20009fe0:	af00      	add	r7, sp, #0
20009fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_MspInit can be implemented in the user file
   */
}
20009fe4:	bf00      	nop
20009fe6:	370c      	adds	r7, #12
20009fe8:	46bd      	mov	sp, r7
20009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
20009fee:	4770      	bx	lr

20009ff0 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
20009ff0:	b580      	push	{r7, lr}
20009ff2:	b084      	sub	sp, #16
20009ff4:	af00      	add	r7, sp, #0
20009ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20009ff8:	2300      	movs	r3, #0
20009ffa:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
20009ffc:	687b      	ldr	r3, [r7, #4]
20009ffe:	2b00      	cmp	r3, #0
2000a000:	d102      	bne.n	2000a008 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
2000a002:	2301      	movs	r3, #1
2000a004:	73fb      	strb	r3, [r7, #15]
2000a006:	e015      	b.n	2000a034 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
2000a008:	687b      	ldr	r3, [r7, #4]
2000a00a:	681b      	ldr	r3, [r3, #0]
2000a00c:	681a      	ldr	r2, [r3, #0]
2000a00e:	687b      	ldr	r3, [r7, #4]
2000a010:	681b      	ldr	r3, [r3, #0]
2000a012:	f022 0201 	bic.w	r2, r2, #1
2000a016:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000a018:	687b      	ldr	r3, [r7, #4]
2000a01a:	681b      	ldr	r3, [r3, #0]
2000a01c:	689a      	ldr	r2, [r3, #8]
2000a01e:	687b      	ldr	r3, [r7, #4]
2000a020:	681b      	ldr	r3, [r3, #0]
2000a022:	f022 0202 	bic.w	r2, r2, #2
2000a026:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
2000a028:	6878      	ldr	r0, [r7, #4]
2000a02a:	f7f7 fa6b 	bl	20001504 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
2000a02e:	687b      	ldr	r3, [r7, #4]
2000a030:	2200      	movs	r2, #0
2000a032:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  return status;
2000a034:	7bfb      	ldrb	r3, [r7, #15]
}
2000a036:	4618      	mov	r0, r3
2000a038:	3710      	adds	r7, #16
2000a03a:	46bd      	mov	sp, r7
2000a03c:	bd80      	pop	{r7, pc}
  * @brief  DeInitialize the OSPI MSP.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef *hospi)
{
2000a03e:	b480      	push	{r7}
2000a040:	b083      	sub	sp, #12
2000a042:	af00      	add	r7, sp, #0
2000a044:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_MspDeInit can be implemented in the user file
   */
}
2000a046:	bf00      	nop
2000a048:	370c      	adds	r7, #12
2000a04a:	46bd      	mov	sp, r7
2000a04c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000a050:	4770      	bx	lr
	...

2000a054 <HAL_OSPI_IRQHandler>:
  * @brief  Handle OSPI interrupt request.
  * @param  hospi : OSPI handle
  * @retval None
  */
void HAL_OSPI_IRQHandler(OSPI_HandleTypeDef *hospi)
{
2000a054:	b580      	push	{r7, lr}
2000a056:	b086      	sub	sp, #24
2000a058:	af00      	add	r7, sp, #0
2000a05a:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
2000a05c:	687b      	ldr	r3, [r7, #4]
2000a05e:	681b      	ldr	r3, [r3, #0]
2000a060:	3350      	adds	r3, #80	@ 0x50
2000a062:	617b      	str	r3, [r7, #20]
  uint32_t flag           = hospi->Instance->SR;
2000a064:	687b      	ldr	r3, [r7, #4]
2000a066:	681b      	ldr	r3, [r3, #0]
2000a068:	6a1b      	ldr	r3, [r3, #32]
2000a06a:	613b      	str	r3, [r7, #16]
  uint32_t itsource       = hospi->Instance->CR;
2000a06c:	687b      	ldr	r3, [r7, #4]
2000a06e:	681b      	ldr	r3, [r3, #0]
2000a070:	681b      	ldr	r3, [r3, #0]
2000a072:	60fb      	str	r3, [r7, #12]
  uint32_t currentstate   = hospi->State;
2000a074:	687b      	ldr	r3, [r7, #4]
2000a076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a078:	60bb      	str	r3, [r7, #8]

  /* OctoSPI fifo threshold interrupt occurred -------------------------------*/
  if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U))
2000a07a:	693b      	ldr	r3, [r7, #16]
2000a07c:	f003 0304 	and.w	r3, r3, #4
2000a080:	2b00      	cmp	r3, #0
2000a082:	d03a      	beq.n	2000a0fa <HAL_OSPI_IRQHandler+0xa6>
2000a084:	68fb      	ldr	r3, [r7, #12]
2000a086:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000a08a:	2b00      	cmp	r3, #0
2000a08c:	d035      	beq.n	2000a0fa <HAL_OSPI_IRQHandler+0xa6>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_TX)
2000a08e:	68bb      	ldr	r3, [r7, #8]
2000a090:	2b18      	cmp	r3, #24
2000a092:	d10f      	bne.n	2000a0b4 <HAL_OSPI_IRQHandler+0x60>
    {
      /* Write a data in the fifo */
      *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
2000a094:	687b      	ldr	r3, [r7, #4]
2000a096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a098:	781a      	ldrb	r2, [r3, #0]
2000a09a:	697b      	ldr	r3, [r7, #20]
2000a09c:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
2000a09e:	687b      	ldr	r3, [r7, #4]
2000a0a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a0a2:	1c5a      	adds	r2, r3, #1
2000a0a4:	687b      	ldr	r3, [r7, #4]
2000a0a6:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
2000a0a8:	687b      	ldr	r3, [r7, #4]
2000a0aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a0ac:	1e5a      	subs	r2, r3, #1
2000a0ae:	687b      	ldr	r3, [r7, #4]
2000a0b0:	649a      	str	r2, [r3, #72]	@ 0x48
2000a0b2:	e012      	b.n	2000a0da <HAL_OSPI_IRQHandler+0x86>
    }
    else if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a0b4:	68bb      	ldr	r3, [r7, #8]
2000a0b6:	2b28      	cmp	r3, #40	@ 0x28
2000a0b8:	d10f      	bne.n	2000a0da <HAL_OSPI_IRQHandler+0x86>
    {
      /* Read a data from the fifo */
      *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
2000a0ba:	687b      	ldr	r3, [r7, #4]
2000a0bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a0be:	697a      	ldr	r2, [r7, #20]
2000a0c0:	7812      	ldrb	r2, [r2, #0]
2000a0c2:	b2d2      	uxtb	r2, r2
2000a0c4:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
2000a0c6:	687b      	ldr	r3, [r7, #4]
2000a0c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a0ca:	1c5a      	adds	r2, r3, #1
2000a0cc:	687b      	ldr	r3, [r7, #4]
2000a0ce:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
2000a0d0:	687b      	ldr	r3, [r7, #4]
2000a0d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a0d4:	1e5a      	subs	r2, r3, #1
2000a0d6:	687b      	ldr	r3, [r7, #4]
2000a0d8:	649a      	str	r2, [r3, #72]	@ 0x48
    else
    {
      /* Nothing to do */
    }

    if (hospi->XferCount == 0U)
2000a0da:	687b      	ldr	r3, [r7, #4]
2000a0dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a0de:	2b00      	cmp	r3, #0
2000a0e0:	d107      	bne.n	2000a0f2 <HAL_OSPI_IRQHandler+0x9e>
    {
      /* All data have been received or transmitted for the transfer */
      /* Disable fifo threshold interrupt */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT);
2000a0e2:	687b      	ldr	r3, [r7, #4]
2000a0e4:	681b      	ldr	r3, [r3, #0]
2000a0e6:	681a      	ldr	r2, [r3, #0]
2000a0e8:	687b      	ldr	r3, [r7, #4]
2000a0ea:	681b      	ldr	r3, [r3, #0]
2000a0ec:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
2000a0f0:	601a      	str	r2, [r3, #0]

    /* Fifo threshold callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->FifoThresholdCallback(hospi);
#else
    HAL_OSPI_FifoThresholdCallback(hospi);
2000a0f2:	6878      	ldr	r0, [r7, #4]
2000a0f4:	f001 f823 	bl	2000b13e <HAL_OSPI_FifoThresholdCallback>
2000a0f8:	e0e7      	b.n	2000a2ca <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
  /* OctoSPI transfer complete interrupt occurred ----------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U))
2000a0fa:	693b      	ldr	r3, [r7, #16]
2000a0fc:	f003 0302 	and.w	r3, r3, #2
2000a100:	2b00      	cmp	r3, #0
2000a102:	d067      	beq.n	2000a1d4 <HAL_OSPI_IRQHandler+0x180>
2000a104:	68fb      	ldr	r3, [r7, #12]
2000a106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000a10a:	2b00      	cmp	r3, #0
2000a10c:	d062      	beq.n	2000a1d4 <HAL_OSPI_IRQHandler+0x180>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a10e:	68bb      	ldr	r3, [r7, #8]
2000a110:	2b28      	cmp	r3, #40	@ 0x28
2000a112:	d131      	bne.n	2000a178 <HAL_OSPI_IRQHandler+0x124>
    {
      if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U))
2000a114:	687b      	ldr	r3, [r7, #4]
2000a116:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a118:	2b00      	cmp	r3, #0
2000a11a:	d015      	beq.n	2000a148 <HAL_OSPI_IRQHandler+0xf4>
2000a11c:	693b      	ldr	r3, [r7, #16]
2000a11e:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
2000a122:	2b00      	cmp	r3, #0
2000a124:	d010      	beq.n	2000a148 <HAL_OSPI_IRQHandler+0xf4>
      {
        /* Read the last data received in the fifo */
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
2000a126:	687b      	ldr	r3, [r7, #4]
2000a128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a12a:	697a      	ldr	r2, [r7, #20]
2000a12c:	7812      	ldrb	r2, [r2, #0]
2000a12e:	b2d2      	uxtb	r2, r2
2000a130:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
2000a132:	687b      	ldr	r3, [r7, #4]
2000a134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a136:	1c5a      	adds	r2, r3, #1
2000a138:	687b      	ldr	r3, [r7, #4]
2000a13a:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
2000a13c:	687b      	ldr	r3, [r7, #4]
2000a13e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a140:	1e5a      	subs	r2, r3, #1
2000a142:	687b      	ldr	r3, [r7, #4]
2000a144:	649a      	str	r2, [r3, #72]	@ 0x48
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a146:	e0bd      	b.n	2000a2c4 <HAL_OSPI_IRQHandler+0x270>
      }
      else if (hospi->XferCount == 0U)
2000a148:	687b      	ldr	r3, [r7, #4]
2000a14a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a14c:	2b00      	cmp	r3, #0
2000a14e:	f040 80b9 	bne.w	2000a2c4 <HAL_OSPI_IRQHandler+0x270>
      {
        /* Clear flag */
        hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
2000a152:	687b      	ldr	r3, [r7, #4]
2000a154:	681b      	ldr	r3, [r3, #0]
2000a156:	2202      	movs	r2, #2
2000a158:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Disable the interrupts */
        __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000a15a:	687b      	ldr	r3, [r7, #4]
2000a15c:	681b      	ldr	r3, [r3, #0]
2000a15e:	681a      	ldr	r2, [r3, #0]
2000a160:	687b      	ldr	r3, [r7, #4]
2000a162:	681b      	ldr	r3, [r3, #0]
2000a164:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
2000a168:	601a      	str	r2, [r3, #0]

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000a16a:	687b      	ldr	r3, [r7, #4]
2000a16c:	2202      	movs	r2, #2
2000a16e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* RX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->RxCpltCallback(hospi);
#else
        HAL_OSPI_RxCpltCallback(hospi);
2000a170:	6878      	ldr	r0, [r7, #4]
2000a172:	f000 fff8 	bl	2000b166 <HAL_OSPI_RxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a176:	e0a5      	b.n	2000a2c4 <HAL_OSPI_IRQHandler+0x270>
      }
    }
    else
    {
      /* Clear flag */
      hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
2000a178:	687b      	ldr	r3, [r7, #4]
2000a17a:	681b      	ldr	r3, [r3, #0]
2000a17c:	2202      	movs	r2, #2
2000a17e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000a180:	687b      	ldr	r3, [r7, #4]
2000a182:	681b      	ldr	r3, [r3, #0]
2000a184:	681a      	ldr	r2, [r3, #0]
2000a186:	687b      	ldr	r3, [r7, #4]
2000a188:	681b      	ldr	r3, [r3, #0]
2000a18a:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
2000a18e:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
2000a190:	687b      	ldr	r3, [r7, #4]
2000a192:	2202      	movs	r2, #2
2000a194:	651a      	str	r2, [r3, #80]	@ 0x50

      if (currentstate == HAL_OSPI_STATE_BUSY_TX)
2000a196:	68bb      	ldr	r3, [r7, #8]
2000a198:	2b18      	cmp	r3, #24
2000a19a:	d103      	bne.n	2000a1a4 <HAL_OSPI_IRQHandler+0x150>
      {
        /* TX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->TxCpltCallback(hospi);
#else
        HAL_OSPI_TxCpltCallback(hospi);
2000a19c:	6878      	ldr	r0, [r7, #4]
2000a19e:	f000 ffec 	bl	2000b17a <HAL_OSPI_TxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a1a2:	e08f      	b.n	2000a2c4 <HAL_OSPI_IRQHandler+0x270>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_BUSY_CMD)
2000a1a4:	68bb      	ldr	r3, [r7, #8]
2000a1a6:	2b08      	cmp	r3, #8
2000a1a8:	d103      	bne.n	2000a1b2 <HAL_OSPI_IRQHandler+0x15e>
      {
        /* Command complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->CmdCpltCallback(hospi);
#else
        HAL_OSPI_CmdCpltCallback(hospi);
2000a1aa:	6878      	ldr	r0, [r7, #4]
2000a1ac:	f000 ffd1 	bl	2000b152 <HAL_OSPI_CmdCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a1b0:	e088      	b.n	2000a2c4 <HAL_OSPI_IRQHandler+0x270>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_ABORT)
2000a1b2:	68bb      	ldr	r3, [r7, #8]
2000a1b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000a1b8:	f040 8084 	bne.w	2000a2c4 <HAL_OSPI_IRQHandler+0x270>
      {
        if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE)
2000a1bc:	687b      	ldr	r3, [r7, #4]
2000a1be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000a1c0:	2b00      	cmp	r3, #0
2000a1c2:	d103      	bne.n	2000a1cc <HAL_OSPI_IRQHandler+0x178>
          /* Abort called by the user */
          /* Abort complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->AbortCpltCallback(hospi);
#else
          HAL_OSPI_AbortCpltCallback(hospi);
2000a1c4:	6878      	ldr	r0, [r7, #4]
2000a1c6:	f000 ffb0 	bl	2000b12a <HAL_OSPI_AbortCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a1ca:	e07b      	b.n	2000a2c4 <HAL_OSPI_IRQHandler+0x270>
          /* Abort due to an error (eg : DMA error) */
          /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->ErrorCallback(hospi);
#else
          HAL_OSPI_ErrorCallback(hospi);
2000a1cc:	6878      	ldr	r0, [r7, #4]
2000a1ce:	f000 ffa2 	bl	2000b116 <HAL_OSPI_ErrorCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a1d2:	e077      	b.n	2000a2c4 <HAL_OSPI_IRQHandler+0x270>
        /* Nothing to do */
      }
    }
  }
  /* OctoSPI status match interrupt occurred ---------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U))
2000a1d4:	693b      	ldr	r3, [r7, #16]
2000a1d6:	f003 0308 	and.w	r3, r3, #8
2000a1da:	2b00      	cmp	r3, #0
2000a1dc:	d01e      	beq.n	2000a21c <HAL_OSPI_IRQHandler+0x1c8>
2000a1de:	68fb      	ldr	r3, [r7, #12]
2000a1e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
2000a1e4:	2b00      	cmp	r3, #0
2000a1e6:	d019      	beq.n	2000a21c <HAL_OSPI_IRQHandler+0x1c8>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_SM;
2000a1e8:	687b      	ldr	r3, [r7, #4]
2000a1ea:	681b      	ldr	r3, [r3, #0]
2000a1ec:	2208      	movs	r2, #8
2000a1ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Check if automatic poll mode stop is activated */
    if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U)
2000a1f0:	687b      	ldr	r3, [r7, #4]
2000a1f2:	681b      	ldr	r3, [r3, #0]
2000a1f4:	681b      	ldr	r3, [r3, #0]
2000a1f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
2000a1fa:	2b00      	cmp	r3, #0
2000a1fc:	d00a      	beq.n	2000a214 <HAL_OSPI_IRQHandler+0x1c0>
    {
      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
2000a1fe:	687b      	ldr	r3, [r7, #4]
2000a200:	681b      	ldr	r3, [r3, #0]
2000a202:	681a      	ldr	r2, [r3, #0]
2000a204:	687b      	ldr	r3, [r7, #4]
2000a206:	681b      	ldr	r3, [r3, #0]
2000a208:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
2000a20c:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
2000a20e:	687b      	ldr	r3, [r7, #4]
2000a210:	2202      	movs	r2, #2
2000a212:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Status match callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->StatusMatchCallback(hospi);
#else
    HAL_OSPI_StatusMatchCallback(hospi);
2000a214:	6878      	ldr	r0, [r7, #4]
2000a216:	f000 ffce 	bl	2000b1b6 <HAL_OSPI_StatusMatchCallback>
2000a21a:	e056      	b.n	2000a2ca <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* OctoSPI transfer error interrupt occurred -------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U))
2000a21c:	693b      	ldr	r3, [r7, #16]
2000a21e:	f003 0301 	and.w	r3, r3, #1
2000a222:	2b00      	cmp	r3, #0
2000a224:	d03c      	beq.n	2000a2a0 <HAL_OSPI_IRQHandler+0x24c>
2000a226:	68fb      	ldr	r3, [r7, #12]
2000a228:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000a22c:	2b00      	cmp	r3, #0
2000a22e:	d037      	beq.n	2000a2a0 <HAL_OSPI_IRQHandler+0x24c>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TE;
2000a230:	687b      	ldr	r3, [r7, #4]
2000a232:	681b      	ldr	r3, [r3, #0]
2000a234:	2201      	movs	r2, #1
2000a236:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
2000a238:	687b      	ldr	r3, [r7, #4]
2000a23a:	681b      	ldr	r3, [r3, #0]
2000a23c:	681a      	ldr	r2, [r3, #0]
2000a23e:	687b      	ldr	r3, [r7, #4]
2000a240:	681b      	ldr	r3, [r3, #0]
2000a242:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
2000a246:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER;
2000a248:	687b      	ldr	r3, [r7, #4]
2000a24a:	2202      	movs	r2, #2
2000a24c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000a24e:	687b      	ldr	r3, [r7, #4]
2000a250:	681b      	ldr	r3, [r3, #0]
2000a252:	681b      	ldr	r3, [r3, #0]
2000a254:	f003 0304 	and.w	r3, r3, #4
2000a258:	2b00      	cmp	r3, #0
2000a25a:	d01a      	beq.n	2000a292 <HAL_OSPI_IRQHandler+0x23e>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000a25c:	687b      	ldr	r3, [r7, #4]
2000a25e:	681b      	ldr	r3, [r3, #0]
2000a260:	681a      	ldr	r2, [r3, #0]
2000a262:	687b      	ldr	r3, [r7, #4]
2000a264:	681b      	ldr	r3, [r3, #0]
2000a266:	f022 0204 	bic.w	r2, r2, #4
2000a26a:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hdma->XferAbortCallback = OSPI_DMAAbortCplt;
2000a26c:	687b      	ldr	r3, [r7, #4]
2000a26e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a270:	4a18      	ldr	r2, [pc, #96]	@ (2000a2d4 <HAL_OSPI_IRQHandler+0x280>)
2000a272:	66da      	str	r2, [r3, #108]	@ 0x6c
      if (HAL_DMA_Abort_IT(hospi->hdma) != HAL_OK)
2000a274:	687b      	ldr	r3, [r7, #4]
2000a276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a278:	4618      	mov	r0, r3
2000a27a:	f7f9 fcc1 	bl	20003c00 <HAL_DMA_Abort_IT>
2000a27e:	4603      	mov	r3, r0
2000a280:	2b00      	cmp	r3, #0
2000a282:	d021      	beq.n	2000a2c8 <HAL_OSPI_IRQHandler+0x274>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000a284:	687b      	ldr	r3, [r7, #4]
2000a286:	2202      	movs	r2, #2
2000a288:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->ErrorCallback(hospi);
#else
        HAL_OSPI_ErrorCallback(hospi);
2000a28a:	6878      	ldr	r0, [r7, #4]
2000a28c:	f000 ff43 	bl	2000b116 <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000a290:	e01a      	b.n	2000a2c8 <HAL_OSPI_IRQHandler+0x274>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
2000a292:	687b      	ldr	r3, [r7, #4]
2000a294:	2202      	movs	r2, #2
2000a296:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
      hospi->ErrorCallback(hospi);
#else
      HAL_OSPI_ErrorCallback(hospi);
2000a298:	6878      	ldr	r0, [r7, #4]
2000a29a:	f000 ff3c 	bl	2000b116 <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000a29e:	e013      	b.n	2000a2c8 <HAL_OSPI_IRQHandler+0x274>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
    }
  }
  /* OctoSPI timeout interrupt occurred --------------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U))
2000a2a0:	693b      	ldr	r3, [r7, #16]
2000a2a2:	f003 0310 	and.w	r3, r3, #16
2000a2a6:	2b00      	cmp	r3, #0
2000a2a8:	d00f      	beq.n	2000a2ca <HAL_OSPI_IRQHandler+0x276>
2000a2aa:	68fb      	ldr	r3, [r7, #12]
2000a2ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000a2b0:	2b00      	cmp	r3, #0
2000a2b2:	d00a      	beq.n	2000a2ca <HAL_OSPI_IRQHandler+0x276>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TO;
2000a2b4:	687b      	ldr	r3, [r7, #4]
2000a2b6:	681b      	ldr	r3, [r3, #0]
2000a2b8:	2210      	movs	r2, #16
2000a2ba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Timeout callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->TimeOutCallback(hospi);
#else
    HAL_OSPI_TimeOutCallback(hospi);
2000a2bc:	6878      	ldr	r0, [r7, #4]
2000a2be:	f000 ff84 	bl	2000b1ca <HAL_OSPI_TimeOutCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
2000a2c2:	e002      	b.n	2000a2ca <HAL_OSPI_IRQHandler+0x276>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
2000a2c4:	bf00      	nop
2000a2c6:	e000      	b.n	2000a2ca <HAL_OSPI_IRQHandler+0x276>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000a2c8:	bf00      	nop
}
2000a2ca:	bf00      	nop
2000a2cc:	3718      	adds	r7, #24
2000a2ce:	46bd      	mov	sp, r7
2000a2d0:	bd80      	pop	{r7, pc}
2000a2d2:	bf00      	nop
2000a2d4:	2000bf3d 	.word	0x2000bf3d

2000a2d8 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
2000a2d8:	b580      	push	{r7, lr}
2000a2da:	b08a      	sub	sp, #40	@ 0x28
2000a2dc:	af02      	add	r7, sp, #8
2000a2de:	60f8      	str	r0, [r7, #12]
2000a2e0:	60b9      	str	r1, [r7, #8]
2000a2e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
2000a2e4:	f7f8 fb04 	bl	200028f0 <HAL_GetTick>
2000a2e8:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000a2ea:	68bb      	ldr	r3, [r7, #8]
2000a2ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000a2ee:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
2000a2f0:	68fb      	ldr	r3, [r7, #12]
2000a2f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a2f4:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
2000a2f6:	697b      	ldr	r3, [r7, #20]
2000a2f8:	2b02      	cmp	r3, #2
2000a2fa:	d104      	bne.n	2000a306 <HAL_OSPI_Command+0x2e>
2000a2fc:	68fb      	ldr	r3, [r7, #12]
2000a2fe:	68db      	ldr	r3, [r3, #12]
2000a300:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a304:	d115      	bne.n	2000a332 <HAL_OSPI_Command+0x5a>
2000a306:	697b      	ldr	r3, [r7, #20]
2000a308:	2b14      	cmp	r3, #20
2000a30a:	d107      	bne.n	2000a31c <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
2000a30c:	68bb      	ldr	r3, [r7, #8]
2000a30e:	681b      	ldr	r3, [r3, #0]
2000a310:	2b02      	cmp	r3, #2
2000a312:	d00e      	beq.n	2000a332 <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
2000a314:	68bb      	ldr	r3, [r7, #8]
2000a316:	681b      	ldr	r3, [r3, #0]
2000a318:	2b03      	cmp	r3, #3
2000a31a:	d00a      	beq.n	2000a332 <HAL_OSPI_Command+0x5a>
2000a31c:	697b      	ldr	r3, [r7, #20]
2000a31e:	2b24      	cmp	r3, #36	@ 0x24
2000a320:	d15b      	bne.n	2000a3da <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
2000a322:	68bb      	ldr	r3, [r7, #8]
2000a324:	681b      	ldr	r3, [r3, #0]
2000a326:	2b01      	cmp	r3, #1
2000a328:	d003      	beq.n	2000a332 <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
2000a32a:	68bb      	ldr	r3, [r7, #8]
2000a32c:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
2000a32e:	2b03      	cmp	r3, #3
2000a330:	d153      	bne.n	2000a3da <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000a332:	687b      	ldr	r3, [r7, #4]
2000a334:	9300      	str	r3, [sp, #0]
2000a336:	69bb      	ldr	r3, [r7, #24]
2000a338:	2200      	movs	r2, #0
2000a33a:	2120      	movs	r1, #32
2000a33c:	68f8      	ldr	r0, [r7, #12]
2000a33e:	f001 fe39 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000a342:	4603      	mov	r3, r0
2000a344:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
2000a346:	7ffb      	ldrb	r3, [r7, #31]
2000a348:	2b00      	cmp	r3, #0
2000a34a:	d14c      	bne.n	2000a3e6 <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
2000a34c:	68fb      	ldr	r3, [r7, #12]
2000a34e:	2200      	movs	r2, #0
2000a350:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
2000a352:	68b9      	ldr	r1, [r7, #8]
2000a354:	68f8      	ldr	r0, [r7, #12]
2000a356:	f001 fe6d 	bl	2000c034 <OSPI_ConfigCmd>
2000a35a:	4603      	mov	r3, r0
2000a35c:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
2000a35e:	7ffb      	ldrb	r3, [r7, #31]
2000a360:	2b00      	cmp	r3, #0
2000a362:	d140      	bne.n	2000a3e6 <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
2000a364:	68bb      	ldr	r3, [r7, #8]
2000a366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000a368:	2b00      	cmp	r3, #0
2000a36a:	d10e      	bne.n	2000a38a <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
2000a36c:	687b      	ldr	r3, [r7, #4]
2000a36e:	9300      	str	r3, [sp, #0]
2000a370:	69bb      	ldr	r3, [r7, #24]
2000a372:	2201      	movs	r2, #1
2000a374:	2102      	movs	r1, #2
2000a376:	68f8      	ldr	r0, [r7, #12]
2000a378:	f001 fe1c 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000a37c:	4603      	mov	r3, r0
2000a37e:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000a380:	68fb      	ldr	r3, [r7, #12]
2000a382:	681b      	ldr	r3, [r3, #0]
2000a384:	2202      	movs	r2, #2
2000a386:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
2000a388:	e02d      	b.n	2000a3e6 <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
2000a38a:	68bb      	ldr	r3, [r7, #8]
2000a38c:	681b      	ldr	r3, [r3, #0]
2000a38e:	2b00      	cmp	r3, #0
2000a390:	d103      	bne.n	2000a39a <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a392:	68fb      	ldr	r3, [r7, #12]
2000a394:	2204      	movs	r2, #4
2000a396:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a398:	e025      	b.n	2000a3e6 <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
2000a39a:	68bb      	ldr	r3, [r7, #8]
2000a39c:	681b      	ldr	r3, [r3, #0]
2000a39e:	2b01      	cmp	r3, #1
2000a3a0:	d10b      	bne.n	2000a3ba <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
2000a3a2:	68fb      	ldr	r3, [r7, #12]
2000a3a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a3a6:	2b24      	cmp	r3, #36	@ 0x24
2000a3a8:	d103      	bne.n	2000a3b2 <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a3aa:	68fb      	ldr	r3, [r7, #12]
2000a3ac:	2204      	movs	r2, #4
2000a3ae:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a3b0:	e019      	b.n	2000a3e6 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
2000a3b2:	68fb      	ldr	r3, [r7, #12]
2000a3b4:	2214      	movs	r2, #20
2000a3b6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a3b8:	e015      	b.n	2000a3e6 <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
2000a3ba:	68bb      	ldr	r3, [r7, #8]
2000a3bc:	681b      	ldr	r3, [r3, #0]
2000a3be:	2b02      	cmp	r3, #2
2000a3c0:	d111      	bne.n	2000a3e6 <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
2000a3c2:	68fb      	ldr	r3, [r7, #12]
2000a3c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a3c6:	2b14      	cmp	r3, #20
2000a3c8:	d103      	bne.n	2000a3d2 <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a3ca:	68fb      	ldr	r3, [r7, #12]
2000a3cc:	2204      	movs	r2, #4
2000a3ce:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a3d0:	e009      	b.n	2000a3e6 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
2000a3d2:	68fb      	ldr	r3, [r7, #12]
2000a3d4:	2224      	movs	r2, #36	@ 0x24
2000a3d6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a3d8:	e005      	b.n	2000a3e6 <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000a3da:	2301      	movs	r3, #1
2000a3dc:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a3de:	68fb      	ldr	r3, [r7, #12]
2000a3e0:	2210      	movs	r2, #16
2000a3e2:	655a      	str	r2, [r3, #84]	@ 0x54
2000a3e4:	e000      	b.n	2000a3e8 <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
2000a3e6:	bf00      	nop
  }

  /* Return function status */
  return status;
2000a3e8:	7ffb      	ldrb	r3, [r7, #31]
}
2000a3ea:	4618      	mov	r0, r3
2000a3ec:	3720      	adds	r7, #32
2000a3ee:	46bd      	mov	sp, r7
2000a3f0:	bd80      	pop	{r7, pc}

2000a3f2 <HAL_OSPI_Command_IT>:
  * @param  cmd   : structure that contains the command configuration information
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command_IT(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
2000a3f2:	b580      	push	{r7, lr}
2000a3f4:	b086      	sub	sp, #24
2000a3f6:	af02      	add	r7, sp, #8
2000a3f8:	6078      	str	r0, [r7, #4]
2000a3fa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a3fc:	f7f8 fa78 	bl	200028f0 <HAL_GetTick>
2000a400:	60b8      	str	r0, [r7, #8]

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  if ((hospi->State  == HAL_OSPI_STATE_READY) && (cmd->OperationType     == HAL_OSPI_OPTYPE_COMMON_CFG) &&
2000a402:	687b      	ldr	r3, [r7, #4]
2000a404:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a406:	2b02      	cmp	r3, #2
2000a408:	d136      	bne.n	2000a478 <HAL_OSPI_Command_IT+0x86>
2000a40a:	683b      	ldr	r3, [r7, #0]
2000a40c:	681b      	ldr	r3, [r3, #0]
2000a40e:	2b00      	cmp	r3, #0
2000a410:	d132      	bne.n	2000a478 <HAL_OSPI_Command_IT+0x86>
      (cmd->DataMode == HAL_OSPI_DATA_NONE)   && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS))
2000a412:	683b      	ldr	r3, [r7, #0]
2000a414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hospi->State  == HAL_OSPI_STATE_READY) && (cmd->OperationType     == HAL_OSPI_OPTYPE_COMMON_CFG) &&
2000a416:	2b00      	cmp	r3, #0
2000a418:	d12e      	bne.n	2000a478 <HAL_OSPI_Command_IT+0x86>
      (cmd->DataMode == HAL_OSPI_DATA_NONE)   && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS))
2000a41a:	687b      	ldr	r3, [r7, #4]
2000a41c:	68db      	ldr	r3, [r3, #12]
2000a41e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a422:	d029      	beq.n	2000a478 <HAL_OSPI_Command_IT+0x86>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000a424:	687b      	ldr	r3, [r7, #4]
2000a426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000a428:	9300      	str	r3, [sp, #0]
2000a42a:	68bb      	ldr	r3, [r7, #8]
2000a42c:	2200      	movs	r2, #0
2000a42e:	2120      	movs	r1, #32
2000a430:	6878      	ldr	r0, [r7, #4]
2000a432:	f001 fdbf 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000a436:	4603      	mov	r3, r0
2000a438:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
2000a43a:	7bfb      	ldrb	r3, [r7, #15]
2000a43c:	2b00      	cmp	r3, #0
2000a43e:	d121      	bne.n	2000a484 <HAL_OSPI_Command_IT+0x92>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
2000a440:	687b      	ldr	r3, [r7, #4]
2000a442:	2200      	movs	r2, #0
2000a444:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000a446:	687b      	ldr	r3, [r7, #4]
2000a448:	681b      	ldr	r3, [r3, #0]
2000a44a:	2203      	movs	r2, #3
2000a44c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
2000a44e:	6839      	ldr	r1, [r7, #0]
2000a450:	6878      	ldr	r0, [r7, #4]
2000a452:	f001 fdef 	bl	2000c034 <OSPI_ConfigCmd>
2000a456:	4603      	mov	r3, r0
2000a458:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
2000a45a:	7bfb      	ldrb	r3, [r7, #15]
2000a45c:	2b00      	cmp	r3, #0
2000a45e:	d111      	bne.n	2000a484 <HAL_OSPI_Command_IT+0x92>
      {
        /* Update the state */
        hospi->State = HAL_OSPI_STATE_BUSY_CMD;
2000a460:	687b      	ldr	r3, [r7, #4]
2000a462:	2208      	movs	r2, #8
2000a464:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the transfer complete and transfer error interrupts */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_TE);
2000a466:	687b      	ldr	r3, [r7, #4]
2000a468:	681b      	ldr	r3, [r3, #0]
2000a46a:	681a      	ldr	r2, [r3, #0]
2000a46c:	687b      	ldr	r3, [r7, #4]
2000a46e:	681b      	ldr	r3, [r3, #0]
2000a470:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
2000a474:	601a      	str	r2, [r3, #0]
    if (status == HAL_OK)
2000a476:	e005      	b.n	2000a484 <HAL_OSPI_Command_IT+0x92>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000a478:	2301      	movs	r3, #1
2000a47a:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a47c:	687b      	ldr	r3, [r7, #4]
2000a47e:	2210      	movs	r2, #16
2000a480:	655a      	str	r2, [r3, #84]	@ 0x54
2000a482:	e000      	b.n	2000a486 <HAL_OSPI_Command_IT+0x94>
    if (status == HAL_OK)
2000a484:	bf00      	nop
  }

  /* Return function status */
  return status;
2000a486:	7bfb      	ldrb	r3, [r7, #15]
}
2000a488:	4618      	mov	r0, r3
2000a48a:	3710      	adds	r7, #16
2000a48c:	46bd      	mov	sp, r7
2000a48e:	bd80      	pop	{r7, pc}

2000a490 <HAL_OSPI_HyperbusCfg>:
  * @param  cfg     : Structure containing the Hyperbus configuration
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_HyperbusCfg(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCfgTypeDef *cfg, uint32_t Timeout)
{
2000a490:	b580      	push	{r7, lr}
2000a492:	b08a      	sub	sp, #40	@ 0x28
2000a494:	af02      	add	r7, sp, #8
2000a496:	60f8      	str	r0, [r7, #12]
2000a498:	60b9      	str	r1, [r7, #8]
2000a49a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
2000a49c:	f7f8 fa28 	bl	200028f0 <HAL_GetTick>
2000a4a0:	61b8      	str	r0, [r7, #24]
  assert_param(IS_OSPI_ACCESS_TIME(cfg->AccessTime));
  assert_param(IS_OSPI_WRITE_ZERO_LATENCY(cfg->WriteZeroLatency));
  assert_param(IS_OSPI_LATENCY_MODE(cfg->LatencyMode));

  /* Check the state of the driver */
  state = hospi->State;
2000a4a2:	68fb      	ldr	r3, [r7, #12]
2000a4a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a4a6:	617b      	str	r3, [r7, #20]
  if ((state == HAL_OSPI_STATE_HYPERBUS_INIT) || (state == HAL_OSPI_STATE_READY))
2000a4a8:	697b      	ldr	r3, [r7, #20]
2000a4aa:	2b01      	cmp	r3, #1
2000a4ac:	d002      	beq.n	2000a4b4 <HAL_OSPI_HyperbusCfg+0x24>
2000a4ae:	697b      	ldr	r3, [r7, #20]
2000a4b0:	2b02      	cmp	r3, #2
2000a4b2:	d122      	bne.n	2000a4fa <HAL_OSPI_HyperbusCfg+0x6a>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000a4b4:	687b      	ldr	r3, [r7, #4]
2000a4b6:	9300      	str	r3, [sp, #0]
2000a4b8:	69bb      	ldr	r3, [r7, #24]
2000a4ba:	2200      	movs	r2, #0
2000a4bc:	2120      	movs	r1, #32
2000a4be:	68f8      	ldr	r0, [r7, #12]
2000a4c0:	f001 fd78 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000a4c4:	4603      	mov	r3, r0
2000a4c6:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
2000a4c8:	7ffb      	ldrb	r3, [r7, #31]
2000a4ca:	2b00      	cmp	r3, #0
2000a4cc:	d11a      	bne.n	2000a504 <HAL_OSPI_HyperbusCfg+0x74>
    {
      /* Configure Hyperbus configuration Latency register */
      WRITE_REG(hospi->Instance->HLCR, ((cfg->RWRecoveryTime << OCTOSPI_HLCR_TRWR_Pos) |
2000a4ce:	68bb      	ldr	r3, [r7, #8]
2000a4d0:	681b      	ldr	r3, [r3, #0]
2000a4d2:	041a      	lsls	r2, r3, #16
2000a4d4:	68bb      	ldr	r3, [r7, #8]
2000a4d6:	685b      	ldr	r3, [r3, #4]
2000a4d8:	021b      	lsls	r3, r3, #8
2000a4da:	431a      	orrs	r2, r3
2000a4dc:	68bb      	ldr	r3, [r7, #8]
2000a4de:	689b      	ldr	r3, [r3, #8]
2000a4e0:	ea42 0103 	orr.w	r1, r2, r3
2000a4e4:	68bb      	ldr	r3, [r7, #8]
2000a4e6:	68da      	ldr	r2, [r3, #12]
2000a4e8:	68fb      	ldr	r3, [r7, #12]
2000a4ea:	681b      	ldr	r3, [r3, #0]
2000a4ec:	430a      	orrs	r2, r1
2000a4ee:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
                                        (cfg->AccessTime << OCTOSPI_HLCR_TACC_Pos)     |
                                        cfg->WriteZeroLatency | cfg->LatencyMode));

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_READY;
2000a4f2:	68fb      	ldr	r3, [r7, #12]
2000a4f4:	2202      	movs	r2, #2
2000a4f6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a4f8:	e004      	b.n	2000a504 <HAL_OSPI_HyperbusCfg+0x74>
    }
  }
  else
  {
    status = HAL_ERROR;
2000a4fa:	2301      	movs	r3, #1
2000a4fc:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a4fe:	68fb      	ldr	r3, [r7, #12]
2000a500:	2210      	movs	r2, #16
2000a502:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000a504:	7ffb      	ldrb	r3, [r7, #31]
}
2000a506:	4618      	mov	r0, r3
2000a508:	3720      	adds	r7, #32
2000a50a:	46bd      	mov	sp, r7
2000a50c:	bd80      	pop	{r7, pc}

2000a50e <HAL_OSPI_HyperbusCmd>:
  * @param  cmd     : Structure containing the Hyperbus command
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_HyperbusCmd(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCmdTypeDef *cmd, uint32_t Timeout)
{
2000a50e:	b580      	push	{r7, lr}
2000a510:	b088      	sub	sp, #32
2000a512:	af02      	add	r7, sp, #8
2000a514:	60f8      	str	r0, [r7, #12]
2000a516:	60b9      	str	r1, [r7, #8]
2000a518:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a51a:	f7f8 f9e9 	bl	200028f0 <HAL_GetTick>
2000a51e:	6138      	str	r0, [r7, #16]
  assert_param(IS_OSPI_ADDRESS_SIZE(cmd->AddressSize));
  assert_param(IS_OSPI_NUMBER_DATA(cmd->NbData));
  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));

  /* Check the state of the driver */
  if ((hospi->State == HAL_OSPI_STATE_READY) && (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS))
2000a520:	68fb      	ldr	r3, [r7, #12]
2000a522:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a524:	2b02      	cmp	r3, #2
2000a526:	d149      	bne.n	2000a5bc <HAL_OSPI_HyperbusCmd+0xae>
2000a528:	68fb      	ldr	r3, [r7, #12]
2000a52a:	68db      	ldr	r3, [r3, #12]
2000a52c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a530:	d144      	bne.n	2000a5bc <HAL_OSPI_HyperbusCmd+0xae>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000a532:	687b      	ldr	r3, [r7, #4]
2000a534:	9300      	str	r3, [sp, #0]
2000a536:	693b      	ldr	r3, [r7, #16]
2000a538:	2200      	movs	r2, #0
2000a53a:	2120      	movs	r1, #32
2000a53c:	68f8      	ldr	r0, [r7, #12]
2000a53e:	f001 fd39 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000a542:	4603      	mov	r3, r0
2000a544:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
2000a546:	7dfb      	ldrb	r3, [r7, #23]
2000a548:	2b00      	cmp	r3, #0
2000a54a:	d13c      	bne.n	2000a5c6 <HAL_OSPI_HyperbusCmd+0xb8>
    {
      /* Re-initialize the value of the functional mode */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
2000a54c:	68fb      	ldr	r3, [r7, #12]
2000a54e:	681b      	ldr	r3, [r3, #0]
2000a550:	681a      	ldr	r2, [r3, #0]
2000a552:	68fb      	ldr	r3, [r7, #12]
2000a554:	681b      	ldr	r3, [r3, #0]
2000a556:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000a55a:	601a      	str	r2, [r3, #0]

      /* Configure the address space in the DCR1 register */
      MODIFY_REG(hospi->Instance->DCR1, OCTOSPI_DCR1_MTYP_0, cmd->AddressSpace);
2000a55c:	68fb      	ldr	r3, [r7, #12]
2000a55e:	681b      	ldr	r3, [r3, #0]
2000a560:	689b      	ldr	r3, [r3, #8]
2000a562:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
2000a566:	68bb      	ldr	r3, [r7, #8]
2000a568:	681a      	ldr	r2, [r3, #0]
2000a56a:	68fb      	ldr	r3, [r7, #12]
2000a56c:	681b      	ldr	r3, [r3, #0]
2000a56e:	430a      	orrs	r2, r1
2000a570:	609a      	str	r2, [r3, #8]

      /* Configure the CCR and WCCR registers with the address size and the following configuration :
         - DQS signal enabled (used as RWDS)
         - DTR mode enabled on address and data
         - address and data on 8 lines */
      WRITE_REG(hospi->Instance->CCR, (cmd->DQSMode | OCTOSPI_CCR_DDTR | OCTOSPI_CCR_DMODE_2 |
2000a572:	68bb      	ldr	r3, [r7, #8]
2000a574:	691a      	ldr	r2, [r3, #16]
2000a576:	68bb      	ldr	r3, [r7, #8]
2000a578:	689b      	ldr	r3, [r3, #8]
2000a57a:	431a      	orrs	r2, r3
2000a57c:	68fb      	ldr	r3, [r7, #12]
2000a57e:	681b      	ldr	r3, [r3, #0]
2000a580:	f042 220c 	orr.w	r2, r2, #201329664	@ 0xc000c00
2000a584:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
                                       cmd->AddressSize | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADMODE_2));
      WRITE_REG(hospi->Instance->WCCR, (cmd->DQSMode | OCTOSPI_WCCR_DDTR | OCTOSPI_WCCR_DMODE_2 |
2000a588:	68bb      	ldr	r3, [r7, #8]
2000a58a:	691a      	ldr	r2, [r3, #16]
2000a58c:	68bb      	ldr	r3, [r7, #8]
2000a58e:	689b      	ldr	r3, [r3, #8]
2000a590:	431a      	orrs	r2, r3
2000a592:	68fb      	ldr	r3, [r7, #12]
2000a594:	681b      	ldr	r3, [r3, #0]
2000a596:	f042 220c 	orr.w	r2, r2, #201329664	@ 0xc000c00
2000a59a:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
                                        cmd->AddressSize | OCTOSPI_WCCR_ADDTR | OCTOSPI_WCCR_ADMODE_2));

      /* Configure the DLR register with the number of data */
      WRITE_REG(hospi->Instance->DLR, (cmd->NbData - 1U));
2000a59e:	68bb      	ldr	r3, [r7, #8]
2000a5a0:	68da      	ldr	r2, [r3, #12]
2000a5a2:	68fb      	ldr	r3, [r7, #12]
2000a5a4:	681b      	ldr	r3, [r3, #0]
2000a5a6:	3a01      	subs	r2, #1
2000a5a8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure the AR register with the address value */
      WRITE_REG(hospi->Instance->AR, cmd->Address);
2000a5aa:	68fb      	ldr	r3, [r7, #12]
2000a5ac:	681b      	ldr	r3, [r3, #0]
2000a5ae:	68ba      	ldr	r2, [r7, #8]
2000a5b0:	6852      	ldr	r2, [r2, #4]
2000a5b2:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_CMD_CFG;
2000a5b4:	68fb      	ldr	r3, [r7, #12]
2000a5b6:	2204      	movs	r2, #4
2000a5b8:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000a5ba:	e004      	b.n	2000a5c6 <HAL_OSPI_HyperbusCmd+0xb8>
    }
  }
  else
  {
    status = HAL_ERROR;
2000a5bc:	2301      	movs	r3, #1
2000a5be:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a5c0:	68fb      	ldr	r3, [r7, #12]
2000a5c2:	2210      	movs	r2, #16
2000a5c4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000a5c6:	7dfb      	ldrb	r3, [r7, #23]
}
2000a5c8:	4618      	mov	r0, r3
2000a5ca:	3718      	adds	r7, #24
2000a5cc:	46bd      	mov	sp, r7
2000a5ce:	bd80      	pop	{r7, pc}

2000a5d0 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
2000a5d0:	b580      	push	{r7, lr}
2000a5d2:	b08a      	sub	sp, #40	@ 0x28
2000a5d4:	af02      	add	r7, sp, #8
2000a5d6:	60f8      	str	r0, [r7, #12]
2000a5d8:	60b9      	str	r1, [r7, #8]
2000a5da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a5dc:	f7f8 f988 	bl	200028f0 <HAL_GetTick>
2000a5e0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
2000a5e2:	68fb      	ldr	r3, [r7, #12]
2000a5e4:	681b      	ldr	r3, [r3, #0]
2000a5e6:	3350      	adds	r3, #80	@ 0x50
2000a5e8:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a5ea:	68bb      	ldr	r3, [r7, #8]
2000a5ec:	2b00      	cmp	r3, #0
2000a5ee:	d105      	bne.n	2000a5fc <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
2000a5f0:	2301      	movs	r3, #1
2000a5f2:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a5f4:	68fb      	ldr	r3, [r7, #12]
2000a5f6:	2208      	movs	r2, #8
2000a5f8:	655a      	str	r2, [r3, #84]	@ 0x54
2000a5fa:	e057      	b.n	2000a6ac <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a5fc:	68fb      	ldr	r3, [r7, #12]
2000a5fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a600:	2b04      	cmp	r3, #4
2000a602:	d14e      	bne.n	2000a6a2 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a604:	68fb      	ldr	r3, [r7, #12]
2000a606:	681b      	ldr	r3, [r3, #0]
2000a608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a60a:	1c5a      	adds	r2, r3, #1
2000a60c:	68fb      	ldr	r3, [r7, #12]
2000a60e:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a610:	68fb      	ldr	r3, [r7, #12]
2000a612:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a614:	68fb      	ldr	r3, [r7, #12]
2000a616:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a618:	68fb      	ldr	r3, [r7, #12]
2000a61a:	68ba      	ldr	r2, [r7, #8]
2000a61c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
2000a61e:	68fb      	ldr	r3, [r7, #12]
2000a620:	681b      	ldr	r3, [r3, #0]
2000a622:	681a      	ldr	r2, [r3, #0]
2000a624:	68fb      	ldr	r3, [r7, #12]
2000a626:	681b      	ldr	r3, [r3, #0]
2000a628:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000a62c:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
2000a62e:	687b      	ldr	r3, [r7, #4]
2000a630:	9300      	str	r3, [sp, #0]
2000a632:	69bb      	ldr	r3, [r7, #24]
2000a634:	2201      	movs	r2, #1
2000a636:	2104      	movs	r1, #4
2000a638:	68f8      	ldr	r0, [r7, #12]
2000a63a:	f001 fcbb 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000a63e:	4603      	mov	r3, r0
2000a640:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
2000a642:	7ffb      	ldrb	r3, [r7, #31]
2000a644:	2b00      	cmp	r3, #0
2000a646:	d113      	bne.n	2000a670 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
2000a648:	68fb      	ldr	r3, [r7, #12]
2000a64a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a64c:	781a      	ldrb	r2, [r3, #0]
2000a64e:	697b      	ldr	r3, [r7, #20]
2000a650:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
2000a652:	68fb      	ldr	r3, [r7, #12]
2000a654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a656:	1c5a      	adds	r2, r3, #1
2000a658:	68fb      	ldr	r3, [r7, #12]
2000a65a:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
2000a65c:	68fb      	ldr	r3, [r7, #12]
2000a65e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a660:	1e5a      	subs	r2, r3, #1
2000a662:	68fb      	ldr	r3, [r7, #12]
2000a664:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
2000a666:	68fb      	ldr	r3, [r7, #12]
2000a668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a66a:	2b00      	cmp	r3, #0
2000a66c:	d1df      	bne.n	2000a62e <HAL_OSPI_Transmit+0x5e>
2000a66e:	e000      	b.n	2000a672 <HAL_OSPI_Transmit+0xa2>
          break;
2000a670:	bf00      	nop

      if (status == HAL_OK)
2000a672:	7ffb      	ldrb	r3, [r7, #31]
2000a674:	2b00      	cmp	r3, #0
2000a676:	d119      	bne.n	2000a6ac <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
2000a678:	687b      	ldr	r3, [r7, #4]
2000a67a:	9300      	str	r3, [sp, #0]
2000a67c:	69bb      	ldr	r3, [r7, #24]
2000a67e:	2201      	movs	r2, #1
2000a680:	2102      	movs	r1, #2
2000a682:	68f8      	ldr	r0, [r7, #12]
2000a684:	f001 fc96 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000a688:	4603      	mov	r3, r0
2000a68a:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
2000a68c:	7ffb      	ldrb	r3, [r7, #31]
2000a68e:	2b00      	cmp	r3, #0
2000a690:	d10c      	bne.n	2000a6ac <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000a692:	68fb      	ldr	r3, [r7, #12]
2000a694:	681b      	ldr	r3, [r3, #0]
2000a696:	2202      	movs	r2, #2
2000a698:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
2000a69a:	68fb      	ldr	r3, [r7, #12]
2000a69c:	2202      	movs	r2, #2
2000a69e:	651a      	str	r2, [r3, #80]	@ 0x50
2000a6a0:	e004      	b.n	2000a6ac <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000a6a2:	2301      	movs	r3, #1
2000a6a4:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a6a6:	68fb      	ldr	r3, [r7, #12]
2000a6a8:	2210      	movs	r2, #16
2000a6aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a6ac:	7ffb      	ldrb	r3, [r7, #31]
}
2000a6ae:	4618      	mov	r0, r3
2000a6b0:	3720      	adds	r7, #32
2000a6b2:	46bd      	mov	sp, r7
2000a6b4:	bd80      	pop	{r7, pc}

2000a6b6 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
2000a6b6:	b580      	push	{r7, lr}
2000a6b8:	b08c      	sub	sp, #48	@ 0x30
2000a6ba:	af02      	add	r7, sp, #8
2000a6bc:	60f8      	str	r0, [r7, #12]
2000a6be:	60b9      	str	r1, [r7, #8]
2000a6c0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000a6c2:	f7f8 f915 	bl	200028f0 <HAL_GetTick>
2000a6c6:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
2000a6c8:	68fb      	ldr	r3, [r7, #12]
2000a6ca:	681b      	ldr	r3, [r3, #0]
2000a6cc:	3350      	adds	r3, #80	@ 0x50
2000a6ce:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
2000a6d0:	68fb      	ldr	r3, [r7, #12]
2000a6d2:	681b      	ldr	r3, [r3, #0]
2000a6d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a6d6:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
2000a6d8:	68fb      	ldr	r3, [r7, #12]
2000a6da:	681b      	ldr	r3, [r3, #0]
2000a6dc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000a6e0:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a6e2:	68bb      	ldr	r3, [r7, #8]
2000a6e4:	2b00      	cmp	r3, #0
2000a6e6:	d106      	bne.n	2000a6f6 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
2000a6e8:	2301      	movs	r3, #1
2000a6ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a6ee:	68fb      	ldr	r3, [r7, #12]
2000a6f0:	2208      	movs	r2, #8
2000a6f2:	655a      	str	r2, [r3, #84]	@ 0x54
2000a6f4:	e07c      	b.n	2000a7f0 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a6f6:	68fb      	ldr	r3, [r7, #12]
2000a6f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a6fa:	2b04      	cmp	r3, #4
2000a6fc:	d172      	bne.n	2000a7e4 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a6fe:	68fb      	ldr	r3, [r7, #12]
2000a700:	681b      	ldr	r3, [r3, #0]
2000a702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a704:	1c5a      	adds	r2, r3, #1
2000a706:	68fb      	ldr	r3, [r7, #12]
2000a708:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a70a:	68fb      	ldr	r3, [r7, #12]
2000a70c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a70e:	68fb      	ldr	r3, [r7, #12]
2000a710:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a712:	68fb      	ldr	r3, [r7, #12]
2000a714:	68ba      	ldr	r2, [r7, #8]
2000a716:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
2000a718:	68fb      	ldr	r3, [r7, #12]
2000a71a:	681b      	ldr	r3, [r3, #0]
2000a71c:	681b      	ldr	r3, [r3, #0]
2000a71e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
2000a722:	68fb      	ldr	r3, [r7, #12]
2000a724:	681b      	ldr	r3, [r3, #0]
2000a726:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
2000a72a:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000a72c:	68fb      	ldr	r3, [r7, #12]
2000a72e:	68db      	ldr	r3, [r3, #12]
2000a730:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a734:	d104      	bne.n	2000a740 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000a736:	68fb      	ldr	r3, [r7, #12]
2000a738:	681b      	ldr	r3, [r3, #0]
2000a73a:	69ba      	ldr	r2, [r7, #24]
2000a73c:	649a      	str	r2, [r3, #72]	@ 0x48
2000a73e:	e011      	b.n	2000a764 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000a740:	68fb      	ldr	r3, [r7, #12]
2000a742:	681b      	ldr	r3, [r3, #0]
2000a744:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000a748:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000a74c:	2b00      	cmp	r3, #0
2000a74e:	d004      	beq.n	2000a75a <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000a750:	68fb      	ldr	r3, [r7, #12]
2000a752:	681b      	ldr	r3, [r3, #0]
2000a754:	69ba      	ldr	r2, [r7, #24]
2000a756:	649a      	str	r2, [r3, #72]	@ 0x48
2000a758:	e004      	b.n	2000a764 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000a75a:	68fb      	ldr	r3, [r7, #12]
2000a75c:	681b      	ldr	r3, [r3, #0]
2000a75e:	697a      	ldr	r2, [r7, #20]
2000a760:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
2000a764:	687b      	ldr	r3, [r7, #4]
2000a766:	9300      	str	r3, [sp, #0]
2000a768:	6a3b      	ldr	r3, [r7, #32]
2000a76a:	2201      	movs	r2, #1
2000a76c:	2106      	movs	r1, #6
2000a76e:	68f8      	ldr	r0, [r7, #12]
2000a770:	f001 fc20 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000a774:	4603      	mov	r3, r0
2000a776:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
2000a77a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000a77e:	2b00      	cmp	r3, #0
2000a780:	d114      	bne.n	2000a7ac <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
2000a782:	68fb      	ldr	r3, [r7, #12]
2000a784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a786:	69fa      	ldr	r2, [r7, #28]
2000a788:	7812      	ldrb	r2, [r2, #0]
2000a78a:	b2d2      	uxtb	r2, r2
2000a78c:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
2000a78e:	68fb      	ldr	r3, [r7, #12]
2000a790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a792:	1c5a      	adds	r2, r3, #1
2000a794:	68fb      	ldr	r3, [r7, #12]
2000a796:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
2000a798:	68fb      	ldr	r3, [r7, #12]
2000a79a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a79c:	1e5a      	subs	r2, r3, #1
2000a79e:	68fb      	ldr	r3, [r7, #12]
2000a7a0:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
2000a7a2:	68fb      	ldr	r3, [r7, #12]
2000a7a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a7a6:	2b00      	cmp	r3, #0
2000a7a8:	d1dc      	bne.n	2000a764 <HAL_OSPI_Receive+0xae>
2000a7aa:	e000      	b.n	2000a7ae <HAL_OSPI_Receive+0xf8>
          break;
2000a7ac:	bf00      	nop

      if (status == HAL_OK)
2000a7ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000a7b2:	2b00      	cmp	r3, #0
2000a7b4:	d11c      	bne.n	2000a7f0 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
2000a7b6:	687b      	ldr	r3, [r7, #4]
2000a7b8:	9300      	str	r3, [sp, #0]
2000a7ba:	6a3b      	ldr	r3, [r7, #32]
2000a7bc:	2201      	movs	r2, #1
2000a7be:	2102      	movs	r1, #2
2000a7c0:	68f8      	ldr	r0, [r7, #12]
2000a7c2:	f001 fbf7 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000a7c6:	4603      	mov	r3, r0
2000a7c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
2000a7cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000a7d0:	2b00      	cmp	r3, #0
2000a7d2:	d10d      	bne.n	2000a7f0 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000a7d4:	68fb      	ldr	r3, [r7, #12]
2000a7d6:	681b      	ldr	r3, [r3, #0]
2000a7d8:	2202      	movs	r2, #2
2000a7da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
2000a7dc:	68fb      	ldr	r3, [r7, #12]
2000a7de:	2202      	movs	r2, #2
2000a7e0:	651a      	str	r2, [r3, #80]	@ 0x50
2000a7e2:	e005      	b.n	2000a7f0 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000a7e4:	2301      	movs	r3, #1
2000a7e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a7ea:	68fb      	ldr	r3, [r7, #12]
2000a7ec:	2210      	movs	r2, #16
2000a7ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a7f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
2000a7f4:	4618      	mov	r0, r3
2000a7f6:	3728      	adds	r7, #40	@ 0x28
2000a7f8:	46bd      	mov	sp, r7
2000a7fa:	bd80      	pop	{r7, pc}

2000a7fc <HAL_OSPI_Transmit_IT>:
  * @param  pData : pointer to data buffer
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit_IT(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000a7fc:	b480      	push	{r7}
2000a7fe:	b085      	sub	sp, #20
2000a800:	af00      	add	r7, sp, #0
2000a802:	6078      	str	r0, [r7, #4]
2000a804:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000a806:	2300      	movs	r3, #0
2000a808:	73fb      	strb	r3, [r7, #15]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a80a:	683b      	ldr	r3, [r7, #0]
2000a80c:	2b00      	cmp	r3, #0
2000a80e:	d105      	bne.n	2000a81c <HAL_OSPI_Transmit_IT+0x20>
  {
    status = HAL_ERROR;
2000a810:	2301      	movs	r3, #1
2000a812:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a814:	687b      	ldr	r3, [r7, #4]
2000a816:	2208      	movs	r2, #8
2000a818:	655a      	str	r2, [r3, #84]	@ 0x54
2000a81a:	e02d      	b.n	2000a878 <HAL_OSPI_Transmit_IT+0x7c>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a81c:	687b      	ldr	r3, [r7, #4]
2000a81e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a820:	2b04      	cmp	r3, #4
2000a822:	d124      	bne.n	2000a86e <HAL_OSPI_Transmit_IT+0x72>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a824:	687b      	ldr	r3, [r7, #4]
2000a826:	681b      	ldr	r3, [r3, #0]
2000a828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a82a:	1c5a      	adds	r2, r3, #1
2000a82c:	687b      	ldr	r3, [r7, #4]
2000a82e:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a830:	687b      	ldr	r3, [r7, #4]
2000a832:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a834:	687b      	ldr	r3, [r7, #4]
2000a836:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a838:	687b      	ldr	r3, [r7, #4]
2000a83a:	683a      	ldr	r2, [r7, #0]
2000a83c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
2000a83e:	687b      	ldr	r3, [r7, #4]
2000a840:	681b      	ldr	r3, [r3, #0]
2000a842:	681a      	ldr	r2, [r3, #0]
2000a844:	687b      	ldr	r3, [r7, #4]
2000a846:	681b      	ldr	r3, [r3, #0]
2000a848:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000a84c:	601a      	str	r2, [r3, #0]

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000a84e:	687b      	ldr	r3, [r7, #4]
2000a850:	681b      	ldr	r3, [r3, #0]
2000a852:	2203      	movs	r2, #3
2000a854:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_BUSY_TX;
2000a856:	687b      	ldr	r3, [r7, #4]
2000a858:	2218      	movs	r2, #24
2000a85a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the transfer complete, fifo threshold and transfer error interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000a85c:	687b      	ldr	r3, [r7, #4]
2000a85e:	681b      	ldr	r3, [r3, #0]
2000a860:	681a      	ldr	r2, [r3, #0]
2000a862:	687b      	ldr	r3, [r7, #4]
2000a864:	681b      	ldr	r3, [r3, #0]
2000a866:	f442 22e0 	orr.w	r2, r2, #458752	@ 0x70000
2000a86a:	601a      	str	r2, [r3, #0]
2000a86c:	e004      	b.n	2000a878 <HAL_OSPI_Transmit_IT+0x7c>
    }
    else
    {
      status = HAL_ERROR;
2000a86e:	2301      	movs	r3, #1
2000a870:	73fb      	strb	r3, [r7, #15]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a872:	687b      	ldr	r3, [r7, #4]
2000a874:	2210      	movs	r2, #16
2000a876:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a878:	7bfb      	ldrb	r3, [r7, #15]
}
2000a87a:	4618      	mov	r0, r3
2000a87c:	3714      	adds	r7, #20
2000a87e:	46bd      	mov	sp, r7
2000a880:	f85d 7b04 	ldr.w	r7, [sp], #4
2000a884:	4770      	bx	lr

2000a886 <HAL_OSPI_Receive_IT>:
  * @param  pData : pointer to data buffer
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive_IT(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000a886:	b480      	push	{r7}
2000a888:	b087      	sub	sp, #28
2000a88a:	af00      	add	r7, sp, #0
2000a88c:	6078      	str	r0, [r7, #4]
2000a88e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000a890:	2300      	movs	r3, #0
2000a892:	75fb      	strb	r3, [r7, #23]
  uint32_t addr_reg = hospi->Instance->AR;
2000a894:	687b      	ldr	r3, [r7, #4]
2000a896:	681b      	ldr	r3, [r3, #0]
2000a898:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000a89a:	613b      	str	r3, [r7, #16]
  uint32_t ir_reg = hospi->Instance->IR;
2000a89c:	687b      	ldr	r3, [r7, #4]
2000a89e:	681b      	ldr	r3, [r3, #0]
2000a8a0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000a8a4:	60fb      	str	r3, [r7, #12]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a8a6:	683b      	ldr	r3, [r7, #0]
2000a8a8:	2b00      	cmp	r3, #0
2000a8aa:	d105      	bne.n	2000a8b8 <HAL_OSPI_Receive_IT+0x32>
  {
    status = HAL_ERROR;
2000a8ac:	2301      	movs	r3, #1
2000a8ae:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a8b0:	687b      	ldr	r3, [r7, #4]
2000a8b2:	2208      	movs	r2, #8
2000a8b4:	655a      	str	r2, [r3, #84]	@ 0x54
2000a8b6:	e04b      	b.n	2000a950 <HAL_OSPI_Receive_IT+0xca>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a8b8:	687b      	ldr	r3, [r7, #4]
2000a8ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a8bc:	2b04      	cmp	r3, #4
2000a8be:	d142      	bne.n	2000a946 <HAL_OSPI_Receive_IT+0xc0>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
2000a8c0:	687b      	ldr	r3, [r7, #4]
2000a8c2:	681b      	ldr	r3, [r3, #0]
2000a8c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a8c6:	1c5a      	adds	r2, r3, #1
2000a8c8:	687b      	ldr	r3, [r7, #4]
2000a8ca:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
2000a8cc:	687b      	ldr	r3, [r7, #4]
2000a8ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000a8d0:	687b      	ldr	r3, [r7, #4]
2000a8d2:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
2000a8d4:	687b      	ldr	r3, [r7, #4]
2000a8d6:	683a      	ldr	r2, [r7, #0]
2000a8d8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
2000a8da:	687b      	ldr	r3, [r7, #4]
2000a8dc:	681b      	ldr	r3, [r3, #0]
2000a8de:	681b      	ldr	r3, [r3, #0]
2000a8e0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
2000a8e4:	687b      	ldr	r3, [r7, #4]
2000a8e6:	681b      	ldr	r3, [r3, #0]
2000a8e8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
2000a8ec:	601a      	str	r2, [r3, #0]

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000a8ee:	687b      	ldr	r3, [r7, #4]
2000a8f0:	681b      	ldr	r3, [r3, #0]
2000a8f2:	2203      	movs	r2, #3
2000a8f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update the state */
      hospi->State = HAL_OSPI_STATE_BUSY_RX;
2000a8f6:	687b      	ldr	r3, [r7, #4]
2000a8f8:	2228      	movs	r2, #40	@ 0x28
2000a8fa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the transfer complete, fifo threshold and transfer error interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000a8fc:	687b      	ldr	r3, [r7, #4]
2000a8fe:	681b      	ldr	r3, [r3, #0]
2000a900:	681a      	ldr	r2, [r3, #0]
2000a902:	687b      	ldr	r3, [r7, #4]
2000a904:	681b      	ldr	r3, [r3, #0]
2000a906:	f442 22e0 	orr.w	r2, r2, #458752	@ 0x70000
2000a90a:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000a90c:	687b      	ldr	r3, [r7, #4]
2000a90e:	68db      	ldr	r3, [r3, #12]
2000a910:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000a914:	d104      	bne.n	2000a920 <HAL_OSPI_Receive_IT+0x9a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000a916:	687b      	ldr	r3, [r7, #4]
2000a918:	681b      	ldr	r3, [r3, #0]
2000a91a:	693a      	ldr	r2, [r7, #16]
2000a91c:	649a      	str	r2, [r3, #72]	@ 0x48
2000a91e:	e017      	b.n	2000a950 <HAL_OSPI_Receive_IT+0xca>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000a920:	687b      	ldr	r3, [r7, #4]
2000a922:	681b      	ldr	r3, [r3, #0]
2000a924:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000a928:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000a92c:	2b00      	cmp	r3, #0
2000a92e:	d004      	beq.n	2000a93a <HAL_OSPI_Receive_IT+0xb4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000a930:	687b      	ldr	r3, [r7, #4]
2000a932:	681b      	ldr	r3, [r3, #0]
2000a934:	693a      	ldr	r2, [r7, #16]
2000a936:	649a      	str	r2, [r3, #72]	@ 0x48
2000a938:	e00a      	b.n	2000a950 <HAL_OSPI_Receive_IT+0xca>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000a93a:	687b      	ldr	r3, [r7, #4]
2000a93c:	681b      	ldr	r3, [r3, #0]
2000a93e:	68fa      	ldr	r2, [r7, #12]
2000a940:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
2000a944:	e004      	b.n	2000a950 <HAL_OSPI_Receive_IT+0xca>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000a946:	2301      	movs	r3, #1
2000a948:	75fb      	strb	r3, [r7, #23]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000a94a:	687b      	ldr	r3, [r7, #4]
2000a94c:	2210      	movs	r2, #16
2000a94e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000a950:	7dfb      	ldrb	r3, [r7, #23]
}
2000a952:	4618      	mov	r0, r3
2000a954:	371c      	adds	r7, #28
2000a956:	46bd      	mov	sp, r7
2000a958:	f85d 7b04 	ldr.w	r7, [sp], #4
2000a95c:	4770      	bx	lr
	...

2000a960 <HAL_OSPI_Transmit_DMA>:
  * @note   If DMA peripheral access is configured as word, the number
  *         of data and the fifo threshold should be aligned on word
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit_DMA(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000a960:	b580      	push	{r7, lr}
2000a962:	b086      	sub	sp, #24
2000a964:	af00      	add	r7, sp, #0
2000a966:	6078      	str	r0, [r7, #4]
2000a968:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000a96a:	2300      	movs	r3, #0
2000a96c:	75fb      	strb	r3, [r7, #23]
  uint32_t data_size = hospi->Instance->DLR + 1U;
2000a96e:	687b      	ldr	r3, [r7, #4]
2000a970:	681b      	ldr	r3, [r3, #0]
2000a972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000a974:	3301      	adds	r3, #1
2000a976:	60bb      	str	r3, [r7, #8]
  DMA_QListTypeDef *p_queue = {NULL};
2000a978:	2300      	movs	r3, #0
2000a97a:	613b      	str	r3, [r7, #16]
  uint32_t data_width = DMA_DEST_DATAWIDTH_BYTE;
2000a97c:	2300      	movs	r3, #0
2000a97e:	60fb      	str	r3, [r7, #12]

  /* Check the data pointer allocation */
  if (pData == NULL)
2000a980:	683b      	ldr	r3, [r7, #0]
2000a982:	2b00      	cmp	r3, #0
2000a984:	d105      	bne.n	2000a992 <HAL_OSPI_Transmit_DMA+0x32>
  {
    status = HAL_ERROR;
2000a986:	2301      	movs	r3, #1
2000a988:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000a98a:	687b      	ldr	r3, [r7, #4]
2000a98c:	2208      	movs	r2, #8
2000a98e:	655a      	str	r2, [r3, #84]	@ 0x54
2000a990:	e10d      	b.n	2000abae <HAL_OSPI_Transmit_DMA+0x24e>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000a992:	687b      	ldr	r3, [r7, #4]
2000a994:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a996:	2b04      	cmp	r3, #4
2000a998:	f040 8104 	bne.w	2000aba4 <HAL_OSPI_Transmit_DMA+0x244>
    {
      if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000a99c:	687b      	ldr	r3, [r7, #4]
2000a99e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a9a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000a9a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000a9a6:	2b00      	cmp	r3, #0
2000a9a8:	d017      	beq.n	2000a9da <HAL_OSPI_Transmit_DMA+0x7a>
      {
        p_queue = hospi->hdma->LinkedListQueue;
2000a9aa:	687b      	ldr	r3, [r7, #4]
2000a9ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a9ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000a9b0:	613b      	str	r3, [r7, #16]
        if ((p_queue != NULL) && (p_queue->Head != NULL))
2000a9b2:	693b      	ldr	r3, [r7, #16]
2000a9b4:	2b00      	cmp	r3, #0
2000a9b6:	d00a      	beq.n	2000a9ce <HAL_OSPI_Transmit_DMA+0x6e>
2000a9b8:	693b      	ldr	r3, [r7, #16]
2000a9ba:	681b      	ldr	r3, [r3, #0]
2000a9bc:	2b00      	cmp	r3, #0
2000a9be:	d006      	beq.n	2000a9ce <HAL_OSPI_Transmit_DMA+0x6e>
        {
          data_width = p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] & DMA_CTR1_DDW_LOG2;
2000a9c0:	693b      	ldr	r3, [r7, #16]
2000a9c2:	681b      	ldr	r3, [r3, #0]
2000a9c4:	681b      	ldr	r3, [r3, #0]
2000a9c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
2000a9ca:	60fb      	str	r3, [r7, #12]
2000a9cc:	e009      	b.n	2000a9e2 <HAL_OSPI_Transmit_DMA+0x82>
        }
        else
        {
          /* Set Error Code */
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000a9ce:	687b      	ldr	r3, [r7, #4]
2000a9d0:	2204      	movs	r2, #4
2000a9d2:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Return function status */
          status = HAL_ERROR;
2000a9d4:	2301      	movs	r3, #1
2000a9d6:	75fb      	strb	r3, [r7, #23]
2000a9d8:	e003      	b.n	2000a9e2 <HAL_OSPI_Transmit_DMA+0x82>
        }
      }
      else
      {
        data_width = hospi->hdma->Init.DestDataWidth;
2000a9da:	687b      	ldr	r3, [r7, #4]
2000a9dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000a9de:	69db      	ldr	r3, [r3, #28]
2000a9e0:	60fb      	str	r3, [r7, #12]
      }
      /* Configure counters and size */
      if (data_width == DMA_DEST_DATAWIDTH_BYTE)
2000a9e2:	68fb      	ldr	r3, [r7, #12]
2000a9e4:	2b00      	cmp	r3, #0
2000a9e6:	d103      	bne.n	2000a9f0 <HAL_OSPI_Transmit_DMA+0x90>
      {
        hospi->XferCount = data_size;
2000a9e8:	687b      	ldr	r3, [r7, #4]
2000a9ea:	68ba      	ldr	r2, [r7, #8]
2000a9ec:	649a      	str	r2, [r3, #72]	@ 0x48
2000a9ee:	e030      	b.n	2000aa52 <HAL_OSPI_Transmit_DMA+0xf2>
      }
      else if (data_width == DMA_DEST_DATAWIDTH_HALFWORD)
2000a9f0:	68fb      	ldr	r3, [r7, #12]
2000a9f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000a9f6:	d114      	bne.n	2000aa22 <HAL_OSPI_Transmit_DMA+0xc2>
      {
        if (((data_size % 2U) != 0U) || ((hospi->Init.FifoThreshold % 2U) != 0U))
2000a9f8:	68bb      	ldr	r3, [r7, #8]
2000a9fa:	f003 0301 	and.w	r3, r3, #1
2000a9fe:	2b00      	cmp	r3, #0
2000aa00:	d105      	bne.n	2000aa0e <HAL_OSPI_Transmit_DMA+0xae>
2000aa02:	687b      	ldr	r3, [r7, #4]
2000aa04:	685b      	ldr	r3, [r3, #4]
2000aa06:	f003 0301 	and.w	r3, r3, #1
2000aa0a:	2b00      	cmp	r3, #0
2000aa0c:	d005      	beq.n	2000aa1a <HAL_OSPI_Transmit_DMA+0xba>
        {
          /* The number of data or the fifo threshold is not aligned on halfword
          => no transfer possible with DMA peripheral access configured as halfword */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000aa0e:	687b      	ldr	r3, [r7, #4]
2000aa10:	2208      	movs	r2, #8
2000aa12:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000aa14:	2301      	movs	r3, #1
2000aa16:	75fb      	strb	r3, [r7, #23]
2000aa18:	e01b      	b.n	2000aa52 <HAL_OSPI_Transmit_DMA+0xf2>
        }
        else
        {
          hospi->XferCount = data_size;
2000aa1a:	687b      	ldr	r3, [r7, #4]
2000aa1c:	68ba      	ldr	r2, [r7, #8]
2000aa1e:	649a      	str	r2, [r3, #72]	@ 0x48
2000aa20:	e017      	b.n	2000aa52 <HAL_OSPI_Transmit_DMA+0xf2>
        }
      }
      else if (data_width == DMA_DEST_DATAWIDTH_WORD)
2000aa22:	68fb      	ldr	r3, [r7, #12]
2000aa24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000aa28:	d113      	bne.n	2000aa52 <HAL_OSPI_Transmit_DMA+0xf2>
      {
        if (((data_size % 4U) != 0U) || ((hospi->Init.FifoThreshold % 4U) != 0U))
2000aa2a:	68bb      	ldr	r3, [r7, #8]
2000aa2c:	f003 0303 	and.w	r3, r3, #3
2000aa30:	2b00      	cmp	r3, #0
2000aa32:	d105      	bne.n	2000aa40 <HAL_OSPI_Transmit_DMA+0xe0>
2000aa34:	687b      	ldr	r3, [r7, #4]
2000aa36:	685b      	ldr	r3, [r3, #4]
2000aa38:	f003 0303 	and.w	r3, r3, #3
2000aa3c:	2b00      	cmp	r3, #0
2000aa3e:	d005      	beq.n	2000aa4c <HAL_OSPI_Transmit_DMA+0xec>
        {
          /* The number of data or the fifo threshold is not aligned on word
          => no transfer possible with DMA peripheral access configured as word */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000aa40:	687b      	ldr	r3, [r7, #4]
2000aa42:	2208      	movs	r2, #8
2000aa44:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000aa46:	2301      	movs	r3, #1
2000aa48:	75fb      	strb	r3, [r7, #23]
2000aa4a:	e002      	b.n	2000aa52 <HAL_OSPI_Transmit_DMA+0xf2>
        }
        else
        {
          hospi->XferCount = data_size;
2000aa4c:	687b      	ldr	r3, [r7, #4]
2000aa4e:	68ba      	ldr	r2, [r7, #8]
2000aa50:	649a      	str	r2, [r3, #72]	@ 0x48
      else
      {
        /* Nothing to do */
      }

      if (status == HAL_OK)
2000aa52:	7dfb      	ldrb	r3, [r7, #23]
2000aa54:	2b00      	cmp	r3, #0
2000aa56:	f040 80aa 	bne.w	2000abae <HAL_OSPI_Transmit_DMA+0x24e>
      {
        hospi->XferSize = hospi->XferCount;
2000aa5a:	687b      	ldr	r3, [r7, #4]
2000aa5c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000aa5e:	687b      	ldr	r3, [r7, #4]
2000aa60:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->pBuffPtr = pData;
2000aa62:	687b      	ldr	r3, [r7, #4]
2000aa64:	683a      	ldr	r2, [r7, #0]
2000aa66:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Configure CR register with functional mode as indirect write */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
2000aa68:	687b      	ldr	r3, [r7, #4]
2000aa6a:	681b      	ldr	r3, [r3, #0]
2000aa6c:	681a      	ldr	r2, [r3, #0]
2000aa6e:	687b      	ldr	r3, [r7, #4]
2000aa70:	681b      	ldr	r3, [r3, #0]
2000aa72:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000aa76:	601a      	str	r2, [r3, #0]

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000aa78:	687b      	ldr	r3, [r7, #4]
2000aa7a:	681b      	ldr	r3, [r3, #0]
2000aa7c:	2203      	movs	r2, #3
2000aa7e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the state */
        hospi->State = HAL_OSPI_STATE_BUSY_TX;
2000aa80:	687b      	ldr	r3, [r7, #4]
2000aa82:	2218      	movs	r2, #24
2000aa84:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Set the DMA transfer complete callback */
        hospi->hdma->XferCpltCallback = OSPI_DMACplt;
2000aa86:	687b      	ldr	r3, [r7, #4]
2000aa88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aa8a:	4a4b      	ldr	r2, [pc, #300]	@ (2000abb8 <HAL_OSPI_Transmit_DMA+0x258>)
2000aa8c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA Half transfer complete callback */
        hospi->hdma->XferHalfCpltCallback = OSPI_DMAHalfCplt;
2000aa8e:	687b      	ldr	r3, [r7, #4]
2000aa90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aa92:	4a4a      	ldr	r2, [pc, #296]	@ (2000abbc <HAL_OSPI_Transmit_DMA+0x25c>)
2000aa94:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hospi->hdma->XferErrorCallback = OSPI_DMAError;
2000aa96:	687b      	ldr	r3, [r7, #4]
2000aa98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aa9a:	4a49      	ldr	r2, [pc, #292]	@ (2000abc0 <HAL_OSPI_Transmit_DMA+0x260>)
2000aa9c:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Clear the DMA abort callback */
        hospi->hdma->XferAbortCallback = NULL;
2000aa9e:	687b      	ldr	r3, [r7, #4]
2000aaa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aaa2:	2200      	movs	r2, #0
2000aaa4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Enable the transmit DMA Channel */
        if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000aaa6:	687b      	ldr	r3, [r7, #4]
2000aaa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aaaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000aaac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000aab0:	2b00      	cmp	r3, #0
2000aab2:	d037      	beq.n	2000ab24 <HAL_OSPI_Transmit_DMA+0x1c4>
        {
          if (hospi->hdma->LinkedListQueue != NULL)
2000aab4:	687b      	ldr	r3, [r7, #4]
2000aab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000aab8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000aaba:	2b00      	cmp	r3, #0
2000aabc:	d029      	beq.n	2000ab12 <HAL_OSPI_Transmit_DMA+0x1b2>
          {
            /* Enable the DMA channel */
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET], \
2000aabe:	693b      	ldr	r3, [r7, #16]
2000aac0:	681b      	ldr	r3, [r3, #0]
2000aac2:	681b      	ldr	r3, [r3, #0]
2000aac4:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000aac8:	693b      	ldr	r3, [r7, #16]
2000aaca:	681b      	ldr	r3, [r3, #0]
2000aacc:	f042 0208 	orr.w	r2, r2, #8
2000aad0:	601a      	str	r2, [r3, #0]
                       (DMA_CTR1_SINC | DMA_CTR1_DINC), (DMA_SINC_INCREMENTED | DMA_DINC_FIXED));
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET], \
2000aad2:	693b      	ldr	r3, [r7, #16]
2000aad4:	681b      	ldr	r3, [r3, #0]
2000aad6:	685a      	ldr	r2, [r3, #4]
2000aad8:	693b      	ldr	r3, [r7, #16]
2000aada:	681b      	ldr	r3, [r3, #0]
2000aadc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
2000aae0:	605a      	str	r2, [r3, #4]
                       DMA_CTR2_DREQ, DMA_MEMORY_TO_PERIPH);
            /* Set DMA data size*/
            p_queue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hospi->XferSize;
2000aae2:	693b      	ldr	r3, [r7, #16]
2000aae4:	681b      	ldr	r3, [r3, #0]
2000aae6:	687a      	ldr	r2, [r7, #4]
2000aae8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
2000aaea:	609a      	str	r2, [r3, #8]
            /* Set DMA source address */
            p_queue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)pData;
2000aaec:	693b      	ldr	r3, [r7, #16]
2000aaee:	681b      	ldr	r3, [r3, #0]
2000aaf0:	683a      	ldr	r2, [r7, #0]
2000aaf2:	60da      	str	r2, [r3, #12]
            /* Set DMA destination address */
            p_queue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)&hospi->Instance->DR;
2000aaf4:	687b      	ldr	r3, [r7, #4]
2000aaf6:	681b      	ldr	r3, [r3, #0]
2000aaf8:	f103 0250 	add.w	r2, r3, #80	@ 0x50
2000aafc:	693b      	ldr	r3, [r7, #16]
2000aafe:	681b      	ldr	r3, [r3, #0]
2000ab00:	611a      	str	r2, [r3, #16]
            status = HAL_DMAEx_List_Start_IT(hospi->hdma);
2000ab02:	687b      	ldr	r3, [r7, #4]
2000ab04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab06:	4618      	mov	r0, r3
2000ab08:	f7fa f990 	bl	20004e2c <HAL_DMAEx_List_Start_IT>
2000ab0c:	4603      	mov	r3, r0
2000ab0e:	75fb      	strb	r3, [r7, #23]
2000ab10:	e02b      	b.n	2000ab6a <HAL_OSPI_Transmit_DMA+0x20a>
          }
          else
          {
            /* Set Error Code */
            hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000ab12:	687b      	ldr	r3, [r7, #4]
2000ab14:	2204      	movs	r2, #4
2000ab16:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Change OSPI state */
            hospi->State = HAL_OSPI_STATE_READY;
2000ab18:	687b      	ldr	r3, [r7, #4]
2000ab1a:	2202      	movs	r2, #2
2000ab1c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Return function status */
            status = HAL_ERROR;
2000ab1e:	2301      	movs	r3, #1
2000ab20:	75fb      	strb	r3, [r7, #23]
2000ab22:	e022      	b.n	2000ab6a <HAL_OSPI_Transmit_DMA+0x20a>
          }
        }
        else
        {
          /* Configure the direction of the DMA */
          MODIFY_REG(hospi->hdma->Instance->CTR1, (DMA_CTR1_SINC | DMA_CTR1_DINC), \
2000ab24:	687b      	ldr	r3, [r7, #4]
2000ab26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab28:	681b      	ldr	r3, [r3, #0]
2000ab2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000ab2c:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000ab30:	687b      	ldr	r3, [r7, #4]
2000ab32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab34:	681b      	ldr	r3, [r3, #0]
2000ab36:	f042 0208 	orr.w	r2, r2, #8
2000ab3a:	641a      	str	r2, [r3, #64]	@ 0x40
                     (DMA_SINC_INCREMENTED | DMA_DINC_FIXED));
          MODIFY_REG(hospi->hdma->Instance->CTR2, DMA_CTR2_DREQ, DMA_MEMORY_TO_PERIPH);
2000ab3c:	687b      	ldr	r3, [r7, #4]
2000ab3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab40:	681b      	ldr	r3, [r3, #0]
2000ab42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2000ab44:	687b      	ldr	r3, [r7, #4]
2000ab46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ab48:	681b      	ldr	r3, [r3, #0]
2000ab4a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
2000ab4e:	645a      	str	r2, [r3, #68]	@ 0x44

          status = HAL_DMA_Start_IT(hospi->hdma, (uint32_t)pData, (uint32_t)&hospi->Instance->DR, hospi->XferSize);
2000ab50:	687b      	ldr	r3, [r7, #4]
2000ab52:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
2000ab54:	6839      	ldr	r1, [r7, #0]
2000ab56:	687b      	ldr	r3, [r7, #4]
2000ab58:	681b      	ldr	r3, [r3, #0]
2000ab5a:	3350      	adds	r3, #80	@ 0x50
2000ab5c:	461a      	mov	r2, r3
2000ab5e:	687b      	ldr	r3, [r7, #4]
2000ab60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ab62:	f7f8 ff71 	bl	20003a48 <HAL_DMA_Start_IT>
2000ab66:	4603      	mov	r3, r0
2000ab68:	75fb      	strb	r3, [r7, #23]
        }

        if (status == HAL_OK)
2000ab6a:	7dfb      	ldrb	r3, [r7, #23]
2000ab6c:	2b00      	cmp	r3, #0
2000ab6e:	d110      	bne.n	2000ab92 <HAL_OSPI_Transmit_DMA+0x232>
        {
          /* Enable the transfer error interrupt */
          __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TE);
2000ab70:	687b      	ldr	r3, [r7, #4]
2000ab72:	681b      	ldr	r3, [r3, #0]
2000ab74:	681a      	ldr	r2, [r3, #0]
2000ab76:	687b      	ldr	r3, [r7, #4]
2000ab78:	681b      	ldr	r3, [r3, #0]
2000ab7a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000ab7e:	601a      	str	r2, [r3, #0]

          /* Enable the DMA transfer by setting the DMAEN bit  */
          SET_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000ab80:	687b      	ldr	r3, [r7, #4]
2000ab82:	681b      	ldr	r3, [r3, #0]
2000ab84:	681a      	ldr	r2, [r3, #0]
2000ab86:	687b      	ldr	r3, [r7, #4]
2000ab88:	681b      	ldr	r3, [r3, #0]
2000ab8a:	f042 0204 	orr.w	r2, r2, #4
2000ab8e:	601a      	str	r2, [r3, #0]
2000ab90:	e00d      	b.n	2000abae <HAL_OSPI_Transmit_DMA+0x24e>
        }
        else
        {
          status = HAL_ERROR;
2000ab92:	2301      	movs	r3, #1
2000ab94:	75fb      	strb	r3, [r7, #23]
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000ab96:	687b      	ldr	r3, [r7, #4]
2000ab98:	2204      	movs	r2, #4
2000ab9a:	655a      	str	r2, [r3, #84]	@ 0x54
          hospi->State = HAL_OSPI_STATE_READY;
2000ab9c:	687b      	ldr	r3, [r7, #4]
2000ab9e:	2202      	movs	r2, #2
2000aba0:	651a      	str	r2, [r3, #80]	@ 0x50
2000aba2:	e004      	b.n	2000abae <HAL_OSPI_Transmit_DMA+0x24e>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000aba4:	2301      	movs	r3, #1
2000aba6:	75fb      	strb	r3, [r7, #23]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000aba8:	687b      	ldr	r3, [r7, #4]
2000abaa:	2210      	movs	r2, #16
2000abac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000abae:	7dfb      	ldrb	r3, [r7, #23]
}
2000abb0:	4618      	mov	r0, r3
2000abb2:	3718      	adds	r7, #24
2000abb4:	46bd      	mov	sp, r7
2000abb6:	bd80      	pop	{r7, pc}
2000abb8:	2000be5d 	.word	0x2000be5d
2000abbc:	2000bead 	.word	0x2000bead
2000abc0:	2000bee3 	.word	0x2000bee3

2000abc4 <HAL_OSPI_Receive_DMA>:
  * @note   If DMA peripheral access is configured as word, the number
  *         of data and the fifo threshold should be aligned on word
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive_DMA(OSPI_HandleTypeDef *hospi, uint8_t *pData)
{
2000abc4:	b580      	push	{r7, lr}
2000abc6:	b088      	sub	sp, #32
2000abc8:	af00      	add	r7, sp, #0
2000abca:	6078      	str	r0, [r7, #4]
2000abcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000abce:	2300      	movs	r3, #0
2000abd0:	77fb      	strb	r3, [r7, #31]
  uint32_t data_size = hospi->Instance->DLR + 1U;
2000abd2:	687b      	ldr	r3, [r7, #4]
2000abd4:	681b      	ldr	r3, [r3, #0]
2000abd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000abd8:	3301      	adds	r3, #1
2000abda:	613b      	str	r3, [r7, #16]
  uint32_t addr_reg = hospi->Instance->AR;
2000abdc:	687b      	ldr	r3, [r7, #4]
2000abde:	681b      	ldr	r3, [r3, #0]
2000abe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000abe2:	60fb      	str	r3, [r7, #12]
  uint32_t ir_reg = hospi->Instance->IR;
2000abe4:	687b      	ldr	r3, [r7, #4]
2000abe6:	681b      	ldr	r3, [r3, #0]
2000abe8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000abec:	60bb      	str	r3, [r7, #8]
  DMA_QListTypeDef *p_queue = {NULL};
2000abee:	2300      	movs	r3, #0
2000abf0:	61bb      	str	r3, [r7, #24]
  uint32_t data_width = DMA_DEST_DATAWIDTH_BYTE;
2000abf2:	2300      	movs	r3, #0
2000abf4:	617b      	str	r3, [r7, #20]
  /* Check the data pointer allocation */
  if (pData == NULL)
2000abf6:	683b      	ldr	r3, [r7, #0]
2000abf8:	2b00      	cmp	r3, #0
2000abfa:	d105      	bne.n	2000ac08 <HAL_OSPI_Receive_DMA+0x44>
  {
    status = HAL_ERROR;
2000abfc:	2301      	movs	r3, #1
2000abfe:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000ac00:	687b      	ldr	r3, [r7, #4]
2000ac02:	2208      	movs	r2, #8
2000ac04:	655a      	str	r2, [r3, #84]	@ 0x54
2000ac06:	e12b      	b.n	2000ae60 <HAL_OSPI_Receive_DMA+0x29c>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000ac08:	687b      	ldr	r3, [r7, #4]
2000ac0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ac0c:	2b04      	cmp	r3, #4
2000ac0e:	f040 8122 	bne.w	2000ae56 <HAL_OSPI_Receive_DMA+0x292>
    {
      if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000ac12:	687b      	ldr	r3, [r7, #4]
2000ac14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ac16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ac18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000ac1c:	2b00      	cmp	r3, #0
2000ac1e:	d017      	beq.n	2000ac50 <HAL_OSPI_Receive_DMA+0x8c>
      {
        p_queue = hospi->hdma->LinkedListQueue;
2000ac20:	687b      	ldr	r3, [r7, #4]
2000ac22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ac24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000ac26:	61bb      	str	r3, [r7, #24]
        if ((p_queue != NULL) && (p_queue->Head != NULL))
2000ac28:	69bb      	ldr	r3, [r7, #24]
2000ac2a:	2b00      	cmp	r3, #0
2000ac2c:	d00a      	beq.n	2000ac44 <HAL_OSPI_Receive_DMA+0x80>
2000ac2e:	69bb      	ldr	r3, [r7, #24]
2000ac30:	681b      	ldr	r3, [r3, #0]
2000ac32:	2b00      	cmp	r3, #0
2000ac34:	d006      	beq.n	2000ac44 <HAL_OSPI_Receive_DMA+0x80>
        {
          data_width = p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] & DMA_CTR1_DDW_LOG2;
2000ac36:	69bb      	ldr	r3, [r7, #24]
2000ac38:	681b      	ldr	r3, [r3, #0]
2000ac3a:	681b      	ldr	r3, [r3, #0]
2000ac3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
2000ac40:	617b      	str	r3, [r7, #20]
2000ac42:	e009      	b.n	2000ac58 <HAL_OSPI_Receive_DMA+0x94>
        }
        else
        {
          /* Set Error Code */
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000ac44:	687b      	ldr	r3, [r7, #4]
2000ac46:	2204      	movs	r2, #4
2000ac48:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Return function status */
          status = HAL_ERROR;
2000ac4a:	2301      	movs	r3, #1
2000ac4c:	77fb      	strb	r3, [r7, #31]
2000ac4e:	e003      	b.n	2000ac58 <HAL_OSPI_Receive_DMA+0x94>
        }
      }
      else
      {
        data_width = hospi->hdma->Init.DestDataWidth;
2000ac50:	687b      	ldr	r3, [r7, #4]
2000ac52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ac54:	69db      	ldr	r3, [r3, #28]
2000ac56:	617b      	str	r3, [r7, #20]
      }

      /* Configure counters and size */
      if (data_width == DMA_DEST_DATAWIDTH_BYTE)
2000ac58:	697b      	ldr	r3, [r7, #20]
2000ac5a:	2b00      	cmp	r3, #0
2000ac5c:	d103      	bne.n	2000ac66 <HAL_OSPI_Receive_DMA+0xa2>
      {
        hospi->XferCount = data_size;
2000ac5e:	687b      	ldr	r3, [r7, #4]
2000ac60:	693a      	ldr	r2, [r7, #16]
2000ac62:	649a      	str	r2, [r3, #72]	@ 0x48
2000ac64:	e030      	b.n	2000acc8 <HAL_OSPI_Receive_DMA+0x104>
      }
      else if (data_width == DMA_DEST_DATAWIDTH_HALFWORD)
2000ac66:	697b      	ldr	r3, [r7, #20]
2000ac68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000ac6c:	d114      	bne.n	2000ac98 <HAL_OSPI_Receive_DMA+0xd4>
      {
        if (((data_size % 2U) != 0U) || ((hospi->Init.FifoThreshold % 2U) != 0U))
2000ac6e:	693b      	ldr	r3, [r7, #16]
2000ac70:	f003 0301 	and.w	r3, r3, #1
2000ac74:	2b00      	cmp	r3, #0
2000ac76:	d105      	bne.n	2000ac84 <HAL_OSPI_Receive_DMA+0xc0>
2000ac78:	687b      	ldr	r3, [r7, #4]
2000ac7a:	685b      	ldr	r3, [r3, #4]
2000ac7c:	f003 0301 	and.w	r3, r3, #1
2000ac80:	2b00      	cmp	r3, #0
2000ac82:	d005      	beq.n	2000ac90 <HAL_OSPI_Receive_DMA+0xcc>
        {
          /* The number of data or the fifo threshold is not aligned on halfword
          => no transfer possible with DMA peripheral access configured as halfword */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000ac84:	687b      	ldr	r3, [r7, #4]
2000ac86:	2208      	movs	r2, #8
2000ac88:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000ac8a:	2301      	movs	r3, #1
2000ac8c:	77fb      	strb	r3, [r7, #31]
2000ac8e:	e01b      	b.n	2000acc8 <HAL_OSPI_Receive_DMA+0x104>
        }
        else
        {
          hospi->XferCount = data_size;
2000ac90:	687b      	ldr	r3, [r7, #4]
2000ac92:	693a      	ldr	r2, [r7, #16]
2000ac94:	649a      	str	r2, [r3, #72]	@ 0x48
2000ac96:	e017      	b.n	2000acc8 <HAL_OSPI_Receive_DMA+0x104>
        }
      }
      else if (data_width == DMA_DEST_DATAWIDTH_WORD)
2000ac98:	697b      	ldr	r3, [r7, #20]
2000ac9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000ac9e:	d113      	bne.n	2000acc8 <HAL_OSPI_Receive_DMA+0x104>
      {
        if (((data_size % 4U) != 0U) || ((hospi->Init.FifoThreshold % 4U) != 0U))
2000aca0:	693b      	ldr	r3, [r7, #16]
2000aca2:	f003 0303 	and.w	r3, r3, #3
2000aca6:	2b00      	cmp	r3, #0
2000aca8:	d105      	bne.n	2000acb6 <HAL_OSPI_Receive_DMA+0xf2>
2000acaa:	687b      	ldr	r3, [r7, #4]
2000acac:	685b      	ldr	r3, [r3, #4]
2000acae:	f003 0303 	and.w	r3, r3, #3
2000acb2:	2b00      	cmp	r3, #0
2000acb4:	d005      	beq.n	2000acc2 <HAL_OSPI_Receive_DMA+0xfe>
        {
          /* The number of data or the fifo threshold is not aligned on word
          => no transfer possible with DMA peripheral access configured as word */
          hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000acb6:	687b      	ldr	r3, [r7, #4]
2000acb8:	2208      	movs	r2, #8
2000acba:	655a      	str	r2, [r3, #84]	@ 0x54
          status = HAL_ERROR;
2000acbc:	2301      	movs	r3, #1
2000acbe:	77fb      	strb	r3, [r7, #31]
2000acc0:	e002      	b.n	2000acc8 <HAL_OSPI_Receive_DMA+0x104>
        }
        else
        {
          hospi->XferCount = data_size;
2000acc2:	687b      	ldr	r3, [r7, #4]
2000acc4:	693a      	ldr	r2, [r7, #16]
2000acc6:	649a      	str	r2, [r3, #72]	@ 0x48
      else
      {
        /* Nothing to do */
      }

      if (status == HAL_OK)
2000acc8:	7ffb      	ldrb	r3, [r7, #31]
2000acca:	2b00      	cmp	r3, #0
2000accc:	f040 80c8 	bne.w	2000ae60 <HAL_OSPI_Receive_DMA+0x29c>
      {
        hospi->XferSize  = hospi->XferCount;
2000acd0:	687b      	ldr	r3, [r7, #4]
2000acd2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000acd4:	687b      	ldr	r3, [r7, #4]
2000acd6:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->pBuffPtr  = pData;
2000acd8:	687b      	ldr	r3, [r7, #4]
2000acda:	683a      	ldr	r2, [r7, #0]
2000acdc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Configure CR register with functional mode as indirect read */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
2000acde:	687b      	ldr	r3, [r7, #4]
2000ace0:	681b      	ldr	r3, [r3, #0]
2000ace2:	681b      	ldr	r3, [r3, #0]
2000ace4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
2000ace8:	687b      	ldr	r3, [r7, #4]
2000acea:	681b      	ldr	r3, [r3, #0]
2000acec:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
2000acf0:	601a      	str	r2, [r3, #0]

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC);
2000acf2:	687b      	ldr	r3, [r7, #4]
2000acf4:	681b      	ldr	r3, [r3, #0]
2000acf6:	2203      	movs	r2, #3
2000acf8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the state */
        hospi->State = HAL_OSPI_STATE_BUSY_RX;
2000acfa:	687b      	ldr	r3, [r7, #4]
2000acfc:	2228      	movs	r2, #40	@ 0x28
2000acfe:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Set the DMA transfer complete callback */
        hospi->hdma->XferCpltCallback = OSPI_DMACplt;
2000ad00:	687b      	ldr	r3, [r7, #4]
2000ad02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad04:	4a59      	ldr	r2, [pc, #356]	@ (2000ae6c <HAL_OSPI_Receive_DMA+0x2a8>)
2000ad06:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA Half transfer complete callback */
        hospi->hdma->XferHalfCpltCallback = OSPI_DMAHalfCplt;
2000ad08:	687b      	ldr	r3, [r7, #4]
2000ad0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad0c:	4a58      	ldr	r2, [pc, #352]	@ (2000ae70 <HAL_OSPI_Receive_DMA+0x2ac>)
2000ad0e:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hospi->hdma->XferErrorCallback = OSPI_DMAError;
2000ad10:	687b      	ldr	r3, [r7, #4]
2000ad12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad14:	4a57      	ldr	r2, [pc, #348]	@ (2000ae74 <HAL_OSPI_Receive_DMA+0x2b0>)
2000ad16:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Clear the DMA abort callback */
        hospi->hdma->XferAbortCallback = NULL;
2000ad18:	687b      	ldr	r3, [r7, #4]
2000ad1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad1c:	2200      	movs	r2, #0
2000ad1e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Enable the transmit DMA Channel */
        if ((hospi->hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
2000ad20:	687b      	ldr	r3, [r7, #4]
2000ad22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ad26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000ad2a:	2b00      	cmp	r3, #0
2000ad2c:	d037      	beq.n	2000ad9e <HAL_OSPI_Receive_DMA+0x1da>
        {
          if (hospi->hdma->LinkedListQueue != NULL)
2000ad2e:	687b      	ldr	r3, [r7, #4]
2000ad30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000ad34:	2b00      	cmp	r3, #0
2000ad36:	d029      	beq.n	2000ad8c <HAL_OSPI_Receive_DMA+0x1c8>
          {
            /* Enable the DMA channel */
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET], \
2000ad38:	69bb      	ldr	r3, [r7, #24]
2000ad3a:	681b      	ldr	r3, [r3, #0]
2000ad3c:	681b      	ldr	r3, [r3, #0]
2000ad3e:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000ad42:	69bb      	ldr	r3, [r7, #24]
2000ad44:	681b      	ldr	r3, [r3, #0]
2000ad46:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
2000ad4a:	601a      	str	r2, [r3, #0]
                       (DMA_CTR1_SINC | DMA_CTR1_DINC), (DMA_SINC_FIXED | DMA_DINC_INCREMENTED));
            MODIFY_REG(p_queue->Head->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET], \
2000ad4c:	69bb      	ldr	r3, [r7, #24]
2000ad4e:	681b      	ldr	r3, [r3, #0]
2000ad50:	685a      	ldr	r2, [r3, #4]
2000ad52:	69bb      	ldr	r3, [r7, #24]
2000ad54:	681b      	ldr	r3, [r3, #0]
2000ad56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
2000ad5a:	605a      	str	r2, [r3, #4]
                       DMA_CTR2_DREQ, DMA_PERIPH_TO_MEMORY);
            /* Set DMA data size */
            p_queue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hospi->XferSize;
2000ad5c:	69bb      	ldr	r3, [r7, #24]
2000ad5e:	681b      	ldr	r3, [r3, #0]
2000ad60:	687a      	ldr	r2, [r7, #4]
2000ad62:	6c52      	ldr	r2, [r2, #68]	@ 0x44
2000ad64:	609a      	str	r2, [r3, #8]
            /* Set DMA source address */
            p_queue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)&hospi->Instance->DR;
2000ad66:	687b      	ldr	r3, [r7, #4]
2000ad68:	681b      	ldr	r3, [r3, #0]
2000ad6a:	f103 0250 	add.w	r2, r3, #80	@ 0x50
2000ad6e:	69bb      	ldr	r3, [r7, #24]
2000ad70:	681b      	ldr	r3, [r3, #0]
2000ad72:	60da      	str	r2, [r3, #12]
            /* Set DMA destination address */
            p_queue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
2000ad74:	69bb      	ldr	r3, [r7, #24]
2000ad76:	681b      	ldr	r3, [r3, #0]
2000ad78:	683a      	ldr	r2, [r7, #0]
2000ad7a:	611a      	str	r2, [r3, #16]

            status = HAL_DMAEx_List_Start_IT(hospi->hdma);
2000ad7c:	687b      	ldr	r3, [r7, #4]
2000ad7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ad80:	4618      	mov	r0, r3
2000ad82:	f7fa f853 	bl	20004e2c <HAL_DMAEx_List_Start_IT>
2000ad86:	4603      	mov	r3, r0
2000ad88:	77fb      	strb	r3, [r7, #31]
2000ad8a:	e02b      	b.n	2000ade4 <HAL_OSPI_Receive_DMA+0x220>
          }
          else
          {
            /* Set Error Code */
            hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000ad8c:	687b      	ldr	r3, [r7, #4]
2000ad8e:	2204      	movs	r2, #4
2000ad90:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Change OSPI state */
            hospi->State = HAL_OSPI_STATE_READY;
2000ad92:	687b      	ldr	r3, [r7, #4]
2000ad94:	2202      	movs	r2, #2
2000ad96:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Return function status */
            status = HAL_ERROR;
2000ad98:	2301      	movs	r3, #1
2000ad9a:	77fb      	strb	r3, [r7, #31]
2000ad9c:	e022      	b.n	2000ade4 <HAL_OSPI_Receive_DMA+0x220>


        else
        {
          /* Configure the direction of the DMA */
          MODIFY_REG(hospi->hdma->Instance->CTR1, (DMA_CTR1_SINC | DMA_CTR1_DINC), \
2000ad9e:	687b      	ldr	r3, [r7, #4]
2000ada0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ada2:	681b      	ldr	r3, [r3, #0]
2000ada4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000ada6:	f023 1208 	bic.w	r2, r3, #524296	@ 0x80008
2000adaa:	687b      	ldr	r3, [r7, #4]
2000adac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000adae:	681b      	ldr	r3, [r3, #0]
2000adb0:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
2000adb4:	641a      	str	r2, [r3, #64]	@ 0x40
                     (DMA_SINC_FIXED | DMA_DINC_INCREMENTED));
          MODIFY_REG(hospi->hdma->Instance->CTR2, DMA_CTR2_DREQ, DMA_PERIPH_TO_MEMORY);
2000adb6:	687b      	ldr	r3, [r7, #4]
2000adb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000adba:	681b      	ldr	r3, [r3, #0]
2000adbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2000adbe:	687b      	ldr	r3, [r7, #4]
2000adc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000adc2:	681b      	ldr	r3, [r3, #0]
2000adc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
2000adc8:	645a      	str	r2, [r3, #68]	@ 0x44

          status = HAL_DMA_Start_IT(hospi->hdma, (uint32_t)&hospi->Instance->DR, (uint32_t)pData, hospi->XferSize);
2000adca:	687b      	ldr	r3, [r7, #4]
2000adcc:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
2000adce:	687b      	ldr	r3, [r7, #4]
2000add0:	681b      	ldr	r3, [r3, #0]
2000add2:	3350      	adds	r3, #80	@ 0x50
2000add4:	4619      	mov	r1, r3
2000add6:	683a      	ldr	r2, [r7, #0]
2000add8:	687b      	ldr	r3, [r7, #4]
2000adda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000addc:	f7f8 fe34 	bl	20003a48 <HAL_DMA_Start_IT>
2000ade0:	4603      	mov	r3, r0
2000ade2:	77fb      	strb	r3, [r7, #31]
        }
        if (status == HAL_OK)
2000ade4:	7ffb      	ldrb	r3, [r7, #31]
2000ade6:	2b00      	cmp	r3, #0
2000ade8:	d12c      	bne.n	2000ae44 <HAL_OSPI_Receive_DMA+0x280>
        {
          /* Enable the transfer error interrupt */
          __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TE);
2000adea:	687b      	ldr	r3, [r7, #4]
2000adec:	681b      	ldr	r3, [r3, #0]
2000adee:	681a      	ldr	r2, [r3, #0]
2000adf0:	687b      	ldr	r3, [r7, #4]
2000adf2:	681b      	ldr	r3, [r3, #0]
2000adf4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000adf8:	601a      	str	r2, [r3, #0]

          /* Trig the transfer by re-writing address or instruction register */
          if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000adfa:	687b      	ldr	r3, [r7, #4]
2000adfc:	68db      	ldr	r3, [r3, #12]
2000adfe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000ae02:	d104      	bne.n	2000ae0e <HAL_OSPI_Receive_DMA+0x24a>
          {
            WRITE_REG(hospi->Instance->AR, addr_reg);
2000ae04:	687b      	ldr	r3, [r7, #4]
2000ae06:	681b      	ldr	r3, [r3, #0]
2000ae08:	68fa      	ldr	r2, [r7, #12]
2000ae0a:	649a      	str	r2, [r3, #72]	@ 0x48
2000ae0c:	e011      	b.n	2000ae32 <HAL_OSPI_Receive_DMA+0x26e>
          }
          else
          {
            if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000ae0e:	687b      	ldr	r3, [r7, #4]
2000ae10:	681b      	ldr	r3, [r3, #0]
2000ae12:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000ae16:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000ae1a:	2b00      	cmp	r3, #0
2000ae1c:	d004      	beq.n	2000ae28 <HAL_OSPI_Receive_DMA+0x264>
            {
              WRITE_REG(hospi->Instance->AR, addr_reg);
2000ae1e:	687b      	ldr	r3, [r7, #4]
2000ae20:	681b      	ldr	r3, [r3, #0]
2000ae22:	68fa      	ldr	r2, [r7, #12]
2000ae24:	649a      	str	r2, [r3, #72]	@ 0x48
2000ae26:	e004      	b.n	2000ae32 <HAL_OSPI_Receive_DMA+0x26e>
            }
            else
            {
              WRITE_REG(hospi->Instance->IR, ir_reg);
2000ae28:	687b      	ldr	r3, [r7, #4]
2000ae2a:	681b      	ldr	r3, [r3, #0]
2000ae2c:	68ba      	ldr	r2, [r7, #8]
2000ae2e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
            }
          }

          /* Enable the DMA transfer by setting the DMAEN bit  */
          SET_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000ae32:	687b      	ldr	r3, [r7, #4]
2000ae34:	681b      	ldr	r3, [r3, #0]
2000ae36:	681a      	ldr	r2, [r3, #0]
2000ae38:	687b      	ldr	r3, [r7, #4]
2000ae3a:	681b      	ldr	r3, [r3, #0]
2000ae3c:	f042 0204 	orr.w	r2, r2, #4
2000ae40:	601a      	str	r2, [r3, #0]
2000ae42:	e00d      	b.n	2000ae60 <HAL_OSPI_Receive_DMA+0x29c>
        }
        else
        {
          status = HAL_ERROR;
2000ae44:	2301      	movs	r3, #1
2000ae46:	77fb      	strb	r3, [r7, #31]
          hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000ae48:	687b      	ldr	r3, [r7, #4]
2000ae4a:	2204      	movs	r2, #4
2000ae4c:	655a      	str	r2, [r3, #84]	@ 0x54
          hospi->State = HAL_OSPI_STATE_READY;
2000ae4e:	687b      	ldr	r3, [r7, #4]
2000ae50:	2202      	movs	r2, #2
2000ae52:	651a      	str	r2, [r3, #80]	@ 0x50
2000ae54:	e004      	b.n	2000ae60 <HAL_OSPI_Receive_DMA+0x29c>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000ae56:	2301      	movs	r3, #1
2000ae58:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000ae5a:	687b      	ldr	r3, [r7, #4]
2000ae5c:	2210      	movs	r2, #16
2000ae5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000ae60:	7ffb      	ldrb	r3, [r7, #31]
}
2000ae62:	4618      	mov	r0, r3
2000ae64:	3720      	adds	r7, #32
2000ae66:	46bd      	mov	sp, r7
2000ae68:	bd80      	pop	{r7, pc}
2000ae6a:	bf00      	nop
2000ae6c:	2000be5d 	.word	0x2000be5d
2000ae70:	2000bead 	.word	0x2000bead
2000ae74:	2000bee3 	.word	0x2000bee3

2000ae78 <HAL_OSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
2000ae78:	b580      	push	{r7, lr}
2000ae7a:	b08a      	sub	sp, #40	@ 0x28
2000ae7c:	af02      	add	r7, sp, #8
2000ae7e:	60f8      	str	r0, [r7, #12]
2000ae80:	60b9      	str	r1, [r7, #8]
2000ae82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000ae84:	f7f7 fd34 	bl	200028f0 <HAL_GetTick>
2000ae88:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
2000ae8a:	68fb      	ldr	r3, [r7, #12]
2000ae8c:	681b      	ldr	r3, [r3, #0]
2000ae8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ae90:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
2000ae92:	68fb      	ldr	r3, [r7, #12]
2000ae94:	681b      	ldr	r3, [r3, #0]
2000ae96:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000ae9a:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
2000ae9c:	68fb      	ldr	r3, [r7, #12]
2000ae9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000aea0:	2b04      	cmp	r3, #4
2000aea2:	d164      	bne.n	2000af6e <HAL_OSPI_AutoPolling+0xf6>
2000aea4:	68bb      	ldr	r3, [r7, #8]
2000aea6:	68db      	ldr	r3, [r3, #12]
2000aea8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000aeac:	d15f      	bne.n	2000af6e <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000aeae:	687b      	ldr	r3, [r7, #4]
2000aeb0:	9300      	str	r3, [sp, #0]
2000aeb2:	69bb      	ldr	r3, [r7, #24]
2000aeb4:	2200      	movs	r2, #0
2000aeb6:	2120      	movs	r1, #32
2000aeb8:	68f8      	ldr	r0, [r7, #12]
2000aeba:	f001 f87b 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000aebe:	4603      	mov	r3, r0
2000aec0:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
2000aec2:	7ffb      	ldrb	r3, [r7, #31]
2000aec4:	2b00      	cmp	r3, #0
2000aec6:	d158      	bne.n	2000af7a <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
2000aec8:	68fb      	ldr	r3, [r7, #12]
2000aeca:	681b      	ldr	r3, [r3, #0]
2000aecc:	68ba      	ldr	r2, [r7, #8]
2000aece:	6812      	ldr	r2, [r2, #0]
2000aed0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
2000aed4:	68fb      	ldr	r3, [r7, #12]
2000aed6:	681b      	ldr	r3, [r3, #0]
2000aed8:	68ba      	ldr	r2, [r7, #8]
2000aeda:	6852      	ldr	r2, [r2, #4]
2000aedc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
2000aee0:	68fb      	ldr	r3, [r7, #12]
2000aee2:	681b      	ldr	r3, [r3, #0]
2000aee4:	68ba      	ldr	r2, [r7, #8]
2000aee6:	6912      	ldr	r2, [r2, #16]
2000aee8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
2000aeec:	68fb      	ldr	r3, [r7, #12]
2000aeee:	681b      	ldr	r3, [r3, #0]
2000aef0:	681b      	ldr	r3, [r3, #0]
2000aef2:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
2000aef6:	68bb      	ldr	r3, [r7, #8]
2000aef8:	6899      	ldr	r1, [r3, #8]
2000aefa:	68bb      	ldr	r3, [r7, #8]
2000aefc:	68db      	ldr	r3, [r3, #12]
2000aefe:	430b      	orrs	r3, r1
2000af00:	431a      	orrs	r2, r3
2000af02:	68fb      	ldr	r3, [r7, #12]
2000af04:	681b      	ldr	r3, [r3, #0]
2000af06:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
2000af0a:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000af0c:	68fb      	ldr	r3, [r7, #12]
2000af0e:	68db      	ldr	r3, [r3, #12]
2000af10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000af14:	d104      	bne.n	2000af20 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000af16:	68fb      	ldr	r3, [r7, #12]
2000af18:	681b      	ldr	r3, [r3, #0]
2000af1a:	697a      	ldr	r2, [r7, #20]
2000af1c:	649a      	str	r2, [r3, #72]	@ 0x48
2000af1e:	e011      	b.n	2000af44 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000af20:	68fb      	ldr	r3, [r7, #12]
2000af22:	681b      	ldr	r3, [r3, #0]
2000af24:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000af28:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000af2c:	2b00      	cmp	r3, #0
2000af2e:	d004      	beq.n	2000af3a <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000af30:	68fb      	ldr	r3, [r7, #12]
2000af32:	681b      	ldr	r3, [r3, #0]
2000af34:	697a      	ldr	r2, [r7, #20]
2000af36:	649a      	str	r2, [r3, #72]	@ 0x48
2000af38:	e004      	b.n	2000af44 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000af3a:	68fb      	ldr	r3, [r7, #12]
2000af3c:	681b      	ldr	r3, [r3, #0]
2000af3e:	693a      	ldr	r2, [r7, #16]
2000af40:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
2000af44:	687b      	ldr	r3, [r7, #4]
2000af46:	9300      	str	r3, [sp, #0]
2000af48:	69bb      	ldr	r3, [r7, #24]
2000af4a:	2201      	movs	r2, #1
2000af4c:	2108      	movs	r1, #8
2000af4e:	68f8      	ldr	r0, [r7, #12]
2000af50:	f001 f830 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000af54:	4603      	mov	r3, r0
2000af56:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
2000af58:	7ffb      	ldrb	r3, [r7, #31]
2000af5a:	2b00      	cmp	r3, #0
2000af5c:	d10d      	bne.n	2000af7a <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
2000af5e:	68fb      	ldr	r3, [r7, #12]
2000af60:	681b      	ldr	r3, [r3, #0]
2000af62:	2208      	movs	r2, #8
2000af64:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000af66:	68fb      	ldr	r3, [r7, #12]
2000af68:	2202      	movs	r2, #2
2000af6a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000af6c:	e005      	b.n	2000af7a <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000af6e:	2301      	movs	r3, #1
2000af70:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000af72:	68fb      	ldr	r3, [r7, #12]
2000af74:	2210      	movs	r2, #16
2000af76:	655a      	str	r2, [r3, #84]	@ 0x54
2000af78:	e000      	b.n	2000af7c <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
2000af7a:	bf00      	nop
  }

  /* Return function status */
  return status;
2000af7c:	7ffb      	ldrb	r3, [r7, #31]
}
2000af7e:	4618      	mov	r0, r3
2000af80:	3720      	adds	r7, #32
2000af82:	46bd      	mov	sp, r7
2000af84:	bd80      	pop	{r7, pc}

2000af86 <HAL_OSPI_AutoPolling_IT>:
  * @param  cfg   : structure that contains the polling configuration information.
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling_IT(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg)
{
2000af86:	b580      	push	{r7, lr}
2000af88:	b088      	sub	sp, #32
2000af8a:	af02      	add	r7, sp, #8
2000af8c:	6078      	str	r0, [r7, #4]
2000af8e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000af90:	f7f7 fcae 	bl	200028f0 <HAL_GetTick>
2000af94:	6138      	str	r0, [r7, #16]
  uint32_t addr_reg = hospi->Instance->AR;
2000af96:	687b      	ldr	r3, [r7, #4]
2000af98:	681b      	ldr	r3, [r3, #0]
2000af9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000af9c:	60fb      	str	r3, [r7, #12]
  uint32_t ir_reg = hospi->Instance->IR;
2000af9e:	687b      	ldr	r3, [r7, #4]
2000afa0:	681b      	ldr	r3, [r3, #0]
2000afa2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
2000afa6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000afa8:	687b      	ldr	r3, [r7, #4]
2000afaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000afac:	2b04      	cmp	r3, #4
2000afae:	d15b      	bne.n	2000b068 <HAL_OSPI_AutoPolling_IT+0xe2>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000afb0:	687b      	ldr	r3, [r7, #4]
2000afb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000afb4:	9300      	str	r3, [sp, #0]
2000afb6:	693b      	ldr	r3, [r7, #16]
2000afb8:	2200      	movs	r2, #0
2000afba:	2120      	movs	r1, #32
2000afbc:	6878      	ldr	r0, [r7, #4]
2000afbe:	f000 fff9 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000afc2:	4603      	mov	r3, r0
2000afc4:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
2000afc6:	7dfb      	ldrb	r3, [r7, #23]
2000afc8:	2b00      	cmp	r3, #0
2000afca:	d152      	bne.n	2000b072 <HAL_OSPI_AutoPolling_IT+0xec>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
2000afcc:	687b      	ldr	r3, [r7, #4]
2000afce:	681b      	ldr	r3, [r3, #0]
2000afd0:	683a      	ldr	r2, [r7, #0]
2000afd2:	6812      	ldr	r2, [r2, #0]
2000afd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
2000afd8:	687b      	ldr	r3, [r7, #4]
2000afda:	681b      	ldr	r3, [r3, #0]
2000afdc:	683a      	ldr	r2, [r7, #0]
2000afde:	6852      	ldr	r2, [r2, #4]
2000afe0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
2000afe4:	687b      	ldr	r3, [r7, #4]
2000afe6:	681b      	ldr	r3, [r3, #0]
2000afe8:	683a      	ldr	r2, [r7, #0]
2000afea:	6912      	ldr	r2, [r2, #16]
2000afec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
2000aff0:	687b      	ldr	r3, [r7, #4]
2000aff2:	681b      	ldr	r3, [r3, #0]
2000aff4:	681b      	ldr	r3, [r3, #0]
2000aff6:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
2000affa:	683b      	ldr	r3, [r7, #0]
2000affc:	6899      	ldr	r1, [r3, #8]
2000affe:	683b      	ldr	r3, [r7, #0]
2000b000:	68db      	ldr	r3, [r3, #12]
2000b002:	430b      	orrs	r3, r1
2000b004:	431a      	orrs	r2, r3
2000b006:	687b      	ldr	r3, [r7, #4]
2000b008:	681b      	ldr	r3, [r3, #0]
2000b00a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
2000b00e:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Clear flags related to interrupt */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_SM);
2000b010:	687b      	ldr	r3, [r7, #4]
2000b012:	681b      	ldr	r3, [r3, #0]
2000b014:	2209      	movs	r2, #9
2000b016:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update state */
      hospi->State = HAL_OSPI_STATE_BUSY_AUTO_POLLING;
2000b018:	687b      	ldr	r3, [r7, #4]
2000b01a:	2248      	movs	r2, #72	@ 0x48
2000b01c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the status match and transfer error interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
2000b01e:	687b      	ldr	r3, [r7, #4]
2000b020:	681b      	ldr	r3, [r3, #0]
2000b022:	681a      	ldr	r2, [r3, #0]
2000b024:	687b      	ldr	r3, [r7, #4]
2000b026:	681b      	ldr	r3, [r3, #0]
2000b028:	f442 2210 	orr.w	r2, r2, #589824	@ 0x90000
2000b02c:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
2000b02e:	687b      	ldr	r3, [r7, #4]
2000b030:	68db      	ldr	r3, [r3, #12]
2000b032:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000b036:	d104      	bne.n	2000b042 <HAL_OSPI_AutoPolling_IT+0xbc>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
2000b038:	687b      	ldr	r3, [r7, #4]
2000b03a:	681b      	ldr	r3, [r3, #0]
2000b03c:	68fa      	ldr	r2, [r7, #12]
2000b03e:	649a      	str	r2, [r3, #72]	@ 0x48
2000b040:	e017      	b.n	2000b072 <HAL_OSPI_AutoPolling_IT+0xec>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
2000b042:	687b      	ldr	r3, [r7, #4]
2000b044:	681b      	ldr	r3, [r3, #0]
2000b046:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000b04a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000b04e:	2b00      	cmp	r3, #0
2000b050:	d004      	beq.n	2000b05c <HAL_OSPI_AutoPolling_IT+0xd6>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
2000b052:	687b      	ldr	r3, [r7, #4]
2000b054:	681b      	ldr	r3, [r3, #0]
2000b056:	68fa      	ldr	r2, [r7, #12]
2000b058:	649a      	str	r2, [r3, #72]	@ 0x48
2000b05a:	e00a      	b.n	2000b072 <HAL_OSPI_AutoPolling_IT+0xec>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
2000b05c:	687b      	ldr	r3, [r7, #4]
2000b05e:	681b      	ldr	r3, [r3, #0]
2000b060:	68ba      	ldr	r2, [r7, #8]
2000b062:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
2000b066:	e004      	b.n	2000b072 <HAL_OSPI_AutoPolling_IT+0xec>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000b068:	2301      	movs	r3, #1
2000b06a:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b06c:	687b      	ldr	r3, [r7, #4]
2000b06e:	2210      	movs	r2, #16
2000b070:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000b072:	7dfb      	ldrb	r3, [r7, #23]
}
2000b074:	4618      	mov	r0, r3
2000b076:	3718      	adds	r7, #24
2000b078:	46bd      	mov	sp, r7
2000b07a:	bd80      	pop	{r7, pc}

2000b07c <HAL_OSPI_MemoryMapped>:
  * @param  cfg   : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_MemoryMapped(OSPI_HandleTypeDef *hospi, OSPI_MemoryMappedTypeDef *cfg)
{
2000b07c:	b580      	push	{r7, lr}
2000b07e:	b086      	sub	sp, #24
2000b080:	af02      	add	r7, sp, #8
2000b082:	6078      	str	r0, [r7, #4]
2000b084:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000b086:	f7f7 fc33 	bl	200028f0 <HAL_GetTick>
2000b08a:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_OSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
2000b08c:	687b      	ldr	r3, [r7, #4]
2000b08e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000b090:	2b04      	cmp	r3, #4
2000b092:	d136      	bne.n	2000b102 <HAL_OSPI_MemoryMapped+0x86>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000b094:	687b      	ldr	r3, [r7, #4]
2000b096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000b098:	9300      	str	r3, [sp, #0]
2000b09a:	68bb      	ldr	r3, [r7, #8]
2000b09c:	2200      	movs	r2, #0
2000b09e:	2120      	movs	r1, #32
2000b0a0:	6878      	ldr	r0, [r7, #4]
2000b0a2:	f000 ff87 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000b0a6:	4603      	mov	r3, r0
2000b0a8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
2000b0aa:	7bfb      	ldrb	r3, [r7, #15]
2000b0ac:	2b00      	cmp	r3, #0
2000b0ae:	d12d      	bne.n	2000b10c <HAL_OSPI_MemoryMapped+0x90>
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_BUSY_MEM_MAPPED;
2000b0b0:	687b      	ldr	r3, [r7, #4]
2000b0b2:	2288      	movs	r2, #136	@ 0x88
2000b0b4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (cfg->TimeOutActivation == HAL_OSPI_TIMEOUT_COUNTER_ENABLE)
2000b0b6:	683b      	ldr	r3, [r7, #0]
2000b0b8:	681b      	ldr	r3, [r3, #0]
2000b0ba:	2b08      	cmp	r3, #8
2000b0bc:	d111      	bne.n	2000b0e2 <HAL_OSPI_MemoryMapped+0x66>
      {
        assert_param(IS_OSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure register */
        WRITE_REG(hospi->Instance->LPTR, cfg->TimeOutPeriod);
2000b0be:	687b      	ldr	r3, [r7, #4]
2000b0c0:	681b      	ldr	r3, [r3, #0]
2000b0c2:	683a      	ldr	r2, [r7, #0]
2000b0c4:	6852      	ldr	r2, [r2, #4]
2000b0c6:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TO);
2000b0ca:	687b      	ldr	r3, [r7, #4]
2000b0cc:	681b      	ldr	r3, [r3, #0]
2000b0ce:	2210      	movs	r2, #16
2000b0d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TO);
2000b0d2:	687b      	ldr	r3, [r7, #4]
2000b0d4:	681b      	ldr	r3, [r3, #0]
2000b0d6:	681a      	ldr	r2, [r3, #0]
2000b0d8:	687b      	ldr	r3, [r7, #4]
2000b0da:	681b      	ldr	r3, [r3, #0]
2000b0dc:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
2000b0e0:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_TCEN | OCTOSPI_CR_FMODE),
2000b0e2:	687b      	ldr	r3, [r7, #4]
2000b0e4:	681b      	ldr	r3, [r3, #0]
2000b0e6:	681b      	ldr	r3, [r3, #0]
2000b0e8:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
2000b0ec:	f023 0308 	bic.w	r3, r3, #8
2000b0f0:	683a      	ldr	r2, [r7, #0]
2000b0f2:	6812      	ldr	r2, [r2, #0]
2000b0f4:	431a      	orrs	r2, r3
2000b0f6:	687b      	ldr	r3, [r7, #4]
2000b0f8:	681b      	ldr	r3, [r3, #0]
2000b0fa:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
2000b0fe:	601a      	str	r2, [r3, #0]
2000b100:	e004      	b.n	2000b10c <HAL_OSPI_MemoryMapped+0x90>
                 (cfg->TimeOutActivation | OSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
2000b102:	2301      	movs	r3, #1
2000b104:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b106:	687b      	ldr	r3, [r7, #4]
2000b108:	2210      	movs	r2, #16
2000b10a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000b10c:	7bfb      	ldrb	r3, [r7, #15]
}
2000b10e:	4618      	mov	r0, r3
2000b110:	3710      	adds	r7, #16
2000b112:	46bd      	mov	sp, r7
2000b114:	bd80      	pop	{r7, pc}

2000b116 <HAL_OSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_ErrorCallback(OSPI_HandleTypeDef *hospi)
{
2000b116:	b480      	push	{r7}
2000b118:	b083      	sub	sp, #12
2000b11a:	af00      	add	r7, sp, #0
2000b11c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_ErrorCallback could be implemented in the user file
   */
}
2000b11e:	bf00      	nop
2000b120:	370c      	adds	r7, #12
2000b122:	46bd      	mov	sp, r7
2000b124:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b128:	4770      	bx	lr

2000b12a <HAL_OSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_AbortCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b12a:	b480      	push	{r7}
2000b12c:	b083      	sub	sp, #12
2000b12e:	af00      	add	r7, sp, #0
2000b130:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_AbortCpltCallback could be implemented in the user file
   */
}
2000b132:	bf00      	nop
2000b134:	370c      	adds	r7, #12
2000b136:	46bd      	mov	sp, r7
2000b138:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b13c:	4770      	bx	lr

2000b13e <HAL_OSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi)
{
2000b13e:	b480      	push	{r7}
2000b140:	b083      	sub	sp, #12
2000b142:	af00      	add	r7, sp, #0
2000b144:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
2000b146:	bf00      	nop
2000b148:	370c      	adds	r7, #12
2000b14a:	46bd      	mov	sp, r7
2000b14c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b150:	4770      	bx	lr

2000b152 <HAL_OSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_CmdCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b152:	b480      	push	{r7}
2000b154:	b083      	sub	sp, #12
2000b156:	af00      	add	r7, sp, #0
2000b158:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_CmdCpltCallback could be implemented in the user file
   */
}
2000b15a:	bf00      	nop
2000b15c:	370c      	adds	r7, #12
2000b15e:	46bd      	mov	sp, r7
2000b160:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b164:	4770      	bx	lr

2000b166 <HAL_OSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b166:	b480      	push	{r7}
2000b168:	b083      	sub	sp, #12
2000b16a:	af00      	add	r7, sp, #0
2000b16c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxCpltCallback could be implemented in the user file
   */
}
2000b16e:	bf00      	nop
2000b170:	370c      	adds	r7, #12
2000b172:	46bd      	mov	sp, r7
2000b174:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b178:	4770      	bx	lr

2000b17a <HAL_OSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b17a:	b480      	push	{r7}
2000b17c:	b083      	sub	sp, #12
2000b17e:	af00      	add	r7, sp, #0
2000b180:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxCpltCallback could be implemented in the user file
   */
}
2000b182:	bf00      	nop
2000b184:	370c      	adds	r7, #12
2000b186:	46bd      	mov	sp, r7
2000b188:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b18c:	4770      	bx	lr

2000b18e <HAL_OSPI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxHalfCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b18e:	b480      	push	{r7}
2000b190:	b083      	sub	sp, #12
2000b192:	af00      	add	r7, sp, #0
2000b194:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxHalfCpltCallback could be implemented in the user file
   */
}
2000b196:	bf00      	nop
2000b198:	370c      	adds	r7, #12
2000b19a:	46bd      	mov	sp, r7
2000b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1a0:	4770      	bx	lr

2000b1a2 <HAL_OSPI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxHalfCpltCallback(OSPI_HandleTypeDef *hospi)
{
2000b1a2:	b480      	push	{r7}
2000b1a4:	b083      	sub	sp, #12
2000b1a6:	af00      	add	r7, sp, #0
2000b1a8:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxHalfCpltCallback could be implemented in the user file
   */
}
2000b1aa:	bf00      	nop
2000b1ac:	370c      	adds	r7, #12
2000b1ae:	46bd      	mov	sp, r7
2000b1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1b4:	4770      	bx	lr

2000b1b6 <HAL_OSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_StatusMatchCallback(OSPI_HandleTypeDef *hospi)
{
2000b1b6:	b480      	push	{r7}
2000b1b8:	b083      	sub	sp, #12
2000b1ba:	af00      	add	r7, sp, #0
2000b1bc:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_StatusMatchCallback could be implemented in the user file
   */
}
2000b1be:	bf00      	nop
2000b1c0:	370c      	adds	r7, #12
2000b1c2:	46bd      	mov	sp, r7
2000b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1c8:	4770      	bx	lr

2000b1ca <HAL_OSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TimeOutCallback(OSPI_HandleTypeDef *hospi)
{
2000b1ca:	b480      	push	{r7}
2000b1cc:	b083      	sub	sp, #12
2000b1ce:	af00      	add	r7, sp, #0
2000b1d0:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_TimeOutCallback could be implemented in the user file
   */
}
2000b1d2:	bf00      	nop
2000b1d4:	370c      	adds	r7, #12
2000b1d6:	46bd      	mov	sp, r7
2000b1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b1dc:	4770      	bx	lr

2000b1de <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
2000b1de:	b580      	push	{r7, lr}
2000b1e0:	b088      	sub	sp, #32
2000b1e2:	af02      	add	r7, sp, #8
2000b1e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000b1e6:	2300      	movs	r3, #0
2000b1e8:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
2000b1ea:	f7f7 fb81 	bl	200028f0 <HAL_GetTick>
2000b1ee:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
2000b1f0:	687b      	ldr	r3, [r7, #4]
2000b1f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000b1f4:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
2000b1f6:	68fb      	ldr	r3, [r7, #12]
2000b1f8:	f003 0308 	and.w	r3, r3, #8
2000b1fc:	2b00      	cmp	r3, #0
2000b1fe:	d104      	bne.n	2000b20a <HAL_OSPI_Abort+0x2c>
2000b200:	68fb      	ldr	r3, [r7, #12]
2000b202:	f003 0304 	and.w	r3, r3, #4
2000b206:	2b00      	cmp	r3, #0
2000b208:	d052      	beq.n	2000b2b0 <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b20a:	687b      	ldr	r3, [r7, #4]
2000b20c:	681b      	ldr	r3, [r3, #0]
2000b20e:	681b      	ldr	r3, [r3, #0]
2000b210:	f003 0304 	and.w	r3, r3, #4
2000b214:	2b00      	cmp	r3, #0
2000b216:	d014      	beq.n	2000b242 <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000b218:	687b      	ldr	r3, [r7, #4]
2000b21a:	681b      	ldr	r3, [r3, #0]
2000b21c:	681a      	ldr	r2, [r3, #0]
2000b21e:	687b      	ldr	r3, [r7, #4]
2000b220:	681b      	ldr	r3, [r3, #0]
2000b222:	f022 0204 	bic.w	r2, r2, #4
2000b226:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
2000b228:	687b      	ldr	r3, [r7, #4]
2000b22a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000b22c:	4618      	mov	r0, r3
2000b22e:	f7f8 fc6b 	bl	20003b08 <HAL_DMA_Abort>
2000b232:	4603      	mov	r3, r0
2000b234:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
2000b236:	7dfb      	ldrb	r3, [r7, #23]
2000b238:	2b00      	cmp	r3, #0
2000b23a:	d002      	beq.n	2000b242 <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000b23c:	687b      	ldr	r3, [r7, #4]
2000b23e:	2204      	movs	r2, #4
2000b240:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b242:	687b      	ldr	r3, [r7, #4]
2000b244:	681b      	ldr	r3, [r3, #0]
2000b246:	6a1b      	ldr	r3, [r3, #32]
2000b248:	f003 0320 	and.w	r3, r3, #32
2000b24c:	2b00      	cmp	r3, #0
2000b24e:	d02b      	beq.n	2000b2a8 <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
2000b250:	687b      	ldr	r3, [r7, #4]
2000b252:	681b      	ldr	r3, [r3, #0]
2000b254:	681a      	ldr	r2, [r3, #0]
2000b256:	687b      	ldr	r3, [r7, #4]
2000b258:	681b      	ldr	r3, [r3, #0]
2000b25a:	f042 0202 	orr.w	r2, r2, #2
2000b25e:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
2000b260:	687b      	ldr	r3, [r7, #4]
2000b262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000b264:	9300      	str	r3, [sp, #0]
2000b266:	693b      	ldr	r3, [r7, #16]
2000b268:	2201      	movs	r2, #1
2000b26a:	2102      	movs	r1, #2
2000b26c:	6878      	ldr	r0, [r7, #4]
2000b26e:	f000 fea1 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000b272:	4603      	mov	r3, r0
2000b274:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
2000b276:	7dfb      	ldrb	r3, [r7, #23]
2000b278:	2b00      	cmp	r3, #0
2000b27a:	d11f      	bne.n	2000b2bc <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000b27c:	687b      	ldr	r3, [r7, #4]
2000b27e:	681b      	ldr	r3, [r3, #0]
2000b280:	2202      	movs	r2, #2
2000b282:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
2000b284:	687b      	ldr	r3, [r7, #4]
2000b286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000b288:	9300      	str	r3, [sp, #0]
2000b28a:	693b      	ldr	r3, [r7, #16]
2000b28c:	2200      	movs	r2, #0
2000b28e:	2120      	movs	r1, #32
2000b290:	6878      	ldr	r0, [r7, #4]
2000b292:	f000 fe8f 	bl	2000bfb4 <OSPI_WaitFlagStateUntilTimeout>
2000b296:	4603      	mov	r3, r0
2000b298:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
2000b29a:	7dfb      	ldrb	r3, [r7, #23]
2000b29c:	2b00      	cmp	r3, #0
2000b29e:	d10d      	bne.n	2000b2bc <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
2000b2a0:	687b      	ldr	r3, [r7, #4]
2000b2a2:	2202      	movs	r2, #2
2000b2a4:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b2a6:	e009      	b.n	2000b2bc <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
2000b2a8:	687b      	ldr	r3, [r7, #4]
2000b2aa:	2202      	movs	r2, #2
2000b2ac:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b2ae:	e005      	b.n	2000b2bc <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
2000b2b0:	2301      	movs	r3, #1
2000b2b2:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b2b4:	687b      	ldr	r3, [r7, #4]
2000b2b6:	2210      	movs	r2, #16
2000b2b8:	655a      	str	r2, [r3, #84]	@ 0x54
2000b2ba:	e000      	b.n	2000b2be <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b2bc:	bf00      	nop
  }

  /* Return function status */
  return status;
2000b2be:	7dfb      	ldrb	r3, [r7, #23]
}
2000b2c0:	4618      	mov	r0, r3
2000b2c2:	3718      	adds	r7, #24
2000b2c4:	46bd      	mov	sp, r7
2000b2c6:	bd80      	pop	{r7, pc}

2000b2c8 <HAL_OSPI_Abort_IT>:
  * @brief  Abort the current transmission (non-blocking function)
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort_IT(OSPI_HandleTypeDef *hospi)
{
2000b2c8:	b580      	push	{r7, lr}
2000b2ca:	b084      	sub	sp, #16
2000b2cc:	af00      	add	r7, sp, #0
2000b2ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000b2d0:	2300      	movs	r3, #0
2000b2d2:	73fb      	strb	r3, [r7, #15]
  uint32_t state;

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
2000b2d4:	687b      	ldr	r3, [r7, #4]
2000b2d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000b2d8:	60bb      	str	r3, [r7, #8]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
2000b2da:	68bb      	ldr	r3, [r7, #8]
2000b2dc:	f003 0308 	and.w	r3, r3, #8
2000b2e0:	2b00      	cmp	r3, #0
2000b2e2:	d104      	bne.n	2000b2ee <HAL_OSPI_Abort_IT+0x26>
2000b2e4:	68bb      	ldr	r3, [r7, #8]
2000b2e6:	f003 0304 	and.w	r3, r3, #4
2000b2ea:	2b00      	cmp	r3, #0
2000b2ec:	d050      	beq.n	2000b390 <HAL_OSPI_Abort_IT+0xc8>
  {
    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
2000b2ee:	687b      	ldr	r3, [r7, #4]
2000b2f0:	681b      	ldr	r3, [r3, #0]
2000b2f2:	681a      	ldr	r2, [r3, #0]
2000b2f4:	687b      	ldr	r3, [r7, #4]
2000b2f6:	681b      	ldr	r3, [r3, #0]
2000b2f8:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
2000b2fc:	601a      	str	r2, [r3, #0]

    /* Update state */
    hospi->State = HAL_OSPI_STATE_ABORT;
2000b2fe:	687b      	ldr	r3, [r7, #4]
2000b300:	f44f 7280 	mov.w	r2, #256	@ 0x100
2000b304:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b306:	687b      	ldr	r3, [r7, #4]
2000b308:	681b      	ldr	r3, [r3, #0]
2000b30a:	681b      	ldr	r3, [r3, #0]
2000b30c:	f003 0304 	and.w	r3, r3, #4
2000b310:	2b00      	cmp	r3, #0
2000b312:	d01a      	beq.n	2000b34a <HAL_OSPI_Abort_IT+0x82>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000b314:	687b      	ldr	r3, [r7, #4]
2000b316:	681b      	ldr	r3, [r3, #0]
2000b318:	681a      	ldr	r2, [r3, #0]
2000b31a:	687b      	ldr	r3, [r7, #4]
2000b31c:	681b      	ldr	r3, [r3, #0]
2000b31e:	f022 0204 	bic.w	r2, r2, #4
2000b322:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hdma->XferAbortCallback = OSPI_DMAAbortCplt;
2000b324:	687b      	ldr	r3, [r7, #4]
2000b326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000b328:	4a1f      	ldr	r2, [pc, #124]	@ (2000b3a8 <HAL_OSPI_Abort_IT+0xe0>)
2000b32a:	66da      	str	r2, [r3, #108]	@ 0x6c
      if (HAL_DMA_Abort_IT(hospi->hdma) != HAL_OK)
2000b32c:	687b      	ldr	r3, [r7, #4]
2000b32e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000b330:	4618      	mov	r0, r3
2000b332:	f7f8 fc65 	bl	20003c00 <HAL_DMA_Abort_IT>
2000b336:	4603      	mov	r3, r0
2000b338:	2b00      	cmp	r3, #0
2000b33a:	d02f      	beq.n	2000b39c <HAL_OSPI_Abort_IT+0xd4>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000b33c:	687b      	ldr	r3, [r7, #4]
2000b33e:	2202      	movs	r2, #2
2000b340:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->AbortCpltCallback(hospi);
#else
        HAL_OSPI_AbortCpltCallback(hospi);
2000b342:	6878      	ldr	r0, [r7, #4]
2000b344:	f7ff fef1 	bl	2000b12a <HAL_OSPI_AbortCpltCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b348:	e028      	b.n	2000b39c <HAL_OSPI_Abort_IT+0xd4>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
      }
    }
    else
    {
      if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000b34a:	687b      	ldr	r3, [r7, #4]
2000b34c:	681b      	ldr	r3, [r3, #0]
2000b34e:	6a1b      	ldr	r3, [r3, #32]
2000b350:	f003 0320 	and.w	r3, r3, #32
2000b354:	2b00      	cmp	r3, #0
2000b356:	d014      	beq.n	2000b382 <HAL_OSPI_Abort_IT+0xba>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000b358:	687b      	ldr	r3, [r7, #4]
2000b35a:	681b      	ldr	r3, [r3, #0]
2000b35c:	2202      	movs	r2, #2
2000b35e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the transfer complete interrupts */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
2000b360:	687b      	ldr	r3, [r7, #4]
2000b362:	681b      	ldr	r3, [r3, #0]
2000b364:	681a      	ldr	r2, [r3, #0]
2000b366:	687b      	ldr	r3, [r7, #4]
2000b368:	681b      	ldr	r3, [r3, #0]
2000b36a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
2000b36e:	601a      	str	r2, [r3, #0]

        /* Perform an abort of the OctoSPI */
        SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
2000b370:	687b      	ldr	r3, [r7, #4]
2000b372:	681b      	ldr	r3, [r3, #0]
2000b374:	681a      	ldr	r2, [r3, #0]
2000b376:	687b      	ldr	r3, [r7, #4]
2000b378:	681b      	ldr	r3, [r3, #0]
2000b37a:	f042 0202 	orr.w	r2, r2, #2
2000b37e:	601a      	str	r2, [r3, #0]
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b380:	e00c      	b.n	2000b39c <HAL_OSPI_Abort_IT+0xd4>
      }
      else
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
2000b382:	687b      	ldr	r3, [r7, #4]
2000b384:	2202      	movs	r2, #2
2000b386:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->AbortCpltCallback(hospi);
#else
        HAL_OSPI_AbortCpltCallback(hospi);
2000b388:	6878      	ldr	r0, [r7, #4]
2000b38a:	f7ff fece 	bl	2000b12a <HAL_OSPI_AbortCpltCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b38e:	e005      	b.n	2000b39c <HAL_OSPI_Abort_IT+0xd4>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
2000b390:	2301      	movs	r3, #1
2000b392:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b394:	687b      	ldr	r3, [r7, #4]
2000b396:	2210      	movs	r2, #16
2000b398:	655a      	str	r2, [r3, #84]	@ 0x54
2000b39a:	e000      	b.n	2000b39e <HAL_OSPI_Abort_IT+0xd6>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
2000b39c:	bf00      	nop
  }

  /* Return function status */
  return status;
2000b39e:	7bfb      	ldrb	r3, [r7, #15]
}
2000b3a0:	4618      	mov	r0, r3
2000b3a2:	3710      	adds	r7, #16
2000b3a4:	46bd      	mov	sp, r7
2000b3a6:	bd80      	pop	{r7, pc}
2000b3a8:	2000bf3d 	.word	0x2000bf3d

2000b3ac <HAL_OSPI_SetFifoThreshold>:
  * @param  hospi     : OSPI handle.
  * @param  Threshold : Threshold of the Fifo.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_SetFifoThreshold(OSPI_HandleTypeDef *hospi, uint32_t Threshold)
{
2000b3ac:	b480      	push	{r7}
2000b3ae:	b085      	sub	sp, #20
2000b3b0:	af00      	add	r7, sp, #0
2000b3b2:	6078      	str	r0, [r7, #4]
2000b3b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000b3b6:	2300      	movs	r3, #0
2000b3b8:	73fb      	strb	r3, [r7, #15]

  /* Check the state */
  if ((hospi->State & OSPI_BUSY_STATE_MASK) == 0U)
2000b3ba:	687b      	ldr	r3, [r7, #4]
2000b3bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000b3be:	f003 0308 	and.w	r3, r3, #8
2000b3c2:	2b00      	cmp	r3, #0
2000b3c4:	d110      	bne.n	2000b3e8 <HAL_OSPI_SetFifoThreshold+0x3c>
  {
    /* Synchronize initialization structure with the new fifo threshold value */
    hospi->Init.FifoThreshold = Threshold;
2000b3c6:	687b      	ldr	r3, [r7, #4]
2000b3c8:	683a      	ldr	r2, [r7, #0]
2000b3ca:	605a      	str	r2, [r3, #4]

    /* Configure new fifo threshold */
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
2000b3cc:	687b      	ldr	r3, [r7, #4]
2000b3ce:	681b      	ldr	r3, [r3, #0]
2000b3d0:	681b      	ldr	r3, [r3, #0]
2000b3d2:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
2000b3d6:	687b      	ldr	r3, [r7, #4]
2000b3d8:	685b      	ldr	r3, [r3, #4]
2000b3da:	3b01      	subs	r3, #1
2000b3dc:	021a      	lsls	r2, r3, #8
2000b3de:	687b      	ldr	r3, [r7, #4]
2000b3e0:	681b      	ldr	r3, [r3, #0]
2000b3e2:	430a      	orrs	r2, r1
2000b3e4:	601a      	str	r2, [r3, #0]
2000b3e6:	e004      	b.n	2000b3f2 <HAL_OSPI_SetFifoThreshold+0x46>

  }
  else
  {
    status = HAL_ERROR;
2000b3e8:	2301      	movs	r3, #1
2000b3ea:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
2000b3ec:	687b      	ldr	r3, [r7, #4]
2000b3ee:	2210      	movs	r2, #16
2000b3f0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
2000b3f2:	7bfb      	ldrb	r3, [r7, #15]
}
2000b3f4:	4618      	mov	r0, r3
2000b3f6:	3714      	adds	r7, #20
2000b3f8:	46bd      	mov	sp, r7
2000b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b3fe:	4770      	bx	lr

2000b400 <HAL_OSPI_GetFifoThreshold>:
/** @brief  Get OSPI Fifo threshold.
  * @param  hospi : OSPI handle.
  * @retval Fifo threshold
  */
uint32_t HAL_OSPI_GetFifoThreshold(const OSPI_HandleTypeDef *hospi)
{
2000b400:	b480      	push	{r7}
2000b402:	b083      	sub	sp, #12
2000b404:	af00      	add	r7, sp, #0
2000b406:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(hospi->Instance->CR, OCTOSPI_CR_FTHRES) >> OCTOSPI_CR_FTHRES_Pos) + 1U);
2000b408:	687b      	ldr	r3, [r7, #4]
2000b40a:	681b      	ldr	r3, [r3, #0]
2000b40c:	681b      	ldr	r3, [r3, #0]
2000b40e:	0a1b      	lsrs	r3, r3, #8
2000b410:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
2000b414:	3301      	adds	r3, #1
}
2000b416:	4618      	mov	r0, r3
2000b418:	370c      	adds	r7, #12
2000b41a:	46bd      	mov	sp, r7
2000b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b420:	4770      	bx	lr

2000b422 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
2000b422:	b480      	push	{r7}
2000b424:	b083      	sub	sp, #12
2000b426:	af00      	add	r7, sp, #0
2000b428:	6078      	str	r0, [r7, #4]
2000b42a:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
2000b42c:	687b      	ldr	r3, [r7, #4]
2000b42e:	683a      	ldr	r2, [r7, #0]
2000b430:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
2000b432:	2300      	movs	r3, #0
}
2000b434:	4618      	mov	r0, r3
2000b436:	370c      	adds	r7, #12
2000b438:	46bd      	mov	sp, r7
2000b43a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b43e:	4770      	bx	lr

2000b440 <HAL_OSPI_GetError>:
  * @brief  Return the OSPI error code.
  * @param  hospi : OSPI handle
  * @retval OSPI Error Code
  */
uint32_t HAL_OSPI_GetError(const OSPI_HandleTypeDef *hospi)
{
2000b440:	b480      	push	{r7}
2000b442:	b083      	sub	sp, #12
2000b444:	af00      	add	r7, sp, #0
2000b446:	6078      	str	r0, [r7, #4]
  return hospi->ErrorCode;
2000b448:	687b      	ldr	r3, [r7, #4]
2000b44a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
2000b44c:	4618      	mov	r0, r3
2000b44e:	370c      	adds	r7, #12
2000b450:	46bd      	mov	sp, r7
2000b452:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b456:	4770      	bx	lr

2000b458 <HAL_OSPI_GetState>:
  * @brief  Return the OSPI handle state.
  * @param  hospi : OSPI handle
  * @retval HAL state
  */
uint32_t HAL_OSPI_GetState(const OSPI_HandleTypeDef *hospi)
{
2000b458:	b480      	push	{r7}
2000b45a:	b083      	sub	sp, #12
2000b45c:	af00      	add	r7, sp, #0
2000b45e:	6078      	str	r0, [r7, #4]
  /* Return OSPI handle state */
  return hospi->State;
2000b460:	687b      	ldr	r3, [r7, #4]
2000b462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
}
2000b464:	4618      	mov	r0, r3
2000b466:	370c      	adds	r7, #12
2000b468:	46bd      	mov	sp, r7
2000b46a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000b46e:	4770      	bx	lr

2000b470 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
2000b470:	b580      	push	{r7, lr}
2000b472:	b094      	sub	sp, #80	@ 0x50
2000b474:	af00      	add	r7, sp, #0
2000b476:	60f8      	str	r0, [r7, #12]
2000b478:	60b9      	str	r1, [r7, #8]
2000b47a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000b47c:	2300      	movs	r3, #0
2000b47e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
2000b482:	2300      	movs	r3, #0
2000b484:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
2000b488:	68fb      	ldr	r3, [r7, #12]
2000b48a:	681b      	ldr	r3, [r3, #0]
2000b48c:	4a9d      	ldr	r2, [pc, #628]	@ (2000b704 <HAL_OSPIM_Config+0x294>)
2000b48e:	4293      	cmp	r3, r2
2000b490:	d105      	bne.n	2000b49e <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
2000b492:	2300      	movs	r3, #0
2000b494:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
2000b496:	2301      	movs	r3, #1
2000b498:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
2000b49c:	e004      	b.n	2000b4a8 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
2000b49e:	2301      	movs	r3, #1
2000b4a0:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
2000b4a2:	2300      	movs	r3, #0
2000b4a4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
2000b4a8:	2300      	movs	r3, #0
2000b4aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
2000b4ae:	e01d      	b.n	2000b4ec <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
2000b4b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
2000b4b4:	3301      	adds	r3, #1
2000b4b6:	b2d8      	uxtb	r0, r3
2000b4b8:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
2000b4bc:	f107 0114 	add.w	r1, r7, #20
2000b4c0:	4613      	mov	r3, r2
2000b4c2:	005b      	lsls	r3, r3, #1
2000b4c4:	4413      	add	r3, r2
2000b4c6:	00db      	lsls	r3, r3, #3
2000b4c8:	440b      	add	r3, r1
2000b4ca:	4619      	mov	r1, r3
2000b4cc:	f000 ff2c 	bl	2000c328 <OSPIM_GetConfig>
2000b4d0:	4603      	mov	r3, r0
2000b4d2:	2b00      	cmp	r3, #0
2000b4d4:	d005      	beq.n	2000b4e2 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
2000b4d6:	2301      	movs	r3, #1
2000b4d8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000b4dc:	68fb      	ldr	r3, [r7, #12]
2000b4de:	2208      	movs	r2, #8
2000b4e0:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
2000b4e2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
2000b4e6:	3301      	adds	r3, #1
2000b4e8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
2000b4ec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
2000b4f0:	2b01      	cmp	r3, #1
2000b4f2:	d9dd      	bls.n	2000b4b0 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
2000b4f4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
2000b4f8:	2b00      	cmp	r3, #0
2000b4fa:	f040 84a2 	bne.w	2000be42 <HAL_OSPIM_Config+0x9d2>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
2000b4fe:	4b81      	ldr	r3, [pc, #516]	@ (2000b704 <HAL_OSPIM_Config+0x294>)
2000b500:	681b      	ldr	r3, [r3, #0]
2000b502:	f003 0301 	and.w	r3, r3, #1
2000b506:	2b00      	cmp	r3, #0
2000b508:	d00b      	beq.n	2000b522 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
2000b50a:	4b7e      	ldr	r3, [pc, #504]	@ (2000b704 <HAL_OSPIM_Config+0x294>)
2000b50c:	681b      	ldr	r3, [r3, #0]
2000b50e:	4a7d      	ldr	r2, [pc, #500]	@ (2000b704 <HAL_OSPIM_Config+0x294>)
2000b510:	f023 0301 	bic.w	r3, r3, #1
2000b514:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
2000b516:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000b51a:	f043 0301 	orr.w	r3, r3, #1
2000b51e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
2000b522:	4b79      	ldr	r3, [pc, #484]	@ (2000b708 <HAL_OSPIM_Config+0x298>)
2000b524:	681b      	ldr	r3, [r3, #0]
2000b526:	f003 0301 	and.w	r3, r3, #1
2000b52a:	2b00      	cmp	r3, #0
2000b52c:	d00b      	beq.n	2000b546 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
2000b52e:	4b76      	ldr	r3, [pc, #472]	@ (2000b708 <HAL_OSPIM_Config+0x298>)
2000b530:	681b      	ldr	r3, [r3, #0]
2000b532:	4a75      	ldr	r2, [pc, #468]	@ (2000b708 <HAL_OSPIM_Config+0x298>)
2000b534:	f023 0301 	bic.w	r3, r3, #1
2000b538:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
2000b53a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000b53e:	f043 0302 	orr.w	r3, r3, #2
2000b542:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
2000b546:	4971      	ldr	r1, [pc, #452]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b548:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b54a:	4613      	mov	r3, r2
2000b54c:	005b      	lsls	r3, r3, #1
2000b54e:	4413      	add	r3, r2
2000b550:	00db      	lsls	r3, r3, #3
2000b552:	3350      	adds	r3, #80	@ 0x50
2000b554:	443b      	add	r3, r7
2000b556:	3b34      	subs	r3, #52	@ 0x34
2000b558:	681b      	ldr	r3, [r3, #0]
2000b55a:	3b01      	subs	r3, #1
2000b55c:	009b      	lsls	r3, r3, #2
2000b55e:	440b      	add	r3, r1
2000b560:	6859      	ldr	r1, [r3, #4]
2000b562:	486a      	ldr	r0, [pc, #424]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b564:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b566:	4613      	mov	r3, r2
2000b568:	005b      	lsls	r3, r3, #1
2000b56a:	4413      	add	r3, r2
2000b56c:	00db      	lsls	r3, r3, #3
2000b56e:	3350      	adds	r3, #80	@ 0x50
2000b570:	443b      	add	r3, r7
2000b572:	3b34      	subs	r3, #52	@ 0x34
2000b574:	681b      	ldr	r3, [r3, #0]
2000b576:	3b01      	subs	r3, #1
2000b578:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
2000b57c:	009b      	lsls	r3, r3, #2
2000b57e:	4403      	add	r3, r0
2000b580:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
2000b582:	4b62      	ldr	r3, [pc, #392]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b584:	681b      	ldr	r3, [r3, #0]
2000b586:	f003 0301 	and.w	r3, r3, #1
2000b58a:	2b00      	cmp	r3, #0
2000b58c:	f000 80c0 	beq.w	2000b710 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
2000b590:	4b5e      	ldr	r3, [pc, #376]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b592:	681b      	ldr	r3, [r3, #0]
2000b594:	4a5d      	ldr	r2, [pc, #372]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b596:	f023 0301 	bic.w	r3, r3, #1
2000b59a:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
2000b59c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
2000b5a0:	2b01      	cmp	r3, #1
2000b5a2:	f040 8162 	bne.w	2000b86a <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
2000b5a6:	4959      	ldr	r1, [pc, #356]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b5a8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b5ac:	4613      	mov	r3, r2
2000b5ae:	005b      	lsls	r3, r3, #1
2000b5b0:	4413      	add	r3, r2
2000b5b2:	00db      	lsls	r3, r3, #3
2000b5b4:	3350      	adds	r3, #80	@ 0x50
2000b5b6:	443b      	add	r3, r7
2000b5b8:	3b3c      	subs	r3, #60	@ 0x3c
2000b5ba:	681b      	ldr	r3, [r3, #0]
2000b5bc:	3b01      	subs	r3, #1
2000b5be:	009b      	lsls	r3, r3, #2
2000b5c0:	440b      	add	r3, r1
2000b5c2:	6859      	ldr	r1, [r3, #4]
2000b5c4:	4851      	ldr	r0, [pc, #324]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b5c6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b5ca:	4613      	mov	r3, r2
2000b5cc:	005b      	lsls	r3, r3, #1
2000b5ce:	4413      	add	r3, r2
2000b5d0:	00db      	lsls	r3, r3, #3
2000b5d2:	3350      	adds	r3, #80	@ 0x50
2000b5d4:	443b      	add	r3, r7
2000b5d6:	3b3c      	subs	r3, #60	@ 0x3c
2000b5d8:	681b      	ldr	r3, [r3, #0]
2000b5da:	3b01      	subs	r3, #1
2000b5dc:	f041 0202 	orr.w	r2, r1, #2
2000b5e0:	009b      	lsls	r3, r3, #2
2000b5e2:	4403      	add	r3, r0
2000b5e4:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
2000b5e6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b5ea:	4613      	mov	r3, r2
2000b5ec:	005b      	lsls	r3, r3, #1
2000b5ee:	4413      	add	r3, r2
2000b5f0:	00db      	lsls	r3, r3, #3
2000b5f2:	3350      	adds	r3, #80	@ 0x50
2000b5f4:	443b      	add	r3, r7
2000b5f6:	3b38      	subs	r3, #56	@ 0x38
2000b5f8:	681b      	ldr	r3, [r3, #0]
2000b5fa:	2b00      	cmp	r3, #0
2000b5fc:	d01f      	beq.n	2000b63e <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
2000b5fe:	4943      	ldr	r1, [pc, #268]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b600:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b604:	4613      	mov	r3, r2
2000b606:	005b      	lsls	r3, r3, #1
2000b608:	4413      	add	r3, r2
2000b60a:	00db      	lsls	r3, r3, #3
2000b60c:	3350      	adds	r3, #80	@ 0x50
2000b60e:	443b      	add	r3, r7
2000b610:	3b38      	subs	r3, #56	@ 0x38
2000b612:	681b      	ldr	r3, [r3, #0]
2000b614:	3b01      	subs	r3, #1
2000b616:	009b      	lsls	r3, r3, #2
2000b618:	440b      	add	r3, r1
2000b61a:	6859      	ldr	r1, [r3, #4]
2000b61c:	483b      	ldr	r0, [pc, #236]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b61e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b622:	4613      	mov	r3, r2
2000b624:	005b      	lsls	r3, r3, #1
2000b626:	4413      	add	r3, r2
2000b628:	00db      	lsls	r3, r3, #3
2000b62a:	3350      	adds	r3, #80	@ 0x50
2000b62c:	443b      	add	r3, r7
2000b62e:	3b38      	subs	r3, #56	@ 0x38
2000b630:	681b      	ldr	r3, [r3, #0]
2000b632:	3b01      	subs	r3, #1
2000b634:	f041 0220 	orr.w	r2, r1, #32
2000b638:	009b      	lsls	r3, r3, #2
2000b63a:	4403      	add	r3, r0
2000b63c:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000b63e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b642:	4613      	mov	r3, r2
2000b644:	005b      	lsls	r3, r3, #1
2000b646:	4413      	add	r3, r2
2000b648:	00db      	lsls	r3, r3, #3
2000b64a:	3350      	adds	r3, #80	@ 0x50
2000b64c:	443b      	add	r3, r7
2000b64e:	3b30      	subs	r3, #48	@ 0x30
2000b650:	681b      	ldr	r3, [r3, #0]
2000b652:	2b00      	cmp	r3, #0
2000b654:	d023      	beq.n	2000b69e <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
2000b656:	492d      	ldr	r1, [pc, #180]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b658:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b65c:	4613      	mov	r3, r2
2000b65e:	005b      	lsls	r3, r3, #1
2000b660:	4413      	add	r3, r2
2000b662:	00db      	lsls	r3, r3, #3
2000b664:	3350      	adds	r3, #80	@ 0x50
2000b666:	443b      	add	r3, r7
2000b668:	3b30      	subs	r3, #48	@ 0x30
2000b66a:	681b      	ldr	r3, [r3, #0]
2000b66c:	3b01      	subs	r3, #1
2000b66e:	f003 0301 	and.w	r3, r3, #1
2000b672:	009b      	lsls	r3, r3, #2
2000b674:	440b      	add	r3, r1
2000b676:	6859      	ldr	r1, [r3, #4]
2000b678:	4824      	ldr	r0, [pc, #144]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b67a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b67e:	4613      	mov	r3, r2
2000b680:	005b      	lsls	r3, r3, #1
2000b682:	4413      	add	r3, r2
2000b684:	00db      	lsls	r3, r3, #3
2000b686:	3350      	adds	r3, #80	@ 0x50
2000b688:	443b      	add	r3, r7
2000b68a:	3b30      	subs	r3, #48	@ 0x30
2000b68c:	681b      	ldr	r3, [r3, #0]
2000b68e:	3b01      	subs	r3, #1
2000b690:	f003 0301 	and.w	r3, r3, #1
2000b694:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
2000b698:	009b      	lsls	r3, r3, #2
2000b69a:	4403      	add	r3, r0
2000b69c:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000b69e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b6a2:	4613      	mov	r3, r2
2000b6a4:	005b      	lsls	r3, r3, #1
2000b6a6:	4413      	add	r3, r2
2000b6a8:	00db      	lsls	r3, r3, #3
2000b6aa:	3350      	adds	r3, #80	@ 0x50
2000b6ac:	443b      	add	r3, r7
2000b6ae:	3b2c      	subs	r3, #44	@ 0x2c
2000b6b0:	681b      	ldr	r3, [r3, #0]
2000b6b2:	2b00      	cmp	r3, #0
2000b6b4:	f000 80d9 	beq.w	2000b86a <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
2000b6b8:	4914      	ldr	r1, [pc, #80]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b6ba:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b6be:	4613      	mov	r3, r2
2000b6c0:	005b      	lsls	r3, r3, #1
2000b6c2:	4413      	add	r3, r2
2000b6c4:	00db      	lsls	r3, r3, #3
2000b6c6:	3350      	adds	r3, #80	@ 0x50
2000b6c8:	443b      	add	r3, r7
2000b6ca:	3b2c      	subs	r3, #44	@ 0x2c
2000b6cc:	681b      	ldr	r3, [r3, #0]
2000b6ce:	3b01      	subs	r3, #1
2000b6d0:	f003 0301 	and.w	r3, r3, #1
2000b6d4:	009b      	lsls	r3, r3, #2
2000b6d6:	440b      	add	r3, r1
2000b6d8:	6859      	ldr	r1, [r3, #4]
2000b6da:	480c      	ldr	r0, [pc, #48]	@ (2000b70c <HAL_OSPIM_Config+0x29c>)
2000b6dc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b6e0:	4613      	mov	r3, r2
2000b6e2:	005b      	lsls	r3, r3, #1
2000b6e4:	4413      	add	r3, r2
2000b6e6:	00db      	lsls	r3, r3, #3
2000b6e8:	3350      	adds	r3, #80	@ 0x50
2000b6ea:	443b      	add	r3, r7
2000b6ec:	3b2c      	subs	r3, #44	@ 0x2c
2000b6ee:	681b      	ldr	r3, [r3, #0]
2000b6f0:	3b01      	subs	r3, #1
2000b6f2:	f003 0301 	and.w	r3, r3, #1
2000b6f6:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
2000b6fa:	009b      	lsls	r3, r3, #2
2000b6fc:	4403      	add	r3, r0
2000b6fe:	605a      	str	r2, [r3, #4]
2000b700:	e0b3      	b.n	2000b86a <HAL_OSPIM_Config+0x3fa>
2000b702:	bf00      	nop
2000b704:	420d1400 	.word	0x420d1400
2000b708:	420d2400 	.word	0x420d2400
2000b70c:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
2000b710:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b712:	4613      	mov	r3, r2
2000b714:	005b      	lsls	r3, r3, #1
2000b716:	4413      	add	r3, r2
2000b718:	00db      	lsls	r3, r3, #3
2000b71a:	3350      	adds	r3, #80	@ 0x50
2000b71c:	443b      	add	r3, r7
2000b71e:	3b3c      	subs	r3, #60	@ 0x3c
2000b720:	681b      	ldr	r3, [r3, #0]
2000b722:	2b00      	cmp	r3, #0
2000b724:	f000 80a1 	beq.w	2000b86a <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
2000b728:	4995      	ldr	r1, [pc, #596]	@ (2000b980 <HAL_OSPIM_Config+0x510>)
2000b72a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b72c:	4613      	mov	r3, r2
2000b72e:	005b      	lsls	r3, r3, #1
2000b730:	4413      	add	r3, r2
2000b732:	00db      	lsls	r3, r3, #3
2000b734:	3350      	adds	r3, #80	@ 0x50
2000b736:	443b      	add	r3, r7
2000b738:	3b3c      	subs	r3, #60	@ 0x3c
2000b73a:	681b      	ldr	r3, [r3, #0]
2000b73c:	3b01      	subs	r3, #1
2000b73e:	009b      	lsls	r3, r3, #2
2000b740:	440b      	add	r3, r1
2000b742:	6859      	ldr	r1, [r3, #4]
2000b744:	488e      	ldr	r0, [pc, #568]	@ (2000b980 <HAL_OSPIM_Config+0x510>)
2000b746:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b748:	4613      	mov	r3, r2
2000b74a:	005b      	lsls	r3, r3, #1
2000b74c:	4413      	add	r3, r2
2000b74e:	00db      	lsls	r3, r3, #3
2000b750:	3350      	adds	r3, #80	@ 0x50
2000b752:	443b      	add	r3, r7
2000b754:	3b3c      	subs	r3, #60	@ 0x3c
2000b756:	681b      	ldr	r3, [r3, #0]
2000b758:	3b01      	subs	r3, #1
2000b75a:	f021 0201 	bic.w	r2, r1, #1
2000b75e:	009b      	lsls	r3, r3, #2
2000b760:	4403      	add	r3, r0
2000b762:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
2000b764:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b766:	4613      	mov	r3, r2
2000b768:	005b      	lsls	r3, r3, #1
2000b76a:	4413      	add	r3, r2
2000b76c:	00db      	lsls	r3, r3, #3
2000b76e:	3350      	adds	r3, #80	@ 0x50
2000b770:	443b      	add	r3, r7
2000b772:	3b38      	subs	r3, #56	@ 0x38
2000b774:	681b      	ldr	r3, [r3, #0]
2000b776:	2b00      	cmp	r3, #0
2000b778:	d01d      	beq.n	2000b7b6 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
2000b77a:	4981      	ldr	r1, [pc, #516]	@ (2000b980 <HAL_OSPIM_Config+0x510>)
2000b77c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b77e:	4613      	mov	r3, r2
2000b780:	005b      	lsls	r3, r3, #1
2000b782:	4413      	add	r3, r2
2000b784:	00db      	lsls	r3, r3, #3
2000b786:	3350      	adds	r3, #80	@ 0x50
2000b788:	443b      	add	r3, r7
2000b78a:	3b38      	subs	r3, #56	@ 0x38
2000b78c:	681b      	ldr	r3, [r3, #0]
2000b78e:	3b01      	subs	r3, #1
2000b790:	009b      	lsls	r3, r3, #2
2000b792:	440b      	add	r3, r1
2000b794:	6859      	ldr	r1, [r3, #4]
2000b796:	487a      	ldr	r0, [pc, #488]	@ (2000b980 <HAL_OSPIM_Config+0x510>)
2000b798:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b79a:	4613      	mov	r3, r2
2000b79c:	005b      	lsls	r3, r3, #1
2000b79e:	4413      	add	r3, r2
2000b7a0:	00db      	lsls	r3, r3, #3
2000b7a2:	3350      	adds	r3, #80	@ 0x50
2000b7a4:	443b      	add	r3, r7
2000b7a6:	3b38      	subs	r3, #56	@ 0x38
2000b7a8:	681b      	ldr	r3, [r3, #0]
2000b7aa:	3b01      	subs	r3, #1
2000b7ac:	f021 0210 	bic.w	r2, r1, #16
2000b7b0:	009b      	lsls	r3, r3, #2
2000b7b2:	4403      	add	r3, r0
2000b7b4:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000b7b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b7b8:	4613      	mov	r3, r2
2000b7ba:	005b      	lsls	r3, r3, #1
2000b7bc:	4413      	add	r3, r2
2000b7be:	00db      	lsls	r3, r3, #3
2000b7c0:	3350      	adds	r3, #80	@ 0x50
2000b7c2:	443b      	add	r3, r7
2000b7c4:	3b30      	subs	r3, #48	@ 0x30
2000b7c6:	681b      	ldr	r3, [r3, #0]
2000b7c8:	2b00      	cmp	r3, #0
2000b7ca:	d021      	beq.n	2000b810 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
2000b7cc:	496c      	ldr	r1, [pc, #432]	@ (2000b980 <HAL_OSPIM_Config+0x510>)
2000b7ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b7d0:	4613      	mov	r3, r2
2000b7d2:	005b      	lsls	r3, r3, #1
2000b7d4:	4413      	add	r3, r2
2000b7d6:	00db      	lsls	r3, r3, #3
2000b7d8:	3350      	adds	r3, #80	@ 0x50
2000b7da:	443b      	add	r3, r7
2000b7dc:	3b30      	subs	r3, #48	@ 0x30
2000b7de:	681b      	ldr	r3, [r3, #0]
2000b7e0:	3b01      	subs	r3, #1
2000b7e2:	f003 0301 	and.w	r3, r3, #1
2000b7e6:	009b      	lsls	r3, r3, #2
2000b7e8:	440b      	add	r3, r1
2000b7ea:	6859      	ldr	r1, [r3, #4]
2000b7ec:	4864      	ldr	r0, [pc, #400]	@ (2000b980 <HAL_OSPIM_Config+0x510>)
2000b7ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b7f0:	4613      	mov	r3, r2
2000b7f2:	005b      	lsls	r3, r3, #1
2000b7f4:	4413      	add	r3, r2
2000b7f6:	00db      	lsls	r3, r3, #3
2000b7f8:	3350      	adds	r3, #80	@ 0x50
2000b7fa:	443b      	add	r3, r7
2000b7fc:	3b30      	subs	r3, #48	@ 0x30
2000b7fe:	681b      	ldr	r3, [r3, #0]
2000b800:	3b01      	subs	r3, #1
2000b802:	f003 0301 	and.w	r3, r3, #1
2000b806:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
2000b80a:	009b      	lsls	r3, r3, #2
2000b80c:	4403      	add	r3, r0
2000b80e:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000b810:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b812:	4613      	mov	r3, r2
2000b814:	005b      	lsls	r3, r3, #1
2000b816:	4413      	add	r3, r2
2000b818:	00db      	lsls	r3, r3, #3
2000b81a:	3350      	adds	r3, #80	@ 0x50
2000b81c:	443b      	add	r3, r7
2000b81e:	3b2c      	subs	r3, #44	@ 0x2c
2000b820:	681b      	ldr	r3, [r3, #0]
2000b822:	2b00      	cmp	r3, #0
2000b824:	d021      	beq.n	2000b86a <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
2000b826:	4956      	ldr	r1, [pc, #344]	@ (2000b980 <HAL_OSPIM_Config+0x510>)
2000b828:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b82a:	4613      	mov	r3, r2
2000b82c:	005b      	lsls	r3, r3, #1
2000b82e:	4413      	add	r3, r2
2000b830:	00db      	lsls	r3, r3, #3
2000b832:	3350      	adds	r3, #80	@ 0x50
2000b834:	443b      	add	r3, r7
2000b836:	3b2c      	subs	r3, #44	@ 0x2c
2000b838:	681b      	ldr	r3, [r3, #0]
2000b83a:	3b01      	subs	r3, #1
2000b83c:	f003 0301 	and.w	r3, r3, #1
2000b840:	009b      	lsls	r3, r3, #2
2000b842:	440b      	add	r3, r1
2000b844:	6859      	ldr	r1, [r3, #4]
2000b846:	484e      	ldr	r0, [pc, #312]	@ (2000b980 <HAL_OSPIM_Config+0x510>)
2000b848:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000b84a:	4613      	mov	r3, r2
2000b84c:	005b      	lsls	r3, r3, #1
2000b84e:	4413      	add	r3, r2
2000b850:	00db      	lsls	r3, r3, #3
2000b852:	3350      	adds	r3, #80	@ 0x50
2000b854:	443b      	add	r3, r7
2000b856:	3b2c      	subs	r3, #44	@ 0x2c
2000b858:	681b      	ldr	r3, [r3, #0]
2000b85a:	3b01      	subs	r3, #1
2000b85c:	f003 0301 	and.w	r3, r3, #1
2000b860:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
2000b864:	009b      	lsls	r3, r3, #2
2000b866:	4403      	add	r3, r0
2000b868:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
2000b86a:	68bb      	ldr	r3, [r7, #8]
2000b86c:	6819      	ldr	r1, [r3, #0]
2000b86e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b872:	4613      	mov	r3, r2
2000b874:	005b      	lsls	r3, r3, #1
2000b876:	4413      	add	r3, r2
2000b878:	00db      	lsls	r3, r3, #3
2000b87a:	3350      	adds	r3, #80	@ 0x50
2000b87c:	443b      	add	r3, r7
2000b87e:	3b3c      	subs	r3, #60	@ 0x3c
2000b880:	681b      	ldr	r3, [r3, #0]
2000b882:	4299      	cmp	r1, r3
2000b884:	d03c      	beq.n	2000b900 <HAL_OSPIM_Config+0x490>
2000b886:	68bb      	ldr	r3, [r7, #8]
2000b888:	6899      	ldr	r1, [r3, #8]
2000b88a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b88e:	4613      	mov	r3, r2
2000b890:	005b      	lsls	r3, r3, #1
2000b892:	4413      	add	r3, r2
2000b894:	00db      	lsls	r3, r3, #3
2000b896:	3350      	adds	r3, #80	@ 0x50
2000b898:	443b      	add	r3, r7
2000b89a:	3b34      	subs	r3, #52	@ 0x34
2000b89c:	681b      	ldr	r3, [r3, #0]
2000b89e:	4299      	cmp	r1, r3
2000b8a0:	d02e      	beq.n	2000b900 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
2000b8a2:	68bb      	ldr	r3, [r7, #8]
2000b8a4:	6859      	ldr	r1, [r3, #4]
2000b8a6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b8aa:	4613      	mov	r3, r2
2000b8ac:	005b      	lsls	r3, r3, #1
2000b8ae:	4413      	add	r3, r2
2000b8b0:	00db      	lsls	r3, r3, #3
2000b8b2:	3350      	adds	r3, #80	@ 0x50
2000b8b4:	443b      	add	r3, r7
2000b8b6:	3b38      	subs	r3, #56	@ 0x38
2000b8b8:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
2000b8ba:	4299      	cmp	r1, r3
2000b8bc:	d103      	bne.n	2000b8c6 <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
2000b8be:	68bb      	ldr	r3, [r7, #8]
2000b8c0:	685b      	ldr	r3, [r3, #4]
2000b8c2:	2b00      	cmp	r3, #0
2000b8c4:	d11c      	bne.n	2000b900 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
2000b8c6:	68bb      	ldr	r3, [r7, #8]
2000b8c8:	68d9      	ldr	r1, [r3, #12]
2000b8ca:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b8ce:	4613      	mov	r3, r2
2000b8d0:	005b      	lsls	r3, r3, #1
2000b8d2:	4413      	add	r3, r2
2000b8d4:	00db      	lsls	r3, r3, #3
2000b8d6:	3350      	adds	r3, #80	@ 0x50
2000b8d8:	443b      	add	r3, r7
2000b8da:	3b30      	subs	r3, #48	@ 0x30
2000b8dc:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
2000b8de:	4299      	cmp	r1, r3
2000b8e0:	d00e      	beq.n	2000b900 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
2000b8e2:	68bb      	ldr	r3, [r7, #8]
2000b8e4:	6919      	ldr	r1, [r3, #16]
2000b8e6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b8ea:	4613      	mov	r3, r2
2000b8ec:	005b      	lsls	r3, r3, #1
2000b8ee:	4413      	add	r3, r2
2000b8f0:	00db      	lsls	r3, r3, #3
2000b8f2:	3350      	adds	r3, #80	@ 0x50
2000b8f4:	443b      	add	r3, r7
2000b8f6:	3b2c      	subs	r3, #44	@ 0x2c
2000b8f8:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
2000b8fa:	4299      	cmp	r1, r3
2000b8fc:	f040 810e 	bne.w	2000bb1c <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
2000b900:	68bb      	ldr	r3, [r7, #8]
2000b902:	6819      	ldr	r1, [r3, #0]
2000b904:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b908:	4613      	mov	r3, r2
2000b90a:	005b      	lsls	r3, r3, #1
2000b90c:	4413      	add	r3, r2
2000b90e:	00db      	lsls	r3, r3, #3
2000b910:	3350      	adds	r3, #80	@ 0x50
2000b912:	443b      	add	r3, r7
2000b914:	3b3c      	subs	r3, #60	@ 0x3c
2000b916:	681b      	ldr	r3, [r3, #0]
2000b918:	4299      	cmp	r1, r3
2000b91a:	d133      	bne.n	2000b984 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
2000b91c:	68bb      	ldr	r3, [r7, #8]
2000b91e:	6859      	ldr	r1, [r3, #4]
2000b920:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b924:	4613      	mov	r3, r2
2000b926:	005b      	lsls	r3, r3, #1
2000b928:	4413      	add	r3, r2
2000b92a:	00db      	lsls	r3, r3, #3
2000b92c:	3350      	adds	r3, #80	@ 0x50
2000b92e:	443b      	add	r3, r7
2000b930:	3b38      	subs	r3, #56	@ 0x38
2000b932:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
2000b934:	4299      	cmp	r1, r3
2000b936:	d125      	bne.n	2000b984 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
2000b938:	68bb      	ldr	r3, [r7, #8]
2000b93a:	68d9      	ldr	r1, [r3, #12]
2000b93c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b940:	4613      	mov	r3, r2
2000b942:	005b      	lsls	r3, r3, #1
2000b944:	4413      	add	r3, r2
2000b946:	00db      	lsls	r3, r3, #3
2000b948:	3350      	adds	r3, #80	@ 0x50
2000b94a:	443b      	add	r3, r7
2000b94c:	3b30      	subs	r3, #48	@ 0x30
2000b94e:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
2000b950:	4299      	cmp	r1, r3
2000b952:	d117      	bne.n	2000b984 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
2000b954:	68bb      	ldr	r3, [r7, #8]
2000b956:	6919      	ldr	r1, [r3, #16]
2000b958:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b95c:	4613      	mov	r3, r2
2000b95e:	005b      	lsls	r3, r3, #1
2000b960:	4413      	add	r3, r2
2000b962:	00db      	lsls	r3, r3, #3
2000b964:	3350      	adds	r3, #80	@ 0x50
2000b966:	443b      	add	r3, r7
2000b968:	3b2c      	subs	r3, #44	@ 0x2c
2000b96a:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
2000b96c:	4299      	cmp	r1, r3
2000b96e:	d109      	bne.n	2000b984 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
2000b970:	4b03      	ldr	r3, [pc, #12]	@ (2000b980 <HAL_OSPIM_Config+0x510>)
2000b972:	681b      	ldr	r3, [r3, #0]
2000b974:	4a02      	ldr	r2, [pc, #8]	@ (2000b980 <HAL_OSPIM_Config+0x510>)
2000b976:	f043 0301 	orr.w	r3, r3, #1
2000b97a:	6013      	str	r3, [r2, #0]
2000b97c:	e0ce      	b.n	2000bb1c <HAL_OSPIM_Config+0x6ac>
2000b97e:	bf00      	nop
2000b980:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
2000b984:	49a4      	ldr	r1, [pc, #656]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000b986:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b98a:	4613      	mov	r3, r2
2000b98c:	005b      	lsls	r3, r3, #1
2000b98e:	4413      	add	r3, r2
2000b990:	00db      	lsls	r3, r3, #3
2000b992:	3350      	adds	r3, #80	@ 0x50
2000b994:	443b      	add	r3, r7
2000b996:	3b3c      	subs	r3, #60	@ 0x3c
2000b998:	681b      	ldr	r3, [r3, #0]
2000b99a:	3b01      	subs	r3, #1
2000b99c:	009b      	lsls	r3, r3, #2
2000b99e:	440b      	add	r3, r1
2000b9a0:	6859      	ldr	r1, [r3, #4]
2000b9a2:	489d      	ldr	r0, [pc, #628]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000b9a4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b9a8:	4613      	mov	r3, r2
2000b9aa:	005b      	lsls	r3, r3, #1
2000b9ac:	4413      	add	r3, r2
2000b9ae:	00db      	lsls	r3, r3, #3
2000b9b0:	3350      	adds	r3, #80	@ 0x50
2000b9b2:	443b      	add	r3, r7
2000b9b4:	3b3c      	subs	r3, #60	@ 0x3c
2000b9b6:	681b      	ldr	r3, [r3, #0]
2000b9b8:	3b01      	subs	r3, #1
2000b9ba:	f021 0201 	bic.w	r2, r1, #1
2000b9be:	009b      	lsls	r3, r3, #2
2000b9c0:	4403      	add	r3, r0
2000b9c2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
2000b9c4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b9c8:	4613      	mov	r3, r2
2000b9ca:	005b      	lsls	r3, r3, #1
2000b9cc:	4413      	add	r3, r2
2000b9ce:	00db      	lsls	r3, r3, #3
2000b9d0:	3350      	adds	r3, #80	@ 0x50
2000b9d2:	443b      	add	r3, r7
2000b9d4:	3b38      	subs	r3, #56	@ 0x38
2000b9d6:	681b      	ldr	r3, [r3, #0]
2000b9d8:	2b00      	cmp	r3, #0
2000b9da:	d01f      	beq.n	2000ba1c <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
2000b9dc:	498e      	ldr	r1, [pc, #568]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000b9de:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000b9e2:	4613      	mov	r3, r2
2000b9e4:	005b      	lsls	r3, r3, #1
2000b9e6:	4413      	add	r3, r2
2000b9e8:	00db      	lsls	r3, r3, #3
2000b9ea:	3350      	adds	r3, #80	@ 0x50
2000b9ec:	443b      	add	r3, r7
2000b9ee:	3b38      	subs	r3, #56	@ 0x38
2000b9f0:	681b      	ldr	r3, [r3, #0]
2000b9f2:	3b01      	subs	r3, #1
2000b9f4:	009b      	lsls	r3, r3, #2
2000b9f6:	440b      	add	r3, r1
2000b9f8:	6859      	ldr	r1, [r3, #4]
2000b9fa:	4887      	ldr	r0, [pc, #540]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000b9fc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba00:	4613      	mov	r3, r2
2000ba02:	005b      	lsls	r3, r3, #1
2000ba04:	4413      	add	r3, r2
2000ba06:	00db      	lsls	r3, r3, #3
2000ba08:	3350      	adds	r3, #80	@ 0x50
2000ba0a:	443b      	add	r3, r7
2000ba0c:	3b38      	subs	r3, #56	@ 0x38
2000ba0e:	681b      	ldr	r3, [r3, #0]
2000ba10:	3b01      	subs	r3, #1
2000ba12:	f021 0210 	bic.w	r2, r1, #16
2000ba16:	009b      	lsls	r3, r3, #2
2000ba18:	4403      	add	r3, r0
2000ba1a:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
2000ba1c:	497e      	ldr	r1, [pc, #504]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000ba1e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba22:	4613      	mov	r3, r2
2000ba24:	005b      	lsls	r3, r3, #1
2000ba26:	4413      	add	r3, r2
2000ba28:	00db      	lsls	r3, r3, #3
2000ba2a:	3350      	adds	r3, #80	@ 0x50
2000ba2c:	443b      	add	r3, r7
2000ba2e:	3b34      	subs	r3, #52	@ 0x34
2000ba30:	681b      	ldr	r3, [r3, #0]
2000ba32:	3b01      	subs	r3, #1
2000ba34:	009b      	lsls	r3, r3, #2
2000ba36:	440b      	add	r3, r1
2000ba38:	6859      	ldr	r1, [r3, #4]
2000ba3a:	4877      	ldr	r0, [pc, #476]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000ba3c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba40:	4613      	mov	r3, r2
2000ba42:	005b      	lsls	r3, r3, #1
2000ba44:	4413      	add	r3, r2
2000ba46:	00db      	lsls	r3, r3, #3
2000ba48:	3350      	adds	r3, #80	@ 0x50
2000ba4a:	443b      	add	r3, r7
2000ba4c:	3b34      	subs	r3, #52	@ 0x34
2000ba4e:	681b      	ldr	r3, [r3, #0]
2000ba50:	3b01      	subs	r3, #1
2000ba52:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
2000ba56:	009b      	lsls	r3, r3, #2
2000ba58:	4403      	add	r3, r0
2000ba5a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000ba5c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba60:	4613      	mov	r3, r2
2000ba62:	005b      	lsls	r3, r3, #1
2000ba64:	4413      	add	r3, r2
2000ba66:	00db      	lsls	r3, r3, #3
2000ba68:	3350      	adds	r3, #80	@ 0x50
2000ba6a:	443b      	add	r3, r7
2000ba6c:	3b30      	subs	r3, #48	@ 0x30
2000ba6e:	681b      	ldr	r3, [r3, #0]
2000ba70:	2b00      	cmp	r3, #0
2000ba72:	d023      	beq.n	2000babc <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000ba74:	4968      	ldr	r1, [pc, #416]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000ba76:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba7a:	4613      	mov	r3, r2
2000ba7c:	005b      	lsls	r3, r3, #1
2000ba7e:	4413      	add	r3, r2
2000ba80:	00db      	lsls	r3, r3, #3
2000ba82:	3350      	adds	r3, #80	@ 0x50
2000ba84:	443b      	add	r3, r7
2000ba86:	3b30      	subs	r3, #48	@ 0x30
2000ba88:	681b      	ldr	r3, [r3, #0]
2000ba8a:	3b01      	subs	r3, #1
2000ba8c:	f003 0301 	and.w	r3, r3, #1
2000ba90:	009b      	lsls	r3, r3, #2
2000ba92:	440b      	add	r3, r1
2000ba94:	6859      	ldr	r1, [r3, #4]
2000ba96:	4860      	ldr	r0, [pc, #384]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000ba98:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000ba9c:	4613      	mov	r3, r2
2000ba9e:	005b      	lsls	r3, r3, #1
2000baa0:	4413      	add	r3, r2
2000baa2:	00db      	lsls	r3, r3, #3
2000baa4:	3350      	adds	r3, #80	@ 0x50
2000baa6:	443b      	add	r3, r7
2000baa8:	3b30      	subs	r3, #48	@ 0x30
2000baaa:	681b      	ldr	r3, [r3, #0]
2000baac:	3b01      	subs	r3, #1
2000baae:	f003 0301 	and.w	r3, r3, #1
2000bab2:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
2000bab6:	009b      	lsls	r3, r3, #2
2000bab8:	4403      	add	r3, r0
2000baba:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000babc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000bac0:	4613      	mov	r3, r2
2000bac2:	005b      	lsls	r3, r3, #1
2000bac4:	4413      	add	r3, r2
2000bac6:	00db      	lsls	r3, r3, #3
2000bac8:	3350      	adds	r3, #80	@ 0x50
2000baca:	443b      	add	r3, r7
2000bacc:	3b2c      	subs	r3, #44	@ 0x2c
2000bace:	681b      	ldr	r3, [r3, #0]
2000bad0:	2b00      	cmp	r3, #0
2000bad2:	d023      	beq.n	2000bb1c <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bad4:	4950      	ldr	r1, [pc, #320]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bad6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000bada:	4613      	mov	r3, r2
2000badc:	005b      	lsls	r3, r3, #1
2000bade:	4413      	add	r3, r2
2000bae0:	00db      	lsls	r3, r3, #3
2000bae2:	3350      	adds	r3, #80	@ 0x50
2000bae4:	443b      	add	r3, r7
2000bae6:	3b2c      	subs	r3, #44	@ 0x2c
2000bae8:	681b      	ldr	r3, [r3, #0]
2000baea:	3b01      	subs	r3, #1
2000baec:	f003 0301 	and.w	r3, r3, #1
2000baf0:	009b      	lsls	r3, r3, #2
2000baf2:	440b      	add	r3, r1
2000baf4:	6859      	ldr	r1, [r3, #4]
2000baf6:	4848      	ldr	r0, [pc, #288]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000baf8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
2000bafc:	4613      	mov	r3, r2
2000bafe:	005b      	lsls	r3, r3, #1
2000bb00:	4413      	add	r3, r2
2000bb02:	00db      	lsls	r3, r3, #3
2000bb04:	3350      	adds	r3, #80	@ 0x50
2000bb06:	443b      	add	r3, r7
2000bb08:	3b2c      	subs	r3, #44	@ 0x2c
2000bb0a:	681b      	ldr	r3, [r3, #0]
2000bb0c:	3b01      	subs	r3, #1
2000bb0e:	f003 0301 	and.w	r3, r3, #1
2000bb12:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
2000bb16:	009b      	lsls	r3, r3, #2
2000bb18:	4403      	add	r3, r0
2000bb1a:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
2000bb1c:	4a3e      	ldr	r2, [pc, #248]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bb1e:	68bb      	ldr	r3, [r7, #8]
2000bb20:	689b      	ldr	r3, [r3, #8]
2000bb22:	3b01      	subs	r3, #1
2000bb24:	009b      	lsls	r3, r3, #2
2000bb26:	4413      	add	r3, r2
2000bb28:	685b      	ldr	r3, [r3, #4]
2000bb2a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
2000bb2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bb30:	025b      	lsls	r3, r3, #9
2000bb32:	431a      	orrs	r2, r3
2000bb34:	4938      	ldr	r1, [pc, #224]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bb36:	68bb      	ldr	r3, [r7, #8]
2000bb38:	689b      	ldr	r3, [r3, #8]
2000bb3a:	3b01      	subs	r3, #1
2000bb3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
2000bb40:	009b      	lsls	r3, r3, #2
2000bb42:	440b      	add	r3, r1
2000bb44:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
2000bb46:	68bb      	ldr	r3, [r7, #8]
2000bb48:	695b      	ldr	r3, [r3, #20]
2000bb4a:	2b00      	cmp	r3, #0
2000bb4c:	d018      	beq.n	2000bb80 <HAL_OSPIM_Config+0x710>
2000bb4e:	68bb      	ldr	r3, [r7, #8]
2000bb50:	695b      	ldr	r3, [r3, #20]
2000bb52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000bb56:	d813      	bhi.n	2000bb80 <HAL_OSPIM_Config+0x710>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
2000bb58:	68bb      	ldr	r3, [r7, #8]
2000bb5a:	695b      	ldr	r3, [r3, #20]
2000bb5c:	1e5a      	subs	r2, r3, #1
2000bb5e:	4b2e      	ldr	r3, [pc, #184]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bb60:	681b      	ldr	r3, [r3, #0]
2000bb62:	0c1b      	lsrs	r3, r3, #16
2000bb64:	b2db      	uxtb	r3, r3
2000bb66:	429a      	cmp	r2, r3
2000bb68:	d90a      	bls.n	2000bb80 <HAL_OSPIM_Config+0x710>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
2000bb6a:	4b2b      	ldr	r3, [pc, #172]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bb6c:	681b      	ldr	r3, [r3, #0]
2000bb6e:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
2000bb72:	68bb      	ldr	r3, [r7, #8]
2000bb74:	695b      	ldr	r3, [r3, #20]
2000bb76:	3b01      	subs	r3, #1
2000bb78:	041b      	lsls	r3, r3, #16
2000bb7a:	4927      	ldr	r1, [pc, #156]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bb7c:	4313      	orrs	r3, r2
2000bb7e:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
2000bb80:	4b25      	ldr	r3, [pc, #148]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bb82:	681b      	ldr	r3, [r3, #0]
2000bb84:	f003 0301 	and.w	r3, r3, #1
2000bb88:	2b00      	cmp	r3, #0
2000bb8a:	f000 809a 	beq.w	2000bcc2 <HAL_OSPIM_Config+0x852>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
2000bb8e:	4a22      	ldr	r2, [pc, #136]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bb90:	68bb      	ldr	r3, [r7, #8]
2000bb92:	681b      	ldr	r3, [r3, #0]
2000bb94:	3b01      	subs	r3, #1
2000bb96:	009b      	lsls	r3, r3, #2
2000bb98:	4413      	add	r3, r2
2000bb9a:	685b      	ldr	r3, [r3, #4]
2000bb9c:	f023 0203 	bic.w	r2, r3, #3
2000bba0:	491d      	ldr	r1, [pc, #116]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bba2:	68bb      	ldr	r3, [r7, #8]
2000bba4:	681b      	ldr	r3, [r3, #0]
2000bba6:	3b01      	subs	r3, #1
2000bba8:	f042 0201 	orr.w	r2, r2, #1
2000bbac:	009b      	lsls	r3, r3, #2
2000bbae:	440b      	add	r3, r1
2000bbb0:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
2000bbb2:	68bb      	ldr	r3, [r7, #8]
2000bbb4:	685b      	ldr	r3, [r3, #4]
2000bbb6:	2b00      	cmp	r3, #0
2000bbb8:	d011      	beq.n	2000bbde <HAL_OSPIM_Config+0x76e>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
2000bbba:	4a17      	ldr	r2, [pc, #92]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bbbc:	68bb      	ldr	r3, [r7, #8]
2000bbbe:	685b      	ldr	r3, [r3, #4]
2000bbc0:	3b01      	subs	r3, #1
2000bbc2:	009b      	lsls	r3, r3, #2
2000bbc4:	4413      	add	r3, r2
2000bbc6:	685b      	ldr	r3, [r3, #4]
2000bbc8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
2000bbcc:	4912      	ldr	r1, [pc, #72]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bbce:	68bb      	ldr	r3, [r7, #8]
2000bbd0:	685b      	ldr	r3, [r3, #4]
2000bbd2:	3b01      	subs	r3, #1
2000bbd4:	f042 0210 	orr.w	r2, r2, #16
2000bbd8:	009b      	lsls	r3, r3, #2
2000bbda:	440b      	add	r3, r1
2000bbdc:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000bbde:	68bb      	ldr	r3, [r7, #8]
2000bbe0:	68db      	ldr	r3, [r3, #12]
2000bbe2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000bbe6:	2b00      	cmp	r3, #0
2000bbe8:	d018      	beq.n	2000bc1c <HAL_OSPIM_Config+0x7ac>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bbea:	4a0b      	ldr	r2, [pc, #44]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bbec:	68bb      	ldr	r3, [r7, #8]
2000bbee:	68db      	ldr	r3, [r3, #12]
2000bbf0:	3b01      	subs	r3, #1
2000bbf2:	f003 0301 	and.w	r3, r3, #1
2000bbf6:	009b      	lsls	r3, r3, #2
2000bbf8:	4413      	add	r3, r2
2000bbfa:	685b      	ldr	r3, [r3, #4]
2000bbfc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000bc00:	4905      	ldr	r1, [pc, #20]	@ (2000bc18 <HAL_OSPIM_Config+0x7a8>)
2000bc02:	68bb      	ldr	r3, [r7, #8]
2000bc04:	68db      	ldr	r3, [r3, #12]
2000bc06:	3b01      	subs	r3, #1
2000bc08:	f003 0301 	and.w	r3, r3, #1
2000bc0c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000bc10:	009b      	lsls	r3, r3, #2
2000bc12:	440b      	add	r3, r1
2000bc14:	605a      	str	r2, [r3, #4]
2000bc16:	e01b      	b.n	2000bc50 <HAL_OSPIM_Config+0x7e0>
2000bc18:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000bc1c:	68bb      	ldr	r3, [r7, #8]
2000bc1e:	68db      	ldr	r3, [r3, #12]
2000bc20:	2b00      	cmp	r3, #0
2000bc22:	d015      	beq.n	2000bc50 <HAL_OSPIM_Config+0x7e0>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bc24:	4a8a      	ldr	r2, [pc, #552]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bc26:	68bb      	ldr	r3, [r7, #8]
2000bc28:	68db      	ldr	r3, [r3, #12]
2000bc2a:	3b01      	subs	r3, #1
2000bc2c:	f003 0301 	and.w	r3, r3, #1
2000bc30:	009b      	lsls	r3, r3, #2
2000bc32:	4413      	add	r3, r2
2000bc34:	685b      	ldr	r3, [r3, #4]
2000bc36:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000bc3a:	4985      	ldr	r1, [pc, #532]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bc3c:	68bb      	ldr	r3, [r7, #8]
2000bc3e:	68db      	ldr	r3, [r3, #12]
2000bc40:	3b01      	subs	r3, #1
2000bc42:	f003 0301 	and.w	r3, r3, #1
2000bc46:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
2000bc4a:	009b      	lsls	r3, r3, #2
2000bc4c:	440b      	add	r3, r1
2000bc4e:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000bc50:	68bb      	ldr	r3, [r7, #8]
2000bc52:	691b      	ldr	r3, [r3, #16]
2000bc54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000bc58:	2b00      	cmp	r3, #0
2000bc5a:	d016      	beq.n	2000bc8a <HAL_OSPIM_Config+0x81a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bc5c:	4a7c      	ldr	r2, [pc, #496]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bc5e:	68bb      	ldr	r3, [r7, #8]
2000bc60:	691b      	ldr	r3, [r3, #16]
2000bc62:	3b01      	subs	r3, #1
2000bc64:	f003 0301 	and.w	r3, r3, #1
2000bc68:	009b      	lsls	r3, r3, #2
2000bc6a:	4413      	add	r3, r2
2000bc6c:	685b      	ldr	r3, [r3, #4]
2000bc6e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000bc72:	4977      	ldr	r1, [pc, #476]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bc74:	68bb      	ldr	r3, [r7, #8]
2000bc76:	691b      	ldr	r3, [r3, #16]
2000bc78:	3b01      	subs	r3, #1
2000bc7a:	f003 0301 	and.w	r3, r3, #1
2000bc7e:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
2000bc82:	009b      	lsls	r3, r3, #2
2000bc84:	440b      	add	r3, r1
2000bc86:	605a      	str	r2, [r3, #4]
2000bc88:	e0c3      	b.n	2000be12 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000bc8a:	68bb      	ldr	r3, [r7, #8]
2000bc8c:	691b      	ldr	r3, [r3, #16]
2000bc8e:	2b00      	cmp	r3, #0
2000bc90:	f000 80bf 	beq.w	2000be12 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bc94:	4a6e      	ldr	r2, [pc, #440]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bc96:	68bb      	ldr	r3, [r7, #8]
2000bc98:	691b      	ldr	r3, [r3, #16]
2000bc9a:	3b01      	subs	r3, #1
2000bc9c:	f003 0301 	and.w	r3, r3, #1
2000bca0:	009b      	lsls	r3, r3, #2
2000bca2:	4413      	add	r3, r2
2000bca4:	685b      	ldr	r3, [r3, #4]
2000bca6:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000bcaa:	4969      	ldr	r1, [pc, #420]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bcac:	68bb      	ldr	r3, [r7, #8]
2000bcae:	691b      	ldr	r3, [r3, #16]
2000bcb0:	3b01      	subs	r3, #1
2000bcb2:	f003 0301 	and.w	r3, r3, #1
2000bcb6:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
2000bcba:	009b      	lsls	r3, r3, #2
2000bcbc:	440b      	add	r3, r1
2000bcbe:	605a      	str	r2, [r3, #4]
2000bcc0:	e0a7      	b.n	2000be12 <HAL_OSPIM_Config+0x9a2>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
2000bcc2:	4a63      	ldr	r2, [pc, #396]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bcc4:	68bb      	ldr	r3, [r7, #8]
2000bcc6:	681b      	ldr	r3, [r3, #0]
2000bcc8:	3b01      	subs	r3, #1
2000bcca:	009b      	lsls	r3, r3, #2
2000bccc:	4413      	add	r3, r2
2000bcce:	685b      	ldr	r3, [r3, #4]
2000bcd0:	f023 0203 	bic.w	r2, r3, #3
2000bcd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bcd6:	005b      	lsls	r3, r3, #1
2000bcd8:	431a      	orrs	r2, r3
2000bcda:	495d      	ldr	r1, [pc, #372]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bcdc:	68bb      	ldr	r3, [r7, #8]
2000bcde:	681b      	ldr	r3, [r3, #0]
2000bce0:	3b01      	subs	r3, #1
2000bce2:	f042 0201 	orr.w	r2, r2, #1
2000bce6:	009b      	lsls	r3, r3, #2
2000bce8:	440b      	add	r3, r1
2000bcea:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
2000bcec:	68bb      	ldr	r3, [r7, #8]
2000bcee:	685b      	ldr	r3, [r3, #4]
2000bcf0:	2b00      	cmp	r3, #0
2000bcf2:	d014      	beq.n	2000bd1e <HAL_OSPIM_Config+0x8ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
2000bcf4:	4a56      	ldr	r2, [pc, #344]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bcf6:	68bb      	ldr	r3, [r7, #8]
2000bcf8:	685b      	ldr	r3, [r3, #4]
2000bcfa:	3b01      	subs	r3, #1
2000bcfc:	009b      	lsls	r3, r3, #2
2000bcfe:	4413      	add	r3, r2
2000bd00:	685b      	ldr	r3, [r3, #4]
2000bd02:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
2000bd06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bd08:	015b      	lsls	r3, r3, #5
2000bd0a:	431a      	orrs	r2, r3
2000bd0c:	4950      	ldr	r1, [pc, #320]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bd0e:	68bb      	ldr	r3, [r7, #8]
2000bd10:	685b      	ldr	r3, [r3, #4]
2000bd12:	3b01      	subs	r3, #1
2000bd14:	f042 0210 	orr.w	r2, r2, #16
2000bd18:	009b      	lsls	r3, r3, #2
2000bd1a:	440b      	add	r3, r1
2000bd1c:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000bd1e:	68bb      	ldr	r3, [r7, #8]
2000bd20:	68db      	ldr	r3, [r3, #12]
2000bd22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000bd26:	2b00      	cmp	r3, #0
2000bd28:	d019      	beq.n	2000bd5e <HAL_OSPIM_Config+0x8ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bd2a:	4a49      	ldr	r2, [pc, #292]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bd2c:	68bb      	ldr	r3, [r7, #8]
2000bd2e:	68db      	ldr	r3, [r3, #12]
2000bd30:	3b01      	subs	r3, #1
2000bd32:	f003 0301 	and.w	r3, r3, #1
2000bd36:	009b      	lsls	r3, r3, #2
2000bd38:	4413      	add	r3, r2
2000bd3a:	685b      	ldr	r3, [r3, #4]
2000bd3c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000bd40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bd42:	049b      	lsls	r3, r3, #18
2000bd44:	431a      	orrs	r2, r3
2000bd46:	4942      	ldr	r1, [pc, #264]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bd48:	68bb      	ldr	r3, [r7, #8]
2000bd4a:	68db      	ldr	r3, [r3, #12]
2000bd4c:	3b01      	subs	r3, #1
2000bd4e:	f003 0301 	and.w	r3, r3, #1
2000bd52:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
2000bd56:	009b      	lsls	r3, r3, #2
2000bd58:	440b      	add	r3, r1
2000bd5a:	605a      	str	r2, [r3, #4]
2000bd5c:	e01c      	b.n	2000bd98 <HAL_OSPIM_Config+0x928>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
2000bd5e:	68bb      	ldr	r3, [r7, #8]
2000bd60:	68db      	ldr	r3, [r3, #12]
2000bd62:	2b00      	cmp	r3, #0
2000bd64:	d018      	beq.n	2000bd98 <HAL_OSPIM_Config+0x928>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bd66:	4a3a      	ldr	r2, [pc, #232]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bd68:	68bb      	ldr	r3, [r7, #8]
2000bd6a:	68db      	ldr	r3, [r3, #12]
2000bd6c:	3b01      	subs	r3, #1
2000bd6e:	f003 0301 	and.w	r3, r3, #1
2000bd72:	009b      	lsls	r3, r3, #2
2000bd74:	4413      	add	r3, r2
2000bd76:	685b      	ldr	r3, [r3, #4]
2000bd78:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000bd7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bd7e:	069b      	lsls	r3, r3, #26
2000bd80:	431a      	orrs	r2, r3
2000bd82:	4933      	ldr	r1, [pc, #204]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bd84:	68bb      	ldr	r3, [r7, #8]
2000bd86:	68db      	ldr	r3, [r3, #12]
2000bd88:	3b01      	subs	r3, #1
2000bd8a:	f003 0301 	and.w	r3, r3, #1
2000bd8e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
2000bd92:	009b      	lsls	r3, r3, #2
2000bd94:	440b      	add	r3, r1
2000bd96:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
2000bd98:	68bb      	ldr	r3, [r7, #8]
2000bd9a:	691b      	ldr	r3, [r3, #16]
2000bd9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000bda0:	2b00      	cmp	r3, #0
2000bda2:	d019      	beq.n	2000bdd8 <HAL_OSPIM_Config+0x968>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bda4:	4a2a      	ldr	r2, [pc, #168]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bda6:	68bb      	ldr	r3, [r7, #8]
2000bda8:	691b      	ldr	r3, [r3, #16]
2000bdaa:	3b01      	subs	r3, #1
2000bdac:	f003 0301 	and.w	r3, r3, #1
2000bdb0:	009b      	lsls	r3, r3, #2
2000bdb2:	4413      	add	r3, r2
2000bdb4:	685b      	ldr	r3, [r3, #4]
2000bdb6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000bdba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bdbc:	049b      	lsls	r3, r3, #18
2000bdbe:	431a      	orrs	r2, r3
2000bdc0:	4923      	ldr	r1, [pc, #140]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bdc2:	68bb      	ldr	r3, [r7, #8]
2000bdc4:	691b      	ldr	r3, [r3, #16]
2000bdc6:	3b01      	subs	r3, #1
2000bdc8:	f003 0301 	and.w	r3, r3, #1
2000bdcc:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
2000bdd0:	009b      	lsls	r3, r3, #2
2000bdd2:	440b      	add	r3, r1
2000bdd4:	605a      	str	r2, [r3, #4]
2000bdd6:	e01c      	b.n	2000be12 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
2000bdd8:	68bb      	ldr	r3, [r7, #8]
2000bdda:	691b      	ldr	r3, [r3, #16]
2000bddc:	2b00      	cmp	r3, #0
2000bdde:	d018      	beq.n	2000be12 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
2000bde0:	4a1b      	ldr	r2, [pc, #108]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bde2:	68bb      	ldr	r3, [r7, #8]
2000bde4:	691b      	ldr	r3, [r3, #16]
2000bde6:	3b01      	subs	r3, #1
2000bde8:	f003 0301 	and.w	r3, r3, #1
2000bdec:	009b      	lsls	r3, r3, #2
2000bdee:	4413      	add	r3, r2
2000bdf0:	685b      	ldr	r3, [r3, #4]
2000bdf2:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
2000bdf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000bdf8:	069b      	lsls	r3, r3, #26
2000bdfa:	431a      	orrs	r2, r3
2000bdfc:	4914      	ldr	r1, [pc, #80]	@ (2000be50 <HAL_OSPIM_Config+0x9e0>)
2000bdfe:	68bb      	ldr	r3, [r7, #8]
2000be00:	691b      	ldr	r3, [r3, #16]
2000be02:	3b01      	subs	r3, #1
2000be04:	f003 0301 	and.w	r3, r3, #1
2000be08:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
2000be0c:	009b      	lsls	r3, r3, #2
2000be0e:	440b      	add	r3, r1
2000be10:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
2000be12:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000be16:	f003 0301 	and.w	r3, r3, #1
2000be1a:	2b00      	cmp	r3, #0
2000be1c:	d005      	beq.n	2000be2a <HAL_OSPIM_Config+0x9ba>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
2000be1e:	4b0d      	ldr	r3, [pc, #52]	@ (2000be54 <HAL_OSPIM_Config+0x9e4>)
2000be20:	681b      	ldr	r3, [r3, #0]
2000be22:	4a0c      	ldr	r2, [pc, #48]	@ (2000be54 <HAL_OSPIM_Config+0x9e4>)
2000be24:	f043 0301 	orr.w	r3, r3, #1
2000be28:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
2000be2a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
2000be2e:	f003 0302 	and.w	r3, r3, #2
2000be32:	2b00      	cmp	r3, #0
2000be34:	d005      	beq.n	2000be42 <HAL_OSPIM_Config+0x9d2>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
2000be36:	4b08      	ldr	r3, [pc, #32]	@ (2000be58 <HAL_OSPIM_Config+0x9e8>)
2000be38:	681b      	ldr	r3, [r3, #0]
2000be3a:	4a07      	ldr	r2, [pc, #28]	@ (2000be58 <HAL_OSPIM_Config+0x9e8>)
2000be3c:	f043 0301 	orr.w	r3, r3, #1
2000be40:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
2000be42:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
2000be46:	4618      	mov	r0, r3
2000be48:	3750      	adds	r7, #80	@ 0x50
2000be4a:	46bd      	mov	sp, r7
2000be4c:	bd80      	pop	{r7, pc}
2000be4e:	bf00      	nop
2000be50:	420c4000 	.word	0x420c4000
2000be54:	420d1400 	.word	0x420d1400
2000be58:	420d2400 	.word	0x420d2400

2000be5c <OSPI_DMACplt>:
  * @brief  DMA OSPI process complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMACplt(DMA_HandleTypeDef *hdma)
{
2000be5c:	b480      	push	{r7}
2000be5e:	b085      	sub	sp, #20
2000be60:	af00      	add	r7, sp, #0
2000be62:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000be64:	687b      	ldr	r3, [r7, #4]
2000be66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000be68:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
2000be6a:	68fb      	ldr	r3, [r7, #12]
2000be6c:	2200      	movs	r2, #0
2000be6e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable the DMA transfer on the OctoSPI side */
  CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000be70:	68fb      	ldr	r3, [r7, #12]
2000be72:	681b      	ldr	r3, [r3, #0]
2000be74:	681a      	ldr	r2, [r3, #0]
2000be76:	68fb      	ldr	r3, [r7, #12]
2000be78:	681b      	ldr	r3, [r3, #0]
2000be7a:	f022 0204 	bic.w	r2, r2, #4
2000be7e:	601a      	str	r2, [r3, #0]

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
2000be80:	687b      	ldr	r3, [r7, #4]
2000be82:	681b      	ldr	r3, [r3, #0]
2000be84:	695a      	ldr	r2, [r3, #20]
2000be86:	687b      	ldr	r3, [r7, #4]
2000be88:	681b      	ldr	r3, [r3, #0]
2000be8a:	f042 0206 	orr.w	r2, r2, #6
2000be8e:	615a      	str	r2, [r3, #20]

  /* Enable the OSPI transfer complete Interrupt */
  __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
2000be90:	68fb      	ldr	r3, [r7, #12]
2000be92:	681b      	ldr	r3, [r3, #0]
2000be94:	681a      	ldr	r2, [r3, #0]
2000be96:	68fb      	ldr	r3, [r7, #12]
2000be98:	681b      	ldr	r3, [r3, #0]
2000be9a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
2000be9e:	601a      	str	r2, [r3, #0]
}
2000bea0:	bf00      	nop
2000bea2:	3714      	adds	r7, #20
2000bea4:	46bd      	mov	sp, r7
2000bea6:	f85d 7b04 	ldr.w	r7, [sp], #4
2000beaa:	4770      	bx	lr

2000beac <OSPI_DMAHalfCplt>:
  * @brief  DMA OSPI process half complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAHalfCplt(DMA_HandleTypeDef *hdma)
{
2000beac:	b580      	push	{r7, lr}
2000beae:	b084      	sub	sp, #16
2000beb0:	af00      	add	r7, sp, #0
2000beb2:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000beb4:	687b      	ldr	r3, [r7, #4]
2000beb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000beb8:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = (hospi->XferCount >> 1);
2000beba:	68fb      	ldr	r3, [r7, #12]
2000bebc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000bebe:	085a      	lsrs	r2, r3, #1
2000bec0:	68fb      	ldr	r3, [r7, #12]
2000bec2:	649a      	str	r2, [r3, #72]	@ 0x48

  if (hospi->State == HAL_OSPI_STATE_BUSY_RX)
2000bec4:	68fb      	ldr	r3, [r7, #12]
2000bec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000bec8:	2b28      	cmp	r3, #40	@ 0x28
2000beca:	d103      	bne.n	2000bed4 <OSPI_DMAHalfCplt+0x28>
  {
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->RxHalfCpltCallback(hospi);
#else
    HAL_OSPI_RxHalfCpltCallback(hospi);
2000becc:	68f8      	ldr	r0, [r7, #12]
2000bece:	f7ff f95e 	bl	2000b18e <HAL_OSPI_RxHalfCpltCallback>
    hospi->TxHalfCpltCallback(hospi);
#else
    HAL_OSPI_TxHalfCpltCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
2000bed2:	e002      	b.n	2000beda <OSPI_DMAHalfCplt+0x2e>
    HAL_OSPI_TxHalfCpltCallback(hospi);
2000bed4:	68f8      	ldr	r0, [r7, #12]
2000bed6:	f7ff f964 	bl	2000b1a2 <HAL_OSPI_TxHalfCpltCallback>
}
2000beda:	bf00      	nop
2000bedc:	3710      	adds	r7, #16
2000bede:	46bd      	mov	sp, r7
2000bee0:	bd80      	pop	{r7, pc}

2000bee2 <OSPI_DMAError>:
  * @brief  DMA OSPI communication error callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAError(DMA_HandleTypeDef *hdma)
{
2000bee2:	b580      	push	{r7, lr}
2000bee4:	b084      	sub	sp, #16
2000bee6:	af00      	add	r7, sp, #0
2000bee8:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000beea:	687b      	ldr	r3, [r7, #4]
2000beec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000beee:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
2000bef0:	68fb      	ldr	r3, [r7, #12]
2000bef2:	2200      	movs	r2, #0
2000bef4:	649a      	str	r2, [r3, #72]	@ 0x48
  hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
2000bef6:	68fb      	ldr	r3, [r7, #12]
2000bef8:	2204      	movs	r2, #4
2000befa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Disable the DMA transfer on the OctoSPI side */
  CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
2000befc:	68fb      	ldr	r3, [r7, #12]
2000befe:	681b      	ldr	r3, [r3, #0]
2000bf00:	681a      	ldr	r2, [r3, #0]
2000bf02:	68fb      	ldr	r3, [r7, #12]
2000bf04:	681b      	ldr	r3, [r3, #0]
2000bf06:	f022 0204 	bic.w	r2, r2, #4
2000bf0a:	601a      	str	r2, [r3, #0]

  /* Abort the OctoSPI */
  if (HAL_OSPI_Abort_IT(hospi) != HAL_OK)
2000bf0c:	68f8      	ldr	r0, [r7, #12]
2000bf0e:	f7ff f9db 	bl	2000b2c8 <HAL_OSPI_Abort_IT>
2000bf12:	4603      	mov	r3, r0
2000bf14:	2b00      	cmp	r3, #0
2000bf16:	d00d      	beq.n	2000bf34 <OSPI_DMAError+0x52>
  {
    /* Disable the interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
2000bf18:	68fb      	ldr	r3, [r7, #12]
2000bf1a:	681b      	ldr	r3, [r3, #0]
2000bf1c:	681a      	ldr	r2, [r3, #0]
2000bf1e:	68fb      	ldr	r3, [r7, #12]
2000bf20:	681b      	ldr	r3, [r3, #0]
2000bf22:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
2000bf26:	601a      	str	r2, [r3, #0]

    /* Update state */
    hospi->State = HAL_OSPI_STATE_READY;
2000bf28:	68fb      	ldr	r3, [r7, #12]
2000bf2a:	2202      	movs	r2, #2
2000bf2c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
2000bf2e:	68f8      	ldr	r0, [r7, #12]
2000bf30:	f7ff f8f1 	bl	2000b116 <HAL_OSPI_ErrorCallback>
#endif /*(USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
}
2000bf34:	bf00      	nop
2000bf36:	3710      	adds	r7, #16
2000bf38:	46bd      	mov	sp, r7
2000bf3a:	bd80      	pop	{r7, pc}

2000bf3c <OSPI_DMAAbortCplt>:
  * @brief  DMA OSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
2000bf3c:	b580      	push	{r7, lr}
2000bf3e:	b084      	sub	sp, #16
2000bf40:	af00      	add	r7, sp, #0
2000bf42:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hdma->Parent);
2000bf44:	687b      	ldr	r3, [r7, #4]
2000bf46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000bf48:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
2000bf4a:	68fb      	ldr	r3, [r7, #12]
2000bf4c:	2200      	movs	r2, #0
2000bf4e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_ABORT)
2000bf50:	68fb      	ldr	r3, [r7, #12]
2000bf52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000bf54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000bf58:	d122      	bne.n	2000bfa0 <OSPI_DMAAbortCplt+0x64>
  {
    /* DMA abort called by OctoSPI abort */
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
2000bf5a:	68fb      	ldr	r3, [r7, #12]
2000bf5c:	681b      	ldr	r3, [r3, #0]
2000bf5e:	6a1b      	ldr	r3, [r3, #32]
2000bf60:	f003 0320 	and.w	r3, r3, #32
2000bf64:	2b00      	cmp	r3, #0
2000bf66:	d014      	beq.n	2000bf92 <OSPI_DMAAbortCplt+0x56>
    {
      /* Clear transfer complete flag */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
2000bf68:	68fb      	ldr	r3, [r7, #12]
2000bf6a:	681b      	ldr	r3, [r3, #0]
2000bf6c:	2202      	movs	r2, #2
2000bf6e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enable the transfer complete interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
2000bf70:	68fb      	ldr	r3, [r7, #12]
2000bf72:	681b      	ldr	r3, [r3, #0]
2000bf74:	681a      	ldr	r2, [r3, #0]
2000bf76:	68fb      	ldr	r3, [r7, #12]
2000bf78:	681b      	ldr	r3, [r3, #0]
2000bf7a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
2000bf7e:	601a      	str	r2, [r3, #0]

      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
2000bf80:	68fb      	ldr	r3, [r7, #12]
2000bf82:	681b      	ldr	r3, [r3, #0]
2000bf84:	681a      	ldr	r2, [r3, #0]
2000bf86:	68fb      	ldr	r3, [r7, #12]
2000bf88:	681b      	ldr	r3, [r3, #0]
2000bf8a:	f042 0202 	orr.w	r2, r2, #2
2000bf8e:	601a      	str	r2, [r3, #0]
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
2000bf90:	e00c      	b.n	2000bfac <OSPI_DMAAbortCplt+0x70>
      hospi->State = HAL_OSPI_STATE_READY;
2000bf92:	68fb      	ldr	r3, [r7, #12]
2000bf94:	2202      	movs	r2, #2
2000bf96:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_OSPI_AbortCpltCallback(hospi);
2000bf98:	68f8      	ldr	r0, [r7, #12]
2000bf9a:	f7ff f8c6 	bl	2000b12a <HAL_OSPI_AbortCpltCallback>
}
2000bf9e:	e005      	b.n	2000bfac <OSPI_DMAAbortCplt+0x70>
    hospi->State = HAL_OSPI_STATE_READY;
2000bfa0:	68fb      	ldr	r3, [r7, #12]
2000bfa2:	2202      	movs	r2, #2
2000bfa4:	651a      	str	r2, [r3, #80]	@ 0x50
    HAL_OSPI_ErrorCallback(hospi);
2000bfa6:	68f8      	ldr	r0, [r7, #12]
2000bfa8:	f7ff f8b5 	bl	2000b116 <HAL_OSPI_ErrorCallback>
}
2000bfac:	bf00      	nop
2000bfae:	3710      	adds	r7, #16
2000bfb0:	46bd      	mov	sp, r7
2000bfb2:	bd80      	pop	{r7, pc}

2000bfb4 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
2000bfb4:	b580      	push	{r7, lr}
2000bfb6:	b084      	sub	sp, #16
2000bfb8:	af00      	add	r7, sp, #0
2000bfba:	60f8      	str	r0, [r7, #12]
2000bfbc:	60b9      	str	r1, [r7, #8]
2000bfbe:	603b      	str	r3, [r7, #0]
2000bfc0:	4613      	mov	r3, r2
2000bfc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
2000bfc4:	e022      	b.n	2000c00c <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
2000bfc6:	69bb      	ldr	r3, [r7, #24]
2000bfc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
2000bfcc:	d01e      	beq.n	2000c00c <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
2000bfce:	f7f6 fc8f 	bl	200028f0 <HAL_GetTick>
2000bfd2:	4602      	mov	r2, r0
2000bfd4:	683b      	ldr	r3, [r7, #0]
2000bfd6:	1ad3      	subs	r3, r2, r3
2000bfd8:	69ba      	ldr	r2, [r7, #24]
2000bfda:	429a      	cmp	r2, r3
2000bfdc:	d302      	bcc.n	2000bfe4 <OSPI_WaitFlagStateUntilTimeout+0x30>
2000bfde:	69bb      	ldr	r3, [r7, #24]
2000bfe0:	2b00      	cmp	r3, #0
2000bfe2:	d113      	bne.n	2000c00c <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
2000bfe4:	68fb      	ldr	r3, [r7, #12]
2000bfe6:	681b      	ldr	r3, [r3, #0]
2000bfe8:	6a1a      	ldr	r2, [r3, #32]
2000bfea:	68bb      	ldr	r3, [r7, #8]
2000bfec:	401a      	ands	r2, r3
2000bfee:	79fb      	ldrb	r3, [r7, #7]
2000bff0:	429a      	cmp	r2, r3
2000bff2:	d00b      	beq.n	2000c00c <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
2000bff4:	68fb      	ldr	r3, [r7, #12]
2000bff6:	f44f 7200 	mov.w	r2, #512	@ 0x200
2000bffa:	651a      	str	r2, [r3, #80]	@ 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
2000bffc:	68fb      	ldr	r3, [r7, #12]
2000bffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000c000:	f043 0201 	orr.w	r2, r3, #1
2000c004:	68fb      	ldr	r3, [r7, #12]
2000c006:	655a      	str	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
2000c008:	2301      	movs	r3, #1
2000c00a:	e00e      	b.n	2000c02a <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
2000c00c:	68fb      	ldr	r3, [r7, #12]
2000c00e:	681b      	ldr	r3, [r3, #0]
2000c010:	6a1a      	ldr	r2, [r3, #32]
2000c012:	68bb      	ldr	r3, [r7, #8]
2000c014:	4013      	ands	r3, r2
2000c016:	2b00      	cmp	r3, #0
2000c018:	bf14      	ite	ne
2000c01a:	2301      	movne	r3, #1
2000c01c:	2300      	moveq	r3, #0
2000c01e:	b2db      	uxtb	r3, r3
2000c020:	461a      	mov	r2, r3
2000c022:	79fb      	ldrb	r3, [r7, #7]
2000c024:	429a      	cmp	r2, r3
2000c026:	d1ce      	bne.n	2000bfc6 <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
2000c028:	2300      	movs	r3, #0
}
2000c02a:	4618      	mov	r0, r3
2000c02c:	3710      	adds	r7, #16
2000c02e:	46bd      	mov	sp, r7
2000c030:	bd80      	pop	{r7, pc}
	...

2000c034 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
2000c034:	b480      	push	{r7}
2000c036:	b089      	sub	sp, #36	@ 0x24
2000c038:	af00      	add	r7, sp, #0
2000c03a:	6078      	str	r0, [r7, #4]
2000c03c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000c03e:	2300      	movs	r3, #0
2000c040:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
2000c042:	687b      	ldr	r3, [r7, #4]
2000c044:	681b      	ldr	r3, [r3, #0]
2000c046:	681a      	ldr	r2, [r3, #0]
2000c048:	687b      	ldr	r3, [r7, #4]
2000c04a:	681b      	ldr	r3, [r3, #0]
2000c04c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000c050:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
2000c052:	687b      	ldr	r3, [r7, #4]
2000c054:	689b      	ldr	r3, [r3, #8]
2000c056:	2b00      	cmp	r3, #0
2000c058:	d10a      	bne.n	2000c070 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_MSEL, cmd->FlashId);
2000c05a:	687b      	ldr	r3, [r7, #4]
2000c05c:	681b      	ldr	r3, [r3, #0]
2000c05e:	681b      	ldr	r3, [r3, #0]
2000c060:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
2000c064:	683b      	ldr	r3, [r7, #0]
2000c066:	685a      	ldr	r2, [r3, #4]
2000c068:	687b      	ldr	r3, [r7, #4]
2000c06a:	681b      	ldr	r3, [r3, #0]
2000c06c:	430a      	orrs	r2, r1
2000c06e:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
2000c070:	683b      	ldr	r3, [r7, #0]
2000c072:	681b      	ldr	r3, [r3, #0]
2000c074:	2b02      	cmp	r3, #2
2000c076:	d114      	bne.n	2000c0a2 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
2000c078:	687b      	ldr	r3, [r7, #4]
2000c07a:	681b      	ldr	r3, [r3, #0]
2000c07c:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
2000c080:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
2000c082:	687b      	ldr	r3, [r7, #4]
2000c084:	681b      	ldr	r3, [r3, #0]
2000c086:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
2000c08a:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
2000c08c:	687b      	ldr	r3, [r7, #4]
2000c08e:	681b      	ldr	r3, [r3, #0]
2000c090:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
2000c094:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
2000c096:	687b      	ldr	r3, [r7, #4]
2000c098:	681b      	ldr	r3, [r3, #0]
2000c09a:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
2000c09e:	60fb      	str	r3, [r7, #12]
2000c0a0:	e02c      	b.n	2000c0fc <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
2000c0a2:	683b      	ldr	r3, [r7, #0]
2000c0a4:	681b      	ldr	r3, [r3, #0]
2000c0a6:	2b03      	cmp	r3, #3
2000c0a8:	d114      	bne.n	2000c0d4 <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
2000c0aa:	687b      	ldr	r3, [r7, #4]
2000c0ac:	681b      	ldr	r3, [r3, #0]
2000c0ae:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
2000c0b2:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
2000c0b4:	687b      	ldr	r3, [r7, #4]
2000c0b6:	681b      	ldr	r3, [r3, #0]
2000c0b8:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
2000c0bc:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
2000c0be:	687b      	ldr	r3, [r7, #4]
2000c0c0:	681b      	ldr	r3, [r3, #0]
2000c0c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
2000c0c6:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
2000c0c8:	687b      	ldr	r3, [r7, #4]
2000c0ca:	681b      	ldr	r3, [r3, #0]
2000c0cc:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
2000c0d0:	60fb      	str	r3, [r7, #12]
2000c0d2:	e013      	b.n	2000c0fc <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
2000c0d4:	687b      	ldr	r3, [r7, #4]
2000c0d6:	681b      	ldr	r3, [r3, #0]
2000c0d8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
2000c0dc:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
2000c0de:	687b      	ldr	r3, [r7, #4]
2000c0e0:	681b      	ldr	r3, [r3, #0]
2000c0e2:	f503 7384 	add.w	r3, r3, #264	@ 0x108
2000c0e6:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
2000c0e8:	687b      	ldr	r3, [r7, #4]
2000c0ea:	681b      	ldr	r3, [r3, #0]
2000c0ec:	f503 7388 	add.w	r3, r3, #272	@ 0x110
2000c0f0:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
2000c0f2:	687b      	ldr	r3, [r7, #4]
2000c0f4:	681b      	ldr	r3, [r3, #0]
2000c0f6:	f503 7390 	add.w	r3, r3, #288	@ 0x120
2000c0fa:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
2000c0fc:	683b      	ldr	r3, [r7, #0]
2000c0fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000c100:	683b      	ldr	r3, [r7, #0]
2000c102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000c104:	431a      	orrs	r2, r3
2000c106:	69bb      	ldr	r3, [r7, #24]
2000c108:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
2000c10a:	683b      	ldr	r3, [r7, #0]
2000c10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000c10e:	2b00      	cmp	r3, #0
2000c110:	d012      	beq.n	2000c138 <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
2000c112:	683b      	ldr	r3, [r7, #0]
2000c114:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
2000c116:	68fb      	ldr	r3, [r7, #12]
2000c118:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
2000c11a:	69bb      	ldr	r3, [r7, #24]
2000c11c:	681b      	ldr	r3, [r3, #0]
2000c11e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
2000c122:	683b      	ldr	r3, [r7, #0]
2000c124:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
2000c126:	683b      	ldr	r3, [r7, #0]
2000c128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000c12a:	4319      	orrs	r1, r3
2000c12c:	683b      	ldr	r3, [r7, #0]
2000c12e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2000c130:	430b      	orrs	r3, r1
2000c132:	431a      	orrs	r2, r3
2000c134:	69bb      	ldr	r3, [r7, #24]
2000c136:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
2000c138:	697b      	ldr	r3, [r7, #20]
2000c13a:	681b      	ldr	r3, [r3, #0]
2000c13c:	f023 021f 	bic.w	r2, r3, #31
2000c140:	683b      	ldr	r3, [r7, #0]
2000c142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000c144:	431a      	orrs	r2, r3
2000c146:	697b      	ldr	r3, [r7, #20]
2000c148:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000c14a:	683b      	ldr	r3, [r7, #0]
2000c14c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000c14e:	2b00      	cmp	r3, #0
2000c150:	d009      	beq.n	2000c166 <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
2000c152:	683b      	ldr	r3, [r7, #0]
2000c154:	681b      	ldr	r3, [r3, #0]
2000c156:	2b00      	cmp	r3, #0
2000c158:	d105      	bne.n	2000c166 <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
2000c15a:	683b      	ldr	r3, [r7, #0]
2000c15c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
2000c15e:	687b      	ldr	r3, [r7, #4]
2000c160:	681b      	ldr	r3, [r3, #0]
2000c162:	3a01      	subs	r2, #1
2000c164:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
2000c166:	683b      	ldr	r3, [r7, #0]
2000c168:	68db      	ldr	r3, [r3, #12]
2000c16a:	2b00      	cmp	r3, #0
2000c16c:	f000 8099 	beq.w	2000c2a2 <OSPI_ConfigCmd+0x26e>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
2000c170:	683b      	ldr	r3, [r7, #0]
2000c172:	69db      	ldr	r3, [r3, #28]
2000c174:	2b00      	cmp	r3, #0
2000c176:	d055      	beq.n	2000c224 <OSPI_ConfigCmd+0x1f0>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000c178:	683b      	ldr	r3, [r7, #0]
2000c17a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000c17c:	2b00      	cmp	r3, #0
2000c17e:	d01e      	beq.n	2000c1be <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
2000c180:	69bb      	ldr	r3, [r7, #24]
2000c182:	681a      	ldr	r2, [r3, #0]
2000c184:	4b67      	ldr	r3, [pc, #412]	@ (2000c324 <OSPI_ConfigCmd+0x2f0>)
2000c186:	4013      	ands	r3, r2
2000c188:	683a      	ldr	r2, [r7, #0]
2000c18a:	68d1      	ldr	r1, [r2, #12]
2000c18c:	683a      	ldr	r2, [r7, #0]
2000c18e:	6952      	ldr	r2, [r2, #20]
2000c190:	4311      	orrs	r1, r2
2000c192:	683a      	ldr	r2, [r7, #0]
2000c194:	6912      	ldr	r2, [r2, #16]
2000c196:	4311      	orrs	r1, r2
2000c198:	683a      	ldr	r2, [r7, #0]
2000c19a:	69d2      	ldr	r2, [r2, #28]
2000c19c:	4311      	orrs	r1, r2
2000c19e:	683a      	ldr	r2, [r7, #0]
2000c1a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000c1a2:	4311      	orrs	r1, r2
2000c1a4:	683a      	ldr	r2, [r7, #0]
2000c1a6:	6a12      	ldr	r2, [r2, #32]
2000c1a8:	4311      	orrs	r1, r2
2000c1aa:	683a      	ldr	r2, [r7, #0]
2000c1ac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
2000c1ae:	4311      	orrs	r1, r2
2000c1b0:	683a      	ldr	r2, [r7, #0]
2000c1b2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000c1b4:	430a      	orrs	r2, r1
2000c1b6:	431a      	orrs	r2, r3
2000c1b8:	69bb      	ldr	r3, [r7, #24]
2000c1ba:	601a      	str	r2, [r3, #0]
2000c1bc:	e028      	b.n	2000c210 <OSPI_ConfigCmd+0x1dc>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
2000c1be:	69bb      	ldr	r3, [r7, #24]
2000c1c0:	681b      	ldr	r3, [r3, #0]
2000c1c2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
2000c1c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
2000c1ca:	683a      	ldr	r2, [r7, #0]
2000c1cc:	68d1      	ldr	r1, [r2, #12]
2000c1ce:	683a      	ldr	r2, [r7, #0]
2000c1d0:	6952      	ldr	r2, [r2, #20]
2000c1d2:	4311      	orrs	r1, r2
2000c1d4:	683a      	ldr	r2, [r7, #0]
2000c1d6:	6912      	ldr	r2, [r2, #16]
2000c1d8:	4311      	orrs	r1, r2
2000c1da:	683a      	ldr	r2, [r7, #0]
2000c1dc:	69d2      	ldr	r2, [r2, #28]
2000c1de:	4311      	orrs	r1, r2
2000c1e0:	683a      	ldr	r2, [r7, #0]
2000c1e2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000c1e4:	4311      	orrs	r1, r2
2000c1e6:	683a      	ldr	r2, [r7, #0]
2000c1e8:	6a12      	ldr	r2, [r2, #32]
2000c1ea:	430a      	orrs	r2, r1
2000c1ec:	431a      	orrs	r2, r3
2000c1ee:	69bb      	ldr	r3, [r7, #24]
2000c1f0:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000c1f2:	687b      	ldr	r3, [r7, #4]
2000c1f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000c1f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000c1fa:	d109      	bne.n	2000c210 <OSPI_ConfigCmd+0x1dc>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
2000c1fc:	683b      	ldr	r3, [r7, #0]
2000c1fe:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000c200:	2b08      	cmp	r3, #8
2000c202:	d105      	bne.n	2000c210 <OSPI_ConfigCmd+0x1dc>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
2000c204:	69bb      	ldr	r3, [r7, #24]
2000c206:	681b      	ldr	r3, [r3, #0]
2000c208:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
2000c20c:	69bb      	ldr	r3, [r7, #24]
2000c20e:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
2000c210:	683b      	ldr	r3, [r7, #0]
2000c212:	689a      	ldr	r2, [r3, #8]
2000c214:	693b      	ldr	r3, [r7, #16]
2000c216:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
2000c218:	687b      	ldr	r3, [r7, #4]
2000c21a:	681b      	ldr	r3, [r3, #0]
2000c21c:	683a      	ldr	r2, [r7, #0]
2000c21e:	6992      	ldr	r2, [r2, #24]
2000c220:	649a      	str	r2, [r3, #72]	@ 0x48
2000c222:	e078      	b.n	2000c316 <OSPI_ConfigCmd+0x2e2>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000c224:	683b      	ldr	r3, [r7, #0]
2000c226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000c228:	2b00      	cmp	r3, #0
2000c22a:	d017      	beq.n	2000c25c <OSPI_ConfigCmd+0x228>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
2000c22c:	69bb      	ldr	r3, [r7, #24]
2000c22e:	681b      	ldr	r3, [r3, #0]
2000c230:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
2000c234:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
2000c238:	683a      	ldr	r2, [r7, #0]
2000c23a:	68d1      	ldr	r1, [r2, #12]
2000c23c:	683a      	ldr	r2, [r7, #0]
2000c23e:	6952      	ldr	r2, [r2, #20]
2000c240:	4311      	orrs	r1, r2
2000c242:	683a      	ldr	r2, [r7, #0]
2000c244:	6912      	ldr	r2, [r2, #16]
2000c246:	4311      	orrs	r1, r2
2000c248:	683a      	ldr	r2, [r7, #0]
2000c24a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
2000c24c:	4311      	orrs	r1, r2
2000c24e:	683a      	ldr	r2, [r7, #0]
2000c250:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000c252:	430a      	orrs	r2, r1
2000c254:	431a      	orrs	r2, r3
2000c256:	69bb      	ldr	r3, [r7, #24]
2000c258:	601a      	str	r2, [r3, #0]
2000c25a:	e01d      	b.n	2000c298 <OSPI_ConfigCmd+0x264>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
2000c25c:	69bb      	ldr	r3, [r7, #24]
2000c25e:	681b      	ldr	r3, [r3, #0]
2000c260:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
2000c264:	683b      	ldr	r3, [r7, #0]
2000c266:	68d9      	ldr	r1, [r3, #12]
2000c268:	683b      	ldr	r3, [r7, #0]
2000c26a:	695b      	ldr	r3, [r3, #20]
2000c26c:	4319      	orrs	r1, r3
2000c26e:	683b      	ldr	r3, [r7, #0]
2000c270:	691b      	ldr	r3, [r3, #16]
2000c272:	430b      	orrs	r3, r1
2000c274:	431a      	orrs	r2, r3
2000c276:	69bb      	ldr	r3, [r7, #24]
2000c278:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000c27a:	687b      	ldr	r3, [r7, #4]
2000c27c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000c27e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000c282:	d109      	bne.n	2000c298 <OSPI_ConfigCmd+0x264>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
2000c284:	683b      	ldr	r3, [r7, #0]
2000c286:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
2000c288:	2b08      	cmp	r3, #8
2000c28a:	d105      	bne.n	2000c298 <OSPI_ConfigCmd+0x264>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
2000c28c:	69bb      	ldr	r3, [r7, #24]
2000c28e:	681b      	ldr	r3, [r3, #0]
2000c290:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
2000c294:	69bb      	ldr	r3, [r7, #24]
2000c296:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
2000c298:	683b      	ldr	r3, [r7, #0]
2000c29a:	689a      	ldr	r2, [r3, #8]
2000c29c:	693b      	ldr	r3, [r7, #16]
2000c29e:	601a      	str	r2, [r3, #0]
2000c2a0:	e039      	b.n	2000c316 <OSPI_ConfigCmd+0x2e2>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
2000c2a2:	683b      	ldr	r3, [r7, #0]
2000c2a4:	69db      	ldr	r3, [r3, #28]
2000c2a6:	2b00      	cmp	r3, #0
2000c2a8:	d030      	beq.n	2000c30c <OSPI_ConfigCmd+0x2d8>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
2000c2aa:	683b      	ldr	r3, [r7, #0]
2000c2ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000c2ae:	2b00      	cmp	r3, #0
2000c2b0:	d017      	beq.n	2000c2e2 <OSPI_ConfigCmd+0x2ae>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
2000c2b2:	69bb      	ldr	r3, [r7, #24]
2000c2b4:	681b      	ldr	r3, [r3, #0]
2000c2b6:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
2000c2ba:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
2000c2be:	683a      	ldr	r2, [r7, #0]
2000c2c0:	69d1      	ldr	r1, [r2, #28]
2000c2c2:	683a      	ldr	r2, [r7, #0]
2000c2c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000c2c6:	4311      	orrs	r1, r2
2000c2c8:	683a      	ldr	r2, [r7, #0]
2000c2ca:	6a12      	ldr	r2, [r2, #32]
2000c2cc:	4311      	orrs	r1, r2
2000c2ce:	683a      	ldr	r2, [r7, #0]
2000c2d0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
2000c2d2:	4311      	orrs	r1, r2
2000c2d4:	683a      	ldr	r2, [r7, #0]
2000c2d6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000c2d8:	430a      	orrs	r2, r1
2000c2da:	431a      	orrs	r2, r3
2000c2dc:	69bb      	ldr	r3, [r7, #24]
2000c2de:	601a      	str	r2, [r3, #0]
2000c2e0:	e00e      	b.n	2000c300 <OSPI_ConfigCmd+0x2cc>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
2000c2e2:	69bb      	ldr	r3, [r7, #24]
2000c2e4:	681b      	ldr	r3, [r3, #0]
2000c2e6:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
2000c2ea:	683b      	ldr	r3, [r7, #0]
2000c2ec:	69d9      	ldr	r1, [r3, #28]
2000c2ee:	683b      	ldr	r3, [r7, #0]
2000c2f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000c2f2:	4319      	orrs	r1, r3
2000c2f4:	683b      	ldr	r3, [r7, #0]
2000c2f6:	6a1b      	ldr	r3, [r3, #32]
2000c2f8:	430b      	orrs	r3, r1
2000c2fa:	431a      	orrs	r2, r3
2000c2fc:	69bb      	ldr	r3, [r7, #24]
2000c2fe:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
2000c300:	687b      	ldr	r3, [r7, #4]
2000c302:	681b      	ldr	r3, [r3, #0]
2000c304:	683a      	ldr	r2, [r7, #0]
2000c306:	6992      	ldr	r2, [r2, #24]
2000c308:	649a      	str	r2, [r3, #72]	@ 0x48
2000c30a:	e004      	b.n	2000c316 <OSPI_ConfigCmd+0x2e2>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
2000c30c:	2301      	movs	r3, #1
2000c30e:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
2000c310:	687b      	ldr	r3, [r7, #4]
2000c312:	2208      	movs	r2, #8
2000c314:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
2000c316:	7ffb      	ldrb	r3, [r7, #31]
}
2000c318:	4618      	mov	r0, r3
2000c31a:	3724      	adds	r7, #36	@ 0x24
2000c31c:	46bd      	mov	sp, r7
2000c31e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c322:	4770      	bx	lr
2000c324:	f0ffc0c0 	.word	0xf0ffc0c0

2000c328 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
2000c328:	b480      	push	{r7}
2000c32a:	b087      	sub	sp, #28
2000c32c:	af00      	add	r7, sp, #0
2000c32e:	4603      	mov	r3, r0
2000c330:	6039      	str	r1, [r7, #0]
2000c332:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
2000c334:	2300      	movs	r3, #0
2000c336:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
2000c338:	2300      	movs	r3, #0
2000c33a:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
2000c33c:	79fb      	ldrb	r3, [r7, #7]
2000c33e:	2b00      	cmp	r3, #0
2000c340:	d005      	beq.n	2000c34e <OSPIM_GetConfig+0x26>
2000c342:	79fb      	ldrb	r3, [r7, #7]
2000c344:	2b02      	cmp	r3, #2
2000c346:	d802      	bhi.n	2000c34e <OSPIM_GetConfig+0x26>
2000c348:	683b      	ldr	r3, [r7, #0]
2000c34a:	2b00      	cmp	r3, #0
2000c34c:	d102      	bne.n	2000c354 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
2000c34e:	2301      	movs	r3, #1
2000c350:	75fb      	strb	r3, [r7, #23]
2000c352:	e098      	b.n	2000c486 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
2000c354:	683b      	ldr	r3, [r7, #0]
2000c356:	2200      	movs	r2, #0
2000c358:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
2000c35a:	683b      	ldr	r3, [r7, #0]
2000c35c:	2200      	movs	r2, #0
2000c35e:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
2000c360:	683b      	ldr	r3, [r7, #0]
2000c362:	2200      	movs	r2, #0
2000c364:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
2000c366:	683b      	ldr	r3, [r7, #0]
2000c368:	2200      	movs	r2, #0
2000c36a:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
2000c36c:	683b      	ldr	r3, [r7, #0]
2000c36e:	2200      	movs	r2, #0
2000c370:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
2000c372:	79fb      	ldrb	r3, [r7, #7]
2000c374:	2b02      	cmp	r3, #2
2000c376:	d10b      	bne.n	2000c390 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
2000c378:	4b46      	ldr	r3, [pc, #280]	@ (2000c494 <OSPIM_GetConfig+0x16c>)
2000c37a:	681b      	ldr	r3, [r3, #0]
2000c37c:	f003 0301 	and.w	r3, r3, #1
2000c380:	2b00      	cmp	r3, #0
2000c382:	d102      	bne.n	2000c38a <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
2000c384:	4b44      	ldr	r3, [pc, #272]	@ (2000c498 <OSPIM_GetConfig+0x170>)
2000c386:	613b      	str	r3, [r7, #16]
2000c388:	e002      	b.n	2000c390 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
2000c38a:	f44f 7300 	mov.w	r3, #512	@ 0x200
2000c38e:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
2000c390:	2300      	movs	r3, #0
2000c392:	60fb      	str	r3, [r7, #12]
2000c394:	e074      	b.n	2000c480 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
2000c396:	4a3f      	ldr	r2, [pc, #252]	@ (2000c494 <OSPIM_GetConfig+0x16c>)
2000c398:	68fb      	ldr	r3, [r7, #12]
2000c39a:	009b      	lsls	r3, r3, #2
2000c39c:	4413      	add	r3, r2
2000c39e:	685b      	ldr	r3, [r3, #4]
2000c3a0:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
2000c3a2:	68bb      	ldr	r3, [r7, #8]
2000c3a4:	f003 0301 	and.w	r3, r3, #1
2000c3a8:	2b00      	cmp	r3, #0
2000c3aa:	d00a      	beq.n	2000c3c2 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
2000c3ac:	68ba      	ldr	r2, [r7, #8]
2000c3ae:	693b      	ldr	r3, [r7, #16]
2000c3b0:	4053      	eors	r3, r2
2000c3b2:	f003 0302 	and.w	r3, r3, #2
2000c3b6:	2b00      	cmp	r3, #0
2000c3b8:	d103      	bne.n	2000c3c2 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
2000c3ba:	68fb      	ldr	r3, [r7, #12]
2000c3bc:	1c5a      	adds	r2, r3, #1
2000c3be:	683b      	ldr	r3, [r7, #0]
2000c3c0:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
2000c3c2:	68bb      	ldr	r3, [r7, #8]
2000c3c4:	f003 0310 	and.w	r3, r3, #16
2000c3c8:	2b00      	cmp	r3, #0
2000c3ca:	d00a      	beq.n	2000c3e2 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
2000c3cc:	68ba      	ldr	r2, [r7, #8]
2000c3ce:	693b      	ldr	r3, [r7, #16]
2000c3d0:	4053      	eors	r3, r2
2000c3d2:	f003 0320 	and.w	r3, r3, #32
2000c3d6:	2b00      	cmp	r3, #0
2000c3d8:	d103      	bne.n	2000c3e2 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
2000c3da:	68fb      	ldr	r3, [r7, #12]
2000c3dc:	1c5a      	adds	r2, r3, #1
2000c3de:	683b      	ldr	r3, [r7, #0]
2000c3e0:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
2000c3e2:	68bb      	ldr	r3, [r7, #8]
2000c3e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
2000c3e8:	2b00      	cmp	r3, #0
2000c3ea:	d00a      	beq.n	2000c402 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
2000c3ec:	68ba      	ldr	r2, [r7, #8]
2000c3ee:	693b      	ldr	r3, [r7, #16]
2000c3f0:	4053      	eors	r3, r2
2000c3f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
2000c3f6:	2b00      	cmp	r3, #0
2000c3f8:	d103      	bne.n	2000c402 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
2000c3fa:	68fb      	ldr	r3, [r7, #12]
2000c3fc:	1c5a      	adds	r2, r3, #1
2000c3fe:	683b      	ldr	r3, [r7, #0]
2000c400:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
2000c402:	68bb      	ldr	r3, [r7, #8]
2000c404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000c408:	2b00      	cmp	r3, #0
2000c40a:	d018      	beq.n	2000c43e <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
2000c40c:	68ba      	ldr	r2, [r7, #8]
2000c40e:	693b      	ldr	r3, [r7, #16]
2000c410:	4053      	eors	r3, r2
2000c412:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000c416:	2b00      	cmp	r3, #0
2000c418:	d111      	bne.n	2000c43e <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
2000c41a:	68bb      	ldr	r3, [r7, #8]
2000c41c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000c420:	2b00      	cmp	r3, #0
2000c422:	d106      	bne.n	2000c432 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
2000c424:	68fb      	ldr	r3, [r7, #12]
2000c426:	3301      	adds	r3, #1
2000c428:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
2000c42c:	683b      	ldr	r3, [r7, #0]
2000c42e:	60da      	str	r2, [r3, #12]
2000c430:	e005      	b.n	2000c43e <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
2000c432:	68fb      	ldr	r3, [r7, #12]
2000c434:	3301      	adds	r3, #1
2000c436:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
2000c43a:	683b      	ldr	r3, [r7, #0]
2000c43c:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
2000c43e:	68bb      	ldr	r3, [r7, #8]
2000c440:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
2000c444:	2b00      	cmp	r3, #0
2000c446:	d018      	beq.n	2000c47a <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
2000c448:	68ba      	ldr	r2, [r7, #8]
2000c44a:	693b      	ldr	r3, [r7, #16]
2000c44c:	4053      	eors	r3, r2
2000c44e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
2000c452:	2b00      	cmp	r3, #0
2000c454:	d111      	bne.n	2000c47a <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
2000c456:	68bb      	ldr	r3, [r7, #8]
2000c458:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000c45c:	2b00      	cmp	r3, #0
2000c45e:	d106      	bne.n	2000c46e <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
2000c460:	68fb      	ldr	r3, [r7, #12]
2000c462:	3301      	adds	r3, #1
2000c464:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
2000c468:	683b      	ldr	r3, [r7, #0]
2000c46a:	611a      	str	r2, [r3, #16]
2000c46c:	e005      	b.n	2000c47a <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
2000c46e:	68fb      	ldr	r3, [r7, #12]
2000c470:	3301      	adds	r3, #1
2000c472:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
2000c476:	683b      	ldr	r3, [r7, #0]
2000c478:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
2000c47a:	68fb      	ldr	r3, [r7, #12]
2000c47c:	3301      	adds	r3, #1
2000c47e:	60fb      	str	r3, [r7, #12]
2000c480:	68fb      	ldr	r3, [r7, #12]
2000c482:	2b01      	cmp	r3, #1
2000c484:	d987      	bls.n	2000c396 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
2000c486:	7dfb      	ldrb	r3, [r7, #23]
}
2000c488:	4618      	mov	r0, r3
2000c48a:	371c      	adds	r7, #28
2000c48c:	46bd      	mov	sp, r7
2000c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c492:	4770      	bx	lr
2000c494:	420c4000 	.word	0x420c4000
2000c498:	04040222 	.word	0x04040222

2000c49c <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
2000c49c:	b580      	push	{r7, lr}
2000c49e:	b084      	sub	sp, #16
2000c4a0:	af00      	add	r7, sp, #0
2000c4a2:	6078      	str	r0, [r7, #4]
2000c4a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
2000c4a6:	2301      	movs	r3, #1
2000c4a8:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c4aa:	687b      	ldr	r3, [r7, #4]
2000c4ac:	681b      	ldr	r3, [r3, #0]
2000c4ae:	689a      	ldr	r2, [r3, #8]
2000c4b0:	687b      	ldr	r3, [r7, #4]
2000c4b2:	681b      	ldr	r3, [r3, #0]
2000c4b4:	f042 0202 	orr.w	r2, r2, #2
2000c4b8:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
2000c4ba:	687b      	ldr	r3, [r7, #4]
2000c4bc:	2208      	movs	r2, #8
2000c4be:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
2000c4c0:	687b      	ldr	r3, [r7, #4]
2000c4c2:	681b      	ldr	r3, [r3, #0]
2000c4c4:	4a15      	ldr	r2, [pc, #84]	@ (2000c51c <HAL_OSPI_DLYB_SetConfig+0x80>)
2000c4c6:	4293      	cmp	r3, r2
2000c4c8:	d109      	bne.n	2000c4de <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
2000c4ca:	4815      	ldr	r0, [pc, #84]	@ (2000c520 <HAL_OSPI_DLYB_SetConfig+0x84>)
2000c4cc:	f7fd fcaa 	bl	20009e24 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
2000c4d0:	6839      	ldr	r1, [r7, #0]
2000c4d2:	4813      	ldr	r0, [pc, #76]	@ (2000c520 <HAL_OSPI_DLYB_SetConfig+0x84>)
2000c4d4:	f00b fbb4 	bl	20017c40 <LL_DLYB_SetDelay>
    status = HAL_OK;
2000c4d8:	2300      	movs	r3, #0
2000c4da:	73fb      	strb	r3, [r7, #15]
2000c4dc:	e00d      	b.n	2000c4fa <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
2000c4de:	687b      	ldr	r3, [r7, #4]
2000c4e0:	681b      	ldr	r3, [r3, #0]
2000c4e2:	4a10      	ldr	r2, [pc, #64]	@ (2000c524 <HAL_OSPI_DLYB_SetConfig+0x88>)
2000c4e4:	4293      	cmp	r3, r2
2000c4e6:	d108      	bne.n	2000c4fa <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
2000c4e8:	480f      	ldr	r0, [pc, #60]	@ (2000c528 <HAL_OSPI_DLYB_SetConfig+0x8c>)
2000c4ea:	f7fd fc9b 	bl	20009e24 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
2000c4ee:	6839      	ldr	r1, [r7, #0]
2000c4f0:	480d      	ldr	r0, [pc, #52]	@ (2000c528 <HAL_OSPI_DLYB_SetConfig+0x8c>)
2000c4f2:	f00b fba5 	bl	20017c40 <LL_DLYB_SetDelay>
    status = HAL_OK;
2000c4f6:	2300      	movs	r3, #0
2000c4f8:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
2000c4fa:	6878      	ldr	r0, [r7, #4]
2000c4fc:	f7fe fe6f 	bl	2000b1de <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c500:	687b      	ldr	r3, [r7, #4]
2000c502:	681b      	ldr	r3, [r3, #0]
2000c504:	689a      	ldr	r2, [r3, #8]
2000c506:	687b      	ldr	r3, [r7, #4]
2000c508:	681b      	ldr	r3, [r3, #0]
2000c50a:	f022 0202 	bic.w	r2, r2, #2
2000c50e:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
2000c510:	7bfb      	ldrb	r3, [r7, #15]
}
2000c512:	4618      	mov	r0, r3
2000c514:	3710      	adds	r7, #16
2000c516:	46bd      	mov	sp, r7
2000c518:	bd80      	pop	{r7, pc}
2000c51a:	bf00      	nop
2000c51c:	420d1400 	.word	0x420d1400
2000c520:	420cf000 	.word	0x420cf000
2000c524:	420d2400 	.word	0x420d2400
2000c528:	420cf400 	.word	0x420cf400

2000c52c <HAL_OSPI_DLYB_GetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_GetConfig(const OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
2000c52c:	b580      	push	{r7, lr}
2000c52e:	b084      	sub	sp, #16
2000c530:	af00      	add	r7, sp, #0
2000c532:	6078      	str	r0, [r7, #4]
2000c534:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
2000c536:	2301      	movs	r3, #1
2000c538:	73fb      	strb	r3, [r7, #15]

  if (hospi->Instance == OCTOSPI1)
2000c53a:	687b      	ldr	r3, [r7, #4]
2000c53c:	681b      	ldr	r3, [r3, #0]
2000c53e:	4a0d      	ldr	r2, [pc, #52]	@ (2000c574 <HAL_OSPI_DLYB_GetConfig+0x48>)
2000c540:	4293      	cmp	r3, r2
2000c542:	d106      	bne.n	2000c552 <HAL_OSPI_DLYB_GetConfig+0x26>
  {
    LL_DLYB_GetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
2000c544:	6839      	ldr	r1, [r7, #0]
2000c546:	480c      	ldr	r0, [pc, #48]	@ (2000c578 <HAL_OSPI_DLYB_GetConfig+0x4c>)
2000c548:	f00b fb99 	bl	20017c7e <LL_DLYB_GetDelay>
    status = HAL_OK;
2000c54c:	2300      	movs	r3, #0
2000c54e:	73fb      	strb	r3, [r7, #15]
2000c550:	e00a      	b.n	2000c568 <HAL_OSPI_DLYB_GetConfig+0x3c>
  }
#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
2000c552:	687b      	ldr	r3, [r7, #4]
2000c554:	681b      	ldr	r3, [r3, #0]
2000c556:	4a09      	ldr	r2, [pc, #36]	@ (2000c57c <HAL_OSPI_DLYB_GetConfig+0x50>)
2000c558:	4293      	cmp	r3, r2
2000c55a:	d105      	bne.n	2000c568 <HAL_OSPI_DLYB_GetConfig+0x3c>
  {
    LL_DLYB_GetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
2000c55c:	6839      	ldr	r1, [r7, #0]
2000c55e:	4808      	ldr	r0, [pc, #32]	@ (2000c580 <HAL_OSPI_DLYB_GetConfig+0x54>)
2000c560:	f00b fb8d 	bl	20017c7e <LL_DLYB_GetDelay>
    status = HAL_OK;
2000c564:	2300      	movs	r3, #0
2000c566:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Return function status */
  return status;
2000c568:	7bfb      	ldrb	r3, [r7, #15]
}
2000c56a:	4618      	mov	r0, r3
2000c56c:	3710      	adds	r7, #16
2000c56e:	46bd      	mov	sp, r7
2000c570:	bd80      	pop	{r7, pc}
2000c572:	bf00      	nop
2000c574:	420d1400 	.word	0x420d1400
2000c578:	420cf000 	.word	0x420cf000
2000c57c:	420d2400 	.word	0x420d2400
2000c580:	420cf400 	.word	0x420cf400

2000c584 <HAL_OSPI_DLYB_GetClockPeriod>:
  * @brief  Get the Delay line length value.
  * @param  hospi   : OSPI handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_GetClockPeriod(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
2000c584:	b580      	push	{r7, lr}
2000c586:	b084      	sub	sp, #16
2000c588:	af00      	add	r7, sp, #0
2000c58a:	6078      	str	r0, [r7, #4]
2000c58c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
2000c58e:	2301      	movs	r3, #1
2000c590:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c592:	687b      	ldr	r3, [r7, #4]
2000c594:	681b      	ldr	r3, [r3, #0]
2000c596:	689a      	ldr	r2, [r3, #8]
2000c598:	687b      	ldr	r3, [r7, #4]
2000c59a:	681b      	ldr	r3, [r3, #0]
2000c59c:	f042 0202 	orr.w	r2, r2, #2
2000c5a0:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
2000c5a2:	687b      	ldr	r3, [r7, #4]
2000c5a4:	2208      	movs	r2, #8
2000c5a6:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
2000c5a8:	687b      	ldr	r3, [r7, #4]
2000c5aa:	681b      	ldr	r3, [r3, #0]
2000c5ac:	4a1b      	ldr	r2, [pc, #108]	@ (2000c61c <HAL_OSPI_DLYB_GetClockPeriod+0x98>)
2000c5ae:	4293      	cmp	r3, r2
2000c5b0:	d10f      	bne.n	2000c5d2 <HAL_OSPI_DLYB_GetClockPeriod+0x4e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
2000c5b2:	481b      	ldr	r0, [pc, #108]	@ (2000c620 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
2000c5b4:	f7fd fc36 	bl	20009e24 <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI1, pdlyb_cfg) == (uint32_t)SUCCESS)
2000c5b8:	6839      	ldr	r1, [r7, #0]
2000c5ba:	4819      	ldr	r0, [pc, #100]	@ (2000c620 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
2000c5bc:	f00b fb78 	bl	20017cb0 <LL_DLYB_GetClockPeriod>
2000c5c0:	4603      	mov	r3, r0
2000c5c2:	2b00      	cmp	r3, #0
2000c5c4:	d101      	bne.n	2000c5ca <HAL_OSPI_DLYB_GetClockPeriod+0x46>
    {
      status = HAL_OK;
2000c5c6:	2300      	movs	r3, #0
2000c5c8:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI1);
2000c5ca:	4815      	ldr	r0, [pc, #84]	@ (2000c620 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
2000c5cc:	f7fd fc3a 	bl	20009e44 <LL_DLYB_Disable>
2000c5d0:	e013      	b.n	2000c5fa <HAL_OSPI_DLYB_GetClockPeriod+0x76>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
2000c5d2:	687b      	ldr	r3, [r7, #4]
2000c5d4:	681b      	ldr	r3, [r3, #0]
2000c5d6:	4a13      	ldr	r2, [pc, #76]	@ (2000c624 <HAL_OSPI_DLYB_GetClockPeriod+0xa0>)
2000c5d8:	4293      	cmp	r3, r2
2000c5da:	d10e      	bne.n	2000c5fa <HAL_OSPI_DLYB_GetClockPeriod+0x76>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
2000c5dc:	4812      	ldr	r0, [pc, #72]	@ (2000c628 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
2000c5de:	f7fd fc21 	bl	20009e24 <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI2, pdlyb_cfg) == (uint32_t)SUCCESS)
2000c5e2:	6839      	ldr	r1, [r7, #0]
2000c5e4:	4810      	ldr	r0, [pc, #64]	@ (2000c628 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
2000c5e6:	f00b fb63 	bl	20017cb0 <LL_DLYB_GetClockPeriod>
2000c5ea:	4603      	mov	r3, r0
2000c5ec:	2b00      	cmp	r3, #0
2000c5ee:	d101      	bne.n	2000c5f4 <HAL_OSPI_DLYB_GetClockPeriod+0x70>
    {
      status = HAL_OK;
2000c5f0:	2300      	movs	r3, #0
2000c5f2:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI2);
2000c5f4:	480c      	ldr	r0, [pc, #48]	@ (2000c628 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
2000c5f6:	f7fd fc25 	bl	20009e44 <LL_DLYB_Disable>
  {
    /* Nothing to do */
  }

  /* Abort the current OctoSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
2000c5fa:	6878      	ldr	r0, [r7, #4]
2000c5fc:	f7fe fdef 	bl	2000b1de <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
2000c600:	687b      	ldr	r3, [r7, #4]
2000c602:	681b      	ldr	r3, [r3, #0]
2000c604:	689a      	ldr	r2, [r3, #8]
2000c606:	687b      	ldr	r3, [r7, #4]
2000c608:	681b      	ldr	r3, [r3, #0]
2000c60a:	f022 0202 	bic.w	r2, r2, #2
2000c60e:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
2000c610:	7bfb      	ldrb	r3, [r7, #15]
}
2000c612:	4618      	mov	r0, r3
2000c614:	3710      	adds	r7, #16
2000c616:	46bd      	mov	sp, r7
2000c618:	bd80      	pop	{r7, pc}
2000c61a:	bf00      	nop
2000c61c:	420d1400 	.word	0x420d1400
2000c620:	420cf000 	.word	0x420cf000
2000c624:	420d2400 	.word	0x420d2400
2000c628:	420cf400 	.word	0x420cf400

2000c62c <HAL_PWR_DeInit>:
  *         The prototype is kept just to maintain compatibility with other
  *         products.
  * @retval None.
  */
void HAL_PWR_DeInit(void)
{
2000c62c:	b480      	push	{r7}
2000c62e:	af00      	add	r7, sp, #0
}
2000c630:	bf00      	nop
2000c632:	46bd      	mov	sp, r7
2000c634:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c638:	4770      	bx	lr
	...

2000c63c <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
2000c63c:	b480      	push	{r7}
2000c63e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000c640:	4b05      	ldr	r3, [pc, #20]	@ (2000c658 <HAL_PWR_EnableBkUpAccess+0x1c>)
2000c642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000c644:	4a04      	ldr	r2, [pc, #16]	@ (2000c658 <HAL_PWR_EnableBkUpAccess+0x1c>)
2000c646:	f043 0301 	orr.w	r3, r3, #1
2000c64a:	6293      	str	r3, [r2, #40]	@ 0x28
}
2000c64c:	bf00      	nop
2000c64e:	46bd      	mov	sp, r7
2000c650:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c654:	4770      	bx	lr
2000c656:	bf00      	nop
2000c658:	46020800 	.word	0x46020800

2000c65c <HAL_PWR_DisableBkUpAccess>:
  *         register RCC_BDCR, RTC registers, TAMP registers, backup registers
  *         and backup SRAM).
  * @retval None.
  */
void HAL_PWR_DisableBkUpAccess(void)
{
2000c65c:	b480      	push	{r7}
2000c65e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000c660:	4b05      	ldr	r3, [pc, #20]	@ (2000c678 <HAL_PWR_DisableBkUpAccess+0x1c>)
2000c662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000c664:	4a04      	ldr	r2, [pc, #16]	@ (2000c678 <HAL_PWR_DisableBkUpAccess+0x1c>)
2000c666:	f023 0301 	bic.w	r3, r3, #1
2000c66a:	6293      	str	r3, [r2, #40]	@ 0x28
}
2000c66c:	bf00      	nop
2000c66e:	46bd      	mov	sp, r7
2000c670:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c674:	4770      	bx	lr
2000c676:	bf00      	nop
2000c678:	46020800 	.word	0x46020800

2000c67c <HAL_PWR_ConfigPVD>:
  * @param  pConfigPVD : Pointer to a PWR_PVDTypeDef structure that contains the
  *                      PVD configuration information (PVDLevel and EventMode).
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *pConfigPVD)
{
2000c67c:	b480      	push	{r7}
2000c67e:	b083      	sub	sp, #12
2000c680:	af00      	add	r7, sp, #0
2000c682:	6078      	str	r0, [r7, #4]
  /* Check the PVD parameter */
  if (pConfigPVD == NULL)
2000c684:	687b      	ldr	r3, [r7, #4]
2000c686:	2b00      	cmp	r3, #0
2000c688:	d101      	bne.n	2000c68e <HAL_PWR_ConfigPVD+0x12>
  {
    return HAL_ERROR;
2000c68a:	2301      	movs	r3, #1
2000c68c:	e059      	b.n	2000c742 <HAL_PWR_ConfigPVD+0xc6>
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(pConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(pConfigPVD->Mode));

  /* Set PVDLS[2:0] bits according to PVDLevel value */
  MODIFY_REG(PWR->SVMCR, PWR_SVMCR_PVDLS, pConfigPVD->PVDLevel);
2000c68e:	4b30      	ldr	r3, [pc, #192]	@ (2000c750 <HAL_PWR_ConfigPVD+0xd4>)
2000c690:	691b      	ldr	r3, [r3, #16]
2000c692:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
2000c696:	687b      	ldr	r3, [r7, #4]
2000c698:	681b      	ldr	r3, [r3, #0]
2000c69a:	492d      	ldr	r1, [pc, #180]	@ (2000c750 <HAL_PWR_ConfigPVD+0xd4>)
2000c69c:	4313      	orrs	r3, r2
2000c69e:	610b      	str	r3, [r1, #16]

  /* Disable PVD Event/Interrupt */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
2000c6a0:	4b2c      	ldr	r3, [pc, #176]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c6a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000c6a6:	4a2b      	ldr	r2, [pc, #172]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c6a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c6ac:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
2000c6b0:	4b28      	ldr	r3, [pc, #160]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c6b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000c6b6:	4a27      	ldr	r2, [pc, #156]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c6b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c6bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
2000c6c0:	4b24      	ldr	r3, [pc, #144]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c6c2:	681b      	ldr	r3, [r3, #0]
2000c6c4:	4a23      	ldr	r2, [pc, #140]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c6c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c6ca:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
2000c6cc:	4b21      	ldr	r3, [pc, #132]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c6ce:	685b      	ldr	r3, [r3, #4]
2000c6d0:	4a20      	ldr	r2, [pc, #128]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c6d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000c6d6:	6053      	str	r3, [r2, #4]

  /* Configure the PVD in interrupt mode */
  if ((pConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
2000c6d8:	687b      	ldr	r3, [r7, #4]
2000c6da:	685b      	ldr	r3, [r3, #4]
2000c6dc:	f003 0304 	and.w	r3, r3, #4
2000c6e0:	2b00      	cmp	r3, #0
2000c6e2:	d007      	beq.n	2000c6f4 <HAL_PWR_ConfigPVD+0x78>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
2000c6e4:	4b1b      	ldr	r3, [pc, #108]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c6e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000c6ea:	4a1a      	ldr	r2, [pc, #104]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c6ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c6f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the PVD in event mode */
  if ((pConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
2000c6f4:	687b      	ldr	r3, [r7, #4]
2000c6f6:	685b      	ldr	r3, [r3, #4]
2000c6f8:	f003 0308 	and.w	r3, r3, #8
2000c6fc:	2b00      	cmp	r3, #0
2000c6fe:	d007      	beq.n	2000c710 <HAL_PWR_ConfigPVD+0x94>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
2000c700:	4b14      	ldr	r3, [pc, #80]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c702:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000c706:	4a13      	ldr	r2, [pc, #76]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c708:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c70c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }

  /* Configure the PVD in rising edge */
  if ((pConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
2000c710:	687b      	ldr	r3, [r7, #4]
2000c712:	685b      	ldr	r3, [r3, #4]
2000c714:	f003 0301 	and.w	r3, r3, #1
2000c718:	2b00      	cmp	r3, #0
2000c71a:	d005      	beq.n	2000c728 <HAL_PWR_ConfigPVD+0xac>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
2000c71c:	4b0d      	ldr	r3, [pc, #52]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c71e:	681b      	ldr	r3, [r3, #0]
2000c720:	4a0c      	ldr	r2, [pc, #48]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c722:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c726:	6013      	str	r3, [r2, #0]
  }

  /* Configure the PVD in falling edge */
  if ((pConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
2000c728:	687b      	ldr	r3, [r7, #4]
2000c72a:	685b      	ldr	r3, [r3, #4]
2000c72c:	f003 0302 	and.w	r3, r3, #2
2000c730:	2b00      	cmp	r3, #0
2000c732:	d005      	beq.n	2000c740 <HAL_PWR_ConfigPVD+0xc4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
2000c734:	4b07      	ldr	r3, [pc, #28]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c736:	685b      	ldr	r3, [r3, #4]
2000c738:	4a06      	ldr	r2, [pc, #24]	@ (2000c754 <HAL_PWR_ConfigPVD+0xd8>)
2000c73a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000c73e:	6053      	str	r3, [r2, #4]
  }

  return HAL_OK;
2000c740:	2300      	movs	r3, #0
}
2000c742:	4618      	mov	r0, r3
2000c744:	370c      	adds	r7, #12
2000c746:	46bd      	mov	sp, r7
2000c748:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c74c:	4770      	bx	lr
2000c74e:	bf00      	nop
2000c750:	46020800 	.word	0x46020800
2000c754:	46022000 	.word	0x46022000

2000c758 <HAL_PWR_EnablePVD>:
/**
  * @brief  Enable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD(void)
{
2000c758:	b480      	push	{r7}
2000c75a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
2000c75c:	4b05      	ldr	r3, [pc, #20]	@ (2000c774 <HAL_PWR_EnablePVD+0x1c>)
2000c75e:	691b      	ldr	r3, [r3, #16]
2000c760:	4a04      	ldr	r2, [pc, #16]	@ (2000c774 <HAL_PWR_EnablePVD+0x1c>)
2000c762:	f043 0310 	orr.w	r3, r3, #16
2000c766:	6113      	str	r3, [r2, #16]
}
2000c768:	bf00      	nop
2000c76a:	46bd      	mov	sp, r7
2000c76c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c770:	4770      	bx	lr
2000c772:	bf00      	nop
2000c774:	46020800 	.word	0x46020800

2000c778 <HAL_PWR_DisablePVD>:
/**
  * @brief  Disable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_DisablePVD(void)
{
2000c778:	b480      	push	{r7}
2000c77a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
2000c77c:	4b05      	ldr	r3, [pc, #20]	@ (2000c794 <HAL_PWR_DisablePVD+0x1c>)
2000c77e:	691b      	ldr	r3, [r3, #16]
2000c780:	4a04      	ldr	r2, [pc, #16]	@ (2000c794 <HAL_PWR_DisablePVD+0x1c>)
2000c782:	f023 0310 	bic.w	r3, r3, #16
2000c786:	6113      	str	r3, [r2, #16]
}
2000c788:	bf00      	nop
2000c78a:	46bd      	mov	sp, r7
2000c78c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c790:	4770      	bx	lr
2000c792:	bf00      	nop
2000c794:	46020800 	.word	0x46020800

2000c798 <HAL_PWR_EnableWakeUpPin>:
  *                     the wake up line, the wake up source with
  *                     high polarity and the first wake up I/O.
  * @retval None.
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
{
2000c798:	b480      	push	{r7}
2000c79a:	b087      	sub	sp, #28
2000c79c:	af00      	add	r7, sp, #0
2000c79e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Specifies the wake up line polarity for the event detection (rising or falling edge) */
  MODIFY_REG(PWR->WUCR2, (PWR_EWUP_MASK & WakeUpPin), (WakeUpPin >> PWR_WUP_POLARITY_SHIFT));
2000c7a0:	4b1b      	ldr	r3, [pc, #108]	@ (2000c810 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c7a2:	699a      	ldr	r2, [r3, #24]
2000c7a4:	687b      	ldr	r3, [r7, #4]
2000c7a6:	b2db      	uxtb	r3, r3
2000c7a8:	43db      	mvns	r3, r3
2000c7aa:	401a      	ands	r2, r3
2000c7ac:	687b      	ldr	r3, [r7, #4]
2000c7ae:	0a1b      	lsrs	r3, r3, #8
2000c7b0:	4917      	ldr	r1, [pc, #92]	@ (2000c810 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c7b2:	4313      	orrs	r3, r2
2000c7b4:	618b      	str	r3, [r1, #24]

  /* Specifies the wake up line I/O selection */
  MODIFY_REG(PWR->WUCR3, (3UL << (POSITION_VAL(PWR_EWUP_MASK & WakeUpPin) * 2U)),
2000c7b6:	4b16      	ldr	r3, [pc, #88]	@ (2000c810 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c7b8:	69da      	ldr	r2, [r3, #28]
2000c7ba:	687b      	ldr	r3, [r7, #4]
2000c7bc:	b2db      	uxtb	r3, r3
2000c7be:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
2000c7c0:	693b      	ldr	r3, [r7, #16]
2000c7c2:	fa93 f3a3 	rbit	r3, r3
2000c7c6:	60fb      	str	r3, [r7, #12]
  return result;
2000c7c8:	68fb      	ldr	r3, [r7, #12]
2000c7ca:	617b      	str	r3, [r7, #20]
  if (value == 0U)
2000c7cc:	697b      	ldr	r3, [r7, #20]
2000c7ce:	2b00      	cmp	r3, #0
2000c7d0:	d101      	bne.n	2000c7d6 <HAL_PWR_EnableWakeUpPin+0x3e>
    return 32U;
2000c7d2:	2320      	movs	r3, #32
2000c7d4:	e003      	b.n	2000c7de <HAL_PWR_EnableWakeUpPin+0x46>
  return __builtin_clz(value);
2000c7d6:	697b      	ldr	r3, [r7, #20]
2000c7d8:	fab3 f383 	clz	r3, r3
2000c7dc:	b2db      	uxtb	r3, r3
2000c7de:	005b      	lsls	r3, r3, #1
2000c7e0:	2103      	movs	r1, #3
2000c7e2:	fa01 f303 	lsl.w	r3, r1, r3
2000c7e6:	43db      	mvns	r3, r3
2000c7e8:	401a      	ands	r2, r3
2000c7ea:	687b      	ldr	r3, [r7, #4]
2000c7ec:	0c1b      	lsrs	r3, r3, #16
2000c7ee:	4908      	ldr	r1, [pc, #32]	@ (2000c810 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c7f0:	4313      	orrs	r3, r2
2000c7f2:	61cb      	str	r3, [r1, #28]
             (WakeUpPin >> PWR_WUP_SELECT_SIGNAL_SHIFT));

  /* Enable wake-up line */
  SET_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
2000c7f4:	4b06      	ldr	r3, [pc, #24]	@ (2000c810 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c7f6:	695a      	ldr	r2, [r3, #20]
2000c7f8:	687b      	ldr	r3, [r7, #4]
2000c7fa:	b2db      	uxtb	r3, r3
2000c7fc:	4904      	ldr	r1, [pc, #16]	@ (2000c810 <HAL_PWR_EnableWakeUpPin+0x78>)
2000c7fe:	4313      	orrs	r3, r2
2000c800:	614b      	str	r3, [r1, #20]
}
2000c802:	bf00      	nop
2000c804:	371c      	adds	r7, #28
2000c806:	46bd      	mov	sp, r7
2000c808:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c80c:	4770      	bx	lr
2000c80e:	bf00      	nop
2000c810:	46020800 	.word	0x46020800

2000c814 <HAL_PWR_DisableWakeUpPin>:
  *                     @arg @ref PWR_WAKEUP_PIN7
  *                     @arg @ref PWR_WAKEUP_PIN8
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
{
2000c814:	b480      	push	{r7}
2000c816:	b083      	sub	sp, #12
2000c818:	af00      	add	r7, sp, #0
2000c81a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Disable wake-up pin */
  CLEAR_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
2000c81c:	4b06      	ldr	r3, [pc, #24]	@ (2000c838 <HAL_PWR_DisableWakeUpPin+0x24>)
2000c81e:	695a      	ldr	r2, [r3, #20]
2000c820:	687b      	ldr	r3, [r7, #4]
2000c822:	b2db      	uxtb	r3, r3
2000c824:	43db      	mvns	r3, r3
2000c826:	4904      	ldr	r1, [pc, #16]	@ (2000c838 <HAL_PWR_DisableWakeUpPin+0x24>)
2000c828:	4013      	ands	r3, r2
2000c82a:	614b      	str	r3, [r1, #20]
}
2000c82c:	bf00      	nop
2000c82e:	370c      	adds	r7, #12
2000c830:	46bd      	mov	sp, r7
2000c832:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c836:	4770      	bx	lr
2000c838:	46020800 	.word	0x46020800

2000c83c <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR : Enter SLEEP mode with WFE instruction and
  *                                                   no clear of pending event before.
  * @retval None.
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SleepEntry)
{
2000c83c:	b480      	push	{r7}
2000c83e:	b083      	sub	sp, #12
2000c840:	af00      	add	r7, sp, #0
2000c842:	6078      	str	r0, [r7, #4]
2000c844:	460b      	mov	r3, r1
2000c846:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_SLEEP_ENTRY(SleepEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c848:	4b0b      	ldr	r3, [pc, #44]	@ (2000c878 <HAL_PWR_EnterSLEEPMode+0x3c>)
2000c84a:	691b      	ldr	r3, [r3, #16]
2000c84c:	4a0a      	ldr	r2, [pc, #40]	@ (2000c878 <HAL_PWR_EnterSLEEPMode+0x3c>)
2000c84e:	f023 0304 	bic.w	r3, r3, #4
2000c852:	6113      	str	r3, [r2, #16]

  /* Select Sleep mode entry */
  if (SleepEntry == PWR_SLEEPENTRY_WFI)
2000c854:	78fb      	ldrb	r3, [r7, #3]
2000c856:	2b01      	cmp	r3, #1
2000c858:	d101      	bne.n	2000c85e <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Wait For Interrupt Request */
    __WFI();
2000c85a:	bf30      	wfi
    }

    /* Request Wait For Event */
    __WFE();
  }
}
2000c85c:	e005      	b.n	2000c86a <HAL_PWR_EnterSLEEPMode+0x2e>
    if (SleepEntry != PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR)
2000c85e:	78fb      	ldrb	r3, [r7, #3]
2000c860:	2b03      	cmp	r3, #3
2000c862:	d001      	beq.n	2000c868 <HAL_PWR_EnterSLEEPMode+0x2c>
      __SEV();
2000c864:	bf40      	sev
      __WFE();
2000c866:	bf20      	wfe
    __WFE();
2000c868:	bf20      	wfe
}
2000c86a:	bf00      	nop
2000c86c:	370c      	adds	r7, #12
2000c86e:	46bd      	mov	sp, r7
2000c870:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c874:	4770      	bx	lr
2000c876:	bf00      	nop
2000c878:	e000ed00 	.word	0xe000ed00

2000c87c <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFE_NO_EVT_CLEAR : Enter STOP mode with WFE instruction and
  *                                                  no clear of pending event before.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t StopEntry)
{
2000c87c:	b480      	push	{r7}
2000c87e:	b083      	sub	sp, #12
2000c880:	af00      	add	r7, sp, #0
2000c882:	6078      	str	r0, [r7, #4]
2000c884:	460b      	mov	r3, r1
2000c886:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(StopEntry));

  /* Select Stop 0 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, 0U);
2000c888:	4b11      	ldr	r3, [pc, #68]	@ (2000c8d0 <HAL_PWR_EnterSTOPMode+0x54>)
2000c88a:	681b      	ldr	r3, [r3, #0]
2000c88c:	4a10      	ldr	r2, [pc, #64]	@ (2000c8d0 <HAL_PWR_EnterSTOPMode+0x54>)
2000c88e:	f023 0307 	bic.w	r3, r3, #7
2000c892:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c894:	4b0f      	ldr	r3, [pc, #60]	@ (2000c8d4 <HAL_PWR_EnterSTOPMode+0x58>)
2000c896:	691b      	ldr	r3, [r3, #16]
2000c898:	4a0e      	ldr	r2, [pc, #56]	@ (2000c8d4 <HAL_PWR_EnterSTOPMode+0x58>)
2000c89a:	f043 0304 	orr.w	r3, r3, #4
2000c89e:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (StopEntry == PWR_STOPENTRY_WFI)
2000c8a0:	78fb      	ldrb	r3, [r7, #3]
2000c8a2:	2b01      	cmp	r3, #1
2000c8a4:	d101      	bne.n	2000c8aa <HAL_PWR_EnterSTOPMode+0x2e>
  {
    /* Wait For Interrupt Request */
    __WFI();
2000c8a6:	bf30      	wfi
2000c8a8:	e005      	b.n	2000c8b6 <HAL_PWR_EnterSTOPMode+0x3a>
  }
  else
  {
    if (StopEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
2000c8aa:	78fb      	ldrb	r3, [r7, #3]
2000c8ac:	2b03      	cmp	r3, #3
2000c8ae:	d001      	beq.n	2000c8b4 <HAL_PWR_EnterSTOPMode+0x38>
    {
      /* Clear all pending event */
      __SEV();
2000c8b0:	bf40      	sev
      __WFE();
2000c8b2:	bf20      	wfe
    }

    /* Request Wait For Event */
    __WFE();
2000c8b4:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c8b6:	4b07      	ldr	r3, [pc, #28]	@ (2000c8d4 <HAL_PWR_EnterSTOPMode+0x58>)
2000c8b8:	691b      	ldr	r3, [r3, #16]
2000c8ba:	4a06      	ldr	r2, [pc, #24]	@ (2000c8d4 <HAL_PWR_EnterSTOPMode+0x58>)
2000c8bc:	f023 0304 	bic.w	r3, r3, #4
2000c8c0:	6113      	str	r3, [r2, #16]
}
2000c8c2:	bf00      	nop
2000c8c4:	370c      	adds	r7, #12
2000c8c6:	46bd      	mov	sp, r7
2000c8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c8cc:	4770      	bx	lr
2000c8ce:	bf00      	nop
2000c8d0:	46020800 	.word	0x46020800
2000c8d4:	e000ed00 	.word	0xe000ed00

2000c8d8 <HAL_PWR_EnterSTANDBYMode>:
  *         HAL_PWREx_EnableGPIOPullUp() and internal pull-down through
  *         HAL_PWREx_EnableGPIOPullDown().
  * @retval None.
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
2000c8d8:	b480      	push	{r7}
2000c8da:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_2);
2000c8dc:	4b09      	ldr	r3, [pc, #36]	@ (2000c904 <HAL_PWR_EnterSTANDBYMode+0x2c>)
2000c8de:	681b      	ldr	r3, [r3, #0]
2000c8e0:	f023 0307 	bic.w	r3, r3, #7
2000c8e4:	4a07      	ldr	r2, [pc, #28]	@ (2000c904 <HAL_PWR_EnterSTANDBYMode+0x2c>)
2000c8e6:	f043 0304 	orr.w	r3, r3, #4
2000c8ea:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000c8ec:	4b06      	ldr	r3, [pc, #24]	@ (2000c908 <HAL_PWR_EnterSTANDBYMode+0x30>)
2000c8ee:	691b      	ldr	r3, [r3, #16]
2000c8f0:	4a05      	ldr	r2, [pc, #20]	@ (2000c908 <HAL_PWR_EnterSTANDBYMode+0x30>)
2000c8f2:	f043 0304 	orr.w	r3, r3, #4
2000c8f6:	6113      	str	r3, [r2, #16]

  /* Wait For Interrupt Request */
  __WFI();
2000c8f8:	bf30      	wfi
}
2000c8fa:	bf00      	nop
2000c8fc:	46bd      	mov	sp, r7
2000c8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c902:	4770      	bx	lr
2000c904:	46020800 	.word	0x46020800
2000c908:	e000ed00 	.word	0xe000ed00

2000c90c <HAL_PWR_EnableSleepOnExit>:
  *         Setting this bit is useful when the processor is expected to run
  *         only on interruptions handling.
  * @retval None.
  */
void HAL_PWR_EnableSleepOnExit(void)
{
2000c90c:	b480      	push	{r7}
2000c90e:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex-M33 System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
2000c910:	4b05      	ldr	r3, [pc, #20]	@ (2000c928 <HAL_PWR_EnableSleepOnExit+0x1c>)
2000c912:	691b      	ldr	r3, [r3, #16]
2000c914:	4a04      	ldr	r2, [pc, #16]	@ (2000c928 <HAL_PWR_EnableSleepOnExit+0x1c>)
2000c916:	f043 0302 	orr.w	r3, r3, #2
2000c91a:	6113      	str	r3, [r2, #16]
}
2000c91c:	bf00      	nop
2000c91e:	46bd      	mov	sp, r7
2000c920:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c924:	4770      	bx	lr
2000c926:	bf00      	nop
2000c928:	e000ed00 	.word	0xe000ed00

2000c92c <HAL_PWR_DisableSleepOnExit>:
  * @note   Clears SLEEPONEXIT bit of SCR register. When this bit is set, the
  *         processor re-enters Sleep mode when an interruption handling is over.
  * @retval None.
  */
void HAL_PWR_DisableSleepOnExit(void)
{
2000c92c:	b480      	push	{r7}
2000c92e:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex-M33 System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
2000c930:	4b05      	ldr	r3, [pc, #20]	@ (2000c948 <HAL_PWR_DisableSleepOnExit+0x1c>)
2000c932:	691b      	ldr	r3, [r3, #16]
2000c934:	4a04      	ldr	r2, [pc, #16]	@ (2000c948 <HAL_PWR_DisableSleepOnExit+0x1c>)
2000c936:	f023 0302 	bic.w	r3, r3, #2
2000c93a:	6113      	str	r3, [r2, #16]
}
2000c93c:	bf00      	nop
2000c93e:	46bd      	mov	sp, r7
2000c940:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c944:	4770      	bx	lr
2000c946:	bf00      	nop
2000c948:	e000ed00 	.word	0xe000ed00

2000c94c <HAL_PWR_EnableSEVOnPend>:
  *         pending event / interrupt even if it's disabled or has insufficient
  *         priority to cause exception entry wakes up the Cortex-M33.
  * @retval None.
  */
void HAL_PWR_EnableSEVOnPend(void)
{
2000c94c:	b480      	push	{r7}
2000c94e:	af00      	add	r7, sp, #0
  /* Set SEVONPEND bit of Cortex-M33 System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
2000c950:	4b05      	ldr	r3, [pc, #20]	@ (2000c968 <HAL_PWR_EnableSEVOnPend+0x1c>)
2000c952:	691b      	ldr	r3, [r3, #16]
2000c954:	4a04      	ldr	r2, [pc, #16]	@ (2000c968 <HAL_PWR_EnableSEVOnPend+0x1c>)
2000c956:	f043 0310 	orr.w	r3, r3, #16
2000c95a:	6113      	str	r3, [r2, #16]
}
2000c95c:	bf00      	nop
2000c95e:	46bd      	mov	sp, r7
2000c960:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c964:	4770      	bx	lr
2000c966:	bf00      	nop
2000c968:	e000ed00 	.word	0xe000ed00

2000c96c <HAL_PWR_DisableSEVOnPend>:
  * @note   Resets SEVONPEND bit of SCR register. When this bit is reset, only enabled
  *         pending event / interrupt to cause exception entry wakes up the Cortex-M33.
  * @retval None.
  */
void HAL_PWR_DisableSEVOnPend(void)
{
2000c96c:	b480      	push	{r7}
2000c96e:	af00      	add	r7, sp, #0
  /* Clear SEVONPEND bit of Cortex-M33 System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk);
2000c970:	4b05      	ldr	r3, [pc, #20]	@ (2000c988 <HAL_PWR_DisableSEVOnPend+0x1c>)
2000c972:	691b      	ldr	r3, [r3, #16]
2000c974:	4a04      	ldr	r2, [pc, #16]	@ (2000c988 <HAL_PWR_DisableSEVOnPend+0x1c>)
2000c976:	f023 0310 	bic.w	r3, r3, #16
2000c97a:	6113      	str	r3, [r2, #16]
}
2000c97c:	bf00      	nop
2000c97e:	46bd      	mov	sp, r7
2000c980:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c984:	4770      	bx	lr
2000c986:	bf00      	nop
2000c988:	e000ed00 	.word	0xe000ed00

2000c98c <HAL_PWR_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_AVD_IRQHandler().
  * @retval None.
  */
void HAL_PWR_PVD_IRQHandler(void)
{
2000c98c:	b580      	push	{r7, lr}
2000c98e:	b082      	sub	sp, #8
2000c990:	af00      	add	r7, sp, #0
  uint32_t  rising_flag;
  uint32_t  falling_flag;

  /* Get pending flags */
  rising_flag  = READ_REG(EXTI->RPR1);
2000c992:	4b0d      	ldr	r3, [pc, #52]	@ (2000c9c8 <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c994:	68db      	ldr	r3, [r3, #12]
2000c996:	607b      	str	r3, [r7, #4]
  falling_flag = READ_REG(EXTI->FPR1);
2000c998:	4b0b      	ldr	r3, [pc, #44]	@ (2000c9c8 <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c99a:	691b      	ldr	r3, [r3, #16]
2000c99c:	603b      	str	r3, [r7, #0]

  /* Check PWR EXTI flags for PVD */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVD) != 0U)
2000c99e:	687a      	ldr	r2, [r7, #4]
2000c9a0:	683b      	ldr	r3, [r7, #0]
2000c9a2:	4313      	orrs	r3, r2
2000c9a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000c9a8:	2b00      	cmp	r3, #0
2000c9aa:	d009      	beq.n	2000c9c0 <HAL_PWR_PVD_IRQHandler+0x34>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
2000c9ac:	f000 f80e 	bl	2000c9cc <HAL_PWR_PVDCallback>

    /* Clear PVD EXTI pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD);
2000c9b0:	4b05      	ldr	r3, [pc, #20]	@ (2000c9c8 <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c9b2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000c9b6:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
2000c9b8:	4b03      	ldr	r3, [pc, #12]	@ (2000c9c8 <HAL_PWR_PVD_IRQHandler+0x3c>)
2000c9ba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000c9be:	611a      	str	r2, [r3, #16]
  }
}
2000c9c0:	bf00      	nop
2000c9c2:	3708      	adds	r7, #8
2000c9c4:	46bd      	mov	sp, r7
2000c9c6:	bd80      	pop	{r7, pc}
2000c9c8:	46022000 	.word	0x46022000

2000c9cc <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_PVDCallback(void)
{
2000c9cc:	b480      	push	{r7}
2000c9ce:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
  */
}
2000c9d0:	bf00      	nop
2000c9d2:	46bd      	mov	sp, r7
2000c9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
2000c9d8:	4770      	bx	lr
	...

2000c9dc <HAL_PWR_ConfigAttributes>:
  * @param  Attributes : Specifies the available attribute(s).
  *                      This parameter can be one of @ref PWR_Attributes.
  * @retval None.
  */
void HAL_PWR_ConfigAttributes(uint32_t Item, uint32_t Attributes)
{
2000c9dc:	b480      	push	{r7}
2000c9de:	b083      	sub	sp, #12
2000c9e0:	af00      	add	r7, sp, #0
2000c9e2:	6078      	str	r0, [r7, #4]
2000c9e4:	6039      	str	r1, [r7, #0]
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Item);

  /* NSecure item management (TZEN = 0) */
  if ((Attributes & PWR_ITEM_ATTR_NSEC_PRIV_MASK) == PWR_ITEM_ATTR_NSEC_PRIV_MASK)
2000c9e6:	683b      	ldr	r3, [r7, #0]
2000c9e8:	f003 0310 	and.w	r3, r3, #16
2000c9ec:	2b00      	cmp	r3, #0
2000c9ee:	d011      	beq.n	2000ca14 <HAL_PWR_ConfigAttributes+0x38>
  {
    /* Privilege item management */
    if ((Attributes & PWR_NSEC_PRIV) == PWR_NSEC_PRIV)
2000c9f0:	683b      	ldr	r3, [r7, #0]
2000c9f2:	f003 0311 	and.w	r3, r3, #17
2000c9f6:	2b11      	cmp	r3, #17
2000c9f8:	d106      	bne.n	2000ca08 <HAL_PWR_ConfigAttributes+0x2c>
    {
      SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
2000c9fa:	4b09      	ldr	r3, [pc, #36]	@ (2000ca20 <HAL_PWR_ConfigAttributes+0x44>)
2000c9fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000c9fe:	4a08      	ldr	r2, [pc, #32]	@ (2000ca20 <HAL_PWR_ConfigAttributes+0x44>)
2000ca00:	f043 0302 	orr.w	r3, r3, #2
2000ca04:	6353      	str	r3, [r2, #52]	@ 0x34
    {
      CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
    }
  }
#endif /* __ARM_FEATURE_CMSE */
}
2000ca06:	e005      	b.n	2000ca14 <HAL_PWR_ConfigAttributes+0x38>
      CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_NSPRIV);
2000ca08:	4b05      	ldr	r3, [pc, #20]	@ (2000ca20 <HAL_PWR_ConfigAttributes+0x44>)
2000ca0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000ca0c:	4a04      	ldr	r2, [pc, #16]	@ (2000ca20 <HAL_PWR_ConfigAttributes+0x44>)
2000ca0e:	f023 0302 	bic.w	r3, r3, #2
2000ca12:	6353      	str	r3, [r2, #52]	@ 0x34
}
2000ca14:	bf00      	nop
2000ca16:	370c      	adds	r7, #12
2000ca18:	46bd      	mov	sp, r7
2000ca1a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ca1e:	4770      	bx	lr
2000ca20:	46020800 	.word	0x46020800

2000ca24 <HAL_PWR_GetConfigAttributes>:
  * @param  pAttributes : Pointer to return attribute(s).
  *                       Returned value could be one of @ref PWR_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWR_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
{
2000ca24:	b480      	push	{r7}
2000ca26:	b085      	sub	sp, #20
2000ca28:	af00      	add	r7, sp, #0
2000ca2a:	6078      	str	r0, [r7, #4]
2000ca2c:	6039      	str	r1, [r7, #0]
  uint32_t attributes;

  /* Check attribute pointer */
  if (pAttributes == NULL)
2000ca2e:	683b      	ldr	r3, [r7, #0]
2000ca30:	2b00      	cmp	r3, #0
2000ca32:	d101      	bne.n	2000ca38 <HAL_PWR_GetConfigAttributes+0x14>
  {
    return HAL_ERROR;
2000ca34:	2301      	movs	r3, #1
2000ca36:	e00d      	b.n	2000ca54 <HAL_PWR_GetConfigAttributes+0x30>
  }
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Item);
  /* Get Non-Secure privileges attribute */
  attributes = ((PWR->PRIVCFGR & PWR_PRIVCFGR_NSPRIV) == 0U) ? PWR_NSEC_NPRIV : PWR_NSEC_PRIV;
2000ca38:	4b09      	ldr	r3, [pc, #36]	@ (2000ca60 <HAL_PWR_GetConfigAttributes+0x3c>)
2000ca3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000ca3c:	f003 0302 	and.w	r3, r3, #2
2000ca40:	2b00      	cmp	r3, #0
2000ca42:	d101      	bne.n	2000ca48 <HAL_PWR_GetConfigAttributes+0x24>
2000ca44:	2310      	movs	r3, #16
2000ca46:	e000      	b.n	2000ca4a <HAL_PWR_GetConfigAttributes+0x26>
2000ca48:	2311      	movs	r3, #17
2000ca4a:	60fb      	str	r3, [r7, #12]
#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pAttributes = attributes;
2000ca4c:	683b      	ldr	r3, [r7, #0]
2000ca4e:	68fa      	ldr	r2, [r7, #12]
2000ca50:	601a      	str	r2, [r3, #0]

  return HAL_OK;
2000ca52:	2300      	movs	r3, #0
}
2000ca54:	4618      	mov	r0, r3
2000ca56:	3714      	adds	r7, #20
2000ca58:	46bd      	mov	sp, r7
2000ca5a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ca5e:	4770      	bx	lr
2000ca60:	46020800 	.word	0x46020800

2000ca64 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
2000ca64:	b480      	push	{r7}
2000ca66:	b085      	sub	sp, #20
2000ca68:	af00      	add	r7, sp, #0
2000ca6a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
2000ca6c:	4b39      	ldr	r3, [pc, #228]	@ (2000cb54 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000ca6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000ca70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
2000ca74:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
2000ca76:	68ba      	ldr	r2, [r7, #8]
2000ca78:	687b      	ldr	r3, [r7, #4]
2000ca7a:	429a      	cmp	r2, r3
2000ca7c:	d10b      	bne.n	2000ca96 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
2000ca7e:	687b      	ldr	r3, [r7, #4]
2000ca80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000ca84:	d905      	bls.n	2000ca92 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
2000ca86:	4b33      	ldr	r3, [pc, #204]	@ (2000cb54 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000ca88:	68db      	ldr	r3, [r3, #12]
2000ca8a:	4a32      	ldr	r2, [pc, #200]	@ (2000cb54 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000ca8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000ca90:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
2000ca92:	2300      	movs	r3, #0
2000ca94:	e057      	b.n	2000cb46 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
2000ca96:	687b      	ldr	r3, [r7, #4]
2000ca98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000ca9c:	d90a      	bls.n	2000cab4 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
2000ca9e:	4b2d      	ldr	r3, [pc, #180]	@ (2000cb54 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000caa0:	68db      	ldr	r3, [r3, #12]
2000caa2:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000caa6:	687b      	ldr	r3, [r7, #4]
2000caa8:	4313      	orrs	r3, r2
2000caaa:	4a2a      	ldr	r2, [pc, #168]	@ (2000cb54 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000caac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000cab0:	60d3      	str	r3, [r2, #12]
2000cab2:	e007      	b.n	2000cac4 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
2000cab4:	4b27      	ldr	r3, [pc, #156]	@ (2000cb54 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000cab6:	68db      	ldr	r3, [r3, #12]
2000cab8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
2000cabc:	4925      	ldr	r1, [pc, #148]	@ (2000cb54 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000cabe:	687b      	ldr	r3, [r7, #4]
2000cac0:	4313      	orrs	r3, r2
2000cac2:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
2000cac4:	4b24      	ldr	r3, [pc, #144]	@ (2000cb58 <HAL_PWREx_ControlVoltageScaling+0xf4>)
2000cac6:	681b      	ldr	r3, [r3, #0]
2000cac8:	4a24      	ldr	r2, [pc, #144]	@ (2000cb5c <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000caca:	fba2 2303 	umull	r2, r3, r2, r3
2000cace:	099b      	lsrs	r3, r3, #6
2000cad0:	2232      	movs	r2, #50	@ 0x32
2000cad2:	fb02 f303 	mul.w	r3, r2, r3
2000cad6:	4a21      	ldr	r2, [pc, #132]	@ (2000cb5c <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000cad8:	fba2 2303 	umull	r2, r3, r2, r3
2000cadc:	099b      	lsrs	r3, r3, #6
2000cade:	3301      	adds	r3, #1
2000cae0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
2000cae2:	e002      	b.n	2000caea <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
2000cae4:	68fb      	ldr	r3, [r7, #12]
2000cae6:	3b01      	subs	r3, #1
2000cae8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
2000caea:	4b1a      	ldr	r3, [pc, #104]	@ (2000cb54 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000caec:	68db      	ldr	r3, [r3, #12]
2000caee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000caf2:	2b00      	cmp	r3, #0
2000caf4:	d102      	bne.n	2000cafc <HAL_PWREx_ControlVoltageScaling+0x98>
2000caf6:	68fb      	ldr	r3, [r7, #12]
2000caf8:	2b00      	cmp	r3, #0
2000cafa:	d1f3      	bne.n	2000cae4 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
2000cafc:	68fb      	ldr	r3, [r7, #12]
2000cafe:	2b00      	cmp	r3, #0
2000cb00:	d01b      	beq.n	2000cb3a <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
2000cb02:	4b15      	ldr	r3, [pc, #84]	@ (2000cb58 <HAL_PWREx_ControlVoltageScaling+0xf4>)
2000cb04:	681b      	ldr	r3, [r3, #0]
2000cb06:	4a15      	ldr	r2, [pc, #84]	@ (2000cb5c <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000cb08:	fba2 2303 	umull	r2, r3, r2, r3
2000cb0c:	099b      	lsrs	r3, r3, #6
2000cb0e:	2232      	movs	r2, #50	@ 0x32
2000cb10:	fb02 f303 	mul.w	r3, r2, r3
2000cb14:	4a11      	ldr	r2, [pc, #68]	@ (2000cb5c <HAL_PWREx_ControlVoltageScaling+0xf8>)
2000cb16:	fba2 2303 	umull	r2, r3, r2, r3
2000cb1a:	099b      	lsrs	r3, r3, #6
2000cb1c:	3301      	adds	r3, #1
2000cb1e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
2000cb20:	e002      	b.n	2000cb28 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
2000cb22:	68fb      	ldr	r3, [r7, #12]
2000cb24:	3b01      	subs	r3, #1
2000cb26:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
2000cb28:	4b0a      	ldr	r3, [pc, #40]	@ (2000cb54 <HAL_PWREx_ControlVoltageScaling+0xf0>)
2000cb2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000cb2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000cb30:	2b00      	cmp	r3, #0
2000cb32:	d102      	bne.n	2000cb3a <HAL_PWREx_ControlVoltageScaling+0xd6>
2000cb34:	68fb      	ldr	r3, [r7, #12]
2000cb36:	2b00      	cmp	r3, #0
2000cb38:	d1f3      	bne.n	2000cb22 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
2000cb3a:	68fb      	ldr	r3, [r7, #12]
2000cb3c:	2b00      	cmp	r3, #0
2000cb3e:	d101      	bne.n	2000cb44 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
2000cb40:	2303      	movs	r3, #3
2000cb42:	e000      	b.n	2000cb46 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
2000cb44:	2300      	movs	r3, #0
}
2000cb46:	4618      	mov	r0, r3
2000cb48:	3714      	adds	r7, #20
2000cb4a:	46bd      	mov	sp, r7
2000cb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cb50:	4770      	bx	lr
2000cb52:	bf00      	nop
2000cb54:	46020800 	.word	0x46020800
2000cb58:	2000045c 	.word	0x2000045c
2000cb5c:	10624dd3 	.word	0x10624dd3

2000cb60 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
2000cb60:	b480      	push	{r7}
2000cb62:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
2000cb64:	4b04      	ldr	r3, [pc, #16]	@ (2000cb78 <HAL_PWREx_GetVoltageRange+0x18>)
2000cb66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000cb68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
2000cb6c:	4618      	mov	r0, r3
2000cb6e:	46bd      	mov	sp, r7
2000cb70:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cb74:	4770      	bx	lr
2000cb76:	bf00      	nop
2000cb78:	46020800 	.word	0x46020800

2000cb7c <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
2000cb7c:	b480      	push	{r7}
2000cb7e:	b085      	sub	sp, #20
2000cb80:	af00      	add	r7, sp, #0
2000cb82:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
2000cb84:	4b22      	ldr	r3, [pc, #136]	@ (2000cc10 <HAL_PWREx_ConfigSupply+0x94>)
2000cb86:	681b      	ldr	r3, [r3, #0]
2000cb88:	4a22      	ldr	r2, [pc, #136]	@ (2000cc14 <HAL_PWREx_ConfigSupply+0x98>)
2000cb8a:	fba2 2303 	umull	r2, r3, r2, r3
2000cb8e:	099b      	lsrs	r3, r3, #6
2000cb90:	2232      	movs	r2, #50	@ 0x32
2000cb92:	fb02 f303 	mul.w	r3, r2, r3
2000cb96:	4a1f      	ldr	r2, [pc, #124]	@ (2000cc14 <HAL_PWREx_ConfigSupply+0x98>)
2000cb98:	fba2 2303 	umull	r2, r3, r2, r3
2000cb9c:	099b      	lsrs	r3, r3, #6
2000cb9e:	3301      	adds	r3, #1
2000cba0:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
2000cba2:	687b      	ldr	r3, [r7, #4]
2000cba4:	2b00      	cmp	r3, #0
2000cba6:	d113      	bne.n	2000cbd0 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
2000cba8:	4b1b      	ldr	r3, [pc, #108]	@ (2000cc18 <HAL_PWREx_ConfigSupply+0x9c>)
2000cbaa:	689b      	ldr	r3, [r3, #8]
2000cbac:	4a1a      	ldr	r2, [pc, #104]	@ (2000cc18 <HAL_PWREx_ConfigSupply+0x9c>)
2000cbae:	f023 0302 	bic.w	r3, r3, #2
2000cbb2:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000cbb4:	e002      	b.n	2000cbbc <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
2000cbb6:	68fb      	ldr	r3, [r7, #12]
2000cbb8:	3b01      	subs	r3, #1
2000cbba:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000cbbc:	4b16      	ldr	r3, [pc, #88]	@ (2000cc18 <HAL_PWREx_ConfigSupply+0x9c>)
2000cbbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000cbc0:	f003 0302 	and.w	r3, r3, #2
2000cbc4:	2b02      	cmp	r3, #2
2000cbc6:	d116      	bne.n	2000cbf6 <HAL_PWREx_ConfigSupply+0x7a>
2000cbc8:	68fb      	ldr	r3, [r7, #12]
2000cbca:	2b00      	cmp	r3, #0
2000cbcc:	d1f3      	bne.n	2000cbb6 <HAL_PWREx_ConfigSupply+0x3a>
2000cbce:	e012      	b.n	2000cbf6 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
2000cbd0:	4b11      	ldr	r3, [pc, #68]	@ (2000cc18 <HAL_PWREx_ConfigSupply+0x9c>)
2000cbd2:	689b      	ldr	r3, [r3, #8]
2000cbd4:	4a10      	ldr	r2, [pc, #64]	@ (2000cc18 <HAL_PWREx_ConfigSupply+0x9c>)
2000cbd6:	f043 0302 	orr.w	r3, r3, #2
2000cbda:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000cbdc:	e002      	b.n	2000cbe4 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
2000cbde:	68fb      	ldr	r3, [r7, #12]
2000cbe0:	3b01      	subs	r3, #1
2000cbe2:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
2000cbe4:	4b0c      	ldr	r3, [pc, #48]	@ (2000cc18 <HAL_PWREx_ConfigSupply+0x9c>)
2000cbe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000cbe8:	f003 0302 	and.w	r3, r3, #2
2000cbec:	2b00      	cmp	r3, #0
2000cbee:	d102      	bne.n	2000cbf6 <HAL_PWREx_ConfigSupply+0x7a>
2000cbf0:	68fb      	ldr	r3, [r7, #12]
2000cbf2:	2b00      	cmp	r3, #0
2000cbf4:	d1f3      	bne.n	2000cbde <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
2000cbf6:	68fb      	ldr	r3, [r7, #12]
2000cbf8:	2b00      	cmp	r3, #0
2000cbfa:	d101      	bne.n	2000cc00 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
2000cbfc:	2303      	movs	r3, #3
2000cbfe:	e000      	b.n	2000cc02 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
2000cc00:	2300      	movs	r3, #0
}
2000cc02:	4618      	mov	r0, r3
2000cc04:	3714      	adds	r7, #20
2000cc06:	46bd      	mov	sp, r7
2000cc08:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cc0c:	4770      	bx	lr
2000cc0e:	bf00      	nop
2000cc10:	2000045c 	.word	0x2000045c
2000cc14:	10624dd3 	.word	0x10624dd3
2000cc18:	46020800 	.word	0x46020800

2000cc1c <HAL_PWREx_GetSupplyConfig>:
/**
  * @brief  Get the power supply configuration.
  * @retval The supply configured.
  */
uint32_t  HAL_PWREx_GetSupplyConfig(void)
{
2000cc1c:	b480      	push	{r7}
2000cc1e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_REGS);
2000cc20:	4b04      	ldr	r3, [pc, #16]	@ (2000cc34 <HAL_PWREx_GetSupplyConfig+0x18>)
2000cc22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000cc24:	f003 0302 	and.w	r3, r3, #2
}
2000cc28:	4618      	mov	r0, r3
2000cc2a:	46bd      	mov	sp, r7
2000cc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cc30:	4770      	bx	lr
2000cc32:	bf00      	nop
2000cc34:	46020800 	.word	0x46020800

2000cc38 <HAL_PWREx_EnableFastSoftStart>:
/**
  * @brief  Enable fast soft start for the current regulator.
  * @retval None.
  */
void HAL_PWREx_EnableFastSoftStart(void)
{
2000cc38:	b480      	push	{r7}
2000cc3a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_FSTEN);
2000cc3c:	4b05      	ldr	r3, [pc, #20]	@ (2000cc54 <HAL_PWREx_EnableFastSoftStart+0x1c>)
2000cc3e:	689b      	ldr	r3, [r3, #8]
2000cc40:	4a04      	ldr	r2, [pc, #16]	@ (2000cc54 <HAL_PWREx_EnableFastSoftStart+0x1c>)
2000cc42:	f043 0304 	orr.w	r3, r3, #4
2000cc46:	6093      	str	r3, [r2, #8]
}
2000cc48:	bf00      	nop
2000cc4a:	46bd      	mov	sp, r7
2000cc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cc50:	4770      	bx	lr
2000cc52:	bf00      	nop
2000cc54:	46020800 	.word	0x46020800

2000cc58 <HAL_PWREx_DisableFastSoftStart>:
/**
  * @brief  Disable fast soft start for the current regulator.
  * @retval None.
  */
void HAL_PWREx_DisableFastSoftStart(void)
{
2000cc58:	b480      	push	{r7}
2000cc5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_FSTEN);
2000cc5c:	4b05      	ldr	r3, [pc, #20]	@ (2000cc74 <HAL_PWREx_DisableFastSoftStart+0x1c>)
2000cc5e:	689b      	ldr	r3, [r3, #8]
2000cc60:	4a04      	ldr	r2, [pc, #16]	@ (2000cc74 <HAL_PWREx_DisableFastSoftStart+0x1c>)
2000cc62:	f023 0304 	bic.w	r3, r3, #4
2000cc66:	6093      	str	r3, [r2, #8]
}
2000cc68:	bf00      	nop
2000cc6a:	46bd      	mov	sp, r7
2000cc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cc70:	4770      	bx	lr
2000cc72:	bf00      	nop
2000cc74:	46020800 	.word	0x46020800

2000cc78 <HAL_PWREx_EnterSTOP1Mode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
2000cc78:	b480      	push	{r7}
2000cc7a:	b083      	sub	sp, #12
2000cc7c:	af00      	add	r7, sp, #0
2000cc7e:	4603      	mov	r3, r0
2000cc80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_0);
2000cc82:	4b11      	ldr	r3, [pc, #68]	@ (2000ccc8 <HAL_PWREx_EnterSTOP1Mode+0x50>)
2000cc84:	681b      	ldr	r3, [r3, #0]
2000cc86:	f023 0307 	bic.w	r3, r3, #7
2000cc8a:	4a0f      	ldr	r2, [pc, #60]	@ (2000ccc8 <HAL_PWREx_EnterSTOP1Mode+0x50>)
2000cc8c:	f043 0301 	orr.w	r3, r3, #1
2000cc90:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cc92:	4b0e      	ldr	r3, [pc, #56]	@ (2000cccc <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000cc94:	691b      	ldr	r3, [r3, #16]
2000cc96:	4a0d      	ldr	r2, [pc, #52]	@ (2000cccc <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000cc98:	f043 0304 	orr.w	r3, r3, #4
2000cc9c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
2000cc9e:	79fb      	ldrb	r3, [r7, #7]
2000cca0:	2b01      	cmp	r3, #1
2000cca2:	d101      	bne.n	2000cca8 <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
2000cca4:	bf30      	wfi
2000cca6:	e002      	b.n	2000ccae <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
2000cca8:	bf40      	sev
    __WFE();
2000ccaa:	bf20      	wfe
    __WFE();
2000ccac:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000ccae:	4b07      	ldr	r3, [pc, #28]	@ (2000cccc <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000ccb0:	691b      	ldr	r3, [r3, #16]
2000ccb2:	4a06      	ldr	r2, [pc, #24]	@ (2000cccc <HAL_PWREx_EnterSTOP1Mode+0x54>)
2000ccb4:	f023 0304 	bic.w	r3, r3, #4
2000ccb8:	6113      	str	r3, [r2, #16]
}
2000ccba:	bf00      	nop
2000ccbc:	370c      	adds	r7, #12
2000ccbe:	46bd      	mov	sp, r7
2000ccc0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ccc4:	4770      	bx	lr
2000ccc6:	bf00      	nop
2000ccc8:	46020800 	.word	0x46020800
2000cccc:	e000ed00 	.word	0xe000ed00

2000ccd0 <HAL_PWREx_EnterSTOP2Mode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
2000ccd0:	b480      	push	{r7}
2000ccd2:	b083      	sub	sp, #12
2000ccd4:	af00      	add	r7, sp, #0
2000ccd6:	4603      	mov	r3, r0
2000ccd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 2 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_1);
2000ccda:	4b11      	ldr	r3, [pc, #68]	@ (2000cd20 <HAL_PWREx_EnterSTOP2Mode+0x50>)
2000ccdc:	681b      	ldr	r3, [r3, #0]
2000ccde:	f023 0307 	bic.w	r3, r3, #7
2000cce2:	4a0f      	ldr	r2, [pc, #60]	@ (2000cd20 <HAL_PWREx_EnterSTOP2Mode+0x50>)
2000cce4:	f043 0302 	orr.w	r3, r3, #2
2000cce8:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000ccea:	4b0e      	ldr	r3, [pc, #56]	@ (2000cd24 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000ccec:	691b      	ldr	r3, [r3, #16]
2000ccee:	4a0d      	ldr	r2, [pc, #52]	@ (2000cd24 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000ccf0:	f043 0304 	orr.w	r3, r3, #4
2000ccf4:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
2000ccf6:	79fb      	ldrb	r3, [r7, #7]
2000ccf8:	2b01      	cmp	r3, #1
2000ccfa:	d101      	bne.n	2000cd00 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
2000ccfc:	bf30      	wfi
2000ccfe:	e002      	b.n	2000cd06 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
2000cd00:	bf40      	sev
    __WFE();
2000cd02:	bf20      	wfe
    __WFE();
2000cd04:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cd06:	4b07      	ldr	r3, [pc, #28]	@ (2000cd24 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000cd08:	691b      	ldr	r3, [r3, #16]
2000cd0a:	4a06      	ldr	r2, [pc, #24]	@ (2000cd24 <HAL_PWREx_EnterSTOP2Mode+0x54>)
2000cd0c:	f023 0304 	bic.w	r3, r3, #4
2000cd10:	6113      	str	r3, [r2, #16]
}
2000cd12:	bf00      	nop
2000cd14:	370c      	adds	r7, #12
2000cd16:	46bd      	mov	sp, r7
2000cd18:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cd1c:	4770      	bx	lr
2000cd1e:	bf00      	nop
2000cd20:	46020800 	.word	0x46020800
2000cd24:	e000ed00 	.word	0xe000ed00

2000cd28 <HAL_PWREx_EnterSTOP3Mode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWREx_EnterSTOP3Mode(uint8_t STOPEntry)
{
2000cd28:	b480      	push	{r7}
2000cd2a:	b083      	sub	sp, #12
2000cd2c:	af00      	add	r7, sp, #0
2000cd2e:	4603      	mov	r3, r0
2000cd30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 3 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, (PWR_CR1_LPMS_0 | PWR_CR1_LPMS_1));
2000cd32:	4b11      	ldr	r3, [pc, #68]	@ (2000cd78 <HAL_PWREx_EnterSTOP3Mode+0x50>)
2000cd34:	681b      	ldr	r3, [r3, #0]
2000cd36:	f023 0307 	bic.w	r3, r3, #7
2000cd3a:	4a0f      	ldr	r2, [pc, #60]	@ (2000cd78 <HAL_PWREx_EnterSTOP3Mode+0x50>)
2000cd3c:	f043 0303 	orr.w	r3, r3, #3
2000cd40:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cd42:	4b0e      	ldr	r3, [pc, #56]	@ (2000cd7c <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000cd44:	691b      	ldr	r3, [r3, #16]
2000cd46:	4a0d      	ldr	r2, [pc, #52]	@ (2000cd7c <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000cd48:	f043 0304 	orr.w	r3, r3, #4
2000cd4c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
2000cd4e:	79fb      	ldrb	r3, [r7, #7]
2000cd50:	2b01      	cmp	r3, #1
2000cd52:	d101      	bne.n	2000cd58 <HAL_PWREx_EnterSTOP3Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
2000cd54:	bf30      	wfi
2000cd56:	e002      	b.n	2000cd5e <HAL_PWREx_EnterSTOP3Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
2000cd58:	bf40      	sev
    __WFE();
2000cd5a:	bf20      	wfe
    __WFE();
2000cd5c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cd5e:	4b07      	ldr	r3, [pc, #28]	@ (2000cd7c <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000cd60:	691b      	ldr	r3, [r3, #16]
2000cd62:	4a06      	ldr	r2, [pc, #24]	@ (2000cd7c <HAL_PWREx_EnterSTOP3Mode+0x54>)
2000cd64:	f023 0304 	bic.w	r3, r3, #4
2000cd68:	6113      	str	r3, [r2, #16]
}
2000cd6a:	bf00      	nop
2000cd6c:	370c      	adds	r7, #12
2000cd6e:	46bd      	mov	sp, r7
2000cd70:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cd74:	4770      	bx	lr
2000cd76:	bf00      	nop
2000cd78:	46020800 	.word	0x46020800
2000cd7c:	e000ed00 	.word	0xe000ed00

2000cd80 <HAL_PWREx_EnterSHUTDOWNMode>:
  *         voltage monitoring is possible in this mode, therefore the switch to
  *         Backup domain is not supported.
  * @retval None.
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
2000cd80:	b480      	push	{r7}
2000cd82:	af00      	add	r7, sp, #0
  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, (PWR_CR1_LPMS_1 | PWR_CR1_LPMS_2));
2000cd84:	4b09      	ldr	r3, [pc, #36]	@ (2000cdac <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
2000cd86:	681b      	ldr	r3, [r3, #0]
2000cd88:	f023 0307 	bic.w	r3, r3, #7
2000cd8c:	4a07      	ldr	r2, [pc, #28]	@ (2000cdac <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
2000cd8e:	f043 0306 	orr.w	r3, r3, #6
2000cd92:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
2000cd94:	4b06      	ldr	r3, [pc, #24]	@ (2000cdb0 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
2000cd96:	691b      	ldr	r3, [r3, #16]
2000cd98:	4a05      	ldr	r2, [pc, #20]	@ (2000cdb0 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
2000cd9a:	f043 0304 	orr.w	r3, r3, #4
2000cd9e:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined (__CC_ARM)
  __force_stores();
#endif /* (__CC_ARM)*/
  /* Request Wait For Interrupt */
  __WFI();
2000cda0:	bf30      	wfi
}
2000cda2:	bf00      	nop
2000cda4:	46bd      	mov	sp, r7
2000cda6:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cdaa:	4770      	bx	lr
2000cdac:	46020800 	.word	0x46020800
2000cdb0:	e000ed00 	.word	0xe000ed00

2000cdb4 <HAL_PWREx_ConfigSRDDomain>:
  *                    @arg PWR_SRD_DOMAIN_RUN  : SRD in Run mode when system
  *                                               goes to Stop 0/1/2 mode
  * @retval None.
  */
void HAL_PWREx_ConfigSRDDomain(uint32_t SRDState)
{
2000cdb4:	b480      	push	{r7}
2000cdb6:	b083      	sub	sp, #12
2000cdb8:	af00      	add	r7, sp, #0
2000cdba:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_SRD_STATE(SRDState));

  /* Config the SRD domain */
  MODIFY_REG(PWR->CR2, PWR_CR2_SRDRUN, SRDState);
2000cdbc:	4b06      	ldr	r3, [pc, #24]	@ (2000cdd8 <HAL_PWREx_ConfigSRDDomain+0x24>)
2000cdbe:	685b      	ldr	r3, [r3, #4]
2000cdc0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
2000cdc4:	4904      	ldr	r1, [pc, #16]	@ (2000cdd8 <HAL_PWREx_ConfigSRDDomain+0x24>)
2000cdc6:	687b      	ldr	r3, [r7, #4]
2000cdc8:	4313      	orrs	r3, r2
2000cdca:	604b      	str	r3, [r1, #4]
}
2000cdcc:	bf00      	nop
2000cdce:	370c      	adds	r7, #12
2000cdd0:	46bd      	mov	sp, r7
2000cdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cdd6:	4770      	bx	lr
2000cdd8:	46020800 	.word	0x46020800

2000cddc <HAL_PWREx_EnableUltraLowPowerMode>:
  *         Stop 1, Stop 2, Stop 3 and Standby modes and when the regulator is
  *         in Range 4 (Run, Sleep or Stop 0 mode).
  * @retval None.
  */
void HAL_PWREx_EnableUltraLowPowerMode(void)
{
2000cddc:	b480      	push	{r7}
2000cdde:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_ULPMEN);
2000cde0:	4b05      	ldr	r3, [pc, #20]	@ (2000cdf8 <HAL_PWREx_EnableUltraLowPowerMode+0x1c>)
2000cde2:	681b      	ldr	r3, [r3, #0]
2000cde4:	4a04      	ldr	r2, [pc, #16]	@ (2000cdf8 <HAL_PWREx_EnableUltraLowPowerMode+0x1c>)
2000cde6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000cdea:	6013      	str	r3, [r2, #0]
}
2000cdec:	bf00      	nop
2000cdee:	46bd      	mov	sp, r7
2000cdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cdf4:	4770      	bx	lr
2000cdf6:	bf00      	nop
2000cdf8:	46020800 	.word	0x46020800

2000cdfc <HAL_PWREx_DisableUltraLowPowerMode>:
/**
  * @brief  Disable BOR ultra-low power mode.
  * @retval None.
  */
void HAL_PWREx_DisableUltraLowPowerMode(void)
{
2000cdfc:	b480      	push	{r7}
2000cdfe:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_ULPMEN);
2000ce00:	4b05      	ldr	r3, [pc, #20]	@ (2000ce18 <HAL_PWREx_DisableUltraLowPowerMode+0x1c>)
2000ce02:	681b      	ldr	r3, [r3, #0]
2000ce04:	4a04      	ldr	r2, [pc, #16]	@ (2000ce18 <HAL_PWREx_DisableUltraLowPowerMode+0x1c>)
2000ce06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2000ce0a:	6013      	str	r3, [r2, #0]
}
2000ce0c:	bf00      	nop
2000ce0e:	46bd      	mov	sp, r7
2000ce10:	f85d 7b04 	ldr.w	r7, [sp], #4
2000ce14:	4770      	bx	lr
2000ce16:	bf00      	nop
2000ce18:	46020800 	.word	0x46020800

2000ce1c <HAL_PWREx_S3WU_IRQHandler>:
  * @param  WakeUpPin : Specifies the wakeup pin interrupt to be handled.
  *                     This parameter can be a combination of @ref PWR_WakeUp_Pins.
  * @retval None.
  */
void HAL_PWREx_S3WU_IRQHandler(uint32_t WakeUpPin)
{
2000ce1c:	b580      	push	{r7, lr}
2000ce1e:	b082      	sub	sp, #8
2000ce20:	af00      	add	r7, sp, #0
2000ce22:	6078      	str	r0, [r7, #4]
  /* Check PWR wake up line 1 */
  if ((WakeUpPin & PWR_WAKEUP_PIN1) != 0U)
2000ce24:	687b      	ldr	r3, [r7, #4]
2000ce26:	f003 0301 	and.w	r3, r3, #1
2000ce2a:	2b00      	cmp	r3, #0
2000ce2c:	d00e      	beq.n	2000ce4c <HAL_PWREx_S3WU_IRQHandler+0x30>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF1) != 0U)
2000ce2e:	4b4f      	ldr	r3, [pc, #316]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ce32:	f003 0301 	and.w	r3, r3, #1
2000ce36:	2b00      	cmp	r3, #0
2000ce38:	d008      	beq.n	2000ce4c <HAL_PWREx_S3WU_IRQHandler+0x30>
    {
      /* Clear PWR wake up flag line 1 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF1);
2000ce3a:	4b4c      	ldr	r3, [pc, #304]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ce3e:	4a4b      	ldr	r2, [pc, #300]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce40:	f043 0301 	orr.w	r3, r3, #1
2000ce44:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN1);
2000ce46:	2001      	movs	r0, #1
2000ce48:	f000 f892 	bl	2000cf70 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 2 */
  if ((WakeUpPin & PWR_WAKEUP_PIN2) != 0U)
2000ce4c:	687b      	ldr	r3, [r7, #4]
2000ce4e:	f003 0302 	and.w	r3, r3, #2
2000ce52:	2b00      	cmp	r3, #0
2000ce54:	d00e      	beq.n	2000ce74 <HAL_PWREx_S3WU_IRQHandler+0x58>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF2) != 0U)
2000ce56:	4b45      	ldr	r3, [pc, #276]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ce5a:	f003 0302 	and.w	r3, r3, #2
2000ce5e:	2b00      	cmp	r3, #0
2000ce60:	d008      	beq.n	2000ce74 <HAL_PWREx_S3WU_IRQHandler+0x58>
    {
      /* Clear PWR wake up flag line 2 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF2);
2000ce62:	4b42      	ldr	r3, [pc, #264]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ce66:	4a41      	ldr	r2, [pc, #260]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce68:	f043 0302 	orr.w	r3, r3, #2
2000ce6c:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN2);
2000ce6e:	2002      	movs	r0, #2
2000ce70:	f000 f87e 	bl	2000cf70 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 3 */
  if ((WakeUpPin & PWR_WAKEUP_PIN3) != 0U)
2000ce74:	687b      	ldr	r3, [r7, #4]
2000ce76:	f003 0304 	and.w	r3, r3, #4
2000ce7a:	2b00      	cmp	r3, #0
2000ce7c:	d00e      	beq.n	2000ce9c <HAL_PWREx_S3WU_IRQHandler+0x80>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF3) != 0U)
2000ce7e:	4b3b      	ldr	r3, [pc, #236]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ce82:	f003 0304 	and.w	r3, r3, #4
2000ce86:	2b00      	cmp	r3, #0
2000ce88:	d008      	beq.n	2000ce9c <HAL_PWREx_S3WU_IRQHandler+0x80>
    {
      /* Clear PWR wake up flag line 3 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF3);
2000ce8a:	4b38      	ldr	r3, [pc, #224]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ce8e:	4a37      	ldr	r2, [pc, #220]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ce90:	f043 0304 	orr.w	r3, r3, #4
2000ce94:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN3);
2000ce96:	2004      	movs	r0, #4
2000ce98:	f000 f86a 	bl	2000cf70 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 4 */
  if ((WakeUpPin & PWR_WAKEUP_PIN4) != 0U)
2000ce9c:	687b      	ldr	r3, [r7, #4]
2000ce9e:	f003 0308 	and.w	r3, r3, #8
2000cea2:	2b00      	cmp	r3, #0
2000cea4:	d00e      	beq.n	2000cec4 <HAL_PWREx_S3WU_IRQHandler+0xa8>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF4) != 0U)
2000cea6:	4b31      	ldr	r3, [pc, #196]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ceaa:	f003 0308 	and.w	r3, r3, #8
2000ceae:	2b00      	cmp	r3, #0
2000ceb0:	d008      	beq.n	2000cec4 <HAL_PWREx_S3WU_IRQHandler+0xa8>
    {
      /* Clear PWR wake up flag line 4 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF4);
2000ceb2:	4b2e      	ldr	r3, [pc, #184]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ceb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ceb6:	4a2d      	ldr	r2, [pc, #180]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ceb8:	f043 0308 	orr.w	r3, r3, #8
2000cebc:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN4);
2000cebe:	2008      	movs	r0, #8
2000cec0:	f000 f856 	bl	2000cf70 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 5 */
  if ((WakeUpPin & PWR_WAKEUP_PIN5) != 0U)
2000cec4:	687b      	ldr	r3, [r7, #4]
2000cec6:	f003 0310 	and.w	r3, r3, #16
2000ceca:	2b00      	cmp	r3, #0
2000cecc:	d00e      	beq.n	2000ceec <HAL_PWREx_S3WU_IRQHandler+0xd0>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF5) != 0U)
2000cece:	4b27      	ldr	r3, [pc, #156]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000ced0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000ced2:	f003 0310 	and.w	r3, r3, #16
2000ced6:	2b00      	cmp	r3, #0
2000ced8:	d008      	beq.n	2000ceec <HAL_PWREx_S3WU_IRQHandler+0xd0>
    {
      /* Clear PWR wake up flag line 5 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF5);
2000ceda:	4b24      	ldr	r3, [pc, #144]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cedc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cede:	4a23      	ldr	r2, [pc, #140]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cee0:	f043 0310 	orr.w	r3, r3, #16
2000cee4:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN5);
2000cee6:	2010      	movs	r0, #16
2000cee8:	f000 f842 	bl	2000cf70 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 6 */
  if ((WakeUpPin & PWR_WAKEUP_PIN6) != 0U)
2000ceec:	687b      	ldr	r3, [r7, #4]
2000ceee:	f003 0320 	and.w	r3, r3, #32
2000cef2:	2b00      	cmp	r3, #0
2000cef4:	d00e      	beq.n	2000cf14 <HAL_PWREx_S3WU_IRQHandler+0xf8>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF6) != 0U)
2000cef6:	4b1d      	ldr	r3, [pc, #116]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cefa:	f003 0320 	and.w	r3, r3, #32
2000cefe:	2b00      	cmp	r3, #0
2000cf00:	d008      	beq.n	2000cf14 <HAL_PWREx_S3WU_IRQHandler+0xf8>
    {
      /* Clear PWR wake up flag line 6 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF6);
2000cf02:	4b1a      	ldr	r3, [pc, #104]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cf06:	4a19      	ldr	r2, [pc, #100]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf08:	f043 0320 	orr.w	r3, r3, #32
2000cf0c:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN6);
2000cf0e:	2020      	movs	r0, #32
2000cf10:	f000 f82e 	bl	2000cf70 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 7 */
  if ((WakeUpPin & PWR_WAKEUP_PIN7) != 0U)
2000cf14:	687b      	ldr	r3, [r7, #4]
2000cf16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000cf1a:	2b00      	cmp	r3, #0
2000cf1c:	d00e      	beq.n	2000cf3c <HAL_PWREx_S3WU_IRQHandler+0x120>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF7) != 0U)
2000cf1e:	4b13      	ldr	r3, [pc, #76]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cf22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000cf26:	2b00      	cmp	r3, #0
2000cf28:	d008      	beq.n	2000cf3c <HAL_PWREx_S3WU_IRQHandler+0x120>
    {
      /* Clear PWR wake up flag line 7 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF7);
2000cf2a:	4b10      	ldr	r3, [pc, #64]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cf2e:	4a0f      	ldr	r2, [pc, #60]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2000cf34:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN7);
2000cf36:	2040      	movs	r0, #64	@ 0x40
2000cf38:	f000 f81a 	bl	2000cf70 <HAL_PWREx_S3WUCallback>
    }
  }

  /* Check PWR wake up line 8 */
  if ((WakeUpPin & PWR_WAKEUP_PIN8) != 0U)
2000cf3c:	687b      	ldr	r3, [r7, #4]
2000cf3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000cf42:	2b00      	cmp	r3, #0
2000cf44:	d00e      	beq.n	2000cf64 <HAL_PWREx_S3WU_IRQHandler+0x148>
  {
    if (READ_BIT(PWR->WUSR, PWR_WUSR_WUF8) != 0U)
2000cf46:	4b09      	ldr	r3, [pc, #36]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000cf4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000cf4e:	2b00      	cmp	r3, #0
2000cf50:	d008      	beq.n	2000cf64 <HAL_PWREx_S3WU_IRQHandler+0x148>
    {
      /* Clear PWR wake up flag line 8 */
      SET_BIT(PWR->WUSCR, PWR_WUSCR_CWUF8);
2000cf52:	4b06      	ldr	r3, [pc, #24]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000cf56:	4a05      	ldr	r2, [pc, #20]	@ (2000cf6c <HAL_PWREx_S3WU_IRQHandler+0x150>)
2000cf58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000cf5c:	6493      	str	r3, [r2, #72]	@ 0x48

      /* PWR S3WU interrupt user callback */
      HAL_PWREx_S3WUCallback(PWR_WAKEUP_PIN8);
2000cf5e:	2080      	movs	r0, #128	@ 0x80
2000cf60:	f000 f806 	bl	2000cf70 <HAL_PWREx_S3WUCallback>
    }
  }
}
2000cf64:	bf00      	nop
2000cf66:	3708      	adds	r7, #8
2000cf68:	46bd      	mov	sp, r7
2000cf6a:	bd80      	pop	{r7, pc}
2000cf6c:	46020800 	.word	0x46020800

2000cf70 <HAL_PWREx_S3WUCallback>:
  * @param  WakeUpPin : Specifies the wakeup pin interrupt to be handled.
  *                     This parameter can be a combination of @ref PWR_WakeUp_Pins.
  * @retval None.
  */
__weak void HAL_PWREx_S3WUCallback(uint32_t WakeUpPin)
{
2000cf70:	b480      	push	{r7}
2000cf72:	b083      	sub	sp, #12
2000cf74:	af00      	add	r7, sp, #0
2000cf76:	6078      	str	r0, [r7, #4]
  UNUSED(WakeUpPin);

  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_S3WU_IRQHandler() API can be implemented in the user file
   */
}
2000cf78:	bf00      	nop
2000cf7a:	370c      	adds	r7, #12
2000cf7c:	46bd      	mov	sp, r7
2000cf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000cf82:	4770      	bx	lr

2000cf84 <HAL_PWREx_ConfigPVM>:
  * @param  pConfigPVM : Pointer to a PWR_PVMTypeDef structure that contains the
  *                      PVM configuration information (PVMType and EventMode).
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *pConfigPVM)
{
2000cf84:	b480      	push	{r7}
2000cf86:	b083      	sub	sp, #12
2000cf88:	af00      	add	r7, sp, #0
2000cf8a:	6078      	str	r0, [r7, #4]
  /* Check the PVM parameter */
  if (pConfigPVM == NULL)
2000cf8c:	687b      	ldr	r3, [r7, #4]
2000cf8e:	2b00      	cmp	r3, #0
2000cf90:	d101      	bne.n	2000cf96 <HAL_PWREx_ConfigPVM+0x12>
  {
    return HAL_ERROR;
2000cf92:	2301      	movs	r3, #1
2000cf94:	e16a      	b.n	2000d26c <HAL_PWREx_ConfigPVM+0x2e8>
  /* Check the parameters */
  assert_param(IS_PWR_PVM_TYPE(pConfigPVM->PVMType));
  assert_param(IS_PWR_PVM_MODE(pConfigPVM->Mode));

  /* Check the peripheral voltage monitor type */
  switch (pConfigPVM->PVMType)
2000cf96:	687b      	ldr	r3, [r7, #4]
2000cf98:	681b      	ldr	r3, [r3, #0]
2000cf9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000cf9e:	f000 8108 	beq.w	2000d1b2 <HAL_PWREx_ConfigPVM+0x22e>
2000cfa2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000cfa6:	f200 8155 	bhi.w	2000d254 <HAL_PWREx_ConfigPVM+0x2d0>
2000cfaa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000cfae:	f000 80af 	beq.w	2000d110 <HAL_PWREx_ConfigPVM+0x18c>
2000cfb2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000cfb6:	f200 814d 	bhi.w	2000d254 <HAL_PWREx_ConfigPVM+0x2d0>
2000cfba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
2000cfbe:	d003      	beq.n	2000cfc8 <HAL_PWREx_ConfigPVM+0x44>
2000cfc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
2000cfc4:	d052      	beq.n	2000d06c <HAL_PWREx_ConfigPVM+0xe8>
2000cfc6:	e145      	b.n	2000d254 <HAL_PWREx_ConfigPVM+0x2d0>
  {
    case PWR_UVM: /* Independent USB voltage monitor */

      /* Disable EXTI UVM event and interrupt */
      __HAL_PWR_UVM_EXTI_DISABLE_EVENT();
2000cfc8:	4ba6      	ldr	r3, [pc, #664]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000cfce:	4aa5      	ldr	r2, [pc, #660]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfd0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000cfd4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_UVM_EXTI_DISABLE_IT();
2000cfd8:	4ba2      	ldr	r3, [pc, #648]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000cfde:	4aa1      	ldr	r2, [pc, #644]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfe0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000cfe4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_UVM_EXTI_DISABLE_RISING_EDGE();
2000cfe8:	4b9e      	ldr	r3, [pc, #632]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfea:	681b      	ldr	r3, [r3, #0]
2000cfec:	4a9d      	ldr	r2, [pc, #628]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cfee:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000cff2:	6013      	str	r3, [r2, #0]
      __HAL_PWR_UVM_EXTI_DISABLE_FALLING_EDGE();
2000cff4:	4b9b      	ldr	r3, [pc, #620]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cff6:	685b      	ldr	r3, [r3, #4]
2000cff8:	4a9a      	ldr	r2, [pc, #616]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000cffa:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
2000cffe:	6053      	str	r3, [r2, #4]

      /* Configure the UVM in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000d000:	687b      	ldr	r3, [r7, #4]
2000d002:	685b      	ldr	r3, [r3, #4]
2000d004:	f003 0304 	and.w	r3, r3, #4
2000d008:	2b00      	cmp	r3, #0
2000d00a:	d007      	beq.n	2000d01c <HAL_PWREx_ConfigPVM+0x98>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_IT();
2000d00c:	4b95      	ldr	r3, [pc, #596]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d00e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d012:	4a94      	ldr	r2, [pc, #592]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d014:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000d018:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the UVM in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000d01c:	687b      	ldr	r3, [r7, #4]
2000d01e:	685b      	ldr	r3, [r3, #4]
2000d020:	f003 0308 	and.w	r3, r3, #8
2000d024:	2b00      	cmp	r3, #0
2000d026:	d007      	beq.n	2000d038 <HAL_PWREx_ConfigPVM+0xb4>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_EVENT();
2000d028:	4b8e      	ldr	r3, [pc, #568]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d02a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d02e:	4a8d      	ldr	r2, [pc, #564]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d030:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000d034:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the UVM in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000d038:	687b      	ldr	r3, [r7, #4]
2000d03a:	685b      	ldr	r3, [r3, #4]
2000d03c:	f003 0301 	and.w	r3, r3, #1
2000d040:	2b00      	cmp	r3, #0
2000d042:	d005      	beq.n	2000d050 <HAL_PWREx_ConfigPVM+0xcc>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_RISING_EDGE();
2000d044:	4b87      	ldr	r3, [pc, #540]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d046:	681b      	ldr	r3, [r3, #0]
2000d048:	4a86      	ldr	r2, [pc, #536]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d04a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000d04e:	6013      	str	r3, [r2, #0]
      }

      /* Configure the UVM in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000d050:	687b      	ldr	r3, [r7, #4]
2000d052:	685b      	ldr	r3, [r3, #4]
2000d054:	f003 0302 	and.w	r3, r3, #2
2000d058:	2b00      	cmp	r3, #0
2000d05a:	f000 80fd 	beq.w	2000d258 <HAL_PWREx_ConfigPVM+0x2d4>
      {
        __HAL_PWR_UVM_EXTI_ENABLE_FALLING_EDGE();
2000d05e:	4b81      	ldr	r3, [pc, #516]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d060:	685b      	ldr	r3, [r3, #4]
2000d062:	4a80      	ldr	r2, [pc, #512]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d064:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000d068:	6053      	str	r3, [r2, #4]
      }

      break;
2000d06a:	e0f5      	b.n	2000d258 <HAL_PWREx_ConfigPVM+0x2d4>

    case PWR_IO2VM: /* Independent I/Os voltage monitor */

      /* Disable EXTI IO2VM event and interrupt */
      __HAL_PWR_IO2VM_EXTI_DISABLE_EVENT();
2000d06c:	4b7d      	ldr	r3, [pc, #500]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d06e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d072:	4a7c      	ldr	r2, [pc, #496]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d074:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000d078:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_IO2VM_EXTI_DISABLE_IT();
2000d07c:	4b79      	ldr	r3, [pc, #484]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d07e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d082:	4a78      	ldr	r2, [pc, #480]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d084:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000d088:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_IO2VM_EXTI_DISABLE_RISING_EDGE();
2000d08c:	4b75      	ldr	r3, [pc, #468]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d08e:	681b      	ldr	r3, [r3, #0]
2000d090:	4a74      	ldr	r2, [pc, #464]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d092:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000d096:	6013      	str	r3, [r2, #0]
      __HAL_PWR_IO2VM_EXTI_DISABLE_FALLING_EDGE();
2000d098:	4b72      	ldr	r3, [pc, #456]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d09a:	685b      	ldr	r3, [r3, #4]
2000d09c:	4a71      	ldr	r2, [pc, #452]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d09e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000d0a2:	6053      	str	r3, [r2, #4]

      /* Configure the IO2VM in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000d0a4:	687b      	ldr	r3, [r7, #4]
2000d0a6:	685b      	ldr	r3, [r3, #4]
2000d0a8:	f003 0304 	and.w	r3, r3, #4
2000d0ac:	2b00      	cmp	r3, #0
2000d0ae:	d007      	beq.n	2000d0c0 <HAL_PWREx_ConfigPVM+0x13c>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_IT();
2000d0b0:	4b6c      	ldr	r3, [pc, #432]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d0b6:	4a6b      	ldr	r2, [pc, #428]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000d0bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the IO2VM in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000d0c0:	687b      	ldr	r3, [r7, #4]
2000d0c2:	685b      	ldr	r3, [r3, #4]
2000d0c4:	f003 0308 	and.w	r3, r3, #8
2000d0c8:	2b00      	cmp	r3, #0
2000d0ca:	d007      	beq.n	2000d0dc <HAL_PWREx_ConfigPVM+0x158>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_EVENT();
2000d0cc:	4b65      	ldr	r3, [pc, #404]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d0d2:	4a64      	ldr	r2, [pc, #400]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000d0d8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the IO2VM in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000d0dc:	687b      	ldr	r3, [r7, #4]
2000d0de:	685b      	ldr	r3, [r3, #4]
2000d0e0:	f003 0301 	and.w	r3, r3, #1
2000d0e4:	2b00      	cmp	r3, #0
2000d0e6:	d005      	beq.n	2000d0f4 <HAL_PWREx_ConfigPVM+0x170>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_RISING_EDGE();
2000d0e8:	4b5e      	ldr	r3, [pc, #376]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0ea:	681b      	ldr	r3, [r3, #0]
2000d0ec:	4a5d      	ldr	r2, [pc, #372]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d0ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000d0f2:	6013      	str	r3, [r2, #0]
      }

      /* Configure the IO2VM in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000d0f4:	687b      	ldr	r3, [r7, #4]
2000d0f6:	685b      	ldr	r3, [r3, #4]
2000d0f8:	f003 0302 	and.w	r3, r3, #2
2000d0fc:	2b00      	cmp	r3, #0
2000d0fe:	f000 80ad 	beq.w	2000d25c <HAL_PWREx_ConfigPVM+0x2d8>
      {
        __HAL_PWR_IO2VM_EXTI_ENABLE_FALLING_EDGE();
2000d102:	4b58      	ldr	r3, [pc, #352]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d104:	685b      	ldr	r3, [r3, #4]
2000d106:	4a57      	ldr	r2, [pc, #348]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d108:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000d10c:	6053      	str	r3, [r2, #4]
      }

      break;
2000d10e:	e0a5      	b.n	2000d25c <HAL_PWREx_ConfigPVM+0x2d8>

    case PWR_AVM1: /* VDDA Independent analog supply voltage monitor 1 (1.6V threshold) */

      /* Disable EXTI AVM1 event and interrupt */
      __HAL_PWR_AVM1_EXTI_DISABLE_EVENT();
2000d110:	4b54      	ldr	r3, [pc, #336]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d116:	4a53      	ldr	r2, [pc, #332]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d118:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000d11c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_AVM1_EXTI_DISABLE_IT();
2000d120:	4b50      	ldr	r3, [pc, #320]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d122:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d126:	4a4f      	ldr	r2, [pc, #316]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d128:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000d12c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_AVM1_EXTI_DISABLE_RISING_EDGE();
2000d130:	4b4c      	ldr	r3, [pc, #304]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d132:	681b      	ldr	r3, [r3, #0]
2000d134:	4a4b      	ldr	r2, [pc, #300]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d136:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000d13a:	6013      	str	r3, [r2, #0]
      __HAL_PWR_AVM1_EXTI_DISABLE_FALLING_EDGE();
2000d13c:	4b49      	ldr	r3, [pc, #292]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d13e:	685b      	ldr	r3, [r3, #4]
2000d140:	4a48      	ldr	r2, [pc, #288]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d142:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
2000d146:	6053      	str	r3, [r2, #4]

      /* Configure the AVM1 in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000d148:	687b      	ldr	r3, [r7, #4]
2000d14a:	685b      	ldr	r3, [r3, #4]
2000d14c:	f003 0304 	and.w	r3, r3, #4
2000d150:	2b00      	cmp	r3, #0
2000d152:	d007      	beq.n	2000d164 <HAL_PWREx_ConfigPVM+0x1e0>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_IT();
2000d154:	4b43      	ldr	r3, [pc, #268]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d156:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d15a:	4a42      	ldr	r2, [pc, #264]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d15c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000d160:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the AVM1 in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000d164:	687b      	ldr	r3, [r7, #4]
2000d166:	685b      	ldr	r3, [r3, #4]
2000d168:	f003 0308 	and.w	r3, r3, #8
2000d16c:	2b00      	cmp	r3, #0
2000d16e:	d007      	beq.n	2000d180 <HAL_PWREx_ConfigPVM+0x1fc>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_EVENT();
2000d170:	4b3c      	ldr	r3, [pc, #240]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d172:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d176:	4a3b      	ldr	r2, [pc, #236]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d178:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000d17c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the AVM1 in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000d180:	687b      	ldr	r3, [r7, #4]
2000d182:	685b      	ldr	r3, [r3, #4]
2000d184:	f003 0301 	and.w	r3, r3, #1
2000d188:	2b00      	cmp	r3, #0
2000d18a:	d005      	beq.n	2000d198 <HAL_PWREx_ConfigPVM+0x214>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_RISING_EDGE();
2000d18c:	4b35      	ldr	r3, [pc, #212]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d18e:	681b      	ldr	r3, [r3, #0]
2000d190:	4a34      	ldr	r2, [pc, #208]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d192:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000d196:	6013      	str	r3, [r2, #0]
      }

      /* Configure the AVM1 in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000d198:	687b      	ldr	r3, [r7, #4]
2000d19a:	685b      	ldr	r3, [r3, #4]
2000d19c:	f003 0302 	and.w	r3, r3, #2
2000d1a0:	2b00      	cmp	r3, #0
2000d1a2:	d05d      	beq.n	2000d260 <HAL_PWREx_ConfigPVM+0x2dc>
      {
        __HAL_PWR_AVM1_EXTI_ENABLE_FALLING_EDGE();
2000d1a4:	4b2f      	ldr	r3, [pc, #188]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1a6:	685b      	ldr	r3, [r3, #4]
2000d1a8:	4a2e      	ldr	r2, [pc, #184]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
2000d1ae:	6053      	str	r3, [r2, #4]
      }

      break;
2000d1b0:	e056      	b.n	2000d260 <HAL_PWREx_ConfigPVM+0x2dc>

    case PWR_AVM2: /* VDDA Independent analog supply voltage monitor 2 (1.8V threshold) */

      /* Disable EXTI AVM2 event and interrupt */
      __HAL_PWR_AVM2_EXTI_DISABLE_EVENT();
2000d1b2:	4b2c      	ldr	r3, [pc, #176]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d1b8:	4a2a      	ldr	r2, [pc, #168]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1ba:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000d1be:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_PWR_AVM2_EXTI_DISABLE_IT();
2000d1c2:	4b28      	ldr	r3, [pc, #160]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d1c8:	4a26      	ldr	r2, [pc, #152]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1ca:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000d1ce:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      __HAL_PWR_AVM2_EXTI_DISABLE_RISING_EDGE();
2000d1d2:	4b24      	ldr	r3, [pc, #144]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1d4:	681b      	ldr	r3, [r3, #0]
2000d1d6:	4a23      	ldr	r2, [pc, #140]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1d8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000d1dc:	6013      	str	r3, [r2, #0]
      __HAL_PWR_AVM2_EXTI_DISABLE_FALLING_EDGE();
2000d1de:	4b21      	ldr	r3, [pc, #132]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1e0:	685b      	ldr	r3, [r3, #4]
2000d1e2:	4a20      	ldr	r2, [pc, #128]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1e4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
2000d1e8:	6053      	str	r3, [r2, #4]

      /* Configure the AVM2 in interrupt mode */
      if ((pConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
2000d1ea:	687b      	ldr	r3, [r7, #4]
2000d1ec:	685b      	ldr	r3, [r3, #4]
2000d1ee:	f003 0304 	and.w	r3, r3, #4
2000d1f2:	2b00      	cmp	r3, #0
2000d1f4:	d007      	beq.n	2000d206 <HAL_PWREx_ConfigPVM+0x282>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_IT();
2000d1f6:	4b1b      	ldr	r3, [pc, #108]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000d1fc:	4a19      	ldr	r2, [pc, #100]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d1fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000d202:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }

      /* Configure the AVM2 in event mode */
      if ((pConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
2000d206:	687b      	ldr	r3, [r7, #4]
2000d208:	685b      	ldr	r3, [r3, #4]
2000d20a:	f003 0308 	and.w	r3, r3, #8
2000d20e:	2b00      	cmp	r3, #0
2000d210:	d007      	beq.n	2000d222 <HAL_PWREx_ConfigPVM+0x29e>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_EVENT();
2000d212:	4b14      	ldr	r3, [pc, #80]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d214:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
2000d218:	4a12      	ldr	r2, [pc, #72]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d21a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000d21e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }

      /* Configure the AVM2 in rising edge */
      if ((pConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
2000d222:	687b      	ldr	r3, [r7, #4]
2000d224:	685b      	ldr	r3, [r3, #4]
2000d226:	f003 0301 	and.w	r3, r3, #1
2000d22a:	2b00      	cmp	r3, #0
2000d22c:	d005      	beq.n	2000d23a <HAL_PWREx_ConfigPVM+0x2b6>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_RISING_EDGE();
2000d22e:	4b0d      	ldr	r3, [pc, #52]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d230:	681b      	ldr	r3, [r3, #0]
2000d232:	4a0c      	ldr	r2, [pc, #48]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d234:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000d238:	6013      	str	r3, [r2, #0]
      }

      /* Configure the AVM2 in falling edge */
      if ((pConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
2000d23a:	687b      	ldr	r3, [r7, #4]
2000d23c:	685b      	ldr	r3, [r3, #4]
2000d23e:	f003 0302 	and.w	r3, r3, #2
2000d242:	2b00      	cmp	r3, #0
2000d244:	d010      	beq.n	2000d268 <HAL_PWREx_ConfigPVM+0x2e4>
      {
        __HAL_PWR_AVM2_EXTI_ENABLE_FALLING_EDGE();
2000d246:	4b07      	ldr	r3, [pc, #28]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d248:	685b      	ldr	r3, [r3, #4]
2000d24a:	4a06      	ldr	r2, [pc, #24]	@ (2000d264 <HAL_PWREx_ConfigPVM+0x2e0>)
2000d24c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
2000d250:	6053      	str	r3, [r2, #4]
      }

      break;
2000d252:	e009      	b.n	2000d268 <HAL_PWREx_ConfigPVM+0x2e4>

    default: /* No valid voltage monitor selected */
      return HAL_ERROR;
2000d254:	2301      	movs	r3, #1
2000d256:	e009      	b.n	2000d26c <HAL_PWREx_ConfigPVM+0x2e8>
      break;
2000d258:	bf00      	nop
2000d25a:	e006      	b.n	2000d26a <HAL_PWREx_ConfigPVM+0x2e6>
      break;
2000d25c:	bf00      	nop
2000d25e:	e004      	b.n	2000d26a <HAL_PWREx_ConfigPVM+0x2e6>
      break;
2000d260:	bf00      	nop
2000d262:	e002      	b.n	2000d26a <HAL_PWREx_ConfigPVM+0x2e6>
2000d264:	46022000 	.word	0x46022000
      break;
2000d268:	bf00      	nop
      break;
  }

  return HAL_OK;
2000d26a:	2300      	movs	r3, #0
}
2000d26c:	4618      	mov	r0, r3
2000d26e:	370c      	adds	r7, #12
2000d270:	46bd      	mov	sp, r7
2000d272:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d276:	4770      	bx	lr

2000d278 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
2000d278:	b480      	push	{r7}
2000d27a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
2000d27c:	4b05      	ldr	r3, [pc, #20]	@ (2000d294 <HAL_PWREx_EnableVddUSB+0x1c>)
2000d27e:	691b      	ldr	r3, [r3, #16]
2000d280:	4a04      	ldr	r2, [pc, #16]	@ (2000d294 <HAL_PWREx_EnableVddUSB+0x1c>)
2000d282:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
2000d286:	6113      	str	r3, [r2, #16]
}
2000d288:	bf00      	nop
2000d28a:	46bd      	mov	sp, r7
2000d28c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d290:	4770      	bx	lr
2000d292:	bf00      	nop
2000d294:	46020800 	.word	0x46020800

2000d298 <HAL_PWREx_DisableVddUSB>:
/**
  * @brief  Disable VDDUSB supply.
  * @retval None.
  */
void HAL_PWREx_DisableVddUSB(void)
{
2000d298:	b480      	push	{r7}
2000d29a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_USV);
2000d29c:	4b05      	ldr	r3, [pc, #20]	@ (2000d2b4 <HAL_PWREx_DisableVddUSB+0x1c>)
2000d29e:	691b      	ldr	r3, [r3, #16]
2000d2a0:	4a04      	ldr	r2, [pc, #16]	@ (2000d2b4 <HAL_PWREx_DisableVddUSB+0x1c>)
2000d2a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2000d2a6:	6113      	str	r3, [r2, #16]
}
2000d2a8:	bf00      	nop
2000d2aa:	46bd      	mov	sp, r7
2000d2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d2b0:	4770      	bx	lr
2000d2b2:	bf00      	nop
2000d2b4:	46020800 	.word	0x46020800

2000d2b8 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
2000d2b8:	b480      	push	{r7}
2000d2ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
2000d2bc:	4b05      	ldr	r3, [pc, #20]	@ (2000d2d4 <HAL_PWREx_EnableVddIO2+0x1c>)
2000d2be:	691b      	ldr	r3, [r3, #16]
2000d2c0:	4a04      	ldr	r2, [pc, #16]	@ (2000d2d4 <HAL_PWREx_EnableVddIO2+0x1c>)
2000d2c2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
2000d2c6:	6113      	str	r3, [r2, #16]
}
2000d2c8:	bf00      	nop
2000d2ca:	46bd      	mov	sp, r7
2000d2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d2d0:	4770      	bx	lr
2000d2d2:	bf00      	nop
2000d2d4:	46020800 	.word	0x46020800

2000d2d8 <HAL_PWREx_DisableVddIO2>:
/**
  * @brief  Disable VDDIO2 supply.
  * @retval None.
  */
void HAL_PWREx_DisableVddIO2(void)
{
2000d2d8:	b480      	push	{r7}
2000d2da:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
2000d2dc:	4b05      	ldr	r3, [pc, #20]	@ (2000d2f4 <HAL_PWREx_DisableVddIO2+0x1c>)
2000d2de:	691b      	ldr	r3, [r3, #16]
2000d2e0:	4a04      	ldr	r2, [pc, #16]	@ (2000d2f4 <HAL_PWREx_DisableVddIO2+0x1c>)
2000d2e2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
2000d2e6:	6113      	str	r3, [r2, #16]
}
2000d2e8:	bf00      	nop
2000d2ea:	46bd      	mov	sp, r7
2000d2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d2f0:	4770      	bx	lr
2000d2f2:	bf00      	nop
2000d2f4:	46020800 	.word	0x46020800

2000d2f8 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
2000d2f8:	b480      	push	{r7}
2000d2fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
2000d2fc:	4b05      	ldr	r3, [pc, #20]	@ (2000d314 <HAL_PWREx_EnableVddA+0x1c>)
2000d2fe:	691b      	ldr	r3, [r3, #16]
2000d300:	4a04      	ldr	r2, [pc, #16]	@ (2000d314 <HAL_PWREx_EnableVddA+0x1c>)
2000d302:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
2000d306:	6113      	str	r3, [r2, #16]
}
2000d308:	bf00      	nop
2000d30a:	46bd      	mov	sp, r7
2000d30c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d310:	4770      	bx	lr
2000d312:	bf00      	nop
2000d314:	46020800 	.word	0x46020800

2000d318 <HAL_PWREx_DisableVddA>:
/**
  * @brief  Disable VDDA supply.
  * @retval None.
  */
void HAL_PWREx_DisableVddA(void)
{
2000d318:	b480      	push	{r7}
2000d31a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
2000d31c:	4b05      	ldr	r3, [pc, #20]	@ (2000d334 <HAL_PWREx_DisableVddA+0x1c>)
2000d31e:	691b      	ldr	r3, [r3, #16]
2000d320:	4a04      	ldr	r2, [pc, #16]	@ (2000d334 <HAL_PWREx_DisableVddA+0x1c>)
2000d322:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
2000d326:	6113      	str	r3, [r2, #16]
}
2000d328:	bf00      	nop
2000d32a:	46bd      	mov	sp, r7
2000d32c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d330:	4770      	bx	lr
2000d332:	bf00      	nop
2000d334:	46020800 	.word	0x46020800

2000d338 <HAL_PWREx_EnableUVM>:
/**
  * @brief  Enable the UVM Voltage Monitoring : VDDUSB versus 1.2 V.
  * @retval None.
  */
void HAL_PWREx_EnableUVM(void)
{
2000d338:	b480      	push	{r7}
2000d33a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_UVMEN);
2000d33c:	4b05      	ldr	r3, [pc, #20]	@ (2000d354 <HAL_PWREx_EnableUVM+0x1c>)
2000d33e:	691b      	ldr	r3, [r3, #16]
2000d340:	4a04      	ldr	r2, [pc, #16]	@ (2000d354 <HAL_PWREx_EnableUVM+0x1c>)
2000d342:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
2000d346:	6113      	str	r3, [r2, #16]
}
2000d348:	bf00      	nop
2000d34a:	46bd      	mov	sp, r7
2000d34c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d350:	4770      	bx	lr
2000d352:	bf00      	nop
2000d354:	46020800 	.word	0x46020800

2000d358 <HAL_PWREx_DisableUVM>:
/**
  * @brief  Disable the UVM Voltage Monitoring : VDDUSB versus 1.2 V.
  * @retval None.
  */
void HAL_PWREx_DisableUVM(void)
{
2000d358:	b480      	push	{r7}
2000d35a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_UVMEN);
2000d35c:	4b05      	ldr	r3, [pc, #20]	@ (2000d374 <HAL_PWREx_DisableUVM+0x1c>)
2000d35e:	691b      	ldr	r3, [r3, #16]
2000d360:	4a04      	ldr	r2, [pc, #16]	@ (2000d374 <HAL_PWREx_DisableUVM+0x1c>)
2000d362:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000d366:	6113      	str	r3, [r2, #16]
}
2000d368:	bf00      	nop
2000d36a:	46bd      	mov	sp, r7
2000d36c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d370:	4770      	bx	lr
2000d372:	bf00      	nop
2000d374:	46020800 	.word	0x46020800

2000d378 <HAL_PWREx_EnableIO2VM>:
/**
  * @brief  Enable the IO2VM Voltage Monitoring : VDDIO2 versus 0.9 V.
  * @retval None.
  */
void HAL_PWREx_EnableIO2VM(void)
{
2000d378:	b480      	push	{r7}
2000d37a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2VMEN);
2000d37c:	4b05      	ldr	r3, [pc, #20]	@ (2000d394 <HAL_PWREx_EnableIO2VM+0x1c>)
2000d37e:	691b      	ldr	r3, [r3, #16]
2000d380:	4a04      	ldr	r2, [pc, #16]	@ (2000d394 <HAL_PWREx_EnableIO2VM+0x1c>)
2000d382:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
2000d386:	6113      	str	r3, [r2, #16]
}
2000d388:	bf00      	nop
2000d38a:	46bd      	mov	sp, r7
2000d38c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d390:	4770      	bx	lr
2000d392:	bf00      	nop
2000d394:	46020800 	.word	0x46020800

2000d398 <HAL_PWREx_DisableIO2VM>:
/**
  * @brief  Disable the IO2VM Voltage Monitoring : VDDIO2 versus 0.9 V.
  * @retval None.
  */
void HAL_PWREx_DisableIO2VM(void)
{
2000d398:	b480      	push	{r7}
2000d39a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_IO2VMEN);
2000d39c:	4b05      	ldr	r3, [pc, #20]	@ (2000d3b4 <HAL_PWREx_DisableIO2VM+0x1c>)
2000d39e:	691b      	ldr	r3, [r3, #16]
2000d3a0:	4a04      	ldr	r2, [pc, #16]	@ (2000d3b4 <HAL_PWREx_DisableIO2VM+0x1c>)
2000d3a2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
2000d3a6:	6113      	str	r3, [r2, #16]
}
2000d3a8:	bf00      	nop
2000d3aa:	46bd      	mov	sp, r7
2000d3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d3b0:	4770      	bx	lr
2000d3b2:	bf00      	nop
2000d3b4:	46020800 	.word	0x46020800

2000d3b8 <HAL_PWREx_EnableAVM1>:
/**
  * @brief  Enable the AVM1 Voltage Monitoring : VDDA versus 1.6 V.
  * @retval None.
  */
void HAL_PWREx_EnableAVM1(void)
{
2000d3b8:	b480      	push	{r7}
2000d3ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_AVM1EN);
2000d3bc:	4b05      	ldr	r3, [pc, #20]	@ (2000d3d4 <HAL_PWREx_EnableAVM1+0x1c>)
2000d3be:	691b      	ldr	r3, [r3, #16]
2000d3c0:	4a04      	ldr	r2, [pc, #16]	@ (2000d3d4 <HAL_PWREx_EnableAVM1+0x1c>)
2000d3c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2000d3c6:	6113      	str	r3, [r2, #16]
}
2000d3c8:	bf00      	nop
2000d3ca:	46bd      	mov	sp, r7
2000d3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d3d0:	4770      	bx	lr
2000d3d2:	bf00      	nop
2000d3d4:	46020800 	.word	0x46020800

2000d3d8 <HAL_PWREx_DisableAVM1>:
/**
  * @brief  Disable the AVM1 Voltage Monitoring : VDDA versus 1.6 V.
  * @retval None.
  */
void HAL_PWREx_DisableAVM1(void)
{
2000d3d8:	b480      	push	{r7}
2000d3da:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_AVM1EN);
2000d3dc:	4b05      	ldr	r3, [pc, #20]	@ (2000d3f4 <HAL_PWREx_DisableAVM1+0x1c>)
2000d3de:	691b      	ldr	r3, [r3, #16]
2000d3e0:	4a04      	ldr	r2, [pc, #16]	@ (2000d3f4 <HAL_PWREx_DisableAVM1+0x1c>)
2000d3e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
2000d3e6:	6113      	str	r3, [r2, #16]
}
2000d3e8:	bf00      	nop
2000d3ea:	46bd      	mov	sp, r7
2000d3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d3f0:	4770      	bx	lr
2000d3f2:	bf00      	nop
2000d3f4:	46020800 	.word	0x46020800

2000d3f8 <HAL_PWREx_EnableAVM2>:
/**
  * @brief  Enable the AVM2 Voltage Monitoring : VDDA versus 1.8 V.
  * @retval None.
  */
void HAL_PWREx_EnableAVM2(void)
{
2000d3f8:	b480      	push	{r7}
2000d3fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_AVM2EN);
2000d3fc:	4b05      	ldr	r3, [pc, #20]	@ (2000d414 <HAL_PWREx_EnableAVM2+0x1c>)
2000d3fe:	691b      	ldr	r3, [r3, #16]
2000d400:	4a04      	ldr	r2, [pc, #16]	@ (2000d414 <HAL_PWREx_EnableAVM2+0x1c>)
2000d402:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
2000d406:	6113      	str	r3, [r2, #16]
}
2000d408:	bf00      	nop
2000d40a:	46bd      	mov	sp, r7
2000d40c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d410:	4770      	bx	lr
2000d412:	bf00      	nop
2000d414:	46020800 	.word	0x46020800

2000d418 <HAL_PWREx_DisableAVM2>:
/**
  * @brief  Disable the AVM2 Voltage Monitoring : VDDA versus 1.8 V.
  * @retval None.
  */
void HAL_PWREx_DisableAVM2(void)
{
2000d418:	b480      	push	{r7}
2000d41a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_AVM2EN);
2000d41c:	4b05      	ldr	r3, [pc, #20]	@ (2000d434 <HAL_PWREx_DisableAVM2+0x1c>)
2000d41e:	691b      	ldr	r3, [r3, #16]
2000d420:	4a04      	ldr	r2, [pc, #16]	@ (2000d434 <HAL_PWREx_DisableAVM2+0x1c>)
2000d422:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
2000d426:	6113      	str	r3, [r2, #16]
}
2000d428:	bf00      	nop
2000d42a:	46bd      	mov	sp, r7
2000d42c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d430:	4770      	bx	lr
2000d432:	bf00      	nop
2000d434:	46020800 	.word	0x46020800

2000d438 <HAL_PWREx_EnableMonitoring>:
/**
  * @brief  Enable the VBAT and temperature monitoring.
  * @retval None.
  */
void HAL_PWREx_EnableMonitoring(void)
{
2000d438:	b480      	push	{r7}
2000d43a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->BDCR1, PWR_BDCR1_MONEN);
2000d43c:	4b05      	ldr	r3, [pc, #20]	@ (2000d454 <HAL_PWREx_EnableMonitoring+0x1c>)
2000d43e:	6a1b      	ldr	r3, [r3, #32]
2000d440:	4a04      	ldr	r2, [pc, #16]	@ (2000d454 <HAL_PWREx_EnableMonitoring+0x1c>)
2000d442:	f043 0310 	orr.w	r3, r3, #16
2000d446:	6213      	str	r3, [r2, #32]
}
2000d448:	bf00      	nop
2000d44a:	46bd      	mov	sp, r7
2000d44c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d450:	4770      	bx	lr
2000d452:	bf00      	nop
2000d454:	46020800 	.word	0x46020800

2000d458 <HAL_PWREx_DisableMonitoring>:
/**
  * @brief  Disable the VBAT and temperature monitoring.
  * @retval None.
  */
void HAL_PWREx_DisableMonitoring(void)
{
2000d458:	b480      	push	{r7}
2000d45a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->BDCR1, PWR_BDCR1_MONEN);
2000d45c:	4b05      	ldr	r3, [pc, #20]	@ (2000d474 <HAL_PWREx_DisableMonitoring+0x1c>)
2000d45e:	6a1b      	ldr	r3, [r3, #32]
2000d460:	4a04      	ldr	r2, [pc, #16]	@ (2000d474 <HAL_PWREx_DisableMonitoring+0x1c>)
2000d462:	f023 0310 	bic.w	r3, r3, #16
2000d466:	6213      	str	r3, [r2, #32]
}
2000d468:	bf00      	nop
2000d46a:	46bd      	mov	sp, r7
2000d46c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d470:	4770      	bx	lr
2000d472:	bf00      	nop
2000d474:	46020800 	.word	0x46020800

2000d478 <HAL_PWREx_EnableUCPDStandbyMode>:
/**
  * @brief  Enable UCPD configuration memorization in Standby mode.
  * @retval None.
  */
void HAL_PWREx_EnableUCPDStandbyMode(void)
{
2000d478:	b480      	push	{r7}
2000d47a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_STDBY);
2000d47c:	4b05      	ldr	r3, [pc, #20]	@ (2000d494 <HAL_PWREx_EnableUCPDStandbyMode+0x1c>)
2000d47e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d480:	4a04      	ldr	r2, [pc, #16]	@ (2000d494 <HAL_PWREx_EnableUCPDStandbyMode+0x1c>)
2000d482:	f043 0302 	orr.w	r3, r3, #2
2000d486:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d488:	bf00      	nop
2000d48a:	46bd      	mov	sp, r7
2000d48c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d490:	4770      	bx	lr
2000d492:	bf00      	nop
2000d494:	46020800 	.word	0x46020800

2000d498 <HAL_PWREx_DisableUCPDStandbyMode>:
  * @note   This function must be called on exiting the Standby mode and before
  *         any UCPD configuration update.
  * @retval None.
  */
void HAL_PWREx_DisableUCPDStandbyMode(void)
{
2000d498:	b480      	push	{r7}
2000d49a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_STDBY);
2000d49c:	4b05      	ldr	r3, [pc, #20]	@ (2000d4b4 <HAL_PWREx_DisableUCPDStandbyMode+0x1c>)
2000d49e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d4a0:	4a04      	ldr	r2, [pc, #16]	@ (2000d4b4 <HAL_PWREx_DisableUCPDStandbyMode+0x1c>)
2000d4a2:	f023 0302 	bic.w	r3, r3, #2
2000d4a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d4a8:	bf00      	nop
2000d4aa:	46bd      	mov	sp, r7
2000d4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d4b0:	4770      	bx	lr
2000d4b2:	bf00      	nop
2000d4b4:	46020800 	.word	0x46020800

2000d4b8 <HAL_PWREx_EnableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_EnableUCPDDeadBattery(void)
{
2000d4b8:	b480      	push	{r7}
2000d4ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
2000d4bc:	4b05      	ldr	r3, [pc, #20]	@ (2000d4d4 <HAL_PWREx_EnableUCPDDeadBattery+0x1c>)
2000d4be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d4c0:	4a04      	ldr	r2, [pc, #16]	@ (2000d4d4 <HAL_PWREx_EnableUCPDDeadBattery+0x1c>)
2000d4c2:	f023 0301 	bic.w	r3, r3, #1
2000d4c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d4c8:	bf00      	nop
2000d4ca:	46bd      	mov	sp, r7
2000d4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d4d0:	4770      	bx	lr
2000d4d2:	bf00      	nop
2000d4d4:	46020800 	.word	0x46020800

2000d4d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
2000d4d8:	b480      	push	{r7}
2000d4da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
2000d4dc:	4b05      	ldr	r3, [pc, #20]	@ (2000d4f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
2000d4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000d4e0:	4a04      	ldr	r2, [pc, #16]	@ (2000d4f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
2000d4e2:	f043 0301 	orr.w	r3, r3, #1
2000d4e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
2000d4e8:	bf00      	nop
2000d4ea:	46bd      	mov	sp, r7
2000d4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d4f0:	4770      	bx	lr
2000d4f2:	bf00      	nop
2000d4f4:	46020800 	.word	0x46020800

2000d4f8 <HAL_PWREx_EnableBatteryCharging>:
  *                         @arg PWR_BATTERY_CHARGING_RESISTOR_5   : 5 KOhm resistor.
  *                         @arg PWR_BATTERY_CHARGING_RESISTOR_1_5 : 1.5 KOhm resistor.
  * @retval None.
  */
void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorValue)
{
2000d4f8:	b480      	push	{r7}
2000d4fa:	b083      	sub	sp, #12
2000d4fc:	af00      	add	r7, sp, #0
2000d4fe:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorValue));

  /* Specify the charging resistor */
  MODIFY_REG(PWR->BDCR2, PWR_BDCR2_VBRS, ResistorValue);
2000d500:	4b09      	ldr	r3, [pc, #36]	@ (2000d528 <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000d504:	f023 0202 	bic.w	r2, r3, #2
2000d508:	4907      	ldr	r1, [pc, #28]	@ (2000d528 <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d50a:	687b      	ldr	r3, [r7, #4]
2000d50c:	4313      	orrs	r3, r2
2000d50e:	624b      	str	r3, [r1, #36]	@ 0x24

  /* Enable the Battery charging */
  SET_BIT(PWR->BDCR2, PWR_BDCR2_VBE);
2000d510:	4b05      	ldr	r3, [pc, #20]	@ (2000d528 <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000d514:	4a04      	ldr	r2, [pc, #16]	@ (2000d528 <HAL_PWREx_EnableBatteryCharging+0x30>)
2000d516:	f043 0301 	orr.w	r3, r3, #1
2000d51a:	6253      	str	r3, [r2, #36]	@ 0x24
}
2000d51c:	bf00      	nop
2000d51e:	370c      	adds	r7, #12
2000d520:	46bd      	mov	sp, r7
2000d522:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d526:	4770      	bx	lr
2000d528:	46020800 	.word	0x46020800

2000d52c <HAL_PWREx_DisableBatteryCharging>:
/**
  * @brief  Disable the Battery charging.
  * @retval None.
  */
void HAL_PWREx_DisableBatteryCharging(void)
{
2000d52c:	b480      	push	{r7}
2000d52e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->BDCR2, PWR_BDCR2_VBE);
2000d530:	4b05      	ldr	r3, [pc, #20]	@ (2000d548 <HAL_PWREx_DisableBatteryCharging+0x1c>)
2000d532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000d534:	4a04      	ldr	r2, [pc, #16]	@ (2000d548 <HAL_PWREx_DisableBatteryCharging+0x1c>)
2000d536:	f023 0301 	bic.w	r3, r3, #1
2000d53a:	6253      	str	r3, [r2, #36]	@ 0x24
}
2000d53c:	bf00      	nop
2000d53e:	46bd      	mov	sp, r7
2000d540:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d544:	4770      	bx	lr
2000d546:	bf00      	nop
2000d548:	46020800 	.word	0x46020800

2000d54c <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief  This function handles the PWR PVD/PVM interrupt request.
  * @note   This API should be called under the PVD_PVM_IRQHandler().
  * @retval None.
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
2000d54c:	b580      	push	{r7, lr}
2000d54e:	b082      	sub	sp, #8
2000d550:	af00      	add	r7, sp, #0
  uint32_t  rising_flag;
  uint32_t  falling_flag;

  /* Get pending flags */
  rising_flag = READ_REG(EXTI->RPR1);
2000d552:	4b2f      	ldr	r3, [pc, #188]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d554:	68db      	ldr	r3, [r3, #12]
2000d556:	607b      	str	r3, [r7, #4]
  falling_flag = READ_REG(EXTI->FPR1);
2000d558:	4b2d      	ldr	r3, [pc, #180]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d55a:	691b      	ldr	r3, [r3, #16]
2000d55c:	603b      	str	r3, [r7, #0]

  /* Check PWR exti flags for PVD */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVD) != 0U)
2000d55e:	687a      	ldr	r2, [r7, #4]
2000d560:	683b      	ldr	r3, [r7, #0]
2000d562:	4313      	orrs	r3, r2
2000d564:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000d568:	2b00      	cmp	r3, #0
2000d56a:	d009      	beq.n	2000d580 <HAL_PWREx_PVD_PVM_IRQHandler+0x34>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
2000d56c:	f7ff fa2e 	bl	2000c9cc <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD);
2000d570:	4b27      	ldr	r3, [pc, #156]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d572:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000d576:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
2000d578:	4b25      	ldr	r3, [pc, #148]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d57a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000d57e:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for UVM */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_UVM) != 0U)
2000d580:	687a      	ldr	r2, [r7, #4]
2000d582:	683b      	ldr	r3, [r7, #0]
2000d584:	4313      	orrs	r3, r2
2000d586:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
2000d58a:	2b00      	cmp	r3, #0
2000d58c:	d009      	beq.n	2000d5a2 <HAL_PWREx_PVD_PVM_IRQHandler+0x56>
  {
    /* PWR UVM interrupt user callback */
    HAL_PWREx_UVMCallback();
2000d58e:	f000 f841 	bl	2000d614 <HAL_PWREx_UVMCallback>

    /* Clear UVM exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_UVM);
2000d592:	4b1f      	ldr	r3, [pc, #124]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d594:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
2000d598:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_UVM);
2000d59a:	4b1d      	ldr	r3, [pc, #116]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d59c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
2000d5a0:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for IO2VM */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_IO2VM) != 0U)
2000d5a2:	687a      	ldr	r2, [r7, #4]
2000d5a4:	683b      	ldr	r3, [r7, #0]
2000d5a6:	4313      	orrs	r3, r2
2000d5a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000d5ac:	2b00      	cmp	r3, #0
2000d5ae:	d009      	beq.n	2000d5c4 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>
  {
    /* PWR IO2VM interrupt user callback */
    HAL_PWREx_IO2VMCallback();
2000d5b0:	f000 f837 	bl	2000d622 <HAL_PWREx_IO2VMCallback>

    /* Clear IO2VM exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_IO2VM);
2000d5b4:	4b16      	ldr	r3, [pc, #88]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5b6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
2000d5ba:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_IO2VM);
2000d5bc:	4b14      	ldr	r3, [pc, #80]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5be:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
2000d5c2:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for AVM1 */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_AVM1) != 0U)
2000d5c4:	687a      	ldr	r2, [r7, #4]
2000d5c6:	683b      	ldr	r3, [r7, #0]
2000d5c8:	4313      	orrs	r3, r2
2000d5ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
2000d5ce:	2b00      	cmp	r3, #0
2000d5d0:	d009      	beq.n	2000d5e6 <HAL_PWREx_PVD_PVM_IRQHandler+0x9a>
  {
    /* PWR AVM1 interrupt user callback */
    HAL_PWREx_AVM1Callback();
2000d5d2:	f000 f82d 	bl	2000d630 <HAL_PWREx_AVM1Callback>

    /* Clear AVM1 exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_AVM1);
2000d5d6:	4b0e      	ldr	r3, [pc, #56]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5d8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
2000d5dc:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_AVM1);
2000d5de:	4b0c      	ldr	r3, [pc, #48]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5e0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
2000d5e4:	611a      	str	r2, [r3, #16]
  }

  /* Check PWR exti flags for AVM2 */
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_AVM2) != 0U)
2000d5e6:	687a      	ldr	r2, [r7, #4]
2000d5e8:	683b      	ldr	r3, [r7, #0]
2000d5ea:	4313      	orrs	r3, r2
2000d5ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
2000d5f0:	2b00      	cmp	r3, #0
2000d5f2:	d009      	beq.n	2000d608 <HAL_PWREx_PVD_PVM_IRQHandler+0xbc>
  {
    /* PWR AVM2 interrupt user callback */
    HAL_PWREx_AVM2Callback();
2000d5f4:	f000 f823 	bl	2000d63e <HAL_PWREx_AVM2Callback>

    /* Clear AVM2 exti pending bit */
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_AVM2);
2000d5f8:	4b05      	ldr	r3, [pc, #20]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d5fa:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
2000d5fe:	60da      	str	r2, [r3, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_AVM2);
2000d600:	4b03      	ldr	r3, [pc, #12]	@ (2000d610 <HAL_PWREx_PVD_PVM_IRQHandler+0xc4>)
2000d602:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
2000d606:	611a      	str	r2, [r3, #16]
  }
}
2000d608:	bf00      	nop
2000d60a:	3708      	adds	r7, #8
2000d60c:	46bd      	mov	sp, r7
2000d60e:	bd80      	pop	{r7, pc}
2000d610:	46022000 	.word	0x46022000

2000d614 <HAL_PWREx_UVMCallback>:
/**
  * @brief  PWR UVM interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_UVMCallback(void)
{
2000d614:	b480      	push	{r7}
2000d616:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_UVMCallback() API can be implemented in the user file
   */
}
2000d618:	bf00      	nop
2000d61a:	46bd      	mov	sp, r7
2000d61c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d620:	4770      	bx	lr

2000d622 <HAL_PWREx_IO2VMCallback>:
/**
  * @brief  PWR IO2VM interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_IO2VMCallback(void)
{
2000d622:	b480      	push	{r7}
2000d624:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_IO2VMCallback() API can be implemented in the user file
   */
}
2000d626:	bf00      	nop
2000d628:	46bd      	mov	sp, r7
2000d62a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d62e:	4770      	bx	lr

2000d630 <HAL_PWREx_AVM1Callback>:
/**
  * @brief  PWR AVM1 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_AVM1Callback(void)
{
2000d630:	b480      	push	{r7}
2000d632:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_AVM1Callback() API can be implemented in the user file
   */
}
2000d634:	bf00      	nop
2000d636:	46bd      	mov	sp, r7
2000d638:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d63c:	4770      	bx	lr

2000d63e <HAL_PWREx_AVM2Callback>:
/**
  * @brief  PWR AVM2 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_AVM2Callback(void)
{
2000d63e:	b480      	push	{r7}
2000d640:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_AVM2Callback() API can be implemented in the user file
   */
}
2000d642:	bf00      	nop
2000d644:	46bd      	mov	sp, r7
2000d646:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d64a:	4770      	bx	lr

2000d64c <HAL_PWREx_EnableSRAM2ContentStandbyRetention>:
  *                      @arg PWR_SRAM2_PAGE2_STANDBY : SRAM2 page 2 retention.
  *                      @arg PWR_SRAM2_FULL_STANDBY  : SRAM2 page 1 and page 2 retention.
  * @retval None.
  */
void HAL_PWREx_EnableSRAM2ContentStandbyRetention(uint32_t SRAM2Pages)
{
2000d64c:	b480      	push	{r7}
2000d64e:	b083      	sub	sp, #12
2000d650:	af00      	add	r7, sp, #0
2000d652:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_SRAM2_STANDBY_RETENTION(SRAM2Pages));

  /* Set RRSx bit(s) */
  SET_BIT(PWR->CR1, SRAM2Pages);
2000d654:	4b05      	ldr	r3, [pc, #20]	@ (2000d66c <HAL_PWREx_EnableSRAM2ContentStandbyRetention+0x20>)
2000d656:	681a      	ldr	r2, [r3, #0]
2000d658:	4904      	ldr	r1, [pc, #16]	@ (2000d66c <HAL_PWREx_EnableSRAM2ContentStandbyRetention+0x20>)
2000d65a:	687b      	ldr	r3, [r7, #4]
2000d65c:	4313      	orrs	r3, r2
2000d65e:	600b      	str	r3, [r1, #0]
}
2000d660:	bf00      	nop
2000d662:	370c      	adds	r7, #12
2000d664:	46bd      	mov	sp, r7
2000d666:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d66a:	4770      	bx	lr
2000d66c:	46020800 	.word	0x46020800

2000d670 <HAL_PWREx_DisableSRAM2ContentStandbyRetention>:
  *                      @arg PWR_SRAM2_PAGE2_STANDBY : SRAM2 page 2 retention.
  *                      @arg PWR_SRAM2_FULL_STANDBY  : SRAM2 page 1 and page 2 retention.
  * @retval None.
  */
void HAL_PWREx_DisableSRAM2ContentStandbyRetention(uint32_t SRAM2Pages)
{
2000d670:	b480      	push	{r7}
2000d672:	b083      	sub	sp, #12
2000d674:	af00      	add	r7, sp, #0
2000d676:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_SRAM2_STANDBY_RETENTION(SRAM2Pages));

  /* Clear RRSx bit(s) */
  CLEAR_BIT(PWR->CR1, SRAM2Pages);
2000d678:	4b06      	ldr	r3, [pc, #24]	@ (2000d694 <HAL_PWREx_DisableSRAM2ContentStandbyRetention+0x24>)
2000d67a:	681a      	ldr	r2, [r3, #0]
2000d67c:	687b      	ldr	r3, [r7, #4]
2000d67e:	43db      	mvns	r3, r3
2000d680:	4904      	ldr	r1, [pc, #16]	@ (2000d694 <HAL_PWREx_DisableSRAM2ContentStandbyRetention+0x24>)
2000d682:	4013      	ands	r3, r2
2000d684:	600b      	str	r3, [r1, #0]
}
2000d686:	bf00      	nop
2000d688:	370c      	adds	r7, #12
2000d68a:	46bd      	mov	sp, r7
2000d68c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d690:	4770      	bx	lr
2000d692:	bf00      	nop
2000d694:	46020800 	.word	0x46020800

2000d698 <HAL_PWREx_EnableRAMsContentStopRetention>:
  *                      This parameter can be one or a combination of the same
  *                      memory @ref PWREx_RAM_Contents_Stop_Retention.
  * @retval None.
  */
void HAL_PWREx_EnableRAMsContentStopRetention(uint32_t RAMSelection)
{
2000d698:	b480      	push	{r7}
2000d69a:	b085      	sub	sp, #20
2000d69c:	af00      	add	r7, sp, #0
2000d69e:	6078      	str	r0, [r7, #4]
  uint32_t dummy;

  /* Check RAM ID */
  switch (RAMSelection & SRAM_ID_MASK)
2000d6a0:	687b      	ldr	r3, [r7, #4]
2000d6a2:	0c1b      	lsrs	r3, r3, #16
2000d6a4:	041b      	lsls	r3, r3, #16
2000d6a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d6aa:	f000 8083 	beq.w	2000d7b4 <HAL_PWREx_EnableRAMsContentStopRetention+0x11c>
2000d6ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d6b2:	f200 808c 	bhi.w	2000d7ce <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d6ba:	d06e      	beq.n	2000d79a <HAL_PWREx_EnableRAMsContentStopRetention+0x102>
2000d6bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d6c0:	f200 8085 	bhi.w	2000d7ce <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d6c8:	d05a      	beq.n	2000d780 <HAL_PWREx_EnableRAMsContentStopRetention+0xe8>
2000d6ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d6ce:	d87e      	bhi.n	2000d7ce <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d6d4:	d047      	beq.n	2000d766 <HAL_PWREx_EnableRAMsContentStopRetention+0xce>
2000d6d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d6da:	d878      	bhi.n	2000d7ce <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6dc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d6e0:	d034      	beq.n	2000d74c <HAL_PWREx_EnableRAMsContentStopRetention+0xb4>
2000d6e2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d6e6:	d872      	bhi.n	2000d7ce <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d6ec:	d022      	beq.n	2000d734 <HAL_PWREx_EnableRAMsContentStopRetention+0x9c>
2000d6ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d6f2:	d86c      	bhi.n	2000d7ce <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
2000d6f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000d6f8:	d003      	beq.n	2000d702 <HAL_PWREx_EnableRAMsContentStopRetention+0x6a>
2000d6fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000d6fe:	d00c      	beq.n	2000d71a <HAL_PWREx_EnableRAMsContentStopRetention+0x82>
    }
#endif /* defined (PWR_CR5_SRAM6PDS1) */

    default:
    {
      return;
2000d700:	e065      	b.n	2000d7ce <HAL_PWREx_EnableRAMsContentStopRetention+0x136>
      dummy = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID);
2000d702:	687b      	ldr	r3, [r7, #4]
2000d704:	f003 0307 	and.w	r3, r3, #7
2000d708:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, dummy);
2000d70a:	4b34      	ldr	r3, [pc, #208]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d70c:	685a      	ldr	r2, [r3, #4]
2000d70e:	68fb      	ldr	r3, [r7, #12]
2000d710:	43db      	mvns	r3, r3
2000d712:	4932      	ldr	r1, [pc, #200]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d714:	4013      	ands	r3, r2
2000d716:	604b      	str	r3, [r1, #4]
      break;
2000d718:	e05a      	b.n	2000d7d0 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_SRAM2_FULL_STOP) & ~SRAM_ID_MASK;
2000d71a:	687b      	ldr	r3, [r7, #4]
2000d71c:	f003 0303 	and.w	r3, r3, #3
2000d720:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM2PDS1_Pos));
2000d722:	4b2e      	ldr	r3, [pc, #184]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d724:	685a      	ldr	r2, [r3, #4]
2000d726:	68fb      	ldr	r3, [r7, #12]
2000d728:	011b      	lsls	r3, r3, #4
2000d72a:	43db      	mvns	r3, r3
2000d72c:	492b      	ldr	r1, [pc, #172]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d72e:	4013      	ands	r3, r2
2000d730:	604b      	str	r3, [r1, #4]
      break;
2000d732:	e04d      	b.n	2000d7d0 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID | PAGE04_ID |
2000d734:	687b      	ldr	r3, [r7, #4]
2000d736:	b2db      	uxtb	r3, r3
2000d738:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM3PDS1_Pos));
2000d73a:	4b28      	ldr	r3, [pc, #160]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d73c:	685a      	ldr	r2, [r3, #4]
2000d73e:	68fb      	ldr	r3, [r7, #12]
2000d740:	041b      	lsls	r3, r3, #16
2000d742:	43db      	mvns	r3, r3
2000d744:	4925      	ldr	r1, [pc, #148]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d746:	4013      	ands	r3, r2
2000d748:	604b      	str	r3, [r1, #4]
      break;
2000d74a:	e041      	b.n	2000d7d0 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_SRAM4_FULL_STOP) & ~SRAM_ID_MASK;
2000d74c:	687b      	ldr	r3, [r7, #4]
2000d74e:	f003 0301 	and.w	r3, r3, #1
2000d752:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM4PDS_Pos));
2000d754:	4b21      	ldr	r3, [pc, #132]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d756:	685a      	ldr	r2, [r3, #4]
2000d758:	68fb      	ldr	r3, [r7, #12]
2000d75a:	019b      	lsls	r3, r3, #6
2000d75c:	43db      	mvns	r3, r3
2000d75e:	491f      	ldr	r1, [pc, #124]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d760:	4013      	ands	r3, r2
2000d762:	604b      	str	r3, [r1, #4]
      break;
2000d764:	e034      	b.n	2000d7d0 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_ICACHE_FULL_STOP) & ~SRAM_ID_MASK;
2000d766:	687b      	ldr	r3, [r7, #4]
2000d768:	f003 0301 	and.w	r3, r3, #1
2000d76c:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, dummy << PWR_CR2_ICRAMPDS_Pos);
2000d76e:	4b1b      	ldr	r3, [pc, #108]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d770:	685a      	ldr	r2, [r3, #4]
2000d772:	68fb      	ldr	r3, [r7, #12]
2000d774:	021b      	lsls	r3, r3, #8
2000d776:	43db      	mvns	r3, r3
2000d778:	4918      	ldr	r1, [pc, #96]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d77a:	4013      	ands	r3, r2
2000d77c:	604b      	str	r3, [r1, #4]
      break;
2000d77e:	e027      	b.n	2000d7d0 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_DCACHE1_FULL_STOP) & ~SRAM_ID_MASK;
2000d780:	687b      	ldr	r3, [r7, #4]
2000d782:	f003 0301 	and.w	r3, r3, #1
2000d786:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, dummy << PWR_CR2_DC1RAMPDS_Pos);
2000d788:	4b14      	ldr	r3, [pc, #80]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d78a:	685a      	ldr	r2, [r3, #4]
2000d78c:	68fb      	ldr	r3, [r7, #12]
2000d78e:	025b      	lsls	r3, r3, #9
2000d790:	43db      	mvns	r3, r3
2000d792:	4912      	ldr	r1, [pc, #72]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d794:	4013      	ands	r3, r2
2000d796:	604b      	str	r3, [r1, #4]
      break;
2000d798:	e01a      	b.n	2000d7d0 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_DMA2DRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d79a:	687b      	ldr	r3, [r7, #4]
2000d79c:	f003 0301 	and.w	r3, r3, #1
2000d7a0:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_DMA2DRAMPDS_Pos));
2000d7a2:	4b0e      	ldr	r3, [pc, #56]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d7a4:	685a      	ldr	r2, [r3, #4]
2000d7a6:	68fb      	ldr	r3, [r7, #12]
2000d7a8:	029b      	lsls	r3, r3, #10
2000d7aa:	43db      	mvns	r3, r3
2000d7ac:	490b      	ldr	r1, [pc, #44]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d7ae:	4013      	ands	r3, r2
2000d7b0:	604b      	str	r3, [r1, #4]
      break;
2000d7b2:	e00d      	b.n	2000d7d0 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      dummy = (RAMSelection & PWR_PERIPHRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d7b4:	687b      	ldr	r3, [r7, #4]
2000d7b6:	f003 0301 	and.w	r3, r3, #1
2000d7ba:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(PWR->CR2, (dummy << PWR_CR2_PRAMPDS_Pos));
2000d7bc:	4b07      	ldr	r3, [pc, #28]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d7be:	685a      	ldr	r2, [r3, #4]
2000d7c0:	68fb      	ldr	r3, [r7, #12]
2000d7c2:	02db      	lsls	r3, r3, #11
2000d7c4:	43db      	mvns	r3, r3
2000d7c6:	4905      	ldr	r1, [pc, #20]	@ (2000d7dc <HAL_PWREx_EnableRAMsContentStopRetention+0x144>)
2000d7c8:	4013      	ands	r3, r2
2000d7ca:	604b      	str	r3, [r1, #4]
      break;
2000d7cc:	e000      	b.n	2000d7d0 <HAL_PWREx_EnableRAMsContentStopRetention+0x138>
      return;
2000d7ce:	bf00      	nop
      break;
    }
  }
}
2000d7d0:	3714      	adds	r7, #20
2000d7d2:	46bd      	mov	sp, r7
2000d7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d7d8:	4770      	bx	lr
2000d7da:	bf00      	nop
2000d7dc:	46020800 	.word	0x46020800

2000d7e0 <HAL_PWREx_DisableRAMsContentStopRetention>:
  *                      This parameter can be one or a combination of the same
  *                      memory @ref PWREx_RAM_Contents_Stop_Retention.
  * @retval None.
  */
void HAL_PWREx_DisableRAMsContentStopRetention(uint32_t RAMSelection)
{
2000d7e0:	b480      	push	{r7}
2000d7e2:	b085      	sub	sp, #20
2000d7e4:	af00      	add	r7, sp, #0
2000d7e6:	6078      	str	r0, [r7, #4]
  uint32_t dummy;

  /* Check RAM ID */
  switch (RAMSelection & SRAM_ID_MASK)
2000d7e8:	687b      	ldr	r3, [r7, #4]
2000d7ea:	0c1b      	lsrs	r3, r3, #16
2000d7ec:	041b      	lsls	r3, r3, #16
2000d7ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d7f2:	d07a      	beq.n	2000d8ea <HAL_PWREx_DisableRAMsContentStopRetention+0x10a>
2000d7f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000d7f8:	f200 8083 	bhi.w	2000d902 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d7fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d800:	d067      	beq.n	2000d8d2 <HAL_PWREx_DisableRAMsContentStopRetention+0xf2>
2000d802:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000d806:	d87c      	bhi.n	2000d902 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d808:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d80c:	d055      	beq.n	2000d8ba <HAL_PWREx_DisableRAMsContentStopRetention+0xda>
2000d80e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000d812:	d876      	bhi.n	2000d902 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d814:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d818:	d043      	beq.n	2000d8a2 <HAL_PWREx_DisableRAMsContentStopRetention+0xc2>
2000d81a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000d81e:	d870      	bhi.n	2000d902 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d820:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d824:	d031      	beq.n	2000d88a <HAL_PWREx_DisableRAMsContentStopRetention+0xaa>
2000d826:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
2000d82a:	d86a      	bhi.n	2000d902 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d82c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d830:	d020      	beq.n	2000d874 <HAL_PWREx_DisableRAMsContentStopRetention+0x94>
2000d832:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000d836:	d864      	bhi.n	2000d902 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
2000d838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000d83c:	d003      	beq.n	2000d846 <HAL_PWREx_DisableRAMsContentStopRetention+0x66>
2000d83e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000d842:	d00b      	beq.n	2000d85c <HAL_PWREx_DisableRAMsContentStopRetention+0x7c>
    }
#endif /* defined (PWR_CR5_SRAM6PDS1) */

    default:
    {
      return;
2000d844:	e05d      	b.n	2000d902 <HAL_PWREx_DisableRAMsContentStopRetention+0x122>
      dummy   = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID);
2000d846:	687b      	ldr	r3, [r7, #4]
2000d848:	f003 0307 	and.w	r3, r3, #7
2000d84c:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, dummy);
2000d84e:	4b30      	ldr	r3, [pc, #192]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d850:	685a      	ldr	r2, [r3, #4]
2000d852:	492f      	ldr	r1, [pc, #188]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d854:	68fb      	ldr	r3, [r7, #12]
2000d856:	4313      	orrs	r3, r2
2000d858:	604b      	str	r3, [r1, #4]
      break;
2000d85a:	e053      	b.n	2000d904 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_SRAM2_FULL_STOP) & ~SRAM_ID_MASK;
2000d85c:	687b      	ldr	r3, [r7, #4]
2000d85e:	f003 0303 	and.w	r3, r3, #3
2000d862:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM2PDS1_Pos));
2000d864:	4b2a      	ldr	r3, [pc, #168]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d866:	685a      	ldr	r2, [r3, #4]
2000d868:	68fb      	ldr	r3, [r7, #12]
2000d86a:	011b      	lsls	r3, r3, #4
2000d86c:	4928      	ldr	r1, [pc, #160]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d86e:	4313      	orrs	r3, r2
2000d870:	604b      	str	r3, [r1, #4]
      break;
2000d872:	e047      	b.n	2000d904 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & ~SRAM_ID_MASK) & (PAGE01_ID | PAGE02_ID | PAGE03_ID | PAGE04_ID |
2000d874:	687b      	ldr	r3, [r7, #4]
2000d876:	b2db      	uxtb	r3, r3
2000d878:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM3PDS1_Pos));
2000d87a:	4b25      	ldr	r3, [pc, #148]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d87c:	685a      	ldr	r2, [r3, #4]
2000d87e:	68fb      	ldr	r3, [r7, #12]
2000d880:	041b      	lsls	r3, r3, #16
2000d882:	4923      	ldr	r1, [pc, #140]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d884:	4313      	orrs	r3, r2
2000d886:	604b      	str	r3, [r1, #4]
      break;
2000d888:	e03c      	b.n	2000d904 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_SRAM4_FULL_STOP) & ~SRAM_ID_MASK;
2000d88a:	687b      	ldr	r3, [r7, #4]
2000d88c:	f003 0301 	and.w	r3, r3, #1
2000d890:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_SRAM4PDS_Pos));
2000d892:	4b1f      	ldr	r3, [pc, #124]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d894:	685a      	ldr	r2, [r3, #4]
2000d896:	68fb      	ldr	r3, [r7, #12]
2000d898:	019b      	lsls	r3, r3, #6
2000d89a:	491d      	ldr	r1, [pc, #116]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d89c:	4313      	orrs	r3, r2
2000d89e:	604b      	str	r3, [r1, #4]
      break;
2000d8a0:	e030      	b.n	2000d904 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_ICACHE_FULL_STOP) & ~SRAM_ID_MASK;
2000d8a2:	687b      	ldr	r3, [r7, #4]
2000d8a4:	f003 0301 	and.w	r3, r3, #1
2000d8a8:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_ICRAMPDS_Pos));
2000d8aa:	4b19      	ldr	r3, [pc, #100]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8ac:	685a      	ldr	r2, [r3, #4]
2000d8ae:	68fb      	ldr	r3, [r7, #12]
2000d8b0:	021b      	lsls	r3, r3, #8
2000d8b2:	4917      	ldr	r1, [pc, #92]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8b4:	4313      	orrs	r3, r2
2000d8b6:	604b      	str	r3, [r1, #4]
      break;
2000d8b8:	e024      	b.n	2000d904 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_DCACHE1_FULL_STOP) & ~SRAM_ID_MASK;
2000d8ba:	687b      	ldr	r3, [r7, #4]
2000d8bc:	f003 0301 	and.w	r3, r3, #1
2000d8c0:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_DC1RAMPDS_Pos));
2000d8c2:	4b13      	ldr	r3, [pc, #76]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8c4:	685a      	ldr	r2, [r3, #4]
2000d8c6:	68fb      	ldr	r3, [r7, #12]
2000d8c8:	025b      	lsls	r3, r3, #9
2000d8ca:	4911      	ldr	r1, [pc, #68]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8cc:	4313      	orrs	r3, r2
2000d8ce:	604b      	str	r3, [r1, #4]
      break;
2000d8d0:	e018      	b.n	2000d904 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_DMA2DRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d8d2:	687b      	ldr	r3, [r7, #4]
2000d8d4:	f003 0301 	and.w	r3, r3, #1
2000d8d8:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_DMA2DRAMPDS_Pos));
2000d8da:	4b0d      	ldr	r3, [pc, #52]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8dc:	685a      	ldr	r2, [r3, #4]
2000d8de:	68fb      	ldr	r3, [r7, #12]
2000d8e0:	029b      	lsls	r3, r3, #10
2000d8e2:	490b      	ldr	r1, [pc, #44]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8e4:	4313      	orrs	r3, r2
2000d8e6:	604b      	str	r3, [r1, #4]
      break;
2000d8e8:	e00c      	b.n	2000d904 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      dummy = (RAMSelection & PWR_PERIPHRAM_FULL_STOP) & ~SRAM_ID_MASK;
2000d8ea:	687b      	ldr	r3, [r7, #4]
2000d8ec:	f003 0301 	and.w	r3, r3, #1
2000d8f0:	60fb      	str	r3, [r7, #12]
      SET_BIT(PWR->CR2, (dummy << PWR_CR2_PRAMPDS_Pos));
2000d8f2:	4b07      	ldr	r3, [pc, #28]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8f4:	685a      	ldr	r2, [r3, #4]
2000d8f6:	68fb      	ldr	r3, [r7, #12]
2000d8f8:	02db      	lsls	r3, r3, #11
2000d8fa:	4905      	ldr	r1, [pc, #20]	@ (2000d910 <HAL_PWREx_DisableRAMsContentStopRetention+0x130>)
2000d8fc:	4313      	orrs	r3, r2
2000d8fe:	604b      	str	r3, [r1, #4]
      break;
2000d900:	e000      	b.n	2000d904 <HAL_PWREx_DisableRAMsContentStopRetention+0x124>
      return;
2000d902:	bf00      	nop
      break;
    }
  }
}
2000d904:	3714      	adds	r7, #20
2000d906:	46bd      	mov	sp, r7
2000d908:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d90c:	4770      	bx	lr
2000d90e:	bf00      	nop
2000d910:	46020800 	.word	0x46020800

2000d914 <HAL_PWREx_EnableRAMsContentRunRetention>:
  *                        @arg PWR_SRAM6_FULL_RUN : SRAM6 full content retention (available only for
  *                                                            STM32U5Fxxx and STM32U5Gxxx devices).
  * @retval None.
  */
void HAL_PWREx_EnableRAMsContentRunRetention(uint32_t RAMSelection)
{
2000d914:	b480      	push	{r7}
2000d916:	b083      	sub	sp, #12
2000d918:	af00      	add	r7, sp, #0
2000d91a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_RAM_RUN_RETENTION(RAMSelection));

  /* Enable RAM retention in Run mode */
  CLEAR_BIT(PWR->CR1, RAMSelection);
2000d91c:	4b06      	ldr	r3, [pc, #24]	@ (2000d938 <HAL_PWREx_EnableRAMsContentRunRetention+0x24>)
2000d91e:	681a      	ldr	r2, [r3, #0]
2000d920:	687b      	ldr	r3, [r7, #4]
2000d922:	43db      	mvns	r3, r3
2000d924:	4904      	ldr	r1, [pc, #16]	@ (2000d938 <HAL_PWREx_EnableRAMsContentRunRetention+0x24>)
2000d926:	4013      	ands	r3, r2
2000d928:	600b      	str	r3, [r1, #0]
}
2000d92a:	bf00      	nop
2000d92c:	370c      	adds	r7, #12
2000d92e:	46bd      	mov	sp, r7
2000d930:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d934:	4770      	bx	lr
2000d936:	bf00      	nop
2000d938:	46020800 	.word	0x46020800

2000d93c <HAL_PWREx_DisableRAMsContentRunRetention>:
  *                        @arg PWR_SRAM6_FULL_RUN : SRAM6 full content retention (available only for
  *                                                            STM32U5Fxxx and STM32U5Gxxx devices).
  * @retval None.
  */
void HAL_PWREx_DisableRAMsContentRunRetention(uint32_t RAMSelection)
{
2000d93c:	b480      	push	{r7}
2000d93e:	b083      	sub	sp, #12
2000d940:	af00      	add	r7, sp, #0
2000d942:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_RAM_RUN_RETENTION(RAMSelection));

  /* Disable RAM retention in Run mode */
  SET_BIT(PWR->CR1, RAMSelection);
2000d944:	4b05      	ldr	r3, [pc, #20]	@ (2000d95c <HAL_PWREx_DisableRAMsContentRunRetention+0x20>)
2000d946:	681a      	ldr	r2, [r3, #0]
2000d948:	4904      	ldr	r1, [pc, #16]	@ (2000d95c <HAL_PWREx_DisableRAMsContentRunRetention+0x20>)
2000d94a:	687b      	ldr	r3, [r7, #4]
2000d94c:	4313      	orrs	r3, r2
2000d94e:	600b      	str	r3, [r1, #0]
}
2000d950:	bf00      	nop
2000d952:	370c      	adds	r7, #12
2000d954:	46bd      	mov	sp, r7
2000d956:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d95a:	4770      	bx	lr
2000d95c:	46020800 	.word	0x46020800

2000d960 <HAL_PWREx_EnableBkupRAMRetention>:
  * @note   This bit can be enabled only when LDO regulator is selected as
  *         source supply.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkupRAMRetention(void)
{
2000d960:	b580      	push	{r7, lr}
2000d962:	af00      	add	r7, sp, #0
  /*
    Backup RAM retention in Standby, Shutdown and VBAT should be enabled
    when the Vcore is alimented by the LDO regulator
  */
  if (HAL_PWREx_GetSupplyConfig() == PWR_LDO_SUPPLY)
2000d964:	f7ff f95a 	bl	2000cc1c <HAL_PWREx_GetSupplyConfig>
2000d968:	4603      	mov	r3, r0
2000d96a:	2b00      	cmp	r3, #0
2000d96c:	d107      	bne.n	2000d97e <HAL_PWREx_EnableBkupRAMRetention+0x1e>
  {
    SET_BIT(PWR->BDCR1, PWR_BDCR1_BREN);
2000d96e:	4b05      	ldr	r3, [pc, #20]	@ (2000d984 <HAL_PWREx_EnableBkupRAMRetention+0x24>)
2000d970:	6a1b      	ldr	r3, [r3, #32]
2000d972:	4a04      	ldr	r2, [pc, #16]	@ (2000d984 <HAL_PWREx_EnableBkupRAMRetention+0x24>)
2000d974:	f043 0301 	orr.w	r3, r3, #1
2000d978:	6213      	str	r3, [r2, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
2000d97a:	2300      	movs	r3, #0
2000d97c:	e000      	b.n	2000d980 <HAL_PWREx_EnableBkupRAMRetention+0x20>
    return HAL_ERROR;
2000d97e:	2301      	movs	r3, #1
}
2000d980:	4618      	mov	r0, r3
2000d982:	bd80      	pop	{r7, pc}
2000d984:	46020800 	.word	0x46020800

2000d988 <HAL_PWREx_DisableBkupRAMRetention>:
  *         Stop modes. However, its content is lost in Standby, Shutdown and
  *         VBAT modes. This bit can be writte
  * @retval None.
  */
void HAL_PWREx_DisableBkupRAMRetention(void)
{
2000d988:	b480      	push	{r7}
2000d98a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->BDCR1, PWR_BDCR1_BREN);
2000d98c:	4b05      	ldr	r3, [pc, #20]	@ (2000d9a4 <HAL_PWREx_DisableBkupRAMRetention+0x1c>)
2000d98e:	6a1b      	ldr	r3, [r3, #32]
2000d990:	4a04      	ldr	r2, [pc, #16]	@ (2000d9a4 <HAL_PWREx_DisableBkupRAMRetention+0x1c>)
2000d992:	f023 0301 	bic.w	r3, r3, #1
2000d996:	6213      	str	r3, [r2, #32]
}
2000d998:	bf00      	nop
2000d99a:	46bd      	mov	sp, r7
2000d99c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d9a0:	4770      	bx	lr
2000d9a2:	bf00      	nop
2000d9a4:	46020800 	.word	0x46020800

2000d9a8 <HAL_PWREx_EnableFlashFastWakeUp>:
  *         mode in Stop 0 and Stop 1 modes, which offers a faster startup time
  *         with higher consumption.
  * @retval None.
  */
void HAL_PWREx_EnableFlashFastWakeUp(void)
{
2000d9a8:	b480      	push	{r7}
2000d9aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_FLASHFWU);
2000d9ac:	4b05      	ldr	r3, [pc, #20]	@ (2000d9c4 <HAL_PWREx_EnableFlashFastWakeUp+0x1c>)
2000d9ae:	685b      	ldr	r3, [r3, #4]
2000d9b0:	4a04      	ldr	r2, [pc, #16]	@ (2000d9c4 <HAL_PWREx_EnableFlashFastWakeUp+0x1c>)
2000d9b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
2000d9b6:	6053      	str	r3, [r2, #4]
}
2000d9b8:	bf00      	nop
2000d9ba:	46bd      	mov	sp, r7
2000d9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d9c0:	4770      	bx	lr
2000d9c2:	bf00      	nop
2000d9c4:	46020800 	.word	0x46020800

2000d9c8 <HAL_PWREx_DisableFlashFastWakeUp>:
  *         mode in Stop 0 and Stop 1 modes, which causes a slower startup time
  *         with lower consumption.
  * @retval None.
  */
void HAL_PWREx_DisableFlashFastWakeUp(void)
{
2000d9c8:	b480      	push	{r7}
2000d9ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_FLASHFWU);
2000d9cc:	4b05      	ldr	r3, [pc, #20]	@ (2000d9e4 <HAL_PWREx_DisableFlashFastWakeUp+0x1c>)
2000d9ce:	685b      	ldr	r3, [r3, #4]
2000d9d0:	4a04      	ldr	r2, [pc, #16]	@ (2000d9e4 <HAL_PWREx_DisableFlashFastWakeUp+0x1c>)
2000d9d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000d9d6:	6053      	str	r3, [r2, #4]
}
2000d9d8:	bf00      	nop
2000d9da:	46bd      	mov	sp, r7
2000d9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000d9e0:	4770      	bx	lr
2000d9e2:	bf00      	nop
2000d9e4:	46020800 	.word	0x46020800

2000d9e8 <HAL_PWREx_EnableSRAM4FastWakeUp>:
  *         Stop 0, Stop 1 and Stop 2 modes, and also increases the LPDMA access time
  *         to SRAM4 during Stop modes.
  * @retval None.
  */
void HAL_PWREx_EnableSRAM4FastWakeUp(void)
{
2000d9e8:	b480      	push	{r7}
2000d9ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_SRAM4FWU);
2000d9ec:	4b05      	ldr	r3, [pc, #20]	@ (2000da04 <HAL_PWREx_EnableSRAM4FastWakeUp+0x1c>)
2000d9ee:	685b      	ldr	r3, [r3, #4]
2000d9f0:	4a04      	ldr	r2, [pc, #16]	@ (2000da04 <HAL_PWREx_EnableSRAM4FastWakeUp+0x1c>)
2000d9f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
2000d9f6:	6053      	str	r3, [r2, #4]
}
2000d9f8:	bf00      	nop
2000d9fa:	46bd      	mov	sp, r7
2000d9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
2000da00:	4770      	bx	lr
2000da02:	bf00      	nop
2000da04:	46020800 	.word	0x46020800

2000da08 <HAL_PWREx_DisableSRAM4FastWakeUp>:
  *         Stop 0, Stop 1 and Stop 2 modes, and also increases the LPDMA access time
  *         to SRAM4 during Stop modes.
  * @retval None.
  */
void HAL_PWREx_DisableSRAM4FastWakeUp(void)
{
2000da08:	b480      	push	{r7}
2000da0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_SRAM4FWU);
2000da0c:	4b05      	ldr	r3, [pc, #20]	@ (2000da24 <HAL_PWREx_DisableSRAM4FastWakeUp+0x1c>)
2000da0e:	685b      	ldr	r3, [r3, #4]
2000da10:	4a04      	ldr	r2, [pc, #16]	@ (2000da24 <HAL_PWREx_DisableSRAM4FastWakeUp+0x1c>)
2000da12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
2000da16:	6053      	str	r3, [r2, #4]
}
2000da18:	bf00      	nop
2000da1a:	46bd      	mov	sp, r7
2000da1c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000da20:	4770      	bx	lr
2000da22:	bf00      	nop
2000da24:	46020800 	.word	0x46020800

2000da28 <HAL_PWREx_EnablePullUpPullDownConfig>:
  *         HAL_PWREx_EnableGPIOPullDown() API's ensure there is no conflict
  *         when setting PUy or PDy bit.
  * @retval None.
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
2000da28:	b480      	push	{r7}
2000da2a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->APCR, PWR_APCR_APC);
2000da2c:	4b05      	ldr	r3, [pc, #20]	@ (2000da44 <HAL_PWREx_EnablePullUpPullDownConfig+0x1c>)
2000da2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000da30:	4a04      	ldr	r2, [pc, #16]	@ (2000da44 <HAL_PWREx_EnablePullUpPullDownConfig+0x1c>)
2000da32:	f043 0301 	orr.w	r3, r3, #1
2000da36:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
2000da38:	bf00      	nop
2000da3a:	46bd      	mov	sp, r7
2000da3c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000da40:	4770      	bx	lr
2000da42:	bf00      	nop
2000da44:	46020800 	.word	0x46020800

2000da48 <HAL_PWREx_DisablePullUpPullDownConfig>:
  *         defined in PWR_PUCRx and PWR_PDCRx registers are not applied in
  *         Standby and Shutdown modes.
  * @retval None.
  */
void HAL_PWREx_DisablePullUpPullDownConfig(void)
{
2000da48:	b480      	push	{r7}
2000da4a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->APCR, PWR_APCR_APC);
2000da4c:	4b05      	ldr	r3, [pc, #20]	@ (2000da64 <HAL_PWREx_DisablePullUpPullDownConfig+0x1c>)
2000da4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000da50:	4a04      	ldr	r2, [pc, #16]	@ (2000da64 <HAL_PWREx_DisablePullUpPullDownConfig+0x1c>)
2000da52:	f023 0301 	bic.w	r3, r3, #1
2000da56:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
2000da58:	bf00      	nop
2000da5a:	46bd      	mov	sp, r7
2000da5c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000da60:	4770      	bx	lr
2000da62:	bf00      	nop
2000da64:	46020800 	.word	0x46020800

2000da68 <HAL_PWREx_EnableGPIOPullUp>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000da68:	b480      	push	{r7}
2000da6a:	b083      	sub	sp, #12
2000da6c:	af00      	add	r7, sp, #0
2000da6e:	6078      	str	r0, [r7, #4]
2000da70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000da72:	687b      	ldr	r3, [r7, #4]
2000da74:	2b08      	cmp	r3, #8
2000da76:	f200 80a7 	bhi.w	2000dbc8 <HAL_PWREx_EnableGPIOPullUp+0x160>
2000da7a:	a201      	add	r2, pc, #4	@ (adr r2, 2000da80 <HAL_PWREx_EnableGPIOPullUp+0x18>)
2000da7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000da80:	2000daa5 	.word	0x2000daa5
2000da84:	2000dac9 	.word	0x2000dac9
2000da88:	2000dae9 	.word	0x2000dae9
2000da8c:	2000db05 	.word	0x2000db05
2000da90:	2000db21 	.word	0x2000db21
2000da94:	2000db3d 	.word	0x2000db3d
2000da98:	2000db59 	.word	0x2000db59
2000da9c:	2000db7d 	.word	0x2000db7d
2000daa0:	2000dba1 	.word	0x2000dba1
  {
    case PWR_GPIO_A: /* Apply Pull Up to GPIO port A */
      SET_BIT(PWR->PUCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_14))));
2000daa4:	4b4d      	ldr	r3, [pc, #308]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000daa6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
2000daa8:	683b      	ldr	r3, [r7, #0]
2000daaa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000daae:	494b      	ldr	r1, [pc, #300]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dab0:	4313      	orrs	r3, r2
2000dab2:	650b      	str	r3, [r1, #80]	@ 0x50
      CLEAR_BIT(PWR->PDCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
2000dab4:	4b49      	ldr	r3, [pc, #292]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dab6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
2000dab8:	683b      	ldr	r3, [r7, #0]
2000daba:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
2000dabe:	43db      	mvns	r3, r3
2000dac0:	4946      	ldr	r1, [pc, #280]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dac2:	4013      	ands	r3, r2
2000dac4:	654b      	str	r3, [r1, #84]	@ 0x54
      break;
2000dac6:	e081      	b.n	2000dbcc <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_B: /* Apply Pull Up to GPIO port B */
      SET_BIT(PWR->PUCRB, GPIO_Pin);
2000dac8:	4b44      	ldr	r3, [pc, #272]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000daca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
2000dacc:	4943      	ldr	r1, [pc, #268]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dace:	683b      	ldr	r3, [r7, #0]
2000dad0:	4313      	orrs	r3, r2
2000dad2:	658b      	str	r3, [r1, #88]	@ 0x58
      CLEAR_BIT(PWR->PDCRB, (GPIO_Pin & (~(PWR_GPIO_BIT_4))));
2000dad4:	4b41      	ldr	r3, [pc, #260]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dad6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
2000dad8:	683b      	ldr	r3, [r7, #0]
2000dada:	f023 0310 	bic.w	r3, r3, #16
2000dade:	43db      	mvns	r3, r3
2000dae0:	493e      	ldr	r1, [pc, #248]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dae2:	4013      	ands	r3, r2
2000dae4:	65cb      	str	r3, [r1, #92]	@ 0x5c
      break;
2000dae6:	e071      	b.n	2000dbcc <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_C: /* Apply Pull Up to GPIO port C */
      SET_BIT(PWR->PUCRC, GPIO_Pin);
2000dae8:	4b3c      	ldr	r3, [pc, #240]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000daea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000daec:	493b      	ldr	r1, [pc, #236]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000daee:	683b      	ldr	r3, [r7, #0]
2000daf0:	4313      	orrs	r3, r2
2000daf2:	660b      	str	r3, [r1, #96]	@ 0x60
      CLEAR_BIT(PWR->PDCRC, GPIO_Pin);
2000daf4:	4b39      	ldr	r3, [pc, #228]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000daf6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
2000daf8:	683b      	ldr	r3, [r7, #0]
2000dafa:	43db      	mvns	r3, r3
2000dafc:	4937      	ldr	r1, [pc, #220]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dafe:	4013      	ands	r3, r2
2000db00:	664b      	str	r3, [r1, #100]	@ 0x64
      break;
2000db02:	e063      	b.n	2000dbcc <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_D: /* Apply Pull Up to GPIO port D */
      SET_BIT(PWR->PUCRD, GPIO_Pin);
2000db04:	4b35      	ldr	r3, [pc, #212]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db06:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
2000db08:	4934      	ldr	r1, [pc, #208]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db0a:	683b      	ldr	r3, [r7, #0]
2000db0c:	4313      	orrs	r3, r2
2000db0e:	668b      	str	r3, [r1, #104]	@ 0x68
      CLEAR_BIT(PWR->PDCRD, GPIO_Pin);
2000db10:	4b32      	ldr	r3, [pc, #200]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db12:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
2000db14:	683b      	ldr	r3, [r7, #0]
2000db16:	43db      	mvns	r3, r3
2000db18:	4930      	ldr	r1, [pc, #192]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db1a:	4013      	ands	r3, r2
2000db1c:	66cb      	str	r3, [r1, #108]	@ 0x6c
      break;
2000db1e:	e055      	b.n	2000dbcc <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_E: /* Apply Pull Up to GPIO port E */
      SET_BIT(PWR->PUCRE, GPIO_Pin);
2000db20:	4b2e      	ldr	r3, [pc, #184]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
2000db24:	492d      	ldr	r1, [pc, #180]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db26:	683b      	ldr	r3, [r7, #0]
2000db28:	4313      	orrs	r3, r2
2000db2a:	670b      	str	r3, [r1, #112]	@ 0x70
      CLEAR_BIT(PWR->PDCRE, GPIO_Pin);
2000db2c:	4b2b      	ldr	r3, [pc, #172]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db2e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
2000db30:	683b      	ldr	r3, [r7, #0]
2000db32:	43db      	mvns	r3, r3
2000db34:	4929      	ldr	r1, [pc, #164]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db36:	4013      	ands	r3, r2
2000db38:	674b      	str	r3, [r1, #116]	@ 0x74
      break;
2000db3a:	e047      	b.n	2000dbcc <HAL_PWREx_EnableGPIOPullUp+0x164>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Apply Pull Up to GPIO port F */
      SET_BIT(PWR->PUCRF, GPIO_Pin);
2000db3c:	4b27      	ldr	r3, [pc, #156]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db3e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
2000db40:	4926      	ldr	r1, [pc, #152]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db42:	683b      	ldr	r3, [r7, #0]
2000db44:	4313      	orrs	r3, r2
2000db46:	678b      	str	r3, [r1, #120]	@ 0x78
      CLEAR_BIT(PWR->PDCRF, GPIO_Pin);
2000db48:	4b24      	ldr	r3, [pc, #144]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db4a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
2000db4c:	683b      	ldr	r3, [r7, #0]
2000db4e:	43db      	mvns	r3, r3
2000db50:	4922      	ldr	r1, [pc, #136]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db52:	4013      	ands	r3, r2
2000db54:	67cb      	str	r3, [r1, #124]	@ 0x7c
      break;
2000db56:	e039      	b.n	2000dbcc <HAL_PWREx_EnableGPIOPullUp+0x164>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Apply Pull Up to GPIO port G */
      SET_BIT(PWR->PUCRG, GPIO_Pin);
2000db58:	4b20      	ldr	r3, [pc, #128]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db5a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
2000db5e:	491f      	ldr	r1, [pc, #124]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db60:	683b      	ldr	r3, [r7, #0]
2000db62:	4313      	orrs	r3, r2
2000db64:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
      CLEAR_BIT(PWR->PDCRG, GPIO_Pin);
2000db68:	4b1c      	ldr	r3, [pc, #112]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db6a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
2000db6e:	683b      	ldr	r3, [r7, #0]
2000db70:	43db      	mvns	r3, r3
2000db72:	491a      	ldr	r1, [pc, #104]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db74:	4013      	ands	r3, r2
2000db76:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      break;
2000db7a:	e027      	b.n	2000dbcc <HAL_PWREx_EnableGPIOPullUp+0x164>

    case PWR_GPIO_H: /* Apply Pull Up to GPIO port H */
      SET_BIT(PWR->PUCRH, GPIO_Pin);
2000db7c:	4b17      	ldr	r3, [pc, #92]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db7e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
2000db82:	4916      	ldr	r1, [pc, #88]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db84:	683b      	ldr	r3, [r7, #0]
2000db86:	4313      	orrs	r3, r2
2000db88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      CLEAR_BIT(PWR->PDCRH, GPIO_Pin);
2000db8c:	4b13      	ldr	r3, [pc, #76]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db8e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
2000db92:	683b      	ldr	r3, [r7, #0]
2000db94:	43db      	mvns	r3, r3
2000db96:	4911      	ldr	r1, [pc, #68]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000db98:	4013      	ands	r3, r2
2000db9a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
      break;
2000db9e:	e015      	b.n	2000dbcc <HAL_PWREx_EnableGPIOPullUp+0x164>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Apply Pull Up to GPIO port I */
      SET_BIT(PWR->PUCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000dba0:	4b0e      	ldr	r3, [pc, #56]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dba2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
2000dba6:	683b      	ldr	r3, [r7, #0]
2000dba8:	b2db      	uxtb	r3, r3
2000dbaa:	490c      	ldr	r1, [pc, #48]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dbac:	4313      	orrs	r3, r2
2000dbae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      CLEAR_BIT(PWR->PDCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000dbb2:	4b0a      	ldr	r3, [pc, #40]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dbb4:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
2000dbb8:	683b      	ldr	r3, [r7, #0]
2000dbba:	b2db      	uxtb	r3, r3
2000dbbc:	43db      	mvns	r3, r3
2000dbbe:	4907      	ldr	r1, [pc, #28]	@ (2000dbdc <HAL_PWREx_EnableGPIOPullUp+0x174>)
2000dbc0:	4013      	ands	r3, r2
2000dbc2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      break;
2000dbc6:	e001      	b.n	2000dbcc <HAL_PWREx_EnableGPIOPullUp+0x164>
      CLEAR_BIT(PWR->PDCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000dbc8:	2301      	movs	r3, #1
2000dbca:	e000      	b.n	2000dbce <HAL_PWREx_EnableGPIOPullUp+0x166>
      break;
  }

  return HAL_OK;
2000dbcc:	2300      	movs	r3, #0
}
2000dbce:	4618      	mov	r0, r3
2000dbd0:	370c      	adds	r7, #12
2000dbd2:	46bd      	mov	sp, r7
2000dbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
2000dbd8:	4770      	bx	lr
2000dbda:	bf00      	nop
2000dbdc:	46020800 	.word	0x46020800

2000dbe0 <HAL_PWREx_DisableGPIOPullUp>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000dbe0:	b480      	push	{r7}
2000dbe2:	b083      	sub	sp, #12
2000dbe4:	af00      	add	r7, sp, #0
2000dbe6:	6078      	str	r0, [r7, #4]
2000dbe8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000dbea:	687b      	ldr	r3, [r7, #4]
2000dbec:	2b08      	cmp	r3, #8
2000dbee:	d866      	bhi.n	2000dcbe <HAL_PWREx_DisableGPIOPullUp+0xde>
2000dbf0:	a201      	add	r2, pc, #4	@ (adr r2, 2000dbf8 <HAL_PWREx_DisableGPIOPullUp+0x18>)
2000dbf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000dbf6:	bf00      	nop
2000dbf8:	2000dc1d 	.word	0x2000dc1d
2000dbfc:	2000dc31 	.word	0x2000dc31
2000dc00:	2000dc41 	.word	0x2000dc41
2000dc04:	2000dc51 	.word	0x2000dc51
2000dc08:	2000dc61 	.word	0x2000dc61
2000dc0c:	2000dc71 	.word	0x2000dc71
2000dc10:	2000dc81 	.word	0x2000dc81
2000dc14:	2000dc95 	.word	0x2000dc95
2000dc18:	2000dca9 	.word	0x2000dca9
  {
    case PWR_GPIO_A: /* Disable Pull Up for GPIO port A */
      CLEAR_BIT(PWR->PUCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_14))));
2000dc1c:	4b2c      	ldr	r3, [pc, #176]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc1e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
2000dc20:	683b      	ldr	r3, [r7, #0]
2000dc22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000dc26:	43db      	mvns	r3, r3
2000dc28:	4929      	ldr	r1, [pc, #164]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc2a:	4013      	ands	r3, r2
2000dc2c:	650b      	str	r3, [r1, #80]	@ 0x50
      break;
2000dc2e:	e048      	b.n	2000dcc2 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_B: /* Disable Pull Up for GPIO port B */
      CLEAR_BIT(PWR->PUCRB, GPIO_Pin);
2000dc30:	4b27      	ldr	r3, [pc, #156]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc32:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
2000dc34:	683b      	ldr	r3, [r7, #0]
2000dc36:	43db      	mvns	r3, r3
2000dc38:	4925      	ldr	r1, [pc, #148]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc3a:	4013      	ands	r3, r2
2000dc3c:	658b      	str	r3, [r1, #88]	@ 0x58
      break;
2000dc3e:	e040      	b.n	2000dcc2 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_C: /* Disable Pull Up for GPIO port C */
      CLEAR_BIT(PWR->PUCRC, GPIO_Pin);
2000dc40:	4b23      	ldr	r3, [pc, #140]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc42:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000dc44:	683b      	ldr	r3, [r7, #0]
2000dc46:	43db      	mvns	r3, r3
2000dc48:	4921      	ldr	r1, [pc, #132]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc4a:	4013      	ands	r3, r2
2000dc4c:	660b      	str	r3, [r1, #96]	@ 0x60
      break;
2000dc4e:	e038      	b.n	2000dcc2 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_D: /* Disable Pull Up for GPIO port D */
      CLEAR_BIT(PWR->PUCRD, GPIO_Pin);
2000dc50:	4b1f      	ldr	r3, [pc, #124]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc52:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
2000dc54:	683b      	ldr	r3, [r7, #0]
2000dc56:	43db      	mvns	r3, r3
2000dc58:	491d      	ldr	r1, [pc, #116]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc5a:	4013      	ands	r3, r2
2000dc5c:	668b      	str	r3, [r1, #104]	@ 0x68
      break;
2000dc5e:	e030      	b.n	2000dcc2 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_E: /* Disable Pull Up for GPIO port E */
      CLEAR_BIT(PWR->PUCRE, GPIO_Pin);
2000dc60:	4b1b      	ldr	r3, [pc, #108]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc62:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
2000dc64:	683b      	ldr	r3, [r7, #0]
2000dc66:	43db      	mvns	r3, r3
2000dc68:	4919      	ldr	r1, [pc, #100]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc6a:	4013      	ands	r3, r2
2000dc6c:	670b      	str	r3, [r1, #112]	@ 0x70
      break;
2000dc6e:	e028      	b.n	2000dcc2 <HAL_PWREx_DisableGPIOPullUp+0xe2>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Disable Pull Up for GPIO port F */
      CLEAR_BIT(PWR->PUCRF, GPIO_Pin);
2000dc70:	4b17      	ldr	r3, [pc, #92]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc72:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
2000dc74:	683b      	ldr	r3, [r7, #0]
2000dc76:	43db      	mvns	r3, r3
2000dc78:	4915      	ldr	r1, [pc, #84]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc7a:	4013      	ands	r3, r2
2000dc7c:	678b      	str	r3, [r1, #120]	@ 0x78
      break;
2000dc7e:	e020      	b.n	2000dcc2 <HAL_PWREx_DisableGPIOPullUp+0xe2>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Disable Pull Up for GPIO port G */
      CLEAR_BIT(PWR->PUCRG, GPIO_Pin);
2000dc80:	4b13      	ldr	r3, [pc, #76]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc82:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
2000dc86:	683b      	ldr	r3, [r7, #0]
2000dc88:	43db      	mvns	r3, r3
2000dc8a:	4911      	ldr	r1, [pc, #68]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc8c:	4013      	ands	r3, r2
2000dc8e:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
      break;
2000dc92:	e016      	b.n	2000dcc2 <HAL_PWREx_DisableGPIOPullUp+0xe2>

    case PWR_GPIO_H: /* Disable Pull Up for GPIO port H */
      CLEAR_BIT(PWR->PUCRH, GPIO_Pin);
2000dc94:	4b0e      	ldr	r3, [pc, #56]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dc96:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
2000dc9a:	683b      	ldr	r3, [r7, #0]
2000dc9c:	43db      	mvns	r3, r3
2000dc9e:	490c      	ldr	r1, [pc, #48]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dca0:	4013      	ands	r3, r2
2000dca2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      break;
2000dca6:	e00c      	b.n	2000dcc2 <HAL_PWREx_DisableGPIOPullUp+0xe2>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Disable Pull Up for GPIO port I */
      CLEAR_BIT(PWR->PUCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000dca8:	4b09      	ldr	r3, [pc, #36]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dcaa:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
2000dcae:	683b      	ldr	r3, [r7, #0]
2000dcb0:	b2db      	uxtb	r3, r3
2000dcb2:	43db      	mvns	r3, r3
2000dcb4:	4906      	ldr	r1, [pc, #24]	@ (2000dcd0 <HAL_PWREx_DisableGPIOPullUp+0xf0>)
2000dcb6:	4013      	ands	r3, r2
2000dcb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      break;
2000dcbc:	e001      	b.n	2000dcc2 <HAL_PWREx_DisableGPIOPullUp+0xe2>
      CLEAR_BIT(PWR->PUCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000dcbe:	2301      	movs	r3, #1
2000dcc0:	e000      	b.n	2000dcc4 <HAL_PWREx_DisableGPIOPullUp+0xe4>
      break;
  }

  return HAL_OK;
2000dcc2:	2300      	movs	r3, #0
}
2000dcc4:	4618      	mov	r0, r3
2000dcc6:	370c      	adds	r7, #12
2000dcc8:	46bd      	mov	sp, r7
2000dcca:	f85d 7b04 	ldr.w	r7, [sp], #4
2000dcce:	4770      	bx	lr
2000dcd0:	46020800 	.word	0x46020800

2000dcd4 <HAL_PWREx_EnableGPIOPullDown>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000dcd4:	b480      	push	{r7}
2000dcd6:	b083      	sub	sp, #12
2000dcd8:	af00      	add	r7, sp, #0
2000dcda:	6078      	str	r0, [r7, #4]
2000dcdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000dcde:	687b      	ldr	r3, [r7, #4]
2000dce0:	2b08      	cmp	r3, #8
2000dce2:	f200 80a7 	bhi.w	2000de34 <HAL_PWREx_EnableGPIOPullDown+0x160>
2000dce6:	a201      	add	r2, pc, #4	@ (adr r2, 2000dcec <HAL_PWREx_EnableGPIOPullDown+0x18>)
2000dce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000dcec:	2000dd11 	.word	0x2000dd11
2000dcf0:	2000dd35 	.word	0x2000dd35
2000dcf4:	2000dd55 	.word	0x2000dd55
2000dcf8:	2000dd71 	.word	0x2000dd71
2000dcfc:	2000dd8d 	.word	0x2000dd8d
2000dd00:	2000dda9 	.word	0x2000dda9
2000dd04:	2000ddc5 	.word	0x2000ddc5
2000dd08:	2000dde9 	.word	0x2000dde9
2000dd0c:	2000de0d 	.word	0x2000de0d
  {
    case PWR_GPIO_A: /* Apply Pull Down to GPIO port A */
      SET_BIT(PWR->PDCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
2000dd10:	4b4d      	ldr	r3, [pc, #308]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd12:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
2000dd14:	683b      	ldr	r3, [r7, #0]
2000dd16:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
2000dd1a:	494b      	ldr	r1, [pc, #300]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd1c:	4313      	orrs	r3, r2
2000dd1e:	654b      	str	r3, [r1, #84]	@ 0x54
      CLEAR_BIT(PWR->PUCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_14))));
2000dd20:	4b49      	ldr	r3, [pc, #292]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd22:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
2000dd24:	683b      	ldr	r3, [r7, #0]
2000dd26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000dd2a:	43db      	mvns	r3, r3
2000dd2c:	4946      	ldr	r1, [pc, #280]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd2e:	4013      	ands	r3, r2
2000dd30:	650b      	str	r3, [r1, #80]	@ 0x50
      break;
2000dd32:	e081      	b.n	2000de38 <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_B: /* Apply Pull Down to GPIO port B */
      SET_BIT(PWR->PDCRB, (GPIO_Pin & (~(PWR_GPIO_BIT_4))));
2000dd34:	4b44      	ldr	r3, [pc, #272]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
2000dd38:	683b      	ldr	r3, [r7, #0]
2000dd3a:	f023 0310 	bic.w	r3, r3, #16
2000dd3e:	4942      	ldr	r1, [pc, #264]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd40:	4313      	orrs	r3, r2
2000dd42:	65cb      	str	r3, [r1, #92]	@ 0x5c
      CLEAR_BIT(PWR->PUCRB, GPIO_Pin);
2000dd44:	4b40      	ldr	r3, [pc, #256]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd46:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
2000dd48:	683b      	ldr	r3, [r7, #0]
2000dd4a:	43db      	mvns	r3, r3
2000dd4c:	493e      	ldr	r1, [pc, #248]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd4e:	4013      	ands	r3, r2
2000dd50:	658b      	str	r3, [r1, #88]	@ 0x58
      break;
2000dd52:	e071      	b.n	2000de38 <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_C: /* Apply Pull Down to GPIO port C */
      SET_BIT(PWR->PDCRC, GPIO_Pin);
2000dd54:	4b3c      	ldr	r3, [pc, #240]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd56:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
2000dd58:	493b      	ldr	r1, [pc, #236]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd5a:	683b      	ldr	r3, [r7, #0]
2000dd5c:	4313      	orrs	r3, r2
2000dd5e:	664b      	str	r3, [r1, #100]	@ 0x64
      CLEAR_BIT(PWR->PUCRC, GPIO_Pin);
2000dd60:	4b39      	ldr	r3, [pc, #228]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd62:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000dd64:	683b      	ldr	r3, [r7, #0]
2000dd66:	43db      	mvns	r3, r3
2000dd68:	4937      	ldr	r1, [pc, #220]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd6a:	4013      	ands	r3, r2
2000dd6c:	660b      	str	r3, [r1, #96]	@ 0x60
      break;
2000dd6e:	e063      	b.n	2000de38 <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_D: /* Apply Pull Down to GPIO port D */
      SET_BIT(PWR->PDCRD, GPIO_Pin);
2000dd70:	4b35      	ldr	r3, [pc, #212]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd72:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
2000dd74:	4934      	ldr	r1, [pc, #208]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd76:	683b      	ldr	r3, [r7, #0]
2000dd78:	4313      	orrs	r3, r2
2000dd7a:	66cb      	str	r3, [r1, #108]	@ 0x6c
      CLEAR_BIT(PWR->PUCRD, GPIO_Pin);
2000dd7c:	4b32      	ldr	r3, [pc, #200]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd7e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
2000dd80:	683b      	ldr	r3, [r7, #0]
2000dd82:	43db      	mvns	r3, r3
2000dd84:	4930      	ldr	r1, [pc, #192]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd86:	4013      	ands	r3, r2
2000dd88:	668b      	str	r3, [r1, #104]	@ 0x68
      break;
2000dd8a:	e055      	b.n	2000de38 <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_E: /* Apply Pull Down to GPIO port E */
      SET_BIT(PWR->PDCRE, GPIO_Pin);
2000dd8c:	4b2e      	ldr	r3, [pc, #184]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd8e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
2000dd90:	492d      	ldr	r1, [pc, #180]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd92:	683b      	ldr	r3, [r7, #0]
2000dd94:	4313      	orrs	r3, r2
2000dd96:	674b      	str	r3, [r1, #116]	@ 0x74
      CLEAR_BIT(PWR->PUCRE, GPIO_Pin);
2000dd98:	4b2b      	ldr	r3, [pc, #172]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dd9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
2000dd9c:	683b      	ldr	r3, [r7, #0]
2000dd9e:	43db      	mvns	r3, r3
2000dda0:	4929      	ldr	r1, [pc, #164]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dda2:	4013      	ands	r3, r2
2000dda4:	670b      	str	r3, [r1, #112]	@ 0x70
      break;
2000dda6:	e047      	b.n	2000de38 <HAL_PWREx_EnableGPIOPullDown+0x164>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Apply Pull Down to GPIO port F */
      SET_BIT(PWR->PDCRF, GPIO_Pin);
2000dda8:	4b27      	ldr	r3, [pc, #156]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddaa:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
2000ddac:	4926      	ldr	r1, [pc, #152]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddae:	683b      	ldr	r3, [r7, #0]
2000ddb0:	4313      	orrs	r3, r2
2000ddb2:	67cb      	str	r3, [r1, #124]	@ 0x7c
      CLEAR_BIT(PWR->PUCRF, GPIO_Pin);
2000ddb4:	4b24      	ldr	r3, [pc, #144]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddb6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
2000ddb8:	683b      	ldr	r3, [r7, #0]
2000ddba:	43db      	mvns	r3, r3
2000ddbc:	4922      	ldr	r1, [pc, #136]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddbe:	4013      	ands	r3, r2
2000ddc0:	678b      	str	r3, [r1, #120]	@ 0x78
      break;
2000ddc2:	e039      	b.n	2000de38 <HAL_PWREx_EnableGPIOPullDown+0x164>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Apply Pull Down to GPIO port G */
      SET_BIT(PWR->PDCRG, GPIO_Pin);
2000ddc4:	4b20      	ldr	r3, [pc, #128]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddc6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
2000ddca:	491f      	ldr	r1, [pc, #124]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddcc:	683b      	ldr	r3, [r7, #0]
2000ddce:	4313      	orrs	r3, r2
2000ddd0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      CLEAR_BIT(PWR->PUCRG, GPIO_Pin);
2000ddd4:	4b1c      	ldr	r3, [pc, #112]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddd6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
2000ddda:	683b      	ldr	r3, [r7, #0]
2000dddc:	43db      	mvns	r3, r3
2000ddde:	491a      	ldr	r1, [pc, #104]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000dde0:	4013      	ands	r3, r2
2000dde2:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
      break;
2000dde6:	e027      	b.n	2000de38 <HAL_PWREx_EnableGPIOPullDown+0x164>

    case PWR_GPIO_H: /* Apply Pull Down to GPIO port H */
      SET_BIT(PWR->PDCRH, GPIO_Pin);
2000dde8:	4b17      	ldr	r3, [pc, #92]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddea:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
2000ddee:	4916      	ldr	r1, [pc, #88]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddf0:	683b      	ldr	r3, [r7, #0]
2000ddf2:	4313      	orrs	r3, r2
2000ddf4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
      CLEAR_BIT(PWR->PUCRH, GPIO_Pin);
2000ddf8:	4b13      	ldr	r3, [pc, #76]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000ddfa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
2000ddfe:	683b      	ldr	r3, [r7, #0]
2000de00:	43db      	mvns	r3, r3
2000de02:	4911      	ldr	r1, [pc, #68]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de04:	4013      	ands	r3, r2
2000de06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      break;
2000de0a:	e015      	b.n	2000de38 <HAL_PWREx_EnableGPIOPullDown+0x164>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Apply Pull Down to GPIO port I */
      SET_BIT(PWR->PDCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000de0c:	4b0e      	ldr	r3, [pc, #56]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de0e:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
2000de12:	683b      	ldr	r3, [r7, #0]
2000de14:	b2db      	uxtb	r3, r3
2000de16:	490c      	ldr	r1, [pc, #48]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de18:	4313      	orrs	r3, r2
2000de1a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      CLEAR_BIT(PWR->PUCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000de1e:	4b0a      	ldr	r3, [pc, #40]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de20:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
2000de24:	683b      	ldr	r3, [r7, #0]
2000de26:	b2db      	uxtb	r3, r3
2000de28:	43db      	mvns	r3, r3
2000de2a:	4907      	ldr	r1, [pc, #28]	@ (2000de48 <HAL_PWREx_EnableGPIOPullDown+0x174>)
2000de2c:	4013      	ands	r3, r2
2000de2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      break;
2000de32:	e001      	b.n	2000de38 <HAL_PWREx_EnableGPIOPullDown+0x164>
      CLEAR_BIT(PWR->PUCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000de34:	2301      	movs	r3, #1
2000de36:	e000      	b.n	2000de3a <HAL_PWREx_EnableGPIOPullDown+0x166>
      break;
  }

  return HAL_OK;
2000de38:	2300      	movs	r3, #0
}
2000de3a:	4618      	mov	r0, r3
2000de3c:	370c      	adds	r7, #12
2000de3e:	46bd      	mov	sp, r7
2000de40:	f85d 7b04 	ldr.w	r7, [sp], #4
2000de44:	4770      	bx	lr
2000de46:	bf00      	nop
2000de48:	46020800 	.word	0x46020800

2000de4c <HAL_PWREx_DisableGPIOPullDown>:
  *                     This parameter can be a value of
  *                     @ref PWREx_GPIO_Pin_Mask.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO_Port, uint32_t GPIO_Pin)
{
2000de4c:	b480      	push	{r7}
2000de4e:	b083      	sub	sp, #12
2000de50:	af00      	add	r7, sp, #0
2000de52:	6078      	str	r0, [r7, #4]
2000de54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_GPIO_PORT(GPIO_Port));
  assert_param(IS_PWR_GPIO_PIN_MASK(GPIO_Pin));

  /* Check GPIO port */
  switch (GPIO_Port)
2000de56:	687b      	ldr	r3, [r7, #4]
2000de58:	2b08      	cmp	r3, #8
2000de5a:	d868      	bhi.n	2000df2e <HAL_PWREx_DisableGPIOPullDown+0xe2>
2000de5c:	a201      	add	r2, pc, #4	@ (adr r2, 2000de64 <HAL_PWREx_DisableGPIOPullDown+0x18>)
2000de5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000de62:	bf00      	nop
2000de64:	2000de89 	.word	0x2000de89
2000de68:	2000de9d 	.word	0x2000de9d
2000de6c:	2000deb1 	.word	0x2000deb1
2000de70:	2000dec1 	.word	0x2000dec1
2000de74:	2000ded1 	.word	0x2000ded1
2000de78:	2000dee1 	.word	0x2000dee1
2000de7c:	2000def1 	.word	0x2000def1
2000de80:	2000df05 	.word	0x2000df05
2000de84:	2000df19 	.word	0x2000df19
  {
    case PWR_GPIO_A: /* Disable Pull Down for GPIO port A */
      CLEAR_BIT(PWR->PDCRA, (GPIO_Pin & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
2000de88:	4b2d      	ldr	r3, [pc, #180]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000de8a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
2000de8c:	683b      	ldr	r3, [r7, #0]
2000de8e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
2000de92:	43db      	mvns	r3, r3
2000de94:	492a      	ldr	r1, [pc, #168]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000de96:	4013      	ands	r3, r2
2000de98:	654b      	str	r3, [r1, #84]	@ 0x54
      break;
2000de9a:	e04a      	b.n	2000df32 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_B: /* Disable Pull Down for GPIO port B */
      CLEAR_BIT(PWR->PDCRB, (GPIO_Pin & (~(PWR_GPIO_BIT_4))));
2000de9c:	4b28      	ldr	r3, [pc, #160]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000de9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
2000dea0:	683b      	ldr	r3, [r7, #0]
2000dea2:	f023 0310 	bic.w	r3, r3, #16
2000dea6:	43db      	mvns	r3, r3
2000dea8:	4925      	ldr	r1, [pc, #148]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000deaa:	4013      	ands	r3, r2
2000deac:	65cb      	str	r3, [r1, #92]	@ 0x5c
      break;
2000deae:	e040      	b.n	2000df32 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_C: /* Disable Pull Down for GPIO port C */
      CLEAR_BIT(PWR->PDCRC, GPIO_Pin);
2000deb0:	4b23      	ldr	r3, [pc, #140]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000deb2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
2000deb4:	683b      	ldr	r3, [r7, #0]
2000deb6:	43db      	mvns	r3, r3
2000deb8:	4921      	ldr	r1, [pc, #132]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000deba:	4013      	ands	r3, r2
2000debc:	664b      	str	r3, [r1, #100]	@ 0x64
      break;
2000debe:	e038      	b.n	2000df32 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_D: /* Disable Pull Down for GPIO port D */
      CLEAR_BIT(PWR->PDCRD, GPIO_Pin);
2000dec0:	4b1f      	ldr	r3, [pc, #124]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dec2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
2000dec4:	683b      	ldr	r3, [r7, #0]
2000dec6:	43db      	mvns	r3, r3
2000dec8:	491d      	ldr	r1, [pc, #116]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000deca:	4013      	ands	r3, r2
2000decc:	66cb      	str	r3, [r1, #108]	@ 0x6c
      break;
2000dece:	e030      	b.n	2000df32 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_E: /* Disable Pull Down for GPIO port E */
      CLEAR_BIT(PWR->PDCRE, GPIO_Pin);
2000ded0:	4b1b      	ldr	r3, [pc, #108]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000ded2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
2000ded4:	683b      	ldr	r3, [r7, #0]
2000ded6:	43db      	mvns	r3, r3
2000ded8:	4919      	ldr	r1, [pc, #100]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000deda:	4013      	ands	r3, r2
2000dedc:	674b      	str	r3, [r1, #116]	@ 0x74
      break;
2000dede:	e028      	b.n	2000df32 <HAL_PWREx_DisableGPIOPullDown+0xe6>

#ifdef PWR_PUCRF_PU0
    case PWR_GPIO_F: /* Disable Pull Down for GPIO port F */
      CLEAR_BIT(PWR->PDCRF, GPIO_Pin);
2000dee0:	4b17      	ldr	r3, [pc, #92]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000dee2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
2000dee4:	683b      	ldr	r3, [r7, #0]
2000dee6:	43db      	mvns	r3, r3
2000dee8:	4915      	ldr	r1, [pc, #84]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000deea:	4013      	ands	r3, r2
2000deec:	67cb      	str	r3, [r1, #124]	@ 0x7c
      break;
2000deee:	e020      	b.n	2000df32 <HAL_PWREx_DisableGPIOPullDown+0xe6>
#endif /* PWR_PUCRF_PU0 */

    case PWR_GPIO_G: /* Disable Pull Down for GPIO port G */
      CLEAR_BIT(PWR->PDCRG, GPIO_Pin);
2000def0:	4b13      	ldr	r3, [pc, #76]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000def2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
2000def6:	683b      	ldr	r3, [r7, #0]
2000def8:	43db      	mvns	r3, r3
2000defa:	4911      	ldr	r1, [pc, #68]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000defc:	4013      	ands	r3, r2
2000defe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      break;
2000df02:	e016      	b.n	2000df32 <HAL_PWREx_DisableGPIOPullDown+0xe6>

    case PWR_GPIO_H: /* Disable Pull Down for GPIO port H */
      CLEAR_BIT(PWR->PDCRH, GPIO_Pin);
2000df04:	4b0e      	ldr	r3, [pc, #56]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000df06:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
2000df0a:	683b      	ldr	r3, [r7, #0]
2000df0c:	43db      	mvns	r3, r3
2000df0e:	490c      	ldr	r1, [pc, #48]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000df10:	4013      	ands	r3, r2
2000df12:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
      break;
2000df16:	e00c      	b.n	2000df32 <HAL_PWREx_DisableGPIOPullDown+0xe6>

#ifdef PWR_PUCRI_PU0
    case PWR_GPIO_I: /* Disable Pull Down for GPIO port I */
      CLEAR_BIT(PWR->PDCRI, (GPIO_Pin & PWR_PORTI_AVAILABLE_PINS));
2000df18:	4b09      	ldr	r3, [pc, #36]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000df1a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
2000df1e:	683b      	ldr	r3, [r7, #0]
2000df20:	b2db      	uxtb	r3, r3
2000df22:	43db      	mvns	r3, r3
2000df24:	4906      	ldr	r1, [pc, #24]	@ (2000df40 <HAL_PWREx_DisableGPIOPullDown+0xf4>)
2000df26:	4013      	ands	r3, r2
2000df28:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      break;
2000df2c:	e001      	b.n	2000df32 <HAL_PWREx_DisableGPIOPullDown+0xe6>
      CLEAR_BIT(PWR->PDCRJ, (GPIO_Pin & PWR_PORTJ_AVAILABLE_PINS));
      break;
#endif /* defined (PWR_PUCRJ_PU0) */

    default:
      return HAL_ERROR;
2000df2e:	2301      	movs	r3, #1
2000df30:	e000      	b.n	2000df34 <HAL_PWREx_DisableGPIOPullDown+0xe8>
      break;
  }

  return HAL_OK;
2000df32:	2300      	movs	r3, #0
}
2000df34:	4618      	mov	r0, r3
2000df36:	370c      	adds	r7, #12
2000df38:	46bd      	mov	sp, r7
2000df3a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000df3e:	4770      	bx	lr
2000df40:	46020800 	.word	0x46020800

2000df44 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
2000df44:	b580      	push	{r7, lr}
2000df46:	b082      	sub	sp, #8
2000df48:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  tickstart = HAL_GetTick();
2000df4a:	f7f4 fcd1 	bl	200028f0 <HAL_GetTick>
2000df4e:	6078      	str	r0, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSISON);
2000df50:	4b71      	ldr	r3, [pc, #452]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000df52:	681b      	ldr	r3, [r3, #0]
2000df54:	4a70      	ldr	r2, [pc, #448]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000df56:	f043 0301 	orr.w	r3, r3, #1
2000df5a:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000df5c:	e008      	b.n	2000df70 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
2000df5e:	f7f4 fcc7 	bl	200028f0 <HAL_GetTick>
2000df62:	4602      	mov	r2, r0
2000df64:	687b      	ldr	r3, [r7, #4]
2000df66:	1ad3      	subs	r3, r2, r3
2000df68:	2b02      	cmp	r3, #2
2000df6a:	d901      	bls.n	2000df70 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
2000df6c:	2303      	movs	r3, #3
2000df6e:	e0cf      	b.n	2000e110 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000df70:	4b69      	ldr	r3, [pc, #420]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000df72:	681b      	ldr	r3, [r3, #0]
2000df74:	f003 0304 	and.w	r3, r3, #4
2000df78:	2b00      	cmp	r3, #0
2000df7a:	d0f0      	beq.n	2000df5e <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSISRANGE, RCC_MSIRANGE_4);
2000df7c:	4b66      	ldr	r3, [pc, #408]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000df7e:	689b      	ldr	r3, [r3, #8]
2000df80:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
2000df84:	4a64      	ldr	r2, [pc, #400]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000df86:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
2000df8a:	6093      	str	r3, [r2, #8]

  /* Set MSITRIM default value */
  WRITE_REG(RCC->ICSCR2, 0x00084210U);
2000df8c:	4b62      	ldr	r3, [pc, #392]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000df8e:	4a63      	ldr	r2, [pc, #396]	@ (2000e11c <HAL_RCC_DeInit+0x1d8>)
2000df90:	60da      	str	r2, [r3, #12]

  /* Set MSIKRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIKRANGE, RCC_MSIKRANGE_4);
2000df92:	4b61      	ldr	r3, [pc, #388]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000df94:	689b      	ldr	r3, [r3, #8]
2000df96:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
2000df9a:	4a5f      	ldr	r2, [pc, #380]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000df9c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2000dfa0:	6093      	str	r3, [r2, #8]

  /* Set MSIRGSEL default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL, 0x0U);
2000dfa2:	4b5d      	ldr	r3, [pc, #372]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000dfa4:	689b      	ldr	r3, [r3, #8]
2000dfa6:	4a5c      	ldr	r2, [pc, #368]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000dfa8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
2000dfac:	6093      	str	r3, [r2, #8]

  tickstart = HAL_GetTick();
2000dfae:	f7f4 fc9f 	bl	200028f0 <HAL_GetTick>
2000dfb2:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
2000dfb4:	4b58      	ldr	r3, [pc, #352]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000dfb6:	2200      	movs	r2, #0
2000dfb8:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
2000dfba:	4b57      	ldr	r3, [pc, #348]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000dfbc:	2200      	movs	r2, #0
2000dfbe:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
2000dfc0:	e00a      	b.n	2000dfd8 <HAL_RCC_DeInit+0x94>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000dfc2:	f7f4 fc95 	bl	200028f0 <HAL_GetTick>
2000dfc6:	4602      	mov	r2, r0
2000dfc8:	687b      	ldr	r3, [r7, #4]
2000dfca:	1ad3      	subs	r3, r2, r3
2000dfcc:	f241 3288 	movw	r2, #5000	@ 0x1388
2000dfd0:	4293      	cmp	r3, r2
2000dfd2:	d901      	bls.n	2000dfd8 <HAL_RCC_DeInit+0x94>
    {
      return HAL_TIMEOUT;
2000dfd4:	2303      	movs	r3, #3
2000dfd6:	e09b      	b.n	2000e110 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
2000dfd8:	4b4f      	ldr	r3, [pc, #316]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000dfda:	69db      	ldr	r3, [r3, #28]
2000dfdc:	f003 030c 	and.w	r3, r3, #12
2000dfe0:	2b00      	cmp	r3, #0
2000dfe2:	d1ee      	bne.n	2000dfc2 <HAL_RCC_DeInit+0x7e>
    }
  }

  /* Reset MSIKON, HSECSSON , HSEON, HSEBYP, HSION, HSIKERON, PLL1ON, PLL2ON, PLL3ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_MSIKON | RCC_CR_MSIPLLSEL | RCC_CR_MSIPLLFAST | RCC_CR_MSIKERON | RCC_CR_CSSON | \
2000dfe4:	4b4c      	ldr	r3, [pc, #304]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000dfe6:	681a      	ldr	r2, [r3, #0]
2000dfe8:	494b      	ldr	r1, [pc, #300]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000dfea:	4b4d      	ldr	r3, [pc, #308]	@ (2000e120 <HAL_RCC_DeInit+0x1dc>)
2000dfec:	4013      	ands	r3, r2
2000dfee:	600b      	str	r3, [r1, #0]
            RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON | RCC_CR_HSI48ON | \
            RCC_CR_HSEON | RCC_CR_SHSION);

  /* Reset HSEBYP & HSEEXT bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP | RCC_CR_HSEEXT);
2000dff0:	4b49      	ldr	r3, [pc, #292]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000dff2:	681b      	ldr	r3, [r3, #0]
2000dff4:	4a48      	ldr	r2, [pc, #288]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000dff6:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
2000dffa:	6013      	str	r3, [r2, #0]

  tickstart = HAL_GetTick();
2000dffc:	f7f4 fc78 	bl	200028f0 <HAL_GetTick>
2000e000:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
2000e002:	4b45      	ldr	r3, [pc, #276]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e004:	681b      	ldr	r3, [r3, #0]
2000e006:	4a44      	ldr	r2, [pc, #272]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e008:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000e00c:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000e00e:	e008      	b.n	2000e022 <HAL_RCC_DeInit+0xde>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000e010:	f7f4 fc6e 	bl	200028f0 <HAL_GetTick>
2000e014:	4602      	mov	r2, r0
2000e016:	687b      	ldr	r3, [r7, #4]
2000e018:	1ad3      	subs	r3, r2, r3
2000e01a:	2b02      	cmp	r3, #2
2000e01c:	d901      	bls.n	2000e022 <HAL_RCC_DeInit+0xde>
    {
      return HAL_TIMEOUT;
2000e01e:	2303      	movs	r3, #3
2000e020:	e076      	b.n	2000e110 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000e022:	4b3d      	ldr	r3, [pc, #244]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e024:	681b      	ldr	r3, [r3, #0]
2000e026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000e02a:	2b00      	cmp	r3, #0
2000e02c:	d1f0      	bne.n	2000e010 <HAL_RCC_DeInit+0xcc>
    }
  }

  tickstart = HAL_GetTick();
2000e02e:	f7f4 fc5f 	bl	200028f0 <HAL_GetTick>
2000e032:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
2000e034:	4b38      	ldr	r3, [pc, #224]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e036:	681b      	ldr	r3, [r3, #0]
2000e038:	4a37      	ldr	r2, [pc, #220]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e03a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
2000e03e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
2000e040:	e008      	b.n	2000e054 <HAL_RCC_DeInit+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000e042:	f7f4 fc55 	bl	200028f0 <HAL_GetTick>
2000e046:	4602      	mov	r2, r0
2000e048:	687b      	ldr	r3, [r7, #4]
2000e04a:	1ad3      	subs	r3, r2, r3
2000e04c:	2b02      	cmp	r3, #2
2000e04e:	d901      	bls.n	2000e054 <HAL_RCC_DeInit+0x110>
    {
      return HAL_TIMEOUT;
2000e050:	2303      	movs	r3, #3
2000e052:	e05d      	b.n	2000e110 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
2000e054:	4b30      	ldr	r3, [pc, #192]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e056:	681b      	ldr	r3, [r3, #0]
2000e058:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e05c:	2b00      	cmp	r3, #0
2000e05e:	d1f0      	bne.n	2000e042 <HAL_RCC_DeInit+0xfe>
    }
  }

  tickstart = HAL_GetTick();
2000e060:	f7f4 fc46 	bl	200028f0 <HAL_GetTick>
2000e064:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
2000e066:	4b2c      	ldr	r3, [pc, #176]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e068:	681b      	ldr	r3, [r3, #0]
2000e06a:	4a2b      	ldr	r2, [pc, #172]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e06c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2000e070:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
2000e072:	e008      	b.n	2000e086 <HAL_RCC_DeInit+0x142>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000e074:	f7f4 fc3c 	bl	200028f0 <HAL_GetTick>
2000e078:	4602      	mov	r2, r0
2000e07a:	687b      	ldr	r3, [r7, #4]
2000e07c:	1ad3      	subs	r3, r2, r3
2000e07e:	2b02      	cmp	r3, #2
2000e080:	d901      	bls.n	2000e086 <HAL_RCC_DeInit+0x142>
    {
      return HAL_TIMEOUT;
2000e082:	2303      	movs	r3, #3
2000e084:	e044      	b.n	2000e110 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
2000e086:	4b24      	ldr	r3, [pc, #144]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e088:	681b      	ldr	r3, [r3, #0]
2000e08a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000e08e:	2b00      	cmp	r3, #0
2000e090:	d1f0      	bne.n	2000e074 <HAL_RCC_DeInit+0x130>
    }
  }

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
2000e092:	4b21      	ldr	r3, [pc, #132]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e094:	2200      	movs	r2, #0
2000e096:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, PLLDIVR_RESET_VALUE);
2000e098:	4b1f      	ldr	r3, [pc, #124]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e09a:	4a22      	ldr	r2, [pc, #136]	@ (2000e124 <HAL_RCC_DeInit+0x1e0>)
2000e09c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
2000e09e:	4b1e      	ldr	r3, [pc, #120]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0a0:	2200      	movs	r2, #0
2000e0a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
2000e0a4:	4b1c      	ldr	r3, [pc, #112]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0a6:	2200      	movs	r2, #0
2000e0a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, PLLDIVR_RESET_VALUE);
2000e0aa:	4b1b      	ldr	r3, [pc, #108]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0ac:	4a1d      	ldr	r2, [pc, #116]	@ (2000e124 <HAL_RCC_DeInit+0x1e0>)
2000e0ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
2000e0b0:	4b19      	ldr	r3, [pc, #100]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0b2:	2200      	movs	r2, #0
2000e0b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
2000e0b6:	4b18      	ldr	r3, [pc, #96]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0b8:	2200      	movs	r2, #0
2000e0ba:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, PLLDIVR_RESET_VALUE);
2000e0bc:	4b16      	ldr	r3, [pc, #88]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0be:	4a19      	ldr	r2, [pc, #100]	@ (2000e124 <HAL_RCC_DeInit+0x1e0>)
2000e0c0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
2000e0c2:	4b15      	ldr	r3, [pc, #84]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0c4:	2200      	movs	r2, #0
2000e0c6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
2000e0c8:	4b13      	ldr	r3, [pc, #76]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0ca:	2200      	movs	r2, #0
2000e0cc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
2000e0ce:	4b12      	ldr	r3, [pc, #72]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
2000e0d4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
2000e0d6:	4b10      	ldr	r3, [pc, #64]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000e0dc:	4a0e      	ldr	r2, [pc, #56]	@ (2000e118 <HAL_RCC_DeInit+0x1d4>)
2000e0de:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000e0e2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
2000e0e6:	4b10      	ldr	r3, [pc, #64]	@ (2000e128 <HAL_RCC_DeInit+0x1e4>)
2000e0e8:	4a10      	ldr	r2, [pc, #64]	@ (2000e12c <HAL_RCC_DeInit+0x1e8>)
2000e0ea:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */

  /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
2000e0ec:	4b10      	ldr	r3, [pc, #64]	@ (2000e130 <HAL_RCC_DeInit+0x1ec>)
2000e0ee:	681b      	ldr	r3, [r3, #0]
2000e0f0:	4a0f      	ldr	r2, [pc, #60]	@ (2000e130 <HAL_RCC_DeInit+0x1ec>)
2000e0f2:	f023 030f 	bic.w	r3, r3, #15
2000e0f6:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
2000e0f8:	4b0d      	ldr	r3, [pc, #52]	@ (2000e130 <HAL_RCC_DeInit+0x1ec>)
2000e0fa:	681b      	ldr	r3, [r3, #0]
2000e0fc:	f003 030f 	and.w	r3, r3, #15
2000e100:	2b00      	cmp	r3, #0
2000e102:	d001      	beq.n	2000e108 <HAL_RCC_DeInit+0x1c4>
  {
    return HAL_ERROR;
2000e104:	2301      	movs	r3, #1
2000e106:	e003      	b.n	2000e110 <HAL_RCC_DeInit+0x1cc>
  }

  /* Adapt Systick interrupt period */
  return (HAL_InitTick(TICK_INT_PRIORITY));
2000e108:	200f      	movs	r0, #15
2000e10a:	f7f4 fb67 	bl	200027dc <HAL_InitTick>
2000e10e:	4603      	mov	r3, r0

}
2000e110:	4618      	mov	r0, r3
2000e112:	3708      	adds	r7, #8
2000e114:	46bd      	mov	sp, r7
2000e116:	bd80      	pop	{r7, pc}
2000e118:	46020c00 	.word	0x46020c00
2000e11c:	00084210 	.word	0x00084210
2000e120:	eaf6ac2d 	.word	0xeaf6ac2d
2000e124:	01010280 	.word	0x01010280
2000e128:	2000045c 	.word	0x2000045c
2000e12c:	003d0900 	.word	0x003d0900
2000e130:	40022000 	.word	0x40022000

2000e134 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
2000e134:	b580      	push	{r7, lr}
2000e136:	b08e      	sub	sp, #56	@ 0x38
2000e138:	af00      	add	r7, sp, #0
2000e13a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
2000e13c:	2300      	movs	r3, #0
2000e13e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
2000e142:	687b      	ldr	r3, [r7, #4]
2000e144:	2b00      	cmp	r3, #0
2000e146:	d102      	bne.n	2000e14e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
2000e148:	2301      	movs	r3, #1
2000e14a:	f000 bec8 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
2000e14e:	4b99      	ldr	r3, [pc, #612]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e150:	69db      	ldr	r3, [r3, #28]
2000e152:	f003 030c 	and.w	r3, r3, #12
2000e156:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
2000e158:	4b96      	ldr	r3, [pc, #600]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e15a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e15c:	f003 0303 	and.w	r3, r3, #3
2000e160:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
2000e162:	687b      	ldr	r3, [r7, #4]
2000e164:	681b      	ldr	r3, [r3, #0]
2000e166:	f003 0310 	and.w	r3, r3, #16
2000e16a:	2b00      	cmp	r3, #0
2000e16c:	f000 816c 	beq.w	2000e448 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
2000e170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e172:	2b00      	cmp	r3, #0
2000e174:	d007      	beq.n	2000e186 <HAL_RCC_OscConfig+0x52>
2000e176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e178:	2b0c      	cmp	r3, #12
2000e17a:	f040 80de 	bne.w	2000e33a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
2000e17e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000e180:	2b01      	cmp	r3, #1
2000e182:	f040 80da 	bne.w	2000e33a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
2000e186:	687b      	ldr	r3, [r7, #4]
2000e188:	69db      	ldr	r3, [r3, #28]
2000e18a:	2b00      	cmp	r3, #0
2000e18c:	d102      	bne.n	2000e194 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
2000e18e:	2301      	movs	r3, #1
2000e190:	f000 bea5 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
2000e194:	687b      	ldr	r3, [r7, #4]
2000e196:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
2000e198:	4b86      	ldr	r3, [pc, #536]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e19a:	689b      	ldr	r3, [r3, #8]
2000e19c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2000e1a0:	2b00      	cmp	r3, #0
2000e1a2:	d004      	beq.n	2000e1ae <HAL_RCC_OscConfig+0x7a>
2000e1a4:	4b83      	ldr	r3, [pc, #524]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e1a6:	689b      	ldr	r3, [r3, #8]
2000e1a8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
2000e1ac:	e005      	b.n	2000e1ba <HAL_RCC_OscConfig+0x86>
2000e1ae:	4b81      	ldr	r3, [pc, #516]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e1b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000e1b4:	041b      	lsls	r3, r3, #16
2000e1b6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
2000e1ba:	4293      	cmp	r3, r2
2000e1bc:	d255      	bcs.n	2000e26a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000e1be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e1c0:	2b00      	cmp	r3, #0
2000e1c2:	d10a      	bne.n	2000e1da <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
2000e1c4:	687b      	ldr	r3, [r7, #4]
2000e1c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e1c8:	4618      	mov	r0, r3
2000e1ca:	f001 fb93 	bl	2000f8f4 <RCC_SetFlashLatencyFromMSIRange>
2000e1ce:	4603      	mov	r3, r0
2000e1d0:	2b00      	cmp	r3, #0
2000e1d2:	d002      	beq.n	2000e1da <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
2000e1d4:	2301      	movs	r3, #1
2000e1d6:	f000 be82 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
2000e1da:	4b76      	ldr	r3, [pc, #472]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e1dc:	689b      	ldr	r3, [r3, #8]
2000e1de:	4a75      	ldr	r2, [pc, #468]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e1e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000e1e4:	6093      	str	r3, [r2, #8]
2000e1e6:	4b73      	ldr	r3, [pc, #460]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e1e8:	689b      	ldr	r3, [r3, #8]
2000e1ea:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
2000e1ee:	687b      	ldr	r3, [r7, #4]
2000e1f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e1f2:	4970      	ldr	r1, [pc, #448]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e1f4:	4313      	orrs	r3, r2
2000e1f6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000e1f8:	687b      	ldr	r3, [r7, #4]
2000e1fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e1fc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000e200:	d309      	bcc.n	2000e216 <HAL_RCC_OscConfig+0xe2>
2000e202:	4b6c      	ldr	r3, [pc, #432]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e204:	68db      	ldr	r3, [r3, #12]
2000e206:	f023 021f 	bic.w	r2, r3, #31
2000e20a:	687b      	ldr	r3, [r7, #4]
2000e20c:	6a1b      	ldr	r3, [r3, #32]
2000e20e:	4969      	ldr	r1, [pc, #420]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e210:	4313      	orrs	r3, r2
2000e212:	60cb      	str	r3, [r1, #12]
2000e214:	e07e      	b.n	2000e314 <HAL_RCC_OscConfig+0x1e0>
2000e216:	687b      	ldr	r3, [r7, #4]
2000e218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e21a:	2b00      	cmp	r3, #0
2000e21c:	da0a      	bge.n	2000e234 <HAL_RCC_OscConfig+0x100>
2000e21e:	4b65      	ldr	r3, [pc, #404]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e220:	68db      	ldr	r3, [r3, #12]
2000e222:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000e226:	687b      	ldr	r3, [r7, #4]
2000e228:	6a1b      	ldr	r3, [r3, #32]
2000e22a:	015b      	lsls	r3, r3, #5
2000e22c:	4961      	ldr	r1, [pc, #388]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e22e:	4313      	orrs	r3, r2
2000e230:	60cb      	str	r3, [r1, #12]
2000e232:	e06f      	b.n	2000e314 <HAL_RCC_OscConfig+0x1e0>
2000e234:	687b      	ldr	r3, [r7, #4]
2000e236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000e23c:	d30a      	bcc.n	2000e254 <HAL_RCC_OscConfig+0x120>
2000e23e:	4b5d      	ldr	r3, [pc, #372]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e240:	68db      	ldr	r3, [r3, #12]
2000e242:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000e246:	687b      	ldr	r3, [r7, #4]
2000e248:	6a1b      	ldr	r3, [r3, #32]
2000e24a:	029b      	lsls	r3, r3, #10
2000e24c:	4959      	ldr	r1, [pc, #356]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e24e:	4313      	orrs	r3, r2
2000e250:	60cb      	str	r3, [r1, #12]
2000e252:	e05f      	b.n	2000e314 <HAL_RCC_OscConfig+0x1e0>
2000e254:	4b57      	ldr	r3, [pc, #348]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e256:	68db      	ldr	r3, [r3, #12]
2000e258:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000e25c:	687b      	ldr	r3, [r7, #4]
2000e25e:	6a1b      	ldr	r3, [r3, #32]
2000e260:	03db      	lsls	r3, r3, #15
2000e262:	4954      	ldr	r1, [pc, #336]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e264:	4313      	orrs	r3, r2
2000e266:	60cb      	str	r3, [r1, #12]
2000e268:	e054      	b.n	2000e314 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
2000e26a:	4b52      	ldr	r3, [pc, #328]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e26c:	689b      	ldr	r3, [r3, #8]
2000e26e:	4a51      	ldr	r2, [pc, #324]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e270:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000e274:	6093      	str	r3, [r2, #8]
2000e276:	4b4f      	ldr	r3, [pc, #316]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e278:	689b      	ldr	r3, [r3, #8]
2000e27a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
2000e27e:	687b      	ldr	r3, [r7, #4]
2000e280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e282:	494c      	ldr	r1, [pc, #304]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e284:	4313      	orrs	r3, r2
2000e286:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000e288:	687b      	ldr	r3, [r7, #4]
2000e28a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e28c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000e290:	d309      	bcc.n	2000e2a6 <HAL_RCC_OscConfig+0x172>
2000e292:	4b48      	ldr	r3, [pc, #288]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e294:	68db      	ldr	r3, [r3, #12]
2000e296:	f023 021f 	bic.w	r2, r3, #31
2000e29a:	687b      	ldr	r3, [r7, #4]
2000e29c:	6a1b      	ldr	r3, [r3, #32]
2000e29e:	4945      	ldr	r1, [pc, #276]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e2a0:	4313      	orrs	r3, r2
2000e2a2:	60cb      	str	r3, [r1, #12]
2000e2a4:	e028      	b.n	2000e2f8 <HAL_RCC_OscConfig+0x1c4>
2000e2a6:	687b      	ldr	r3, [r7, #4]
2000e2a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e2aa:	2b00      	cmp	r3, #0
2000e2ac:	da0a      	bge.n	2000e2c4 <HAL_RCC_OscConfig+0x190>
2000e2ae:	4b41      	ldr	r3, [pc, #260]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e2b0:	68db      	ldr	r3, [r3, #12]
2000e2b2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000e2b6:	687b      	ldr	r3, [r7, #4]
2000e2b8:	6a1b      	ldr	r3, [r3, #32]
2000e2ba:	015b      	lsls	r3, r3, #5
2000e2bc:	493d      	ldr	r1, [pc, #244]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e2be:	4313      	orrs	r3, r2
2000e2c0:	60cb      	str	r3, [r1, #12]
2000e2c2:	e019      	b.n	2000e2f8 <HAL_RCC_OscConfig+0x1c4>
2000e2c4:	687b      	ldr	r3, [r7, #4]
2000e2c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e2c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000e2cc:	d30a      	bcc.n	2000e2e4 <HAL_RCC_OscConfig+0x1b0>
2000e2ce:	4b39      	ldr	r3, [pc, #228]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e2d0:	68db      	ldr	r3, [r3, #12]
2000e2d2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000e2d6:	687b      	ldr	r3, [r7, #4]
2000e2d8:	6a1b      	ldr	r3, [r3, #32]
2000e2da:	029b      	lsls	r3, r3, #10
2000e2dc:	4935      	ldr	r1, [pc, #212]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e2de:	4313      	orrs	r3, r2
2000e2e0:	60cb      	str	r3, [r1, #12]
2000e2e2:	e009      	b.n	2000e2f8 <HAL_RCC_OscConfig+0x1c4>
2000e2e4:	4b33      	ldr	r3, [pc, #204]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e2e6:	68db      	ldr	r3, [r3, #12]
2000e2e8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000e2ec:	687b      	ldr	r3, [r7, #4]
2000e2ee:	6a1b      	ldr	r3, [r3, #32]
2000e2f0:	03db      	lsls	r3, r3, #15
2000e2f2:	4930      	ldr	r1, [pc, #192]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e2f4:	4313      	orrs	r3, r2
2000e2f6:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000e2f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e2fa:	2b00      	cmp	r3, #0
2000e2fc:	d10a      	bne.n	2000e314 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
2000e2fe:	687b      	ldr	r3, [r7, #4]
2000e300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e302:	4618      	mov	r0, r3
2000e304:	f001 faf6 	bl	2000f8f4 <RCC_SetFlashLatencyFromMSIRange>
2000e308:	4603      	mov	r3, r0
2000e30a:	2b00      	cmp	r3, #0
2000e30c:	d002      	beq.n	2000e314 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
2000e30e:	2301      	movs	r3, #1
2000e310:	f000 bde5 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
2000e314:	f001 f916 	bl	2000f544 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
2000e318:	4b27      	ldr	r3, [pc, #156]	@ (2000e3b8 <HAL_RCC_OscConfig+0x284>)
2000e31a:	681b      	ldr	r3, [r3, #0]
2000e31c:	4618      	mov	r0, r3
2000e31e:	f7f4 fa5d 	bl	200027dc <HAL_InitTick>
2000e322:	4603      	mov	r3, r0
2000e324:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
2000e328:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000e32c:	2b00      	cmp	r3, #0
2000e32e:	f000 808a 	beq.w	2000e446 <HAL_RCC_OscConfig+0x312>
        {
          return status;
2000e332:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000e336:	f000 bdd2 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
2000e33a:	687b      	ldr	r3, [r7, #4]
2000e33c:	69db      	ldr	r3, [r3, #28]
2000e33e:	2b00      	cmp	r3, #0
2000e340:	d066      	beq.n	2000e410 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
2000e342:	4b1c      	ldr	r3, [pc, #112]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e344:	681b      	ldr	r3, [r3, #0]
2000e346:	4a1b      	ldr	r2, [pc, #108]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e348:	f043 0301 	orr.w	r3, r3, #1
2000e34c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e34e:	f7f4 facf 	bl	200028f0 <HAL_GetTick>
2000e352:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000e354:	e009      	b.n	2000e36a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
2000e356:	f7f4 facb 	bl	200028f0 <HAL_GetTick>
2000e35a:	4602      	mov	r2, r0
2000e35c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e35e:	1ad3      	subs	r3, r2, r3
2000e360:	2b02      	cmp	r3, #2
2000e362:	d902      	bls.n	2000e36a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
2000e364:	2303      	movs	r3, #3
2000e366:	f000 bdba 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000e36a:	4b12      	ldr	r3, [pc, #72]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e36c:	681b      	ldr	r3, [r3, #0]
2000e36e:	f003 0304 	and.w	r3, r3, #4
2000e372:	2b00      	cmp	r3, #0
2000e374:	d0ef      	beq.n	2000e356 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
2000e376:	4b0f      	ldr	r3, [pc, #60]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e378:	689b      	ldr	r3, [r3, #8]
2000e37a:	4a0e      	ldr	r2, [pc, #56]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e37c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000e380:	6093      	str	r3, [r2, #8]
2000e382:	4b0c      	ldr	r3, [pc, #48]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e384:	689b      	ldr	r3, [r3, #8]
2000e386:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
2000e38a:	687b      	ldr	r3, [r7, #4]
2000e38c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e38e:	4909      	ldr	r1, [pc, #36]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e390:	4313      	orrs	r3, r2
2000e392:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000e394:	687b      	ldr	r3, [r7, #4]
2000e396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e398:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000e39c:	d30e      	bcc.n	2000e3bc <HAL_RCC_OscConfig+0x288>
2000e39e:	4b05      	ldr	r3, [pc, #20]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e3a0:	68db      	ldr	r3, [r3, #12]
2000e3a2:	f023 021f 	bic.w	r2, r3, #31
2000e3a6:	687b      	ldr	r3, [r7, #4]
2000e3a8:	6a1b      	ldr	r3, [r3, #32]
2000e3aa:	4902      	ldr	r1, [pc, #8]	@ (2000e3b4 <HAL_RCC_OscConfig+0x280>)
2000e3ac:	4313      	orrs	r3, r2
2000e3ae:	60cb      	str	r3, [r1, #12]
2000e3b0:	e04a      	b.n	2000e448 <HAL_RCC_OscConfig+0x314>
2000e3b2:	bf00      	nop
2000e3b4:	46020c00 	.word	0x46020c00
2000e3b8:	20000460 	.word	0x20000460
2000e3bc:	687b      	ldr	r3, [r7, #4]
2000e3be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e3c0:	2b00      	cmp	r3, #0
2000e3c2:	da0a      	bge.n	2000e3da <HAL_RCC_OscConfig+0x2a6>
2000e3c4:	4b98      	ldr	r3, [pc, #608]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e3c6:	68db      	ldr	r3, [r3, #12]
2000e3c8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000e3cc:	687b      	ldr	r3, [r7, #4]
2000e3ce:	6a1b      	ldr	r3, [r3, #32]
2000e3d0:	015b      	lsls	r3, r3, #5
2000e3d2:	4995      	ldr	r1, [pc, #596]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e3d4:	4313      	orrs	r3, r2
2000e3d6:	60cb      	str	r3, [r1, #12]
2000e3d8:	e036      	b.n	2000e448 <HAL_RCC_OscConfig+0x314>
2000e3da:	687b      	ldr	r3, [r7, #4]
2000e3dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000e3de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000e3e2:	d30a      	bcc.n	2000e3fa <HAL_RCC_OscConfig+0x2c6>
2000e3e4:	4b90      	ldr	r3, [pc, #576]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e3e6:	68db      	ldr	r3, [r3, #12]
2000e3e8:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000e3ec:	687b      	ldr	r3, [r7, #4]
2000e3ee:	6a1b      	ldr	r3, [r3, #32]
2000e3f0:	029b      	lsls	r3, r3, #10
2000e3f2:	498d      	ldr	r1, [pc, #564]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e3f4:	4313      	orrs	r3, r2
2000e3f6:	60cb      	str	r3, [r1, #12]
2000e3f8:	e026      	b.n	2000e448 <HAL_RCC_OscConfig+0x314>
2000e3fa:	4b8b      	ldr	r3, [pc, #556]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e3fc:	68db      	ldr	r3, [r3, #12]
2000e3fe:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000e402:	687b      	ldr	r3, [r7, #4]
2000e404:	6a1b      	ldr	r3, [r3, #32]
2000e406:	03db      	lsls	r3, r3, #15
2000e408:	4987      	ldr	r1, [pc, #540]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e40a:	4313      	orrs	r3, r2
2000e40c:	60cb      	str	r3, [r1, #12]
2000e40e:	e01b      	b.n	2000e448 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
2000e410:	4b85      	ldr	r3, [pc, #532]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e412:	681b      	ldr	r3, [r3, #0]
2000e414:	4a84      	ldr	r2, [pc, #528]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e416:	f023 0301 	bic.w	r3, r3, #1
2000e41a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e41c:	f7f4 fa68 	bl	200028f0 <HAL_GetTick>
2000e420:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
2000e422:	e009      	b.n	2000e438 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
2000e424:	f7f4 fa64 	bl	200028f0 <HAL_GetTick>
2000e428:	4602      	mov	r2, r0
2000e42a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e42c:	1ad3      	subs	r3, r2, r3
2000e42e:	2b02      	cmp	r3, #2
2000e430:	d902      	bls.n	2000e438 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
2000e432:	2303      	movs	r3, #3
2000e434:	f000 bd53 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
2000e438:	4b7b      	ldr	r3, [pc, #492]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e43a:	681b      	ldr	r3, [r3, #0]
2000e43c:	f003 0304 	and.w	r3, r3, #4
2000e440:	2b00      	cmp	r3, #0
2000e442:	d1ef      	bne.n	2000e424 <HAL_RCC_OscConfig+0x2f0>
2000e444:	e000      	b.n	2000e448 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
2000e446:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
2000e448:	687b      	ldr	r3, [r7, #4]
2000e44a:	681b      	ldr	r3, [r3, #0]
2000e44c:	f003 0301 	and.w	r3, r3, #1
2000e450:	2b00      	cmp	r3, #0
2000e452:	f000 808b 	beq.w	2000e56c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
2000e456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e458:	2b08      	cmp	r3, #8
2000e45a:	d005      	beq.n	2000e468 <HAL_RCC_OscConfig+0x334>
2000e45c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e45e:	2b0c      	cmp	r3, #12
2000e460:	d109      	bne.n	2000e476 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
2000e462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000e464:	2b03      	cmp	r3, #3
2000e466:	d106      	bne.n	2000e476 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
2000e468:	687b      	ldr	r3, [r7, #4]
2000e46a:	685b      	ldr	r3, [r3, #4]
2000e46c:	2b00      	cmp	r3, #0
2000e46e:	d17d      	bne.n	2000e56c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
2000e470:	2301      	movs	r3, #1
2000e472:	f000 bd34 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
2000e476:	687b      	ldr	r3, [r7, #4]
2000e478:	685b      	ldr	r3, [r3, #4]
2000e47a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000e47e:	d106      	bne.n	2000e48e <HAL_RCC_OscConfig+0x35a>
2000e480:	4b69      	ldr	r3, [pc, #420]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e482:	681b      	ldr	r3, [r3, #0]
2000e484:	4a68      	ldr	r2, [pc, #416]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e486:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000e48a:	6013      	str	r3, [r2, #0]
2000e48c:	e041      	b.n	2000e512 <HAL_RCC_OscConfig+0x3de>
2000e48e:	687b      	ldr	r3, [r7, #4]
2000e490:	685b      	ldr	r3, [r3, #4]
2000e492:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
2000e496:	d112      	bne.n	2000e4be <HAL_RCC_OscConfig+0x38a>
2000e498:	4b63      	ldr	r3, [pc, #396]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e49a:	681b      	ldr	r3, [r3, #0]
2000e49c:	4a62      	ldr	r2, [pc, #392]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e49e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000e4a2:	6013      	str	r3, [r2, #0]
2000e4a4:	4b60      	ldr	r3, [pc, #384]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4a6:	681b      	ldr	r3, [r3, #0]
2000e4a8:	4a5f      	ldr	r2, [pc, #380]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4aa:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000e4ae:	6013      	str	r3, [r2, #0]
2000e4b0:	4b5d      	ldr	r3, [pc, #372]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4b2:	681b      	ldr	r3, [r3, #0]
2000e4b4:	4a5c      	ldr	r2, [pc, #368]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000e4ba:	6013      	str	r3, [r2, #0]
2000e4bc:	e029      	b.n	2000e512 <HAL_RCC_OscConfig+0x3de>
2000e4be:	687b      	ldr	r3, [r7, #4]
2000e4c0:	685b      	ldr	r3, [r3, #4]
2000e4c2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
2000e4c6:	d112      	bne.n	2000e4ee <HAL_RCC_OscConfig+0x3ba>
2000e4c8:	4b57      	ldr	r3, [pc, #348]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4ca:	681b      	ldr	r3, [r3, #0]
2000e4cc:	4a56      	ldr	r2, [pc, #344]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000e4d2:	6013      	str	r3, [r2, #0]
2000e4d4:	4b54      	ldr	r3, [pc, #336]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4d6:	681b      	ldr	r3, [r3, #0]
2000e4d8:	4a53      	ldr	r2, [pc, #332]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000e4de:	6013      	str	r3, [r2, #0]
2000e4e0:	4b51      	ldr	r3, [pc, #324]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4e2:	681b      	ldr	r3, [r3, #0]
2000e4e4:	4a50      	ldr	r2, [pc, #320]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000e4ea:	6013      	str	r3, [r2, #0]
2000e4ec:	e011      	b.n	2000e512 <HAL_RCC_OscConfig+0x3de>
2000e4ee:	4b4e      	ldr	r3, [pc, #312]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4f0:	681b      	ldr	r3, [r3, #0]
2000e4f2:	4a4d      	ldr	r2, [pc, #308]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000e4f8:	6013      	str	r3, [r2, #0]
2000e4fa:	4b4b      	ldr	r3, [pc, #300]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e4fc:	681b      	ldr	r3, [r3, #0]
2000e4fe:	4a4a      	ldr	r2, [pc, #296]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e500:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
2000e504:	6013      	str	r3, [r2, #0]
2000e506:	4b48      	ldr	r3, [pc, #288]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e508:	681b      	ldr	r3, [r3, #0]
2000e50a:	4a47      	ldr	r2, [pc, #284]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e50c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
2000e510:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
2000e512:	687b      	ldr	r3, [r7, #4]
2000e514:	685b      	ldr	r3, [r3, #4]
2000e516:	2b00      	cmp	r3, #0
2000e518:	d014      	beq.n	2000e544 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
2000e51a:	f7f4 f9e9 	bl	200028f0 <HAL_GetTick>
2000e51e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000e520:	e009      	b.n	2000e536 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
2000e522:	f7f4 f9e5 	bl	200028f0 <HAL_GetTick>
2000e526:	4602      	mov	r2, r0
2000e528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e52a:	1ad3      	subs	r3, r2, r3
2000e52c:	2b64      	cmp	r3, #100	@ 0x64
2000e52e:	d902      	bls.n	2000e536 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
2000e530:	2303      	movs	r3, #3
2000e532:	f000 bcd4 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000e536:	4b3c      	ldr	r3, [pc, #240]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e538:	681b      	ldr	r3, [r3, #0]
2000e53a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000e53e:	2b00      	cmp	r3, #0
2000e540:	d0ef      	beq.n	2000e522 <HAL_RCC_OscConfig+0x3ee>
2000e542:	e013      	b.n	2000e56c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
2000e544:	f7f4 f9d4 	bl	200028f0 <HAL_GetTick>
2000e548:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
2000e54a:	e009      	b.n	2000e560 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
2000e54c:	f7f4 f9d0 	bl	200028f0 <HAL_GetTick>
2000e550:	4602      	mov	r2, r0
2000e552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e554:	1ad3      	subs	r3, r2, r3
2000e556:	2b64      	cmp	r3, #100	@ 0x64
2000e558:	d902      	bls.n	2000e560 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
2000e55a:	2303      	movs	r3, #3
2000e55c:	f000 bcbf 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
2000e560:	4b31      	ldr	r3, [pc, #196]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e562:	681b      	ldr	r3, [r3, #0]
2000e564:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000e568:	2b00      	cmp	r3, #0
2000e56a:	d1ef      	bne.n	2000e54c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
2000e56c:	687b      	ldr	r3, [r7, #4]
2000e56e:	681b      	ldr	r3, [r3, #0]
2000e570:	f003 0302 	and.w	r3, r3, #2
2000e574:	2b00      	cmp	r3, #0
2000e576:	d05f      	beq.n	2000e638 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
2000e578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e57a:	2b04      	cmp	r3, #4
2000e57c:	d005      	beq.n	2000e58a <HAL_RCC_OscConfig+0x456>
2000e57e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000e580:	2b0c      	cmp	r3, #12
2000e582:	d114      	bne.n	2000e5ae <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
2000e584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000e586:	2b02      	cmp	r3, #2
2000e588:	d111      	bne.n	2000e5ae <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
2000e58a:	687b      	ldr	r3, [r7, #4]
2000e58c:	68db      	ldr	r3, [r3, #12]
2000e58e:	2b00      	cmp	r3, #0
2000e590:	d102      	bne.n	2000e598 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
2000e592:	2301      	movs	r3, #1
2000e594:	f000 bca3 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
2000e598:	4b23      	ldr	r3, [pc, #140]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e59a:	691b      	ldr	r3, [r3, #16]
2000e59c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
2000e5a0:	687b      	ldr	r3, [r7, #4]
2000e5a2:	691b      	ldr	r3, [r3, #16]
2000e5a4:	041b      	lsls	r3, r3, #16
2000e5a6:	4920      	ldr	r1, [pc, #128]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e5a8:	4313      	orrs	r3, r2
2000e5aa:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
2000e5ac:	e044      	b.n	2000e638 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
2000e5ae:	687b      	ldr	r3, [r7, #4]
2000e5b0:	68db      	ldr	r3, [r3, #12]
2000e5b2:	2b00      	cmp	r3, #0
2000e5b4:	d024      	beq.n	2000e600 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
2000e5b6:	4b1c      	ldr	r3, [pc, #112]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e5b8:	681b      	ldr	r3, [r3, #0]
2000e5ba:	4a1b      	ldr	r2, [pc, #108]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e5bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
2000e5c0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e5c2:	f7f4 f995 	bl	200028f0 <HAL_GetTick>
2000e5c6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000e5c8:	e009      	b.n	2000e5de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
2000e5ca:	f7f4 f991 	bl	200028f0 <HAL_GetTick>
2000e5ce:	4602      	mov	r2, r0
2000e5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e5d2:	1ad3      	subs	r3, r2, r3
2000e5d4:	2b02      	cmp	r3, #2
2000e5d6:	d902      	bls.n	2000e5de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
2000e5d8:	2303      	movs	r3, #3
2000e5da:	f000 bc80 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000e5de:	4b12      	ldr	r3, [pc, #72]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e5e0:	681b      	ldr	r3, [r3, #0]
2000e5e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000e5e6:	2b00      	cmp	r3, #0
2000e5e8:	d0ef      	beq.n	2000e5ca <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
2000e5ea:	4b0f      	ldr	r3, [pc, #60]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e5ec:	691b      	ldr	r3, [r3, #16]
2000e5ee:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
2000e5f2:	687b      	ldr	r3, [r7, #4]
2000e5f4:	691b      	ldr	r3, [r3, #16]
2000e5f6:	041b      	lsls	r3, r3, #16
2000e5f8:	490b      	ldr	r1, [pc, #44]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e5fa:	4313      	orrs	r3, r2
2000e5fc:	610b      	str	r3, [r1, #16]
2000e5fe:	e01b      	b.n	2000e638 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
2000e600:	4b09      	ldr	r3, [pc, #36]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e602:	681b      	ldr	r3, [r3, #0]
2000e604:	4a08      	ldr	r2, [pc, #32]	@ (2000e628 <HAL_RCC_OscConfig+0x4f4>)
2000e606:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
2000e60a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000e60c:	f7f4 f970 	bl	200028f0 <HAL_GetTick>
2000e610:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
2000e612:	e00b      	b.n	2000e62c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
2000e614:	f7f4 f96c 	bl	200028f0 <HAL_GetTick>
2000e618:	4602      	mov	r2, r0
2000e61a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e61c:	1ad3      	subs	r3, r2, r3
2000e61e:	2b02      	cmp	r3, #2
2000e620:	d904      	bls.n	2000e62c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
2000e622:	2303      	movs	r3, #3
2000e624:	f000 bc5b 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
2000e628:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
2000e62c:	4baf      	ldr	r3, [pc, #700]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e62e:	681b      	ldr	r3, [r3, #0]
2000e630:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000e634:	2b00      	cmp	r3, #0
2000e636:	d1ed      	bne.n	2000e614 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
2000e638:	687b      	ldr	r3, [r7, #4]
2000e63a:	681b      	ldr	r3, [r3, #0]
2000e63c:	f003 0308 	and.w	r3, r3, #8
2000e640:	2b00      	cmp	r3, #0
2000e642:	f000 80c8 	beq.w	2000e7d6 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
2000e646:	2300      	movs	r3, #0
2000e648:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000e64c:	4ba7      	ldr	r3, [pc, #668]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e64e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e652:	f003 0304 	and.w	r3, r3, #4
2000e656:	2b00      	cmp	r3, #0
2000e658:	d111      	bne.n	2000e67e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
2000e65a:	4ba4      	ldr	r3, [pc, #656]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e65c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e660:	4aa2      	ldr	r2, [pc, #648]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e662:	f043 0304 	orr.w	r3, r3, #4
2000e666:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000e66a:	4ba0      	ldr	r3, [pc, #640]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e66c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e670:	f003 0304 	and.w	r3, r3, #4
2000e674:	617b      	str	r3, [r7, #20]
2000e676:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
2000e678:	2301      	movs	r3, #1
2000e67a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e67e:	4b9c      	ldr	r3, [pc, #624]	@ (2000e8f0 <HAL_RCC_OscConfig+0x7bc>)
2000e680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e682:	f003 0301 	and.w	r3, r3, #1
2000e686:	2b00      	cmp	r3, #0
2000e688:	d119      	bne.n	2000e6be <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000e68a:	4b99      	ldr	r3, [pc, #612]	@ (2000e8f0 <HAL_RCC_OscConfig+0x7bc>)
2000e68c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e68e:	4a98      	ldr	r2, [pc, #608]	@ (2000e8f0 <HAL_RCC_OscConfig+0x7bc>)
2000e690:	f043 0301 	orr.w	r3, r3, #1
2000e694:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
2000e696:	f7f4 f92b 	bl	200028f0 <HAL_GetTick>
2000e69a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e69c:	e009      	b.n	2000e6b2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
2000e69e:	f7f4 f927 	bl	200028f0 <HAL_GetTick>
2000e6a2:	4602      	mov	r2, r0
2000e6a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e6a6:	1ad3      	subs	r3, r2, r3
2000e6a8:	2b02      	cmp	r3, #2
2000e6aa:	d902      	bls.n	2000e6b2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
2000e6ac:	2303      	movs	r3, #3
2000e6ae:	f000 bc16 	b.w	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e6b2:	4b8f      	ldr	r3, [pc, #572]	@ (2000e8f0 <HAL_RCC_OscConfig+0x7bc>)
2000e6b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e6b6:	f003 0301 	and.w	r3, r3, #1
2000e6ba:	2b00      	cmp	r3, #0
2000e6bc:	d0ef      	beq.n	2000e69e <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
2000e6be:	687b      	ldr	r3, [r7, #4]
2000e6c0:	695b      	ldr	r3, [r3, #20]
2000e6c2:	2b00      	cmp	r3, #0
2000e6c4:	d05f      	beq.n	2000e786 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
2000e6c6:	4b89      	ldr	r3, [pc, #548]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e6c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e6cc:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
2000e6ce:	687b      	ldr	r3, [r7, #4]
2000e6d0:	699a      	ldr	r2, [r3, #24]
2000e6d2:	6a3b      	ldr	r3, [r7, #32]
2000e6d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
2000e6d8:	429a      	cmp	r2, r3
2000e6da:	d037      	beq.n	2000e74c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
2000e6dc:	6a3b      	ldr	r3, [r7, #32]
2000e6de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e6e2:	2b00      	cmp	r3, #0
2000e6e4:	d006      	beq.n	2000e6f4 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
2000e6e6:	6a3b      	ldr	r3, [r7, #32]
2000e6e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
2000e6ec:	2b00      	cmp	r3, #0
2000e6ee:	d101      	bne.n	2000e6f4 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
2000e6f0:	2301      	movs	r3, #1
2000e6f2:	e3f4      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
2000e6f4:	6a3b      	ldr	r3, [r7, #32]
2000e6f6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
2000e6fa:	2b00      	cmp	r3, #0
2000e6fc:	d01b      	beq.n	2000e736 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
2000e6fe:	4b7b      	ldr	r3, [pc, #492]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e700:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e704:	4a79      	ldr	r2, [pc, #484]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e706:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
2000e70a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
2000e70e:	f7f4 f8ef 	bl	200028f0 <HAL_GetTick>
2000e712:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e714:	e008      	b.n	2000e728 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2000e716:	f7f4 f8eb 	bl	200028f0 <HAL_GetTick>
2000e71a:	4602      	mov	r2, r0
2000e71c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e71e:	1ad3      	subs	r3, r2, r3
2000e720:	2b05      	cmp	r3, #5
2000e722:	d901      	bls.n	2000e728 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
2000e724:	2303      	movs	r3, #3
2000e726:	e3da      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e728:	4b70      	ldr	r3, [pc, #448]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e72a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e72e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e732:	2b00      	cmp	r3, #0
2000e734:	d1ef      	bne.n	2000e716 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
2000e736:	4b6d      	ldr	r3, [pc, #436]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e738:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e73c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
2000e740:	687b      	ldr	r3, [r7, #4]
2000e742:	699b      	ldr	r3, [r3, #24]
2000e744:	4969      	ldr	r1, [pc, #420]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e746:	4313      	orrs	r3, r2
2000e748:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
2000e74c:	4b67      	ldr	r3, [pc, #412]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e74e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e752:	4a66      	ldr	r2, [pc, #408]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e754:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
2000e758:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
2000e75c:	f7f4 f8c8 	bl	200028f0 <HAL_GetTick>
2000e760:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
2000e762:	e008      	b.n	2000e776 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2000e764:	f7f4 f8c4 	bl	200028f0 <HAL_GetTick>
2000e768:	4602      	mov	r2, r0
2000e76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e76c:	1ad3      	subs	r3, r2, r3
2000e76e:	2b05      	cmp	r3, #5
2000e770:	d901      	bls.n	2000e776 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
2000e772:	2303      	movs	r3, #3
2000e774:	e3b3      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
2000e776:	4b5d      	ldr	r3, [pc, #372]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e778:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e77c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e780:	2b00      	cmp	r3, #0
2000e782:	d0ef      	beq.n	2000e764 <HAL_RCC_OscConfig+0x630>
2000e784:	e01b      	b.n	2000e7be <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
2000e786:	4b59      	ldr	r3, [pc, #356]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e788:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e78c:	4a57      	ldr	r2, [pc, #348]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e78e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
2000e792:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
2000e796:	f7f4 f8ab 	bl	200028f0 <HAL_GetTick>
2000e79a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e79c:	e008      	b.n	2000e7b0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2000e79e:	f7f4 f8a7 	bl	200028f0 <HAL_GetTick>
2000e7a2:	4602      	mov	r2, r0
2000e7a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e7a6:	1ad3      	subs	r3, r2, r3
2000e7a8:	2b05      	cmp	r3, #5
2000e7aa:	d901      	bls.n	2000e7b0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
2000e7ac:	2303      	movs	r3, #3
2000e7ae:	e396      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
2000e7b0:	4b4e      	ldr	r3, [pc, #312]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e7b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e7b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000e7ba:	2b00      	cmp	r3, #0
2000e7bc:	d1ef      	bne.n	2000e79e <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
2000e7be:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
2000e7c2:	2b01      	cmp	r3, #1
2000e7c4:	d107      	bne.n	2000e7d6 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
2000e7c6:	4b49      	ldr	r3, [pc, #292]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e7c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e7cc:	4a47      	ldr	r2, [pc, #284]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e7ce:	f023 0304 	bic.w	r3, r3, #4
2000e7d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
2000e7d6:	687b      	ldr	r3, [r7, #4]
2000e7d8:	681b      	ldr	r3, [r3, #0]
2000e7da:	f003 0304 	and.w	r3, r3, #4
2000e7de:	2b00      	cmp	r3, #0
2000e7e0:	f000 8111 	beq.w	2000ea06 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
2000e7e4:	2300      	movs	r3, #0
2000e7e6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000e7ea:	4b40      	ldr	r3, [pc, #256]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e7ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e7f0:	f003 0304 	and.w	r3, r3, #4
2000e7f4:	2b00      	cmp	r3, #0
2000e7f6:	d111      	bne.n	2000e81c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
2000e7f8:	4b3c      	ldr	r3, [pc, #240]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e7fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e7fe:	4a3b      	ldr	r2, [pc, #236]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e800:	f043 0304 	orr.w	r3, r3, #4
2000e804:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000e808:	4b38      	ldr	r3, [pc, #224]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e80a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e80e:	f003 0304 	and.w	r3, r3, #4
2000e812:	613b      	str	r3, [r7, #16]
2000e814:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
2000e816:	2301      	movs	r3, #1
2000e818:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e81c:	4b34      	ldr	r3, [pc, #208]	@ (2000e8f0 <HAL_RCC_OscConfig+0x7bc>)
2000e81e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e820:	f003 0301 	and.w	r3, r3, #1
2000e824:	2b00      	cmp	r3, #0
2000e826:	d118      	bne.n	2000e85a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
2000e828:	4b31      	ldr	r3, [pc, #196]	@ (2000e8f0 <HAL_RCC_OscConfig+0x7bc>)
2000e82a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e82c:	4a30      	ldr	r2, [pc, #192]	@ (2000e8f0 <HAL_RCC_OscConfig+0x7bc>)
2000e82e:	f043 0301 	orr.w	r3, r3, #1
2000e832:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
2000e834:	f7f4 f85c 	bl	200028f0 <HAL_GetTick>
2000e838:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e83a:	e008      	b.n	2000e84e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
2000e83c:	f7f4 f858 	bl	200028f0 <HAL_GetTick>
2000e840:	4602      	mov	r2, r0
2000e842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e844:	1ad3      	subs	r3, r2, r3
2000e846:	2b02      	cmp	r3, #2
2000e848:	d901      	bls.n	2000e84e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
2000e84a:	2303      	movs	r3, #3
2000e84c:	e347      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
2000e84e:	4b28      	ldr	r3, [pc, #160]	@ (2000e8f0 <HAL_RCC_OscConfig+0x7bc>)
2000e850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000e852:	f003 0301 	and.w	r3, r3, #1
2000e856:	2b00      	cmp	r3, #0
2000e858:	d0f0      	beq.n	2000e83c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
2000e85a:	687b      	ldr	r3, [r7, #4]
2000e85c:	689b      	ldr	r3, [r3, #8]
2000e85e:	f003 0301 	and.w	r3, r3, #1
2000e862:	2b00      	cmp	r3, #0
2000e864:	d01f      	beq.n	2000e8a6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
2000e866:	687b      	ldr	r3, [r7, #4]
2000e868:	689b      	ldr	r3, [r3, #8]
2000e86a:	f003 0304 	and.w	r3, r3, #4
2000e86e:	2b00      	cmp	r3, #0
2000e870:	d010      	beq.n	2000e894 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
2000e872:	4b1e      	ldr	r3, [pc, #120]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e874:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e878:	4a1c      	ldr	r2, [pc, #112]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e87a:	f043 0304 	orr.w	r3, r3, #4
2000e87e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2000e882:	4b1a      	ldr	r3, [pc, #104]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e884:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e888:	4a18      	ldr	r2, [pc, #96]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e88a:	f043 0301 	orr.w	r3, r3, #1
2000e88e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
2000e892:	e018      	b.n	2000e8c6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2000e894:	4b15      	ldr	r3, [pc, #84]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e896:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e89a:	4a14      	ldr	r2, [pc, #80]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e89c:	f043 0301 	orr.w	r3, r3, #1
2000e8a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
2000e8a4:	e00f      	b.n	2000e8c6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2000e8a6:	4b11      	ldr	r3, [pc, #68]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e8a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e8ac:	4a0f      	ldr	r2, [pc, #60]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e8ae:	f023 0301 	bic.w	r3, r3, #1
2000e8b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
2000e8b6:	4b0d      	ldr	r3, [pc, #52]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e8b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e8bc:	4a0b      	ldr	r2, [pc, #44]	@ (2000e8ec <HAL_RCC_OscConfig+0x7b8>)
2000e8be:	f023 0304 	bic.w	r3, r3, #4
2000e8c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
2000e8c6:	687b      	ldr	r3, [r7, #4]
2000e8c8:	689b      	ldr	r3, [r3, #8]
2000e8ca:	2b00      	cmp	r3, #0
2000e8cc:	d057      	beq.n	2000e97e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
2000e8ce:	f7f4 f80f 	bl	200028f0 <HAL_GetTick>
2000e8d2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2000e8d4:	e00e      	b.n	2000e8f4 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e8d6:	f7f4 f80b 	bl	200028f0 <HAL_GetTick>
2000e8da:	4602      	mov	r2, r0
2000e8dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e8de:	1ad3      	subs	r3, r2, r3
2000e8e0:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e8e4:	4293      	cmp	r3, r2
2000e8e6:	d905      	bls.n	2000e8f4 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
2000e8e8:	2303      	movs	r3, #3
2000e8ea:	e2f8      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
2000e8ec:	46020c00 	.word	0x46020c00
2000e8f0:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2000e8f4:	4b9c      	ldr	r3, [pc, #624]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e8f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e8fa:	f003 0302 	and.w	r3, r3, #2
2000e8fe:	2b00      	cmp	r3, #0
2000e900:	d0e9      	beq.n	2000e8d6 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
2000e902:	687b      	ldr	r3, [r7, #4]
2000e904:	689b      	ldr	r3, [r3, #8]
2000e906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000e90a:	2b00      	cmp	r3, #0
2000e90c:	d01b      	beq.n	2000e946 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
2000e90e:	4b96      	ldr	r3, [pc, #600]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e910:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e914:	4a94      	ldr	r2, [pc, #592]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e916:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000e91a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
2000e91e:	e00a      	b.n	2000e936 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e920:	f7f3 ffe6 	bl	200028f0 <HAL_GetTick>
2000e924:	4602      	mov	r2, r0
2000e926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e928:	1ad3      	subs	r3, r2, r3
2000e92a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e92e:	4293      	cmp	r3, r2
2000e930:	d901      	bls.n	2000e936 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
2000e932:	2303      	movs	r3, #3
2000e934:	e2d3      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
2000e936:	4b8c      	ldr	r3, [pc, #560]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e938:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e93c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000e940:	2b00      	cmp	r3, #0
2000e942:	d0ed      	beq.n	2000e920 <HAL_RCC_OscConfig+0x7ec>
2000e944:	e053      	b.n	2000e9ee <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
2000e946:	4b88      	ldr	r3, [pc, #544]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e948:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e94c:	4a86      	ldr	r2, [pc, #536]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e94e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2000e952:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e956:	e00a      	b.n	2000e96e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e958:	f7f3 ffca 	bl	200028f0 <HAL_GetTick>
2000e95c:	4602      	mov	r2, r0
2000e95e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e960:	1ad3      	subs	r3, r2, r3
2000e962:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e966:	4293      	cmp	r3, r2
2000e968:	d901      	bls.n	2000e96e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
2000e96a:	2303      	movs	r3, #3
2000e96c:	e2b7      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e96e:	4b7e      	ldr	r3, [pc, #504]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e970:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e974:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000e978:	2b00      	cmp	r3, #0
2000e97a:	d1ed      	bne.n	2000e958 <HAL_RCC_OscConfig+0x824>
2000e97c:	e037      	b.n	2000e9ee <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
2000e97e:	f7f3 ffb7 	bl	200028f0 <HAL_GetTick>
2000e982:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
2000e984:	e00a      	b.n	2000e99c <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e986:	f7f3 ffb3 	bl	200028f0 <HAL_GetTick>
2000e98a:	4602      	mov	r2, r0
2000e98c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e98e:	1ad3      	subs	r3, r2, r3
2000e990:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e994:	4293      	cmp	r3, r2
2000e996:	d901      	bls.n	2000e99c <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
2000e998:	2303      	movs	r3, #3
2000e99a:	e2a0      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
2000e99c:	4b72      	ldr	r3, [pc, #456]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e99e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e9a2:	f003 0302 	and.w	r3, r3, #2
2000e9a6:	2b00      	cmp	r3, #0
2000e9a8:	d1ed      	bne.n	2000e986 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
2000e9aa:	4b6f      	ldr	r3, [pc, #444]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e9ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e9b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000e9b4:	2b00      	cmp	r3, #0
2000e9b6:	d01a      	beq.n	2000e9ee <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
2000e9b8:	4b6b      	ldr	r3, [pc, #428]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e9ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e9be:	4a6a      	ldr	r2, [pc, #424]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e9c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2000e9c4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e9c8:	e00a      	b.n	2000e9e0 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000e9ca:	f7f3 ff91 	bl	200028f0 <HAL_GetTick>
2000e9ce:	4602      	mov	r2, r0
2000e9d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000e9d2:	1ad3      	subs	r3, r2, r3
2000e9d4:	f241 3288 	movw	r2, #5000	@ 0x1388
2000e9d8:	4293      	cmp	r3, r2
2000e9da:	d901      	bls.n	2000e9e0 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
2000e9dc:	2303      	movs	r3, #3
2000e9de:	e27e      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
2000e9e0:	4b61      	ldr	r3, [pc, #388]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e9e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000e9e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000e9ea:	2b00      	cmp	r3, #0
2000e9ec:	d1ed      	bne.n	2000e9ca <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
2000e9ee:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
2000e9f2:	2b01      	cmp	r3, #1
2000e9f4:	d107      	bne.n	2000ea06 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
2000e9f6:	4b5c      	ldr	r3, [pc, #368]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e9f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000e9fc:	4a5a      	ldr	r2, [pc, #360]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000e9fe:	f023 0304 	bic.w	r3, r3, #4
2000ea02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
2000ea06:	687b      	ldr	r3, [r7, #4]
2000ea08:	681b      	ldr	r3, [r3, #0]
2000ea0a:	f003 0320 	and.w	r3, r3, #32
2000ea0e:	2b00      	cmp	r3, #0
2000ea10:	d036      	beq.n	2000ea80 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
2000ea12:	687b      	ldr	r3, [r7, #4]
2000ea14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000ea16:	2b00      	cmp	r3, #0
2000ea18:	d019      	beq.n	2000ea4e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
2000ea1a:	4b53      	ldr	r3, [pc, #332]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000ea1c:	681b      	ldr	r3, [r3, #0]
2000ea1e:	4a52      	ldr	r2, [pc, #328]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000ea20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
2000ea24:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000ea26:	f7f3 ff63 	bl	200028f0 <HAL_GetTick>
2000ea2a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
2000ea2c:	e008      	b.n	2000ea40 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
2000ea2e:	f7f3 ff5f 	bl	200028f0 <HAL_GetTick>
2000ea32:	4602      	mov	r2, r0
2000ea34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ea36:	1ad3      	subs	r3, r2, r3
2000ea38:	2b02      	cmp	r3, #2
2000ea3a:	d901      	bls.n	2000ea40 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
2000ea3c:	2303      	movs	r3, #3
2000ea3e:	e24e      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
2000ea40:	4b49      	ldr	r3, [pc, #292]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000ea42:	681b      	ldr	r3, [r3, #0]
2000ea44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
2000ea48:	2b00      	cmp	r3, #0
2000ea4a:	d0f0      	beq.n	2000ea2e <HAL_RCC_OscConfig+0x8fa>
2000ea4c:	e018      	b.n	2000ea80 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
2000ea4e:	4b46      	ldr	r3, [pc, #280]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000ea50:	681b      	ldr	r3, [r3, #0]
2000ea52:	4a45      	ldr	r2, [pc, #276]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000ea54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
2000ea58:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000ea5a:	f7f3 ff49 	bl	200028f0 <HAL_GetTick>
2000ea5e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
2000ea60:	e008      	b.n	2000ea74 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
2000ea62:	f7f3 ff45 	bl	200028f0 <HAL_GetTick>
2000ea66:	4602      	mov	r2, r0
2000ea68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ea6a:	1ad3      	subs	r3, r2, r3
2000ea6c:	2b02      	cmp	r3, #2
2000ea6e:	d901      	bls.n	2000ea74 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
2000ea70:	2303      	movs	r3, #3
2000ea72:	e234      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
2000ea74:	4b3c      	ldr	r3, [pc, #240]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000ea76:	681b      	ldr	r3, [r3, #0]
2000ea78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
2000ea7c:	2b00      	cmp	r3, #0
2000ea7e:	d1f0      	bne.n	2000ea62 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
2000ea80:	687b      	ldr	r3, [r7, #4]
2000ea82:	681b      	ldr	r3, [r3, #0]
2000ea84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000ea88:	2b00      	cmp	r3, #0
2000ea8a:	d036      	beq.n	2000eafa <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
2000ea8c:	687b      	ldr	r3, [r7, #4]
2000ea8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2000ea90:	2b00      	cmp	r3, #0
2000ea92:	d019      	beq.n	2000eac8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
2000ea94:	4b34      	ldr	r3, [pc, #208]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000ea96:	681b      	ldr	r3, [r3, #0]
2000ea98:	4a33      	ldr	r2, [pc, #204]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000ea9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
2000ea9e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000eaa0:	f7f3 ff26 	bl	200028f0 <HAL_GetTick>
2000eaa4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
2000eaa6:	e008      	b.n	2000eaba <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
2000eaa8:	f7f3 ff22 	bl	200028f0 <HAL_GetTick>
2000eaac:	4602      	mov	r2, r0
2000eaae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000eab0:	1ad3      	subs	r3, r2, r3
2000eab2:	2b02      	cmp	r3, #2
2000eab4:	d901      	bls.n	2000eaba <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
2000eab6:	2303      	movs	r3, #3
2000eab8:	e211      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
2000eaba:	4b2b      	ldr	r3, [pc, #172]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eabc:	681b      	ldr	r3, [r3, #0]
2000eabe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000eac2:	2b00      	cmp	r3, #0
2000eac4:	d0f0      	beq.n	2000eaa8 <HAL_RCC_OscConfig+0x974>
2000eac6:	e018      	b.n	2000eafa <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
2000eac8:	4b27      	ldr	r3, [pc, #156]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eaca:	681b      	ldr	r3, [r3, #0]
2000eacc:	4a26      	ldr	r2, [pc, #152]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eace:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
2000ead2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000ead4:	f7f3 ff0c 	bl	200028f0 <HAL_GetTick>
2000ead8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
2000eada:	e008      	b.n	2000eaee <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
2000eadc:	f7f3 ff08 	bl	200028f0 <HAL_GetTick>
2000eae0:	4602      	mov	r2, r0
2000eae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000eae4:	1ad3      	subs	r3, r2, r3
2000eae6:	2b02      	cmp	r3, #2
2000eae8:	d901      	bls.n	2000eaee <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
2000eaea:	2303      	movs	r3, #3
2000eaec:	e1f7      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
2000eaee:	4b1e      	ldr	r3, [pc, #120]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eaf0:	681b      	ldr	r3, [r3, #0]
2000eaf2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
2000eaf6:	2b00      	cmp	r3, #0
2000eaf8:	d1f0      	bne.n	2000eadc <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
2000eafa:	687b      	ldr	r3, [r7, #4]
2000eafc:	681b      	ldr	r3, [r3, #0]
2000eafe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000eb02:	2b00      	cmp	r3, #0
2000eb04:	d07f      	beq.n	2000ec06 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
2000eb06:	687b      	ldr	r3, [r7, #4]
2000eb08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000eb0a:	2b00      	cmp	r3, #0
2000eb0c:	d062      	beq.n	2000ebd4 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
2000eb0e:	4b16      	ldr	r3, [pc, #88]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eb10:	689b      	ldr	r3, [r3, #8]
2000eb12:	4a15      	ldr	r2, [pc, #84]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eb14:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000eb18:	6093      	str	r3, [r2, #8]
2000eb1a:	4b13      	ldr	r3, [pc, #76]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eb1c:	689b      	ldr	r3, [r3, #8]
2000eb1e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
2000eb22:	687b      	ldr	r3, [r7, #4]
2000eb24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000eb26:	4910      	ldr	r1, [pc, #64]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eb28:	4313      	orrs	r3, r2
2000eb2a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
2000eb2c:	687b      	ldr	r3, [r7, #4]
2000eb2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000eb30:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000eb34:	d309      	bcc.n	2000eb4a <HAL_RCC_OscConfig+0xa16>
2000eb36:	4b0c      	ldr	r3, [pc, #48]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eb38:	68db      	ldr	r3, [r3, #12]
2000eb3a:	f023 021f 	bic.w	r2, r3, #31
2000eb3e:	687b      	ldr	r3, [r7, #4]
2000eb40:	6a1b      	ldr	r3, [r3, #32]
2000eb42:	4909      	ldr	r1, [pc, #36]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eb44:	4313      	orrs	r3, r2
2000eb46:	60cb      	str	r3, [r1, #12]
2000eb48:	e02a      	b.n	2000eba0 <HAL_RCC_OscConfig+0xa6c>
2000eb4a:	687b      	ldr	r3, [r7, #4]
2000eb4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000eb4e:	2b00      	cmp	r3, #0
2000eb50:	da0c      	bge.n	2000eb6c <HAL_RCC_OscConfig+0xa38>
2000eb52:	4b05      	ldr	r3, [pc, #20]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eb54:	68db      	ldr	r3, [r3, #12]
2000eb56:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
2000eb5a:	687b      	ldr	r3, [r7, #4]
2000eb5c:	6a1b      	ldr	r3, [r3, #32]
2000eb5e:	015b      	lsls	r3, r3, #5
2000eb60:	4901      	ldr	r1, [pc, #4]	@ (2000eb68 <HAL_RCC_OscConfig+0xa34>)
2000eb62:	4313      	orrs	r3, r2
2000eb64:	60cb      	str	r3, [r1, #12]
2000eb66:	e01b      	b.n	2000eba0 <HAL_RCC_OscConfig+0xa6c>
2000eb68:	46020c00 	.word	0x46020c00
2000eb6c:	687b      	ldr	r3, [r7, #4]
2000eb6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000eb70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000eb74:	d30a      	bcc.n	2000eb8c <HAL_RCC_OscConfig+0xa58>
2000eb76:	4ba1      	ldr	r3, [pc, #644]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000eb78:	68db      	ldr	r3, [r3, #12]
2000eb7a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
2000eb7e:	687b      	ldr	r3, [r7, #4]
2000eb80:	6a1b      	ldr	r3, [r3, #32]
2000eb82:	029b      	lsls	r3, r3, #10
2000eb84:	499d      	ldr	r1, [pc, #628]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000eb86:	4313      	orrs	r3, r2
2000eb88:	60cb      	str	r3, [r1, #12]
2000eb8a:	e009      	b.n	2000eba0 <HAL_RCC_OscConfig+0xa6c>
2000eb8c:	4b9b      	ldr	r3, [pc, #620]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000eb8e:	68db      	ldr	r3, [r3, #12]
2000eb90:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
2000eb94:	687b      	ldr	r3, [r7, #4]
2000eb96:	6a1b      	ldr	r3, [r3, #32]
2000eb98:	03db      	lsls	r3, r3, #15
2000eb9a:	4998      	ldr	r1, [pc, #608]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000eb9c:	4313      	orrs	r3, r2
2000eb9e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
2000eba0:	4b96      	ldr	r3, [pc, #600]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000eba2:	681b      	ldr	r3, [r3, #0]
2000eba4:	4a95      	ldr	r2, [pc, #596]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000eba6:	f043 0310 	orr.w	r3, r3, #16
2000ebaa:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000ebac:	f7f3 fea0 	bl	200028f0 <HAL_GetTick>
2000ebb0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
2000ebb2:	e008      	b.n	2000ebc6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
2000ebb4:	f7f3 fe9c 	bl	200028f0 <HAL_GetTick>
2000ebb8:	4602      	mov	r2, r0
2000ebba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ebbc:	1ad3      	subs	r3, r2, r3
2000ebbe:	2b02      	cmp	r3, #2
2000ebc0:	d901      	bls.n	2000ebc6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
2000ebc2:	2303      	movs	r3, #3
2000ebc4:	e18b      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
2000ebc6:	4b8d      	ldr	r3, [pc, #564]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ebc8:	681b      	ldr	r3, [r3, #0]
2000ebca:	f003 0320 	and.w	r3, r3, #32
2000ebce:	2b00      	cmp	r3, #0
2000ebd0:	d0f0      	beq.n	2000ebb4 <HAL_RCC_OscConfig+0xa80>
2000ebd2:	e018      	b.n	2000ec06 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
2000ebd4:	4b89      	ldr	r3, [pc, #548]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ebd6:	681b      	ldr	r3, [r3, #0]
2000ebd8:	4a88      	ldr	r2, [pc, #544]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ebda:	f023 0310 	bic.w	r3, r3, #16
2000ebde:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
2000ebe0:	f7f3 fe86 	bl	200028f0 <HAL_GetTick>
2000ebe4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
2000ebe6:	e008      	b.n	2000ebfa <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
2000ebe8:	f7f3 fe82 	bl	200028f0 <HAL_GetTick>
2000ebec:	4602      	mov	r2, r0
2000ebee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ebf0:	1ad3      	subs	r3, r2, r3
2000ebf2:	2b02      	cmp	r3, #2
2000ebf4:	d901      	bls.n	2000ebfa <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
2000ebf6:	2303      	movs	r3, #3
2000ebf8:	e171      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
2000ebfa:	4b80      	ldr	r3, [pc, #512]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ebfc:	681b      	ldr	r3, [r3, #0]
2000ebfe:	f003 0320 	and.w	r3, r3, #32
2000ec02:	2b00      	cmp	r3, #0
2000ec04:	d1f0      	bne.n	2000ebe8 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
2000ec06:	687b      	ldr	r3, [r7, #4]
2000ec08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000ec0a:	2b00      	cmp	r3, #0
2000ec0c:	f000 8166 	beq.w	2000eedc <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
2000ec10:	2300      	movs	r3, #0
2000ec12:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000ec16:	4b79      	ldr	r3, [pc, #484]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ec18:	69db      	ldr	r3, [r3, #28]
2000ec1a:	f003 030c 	and.w	r3, r3, #12
2000ec1e:	2b0c      	cmp	r3, #12
2000ec20:	f000 80f2 	beq.w	2000ee08 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
2000ec24:	687b      	ldr	r3, [r7, #4]
2000ec26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000ec28:	2b02      	cmp	r3, #2
2000ec2a:	f040 80c5 	bne.w	2000edb8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
2000ec2e:	4b73      	ldr	r3, [pc, #460]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ec30:	681b      	ldr	r3, [r3, #0]
2000ec32:	4a72      	ldr	r2, [pc, #456]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ec34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000ec38:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000ec3a:	f7f3 fe59 	bl	200028f0 <HAL_GetTick>
2000ec3e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000ec40:	e008      	b.n	2000ec54 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000ec42:	f7f3 fe55 	bl	200028f0 <HAL_GetTick>
2000ec46:	4602      	mov	r2, r0
2000ec48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ec4a:	1ad3      	subs	r3, r2, r3
2000ec4c:	2b02      	cmp	r3, #2
2000ec4e:	d901      	bls.n	2000ec54 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
2000ec50:	2303      	movs	r3, #3
2000ec52:	e144      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000ec54:	4b69      	ldr	r3, [pc, #420]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ec56:	681b      	ldr	r3, [r3, #0]
2000ec58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000ec5c:	2b00      	cmp	r3, #0
2000ec5e:	d1f0      	bne.n	2000ec42 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000ec60:	4b66      	ldr	r3, [pc, #408]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ec62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ec66:	f003 0304 	and.w	r3, r3, #4
2000ec6a:	2b00      	cmp	r3, #0
2000ec6c:	d111      	bne.n	2000ec92 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
2000ec6e:	4b63      	ldr	r3, [pc, #396]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ec70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ec74:	4a61      	ldr	r2, [pc, #388]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ec76:	f043 0304 	orr.w	r3, r3, #4
2000ec7a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000ec7e:	4b5f      	ldr	r3, [pc, #380]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ec80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ec84:	f003 0304 	and.w	r3, r3, #4
2000ec88:	60fb      	str	r3, [r7, #12]
2000ec8a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
2000ec8c:	2301      	movs	r3, #1
2000ec8e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
2000ec92:	4b5b      	ldr	r3, [pc, #364]	@ (2000ee00 <HAL_RCC_OscConfig+0xccc>)
2000ec94:	68db      	ldr	r3, [r3, #12]
2000ec96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000ec9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000ec9e:	d102      	bne.n	2000eca6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
2000eca0:	2301      	movs	r3, #1
2000eca2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
2000eca6:	4b56      	ldr	r3, [pc, #344]	@ (2000ee00 <HAL_RCC_OscConfig+0xccc>)
2000eca8:	68db      	ldr	r3, [r3, #12]
2000ecaa:	4a55      	ldr	r2, [pc, #340]	@ (2000ee00 <HAL_RCC_OscConfig+0xccc>)
2000ecac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
2000ecb0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
2000ecb2:	4b52      	ldr	r3, [pc, #328]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ecb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ecb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2000ecba:	f023 0303 	bic.w	r3, r3, #3
2000ecbe:	687a      	ldr	r2, [r7, #4]
2000ecc0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
2000ecc2:	687a      	ldr	r2, [r7, #4]
2000ecc4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000ecc6:	3a01      	subs	r2, #1
2000ecc8:	0212      	lsls	r2, r2, #8
2000ecca:	4311      	orrs	r1, r2
2000eccc:	687a      	ldr	r2, [r7, #4]
2000ecce:	6c52      	ldr	r2, [r2, #68]	@ 0x44
2000ecd0:	430a      	orrs	r2, r1
2000ecd2:	494a      	ldr	r1, [pc, #296]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ecd4:	4313      	orrs	r3, r2
2000ecd6:	628b      	str	r3, [r1, #40]	@ 0x28
2000ecd8:	4b48      	ldr	r3, [pc, #288]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ecda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
2000ecdc:	4b49      	ldr	r3, [pc, #292]	@ (2000ee04 <HAL_RCC_OscConfig+0xcd0>)
2000ecde:	4013      	ands	r3, r2
2000ece0:	687a      	ldr	r2, [r7, #4]
2000ece2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
2000ece4:	3a01      	subs	r2, #1
2000ece6:	f3c2 0108 	ubfx	r1, r2, #0, #9
2000ecea:	687a      	ldr	r2, [r7, #4]
2000ecec:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
2000ecee:	3a01      	subs	r2, #1
2000ecf0:	0252      	lsls	r2, r2, #9
2000ecf2:	b292      	uxth	r2, r2
2000ecf4:	4311      	orrs	r1, r2
2000ecf6:	687a      	ldr	r2, [r7, #4]
2000ecf8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
2000ecfa:	3a01      	subs	r2, #1
2000ecfc:	0412      	lsls	r2, r2, #16
2000ecfe:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
2000ed02:	4311      	orrs	r1, r2
2000ed04:	687a      	ldr	r2, [r7, #4]
2000ed06:	6d52      	ldr	r2, [r2, #84]	@ 0x54
2000ed08:	3a01      	subs	r2, #1
2000ed0a:	0612      	lsls	r2, r2, #24
2000ed0c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
2000ed10:	430a      	orrs	r2, r1
2000ed12:	493a      	ldr	r1, [pc, #232]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed14:	4313      	orrs	r3, r2
2000ed16:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
2000ed18:	4b38      	ldr	r3, [pc, #224]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ed1c:	4a37      	ldr	r2, [pc, #220]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed1e:	f023 0310 	bic.w	r3, r3, #16
2000ed22:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
2000ed24:	687b      	ldr	r3, [r7, #4]
2000ed26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000ed28:	4a34      	ldr	r2, [pc, #208]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed2a:	00db      	lsls	r3, r3, #3
2000ed2c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
2000ed2e:	4b33      	ldr	r3, [pc, #204]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ed32:	4a32      	ldr	r2, [pc, #200]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed34:	f043 0310 	orr.w	r3, r3, #16
2000ed38:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
2000ed3a:	4b30      	ldr	r3, [pc, #192]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ed3e:	f023 020c 	bic.w	r2, r3, #12
2000ed42:	687b      	ldr	r3, [r7, #4]
2000ed44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000ed46:	492d      	ldr	r1, [pc, #180]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed48:	4313      	orrs	r3, r2
2000ed4a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
2000ed4c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
2000ed50:	2b01      	cmp	r3, #1
2000ed52:	d105      	bne.n	2000ed60 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
2000ed54:	4b2a      	ldr	r3, [pc, #168]	@ (2000ee00 <HAL_RCC_OscConfig+0xccc>)
2000ed56:	68db      	ldr	r3, [r3, #12]
2000ed58:	4a29      	ldr	r2, [pc, #164]	@ (2000ee00 <HAL_RCC_OscConfig+0xccc>)
2000ed5a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000ed5e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
2000ed60:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
2000ed64:	2b01      	cmp	r3, #1
2000ed66:	d107      	bne.n	2000ed78 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
2000ed68:	4b24      	ldr	r3, [pc, #144]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000ed6e:	4a23      	ldr	r2, [pc, #140]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed70:	f023 0304 	bic.w	r3, r3, #4
2000ed74:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
2000ed78:	4b20      	ldr	r3, [pc, #128]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed7a:	681b      	ldr	r3, [r3, #0]
2000ed7c:	4a1f      	ldr	r2, [pc, #124]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ed7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
2000ed82:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000ed84:	f7f3 fdb4 	bl	200028f0 <HAL_GetTick>
2000ed88:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
2000ed8a:	e008      	b.n	2000ed9e <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000ed8c:	f7f3 fdb0 	bl	200028f0 <HAL_GetTick>
2000ed90:	4602      	mov	r2, r0
2000ed92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000ed94:	1ad3      	subs	r3, r2, r3
2000ed96:	2b02      	cmp	r3, #2
2000ed98:	d901      	bls.n	2000ed9e <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
2000ed9a:	2303      	movs	r3, #3
2000ed9c:	e09f      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
2000ed9e:	4b17      	ldr	r3, [pc, #92]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000eda0:	681b      	ldr	r3, [r3, #0]
2000eda2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000eda6:	2b00      	cmp	r3, #0
2000eda8:	d0f0      	beq.n	2000ed8c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
2000edaa:	4b14      	ldr	r3, [pc, #80]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000edac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000edae:	4a13      	ldr	r2, [pc, #76]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000edb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000edb4:	6293      	str	r3, [r2, #40]	@ 0x28
2000edb6:	e091      	b.n	2000eedc <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
2000edb8:	4b10      	ldr	r3, [pc, #64]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000edba:	681b      	ldr	r3, [r3, #0]
2000edbc:	4a0f      	ldr	r2, [pc, #60]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000edbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
2000edc2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
2000edc4:	f7f3 fd94 	bl	200028f0 <HAL_GetTick>
2000edc8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000edca:	e008      	b.n	2000edde <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2000edcc:	f7f3 fd90 	bl	200028f0 <HAL_GetTick>
2000edd0:	4602      	mov	r2, r0
2000edd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000edd4:	1ad3      	subs	r3, r2, r3
2000edd6:	2b02      	cmp	r3, #2
2000edd8:	d901      	bls.n	2000edde <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
2000edda:	2303      	movs	r3, #3
2000eddc:	e07f      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
2000edde:	4b07      	ldr	r3, [pc, #28]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000ede0:	681b      	ldr	r3, [r3, #0]
2000ede2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000ede6:	2b00      	cmp	r3, #0
2000ede8:	d1f0      	bne.n	2000edcc <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
2000edea:	4b04      	ldr	r3, [pc, #16]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000edec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000edee:	4a03      	ldr	r2, [pc, #12]	@ (2000edfc <HAL_RCC_OscConfig+0xcc8>)
2000edf0:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
2000edf4:	f023 0303 	bic.w	r3, r3, #3
2000edf8:	6293      	str	r3, [r2, #40]	@ 0x28
2000edfa:	e06f      	b.n	2000eedc <HAL_RCC_OscConfig+0xda8>
2000edfc:	46020c00 	.word	0x46020c00
2000ee00:	46020800 	.word	0x46020800
2000ee04:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
2000ee08:	4b37      	ldr	r3, [pc, #220]	@ (2000eee8 <HAL_RCC_OscConfig+0xdb4>)
2000ee0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ee0c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
2000ee0e:	4b36      	ldr	r3, [pc, #216]	@ (2000eee8 <HAL_RCC_OscConfig+0xdb4>)
2000ee10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000ee12:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
2000ee14:	687b      	ldr	r3, [r7, #4]
2000ee16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000ee18:	2b01      	cmp	r3, #1
2000ee1a:	d039      	beq.n	2000ee90 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
2000ee1c:	69fb      	ldr	r3, [r7, #28]
2000ee1e:	f003 0203 	and.w	r2, r3, #3
2000ee22:	687b      	ldr	r3, [r7, #4]
2000ee24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
2000ee26:	429a      	cmp	r2, r3
2000ee28:	d132      	bne.n	2000ee90 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
2000ee2a:	69fb      	ldr	r3, [r7, #28]
2000ee2c:	0a1b      	lsrs	r3, r3, #8
2000ee2e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
2000ee32:	687b      	ldr	r3, [r7, #4]
2000ee34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000ee36:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
2000ee38:	429a      	cmp	r2, r3
2000ee3a:	d129      	bne.n	2000ee90 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
2000ee3c:	69fb      	ldr	r3, [r7, #28]
2000ee3e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
2000ee42:	687b      	ldr	r3, [r7, #4]
2000ee44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
2000ee46:	429a      	cmp	r2, r3
2000ee48:	d122      	bne.n	2000ee90 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
2000ee4a:	69bb      	ldr	r3, [r7, #24]
2000ee4c:	f3c3 0208 	ubfx	r2, r3, #0, #9
2000ee50:	687b      	ldr	r3, [r7, #4]
2000ee52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2000ee54:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
2000ee56:	429a      	cmp	r2, r3
2000ee58:	d11a      	bne.n	2000ee90 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
2000ee5a:	69bb      	ldr	r3, [r7, #24]
2000ee5c:	0a5b      	lsrs	r3, r3, #9
2000ee5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
2000ee62:	687b      	ldr	r3, [r7, #4]
2000ee64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000ee66:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
2000ee68:	429a      	cmp	r2, r3
2000ee6a:	d111      	bne.n	2000ee90 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
2000ee6c:	69bb      	ldr	r3, [r7, #24]
2000ee6e:	0c1b      	lsrs	r3, r3, #16
2000ee70:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
2000ee74:	687b      	ldr	r3, [r7, #4]
2000ee76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000ee78:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
2000ee7a:	429a      	cmp	r2, r3
2000ee7c:	d108      	bne.n	2000ee90 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
2000ee7e:	69bb      	ldr	r3, [r7, #24]
2000ee80:	0e1b      	lsrs	r3, r3, #24
2000ee82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
2000ee86:	687b      	ldr	r3, [r7, #4]
2000ee88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000ee8a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
2000ee8c:	429a      	cmp	r2, r3
2000ee8e:	d001      	beq.n	2000ee94 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
2000ee90:	2301      	movs	r3, #1
2000ee92:	e024      	b.n	2000eede <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
2000ee94:	4b14      	ldr	r3, [pc, #80]	@ (2000eee8 <HAL_RCC_OscConfig+0xdb4>)
2000ee96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000ee98:	08db      	lsrs	r3, r3, #3
2000ee9a:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
2000ee9e:	687b      	ldr	r3, [r7, #4]
2000eea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
2000eea2:	429a      	cmp	r2, r3
2000eea4:	d01a      	beq.n	2000eedc <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
2000eea6:	4b10      	ldr	r3, [pc, #64]	@ (2000eee8 <HAL_RCC_OscConfig+0xdb4>)
2000eea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000eeaa:	4a0f      	ldr	r2, [pc, #60]	@ (2000eee8 <HAL_RCC_OscConfig+0xdb4>)
2000eeac:	f023 0310 	bic.w	r3, r3, #16
2000eeb0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2000eeb2:	f7f3 fd1d 	bl	200028f0 <HAL_GetTick>
2000eeb6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
2000eeb8:	bf00      	nop
2000eeba:	f7f3 fd19 	bl	200028f0 <HAL_GetTick>
2000eebe:	4602      	mov	r2, r0
2000eec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000eec2:	4293      	cmp	r3, r2
2000eec4:	d0f9      	beq.n	2000eeba <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
2000eec6:	687b      	ldr	r3, [r7, #4]
2000eec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000eeca:	4a07      	ldr	r2, [pc, #28]	@ (2000eee8 <HAL_RCC_OscConfig+0xdb4>)
2000eecc:	00db      	lsls	r3, r3, #3
2000eece:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
2000eed0:	4b05      	ldr	r3, [pc, #20]	@ (2000eee8 <HAL_RCC_OscConfig+0xdb4>)
2000eed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000eed4:	4a04      	ldr	r2, [pc, #16]	@ (2000eee8 <HAL_RCC_OscConfig+0xdb4>)
2000eed6:	f043 0310 	orr.w	r3, r3, #16
2000eeda:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
2000eedc:	2300      	movs	r3, #0
}
2000eede:	4618      	mov	r0, r3
2000eee0:	3738      	adds	r7, #56	@ 0x38
2000eee2:	46bd      	mov	sp, r7
2000eee4:	bd80      	pop	{r7, pc}
2000eee6:	bf00      	nop
2000eee8:	46020c00 	.word	0x46020c00

2000eeec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
2000eeec:	b580      	push	{r7, lr}
2000eeee:	b086      	sub	sp, #24
2000eef0:	af00      	add	r7, sp, #0
2000eef2:	6078      	str	r0, [r7, #4]
2000eef4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
2000eef6:	687b      	ldr	r3, [r7, #4]
2000eef8:	2b00      	cmp	r3, #0
2000eefa:	d101      	bne.n	2000ef00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
2000eefc:	2301      	movs	r3, #1
2000eefe:	e1d9      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
2000ef00:	4b9b      	ldr	r3, [pc, #620]	@ (2000f170 <HAL_RCC_ClockConfig+0x284>)
2000ef02:	681b      	ldr	r3, [r3, #0]
2000ef04:	f003 030f 	and.w	r3, r3, #15
2000ef08:	683a      	ldr	r2, [r7, #0]
2000ef0a:	429a      	cmp	r2, r3
2000ef0c:	d910      	bls.n	2000ef30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
2000ef0e:	4b98      	ldr	r3, [pc, #608]	@ (2000f170 <HAL_RCC_ClockConfig+0x284>)
2000ef10:	681b      	ldr	r3, [r3, #0]
2000ef12:	f023 020f 	bic.w	r2, r3, #15
2000ef16:	4996      	ldr	r1, [pc, #600]	@ (2000f170 <HAL_RCC_ClockConfig+0x284>)
2000ef18:	683b      	ldr	r3, [r7, #0]
2000ef1a:	4313      	orrs	r3, r2
2000ef1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
2000ef1e:	4b94      	ldr	r3, [pc, #592]	@ (2000f170 <HAL_RCC_ClockConfig+0x284>)
2000ef20:	681b      	ldr	r3, [r3, #0]
2000ef22:	f003 030f 	and.w	r3, r3, #15
2000ef26:	683a      	ldr	r2, [r7, #0]
2000ef28:	429a      	cmp	r2, r3
2000ef2a:	d001      	beq.n	2000ef30 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
2000ef2c:	2301      	movs	r3, #1
2000ef2e:	e1c1      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
2000ef30:	687b      	ldr	r3, [r7, #4]
2000ef32:	681b      	ldr	r3, [r3, #0]
2000ef34:	f003 0310 	and.w	r3, r3, #16
2000ef38:	2b00      	cmp	r3, #0
2000ef3a:	d010      	beq.n	2000ef5e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
2000ef3c:	687b      	ldr	r3, [r7, #4]
2000ef3e:	695a      	ldr	r2, [r3, #20]
2000ef40:	4b8c      	ldr	r3, [pc, #560]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000ef42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000ef44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000ef48:	429a      	cmp	r2, r3
2000ef4a:	d908      	bls.n	2000ef5e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
2000ef4c:	4b89      	ldr	r3, [pc, #548]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000ef4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000ef50:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000ef54:	687b      	ldr	r3, [r7, #4]
2000ef56:	695b      	ldr	r3, [r3, #20]
2000ef58:	4986      	ldr	r1, [pc, #536]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000ef5a:	4313      	orrs	r3, r2
2000ef5c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
2000ef5e:	687b      	ldr	r3, [r7, #4]
2000ef60:	681b      	ldr	r3, [r3, #0]
2000ef62:	f003 0308 	and.w	r3, r3, #8
2000ef66:	2b00      	cmp	r3, #0
2000ef68:	d012      	beq.n	2000ef90 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
2000ef6a:	687b      	ldr	r3, [r7, #4]
2000ef6c:	691a      	ldr	r2, [r3, #16]
2000ef6e:	4b81      	ldr	r3, [pc, #516]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000ef70:	6a1b      	ldr	r3, [r3, #32]
2000ef72:	091b      	lsrs	r3, r3, #4
2000ef74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000ef78:	429a      	cmp	r2, r3
2000ef7a:	d909      	bls.n	2000ef90 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
2000ef7c:	4b7d      	ldr	r3, [pc, #500]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000ef7e:	6a1b      	ldr	r3, [r3, #32]
2000ef80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
2000ef84:	687b      	ldr	r3, [r7, #4]
2000ef86:	691b      	ldr	r3, [r3, #16]
2000ef88:	011b      	lsls	r3, r3, #4
2000ef8a:	497a      	ldr	r1, [pc, #488]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000ef8c:	4313      	orrs	r3, r2
2000ef8e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
2000ef90:	687b      	ldr	r3, [r7, #4]
2000ef92:	681b      	ldr	r3, [r3, #0]
2000ef94:	f003 0304 	and.w	r3, r3, #4
2000ef98:	2b00      	cmp	r3, #0
2000ef9a:	d010      	beq.n	2000efbe <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
2000ef9c:	687b      	ldr	r3, [r7, #4]
2000ef9e:	68da      	ldr	r2, [r3, #12]
2000efa0:	4b74      	ldr	r3, [pc, #464]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000efa2:	6a1b      	ldr	r3, [r3, #32]
2000efa4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000efa8:	429a      	cmp	r2, r3
2000efaa:	d908      	bls.n	2000efbe <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
2000efac:	4b71      	ldr	r3, [pc, #452]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000efae:	6a1b      	ldr	r3, [r3, #32]
2000efb0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000efb4:	687b      	ldr	r3, [r7, #4]
2000efb6:	68db      	ldr	r3, [r3, #12]
2000efb8:	496e      	ldr	r1, [pc, #440]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000efba:	4313      	orrs	r3, r2
2000efbc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
2000efbe:	687b      	ldr	r3, [r7, #4]
2000efc0:	681b      	ldr	r3, [r3, #0]
2000efc2:	f003 0302 	and.w	r3, r3, #2
2000efc6:	2b00      	cmp	r3, #0
2000efc8:	d010      	beq.n	2000efec <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
2000efca:	687b      	ldr	r3, [r7, #4]
2000efcc:	689a      	ldr	r2, [r3, #8]
2000efce:	4b69      	ldr	r3, [pc, #420]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000efd0:	6a1b      	ldr	r3, [r3, #32]
2000efd2:	f003 030f 	and.w	r3, r3, #15
2000efd6:	429a      	cmp	r2, r3
2000efd8:	d908      	bls.n	2000efec <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
2000efda:	4b66      	ldr	r3, [pc, #408]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000efdc:	6a1b      	ldr	r3, [r3, #32]
2000efde:	f023 020f 	bic.w	r2, r3, #15
2000efe2:	687b      	ldr	r3, [r7, #4]
2000efe4:	689b      	ldr	r3, [r3, #8]
2000efe6:	4963      	ldr	r1, [pc, #396]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000efe8:	4313      	orrs	r3, r2
2000efea:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
2000efec:	687b      	ldr	r3, [r7, #4]
2000efee:	681b      	ldr	r3, [r3, #0]
2000eff0:	f003 0301 	and.w	r3, r3, #1
2000eff4:	2b00      	cmp	r3, #0
2000eff6:	f000 80d2 	beq.w	2000f19e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
2000effa:	2300      	movs	r3, #0
2000effc:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
2000effe:	687b      	ldr	r3, [r7, #4]
2000f000:	685b      	ldr	r3, [r3, #4]
2000f002:	2b03      	cmp	r3, #3
2000f004:	d143      	bne.n	2000f08e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
2000f006:	4b5b      	ldr	r3, [pc, #364]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f008:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f00c:	f003 0304 	and.w	r3, r3, #4
2000f010:	2b00      	cmp	r3, #0
2000f012:	d110      	bne.n	2000f036 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
2000f014:	4b57      	ldr	r3, [pc, #348]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f016:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f01a:	4a56      	ldr	r2, [pc, #344]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f01c:	f043 0304 	orr.w	r3, r3, #4
2000f020:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000f024:	4b53      	ldr	r3, [pc, #332]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f026:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f02a:	f003 0304 	and.w	r3, r3, #4
2000f02e:	60bb      	str	r3, [r7, #8]
2000f030:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
2000f032:	2301      	movs	r3, #1
2000f034:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
2000f036:	f7f3 fc5b 	bl	200028f0 <HAL_GetTick>
2000f03a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
2000f03c:	4b4e      	ldr	r3, [pc, #312]	@ (2000f178 <HAL_RCC_ClockConfig+0x28c>)
2000f03e:	68db      	ldr	r3, [r3, #12]
2000f040:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000f044:	2b00      	cmp	r3, #0
2000f046:	d00f      	beq.n	2000f068 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
2000f048:	e008      	b.n	2000f05c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
2000f04a:	f7f3 fc51 	bl	200028f0 <HAL_GetTick>
2000f04e:	4602      	mov	r2, r0
2000f050:	693b      	ldr	r3, [r7, #16]
2000f052:	1ad3      	subs	r3, r2, r3
2000f054:	2b02      	cmp	r3, #2
2000f056:	d901      	bls.n	2000f05c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
2000f058:	2303      	movs	r3, #3
2000f05a:	e12b      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
2000f05c:	4b46      	ldr	r3, [pc, #280]	@ (2000f178 <HAL_RCC_ClockConfig+0x28c>)
2000f05e:	68db      	ldr	r3, [r3, #12]
2000f060:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
2000f064:	2b00      	cmp	r3, #0
2000f066:	d0f0      	beq.n	2000f04a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
2000f068:	7dfb      	ldrb	r3, [r7, #23]
2000f06a:	2b01      	cmp	r3, #1
2000f06c:	d107      	bne.n	2000f07e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
2000f06e:	4b41      	ldr	r3, [pc, #260]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f070:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f074:	4a3f      	ldr	r2, [pc, #252]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f076:	f023 0304 	bic.w	r3, r3, #4
2000f07a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
2000f07e:	4b3d      	ldr	r3, [pc, #244]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f080:	681b      	ldr	r3, [r3, #0]
2000f082:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000f086:	2b00      	cmp	r3, #0
2000f088:	d121      	bne.n	2000f0ce <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
2000f08a:	2301      	movs	r3, #1
2000f08c:	e112      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
2000f08e:	687b      	ldr	r3, [r7, #4]
2000f090:	685b      	ldr	r3, [r3, #4]
2000f092:	2b02      	cmp	r3, #2
2000f094:	d107      	bne.n	2000f0a6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000f096:	4b37      	ldr	r3, [pc, #220]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f098:	681b      	ldr	r3, [r3, #0]
2000f09a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000f09e:	2b00      	cmp	r3, #0
2000f0a0:	d115      	bne.n	2000f0ce <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
2000f0a2:	2301      	movs	r3, #1
2000f0a4:	e106      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
2000f0a6:	687b      	ldr	r3, [r7, #4]
2000f0a8:	685b      	ldr	r3, [r3, #4]
2000f0aa:	2b00      	cmp	r3, #0
2000f0ac:	d107      	bne.n	2000f0be <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
2000f0ae:	4b31      	ldr	r3, [pc, #196]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f0b0:	681b      	ldr	r3, [r3, #0]
2000f0b2:	f003 0304 	and.w	r3, r3, #4
2000f0b6:	2b00      	cmp	r3, #0
2000f0b8:	d109      	bne.n	2000f0ce <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
2000f0ba:	2301      	movs	r3, #1
2000f0bc:	e0fa      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000f0be:	4b2d      	ldr	r3, [pc, #180]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f0c0:	681b      	ldr	r3, [r3, #0]
2000f0c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000f0c6:	2b00      	cmp	r3, #0
2000f0c8:	d101      	bne.n	2000f0ce <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
2000f0ca:	2301      	movs	r3, #1
2000f0cc:	e0f2      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
2000f0ce:	4b29      	ldr	r3, [pc, #164]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f0d0:	69db      	ldr	r3, [r3, #28]
2000f0d2:	f023 0203 	bic.w	r2, r3, #3
2000f0d6:	687b      	ldr	r3, [r7, #4]
2000f0d8:	685b      	ldr	r3, [r3, #4]
2000f0da:	4926      	ldr	r1, [pc, #152]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f0dc:	4313      	orrs	r3, r2
2000f0de:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
2000f0e0:	f7f3 fc06 	bl	200028f0 <HAL_GetTick>
2000f0e4:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
2000f0e6:	687b      	ldr	r3, [r7, #4]
2000f0e8:	685b      	ldr	r3, [r3, #4]
2000f0ea:	2b03      	cmp	r3, #3
2000f0ec:	d112      	bne.n	2000f114 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000f0ee:	e00a      	b.n	2000f106 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000f0f0:	f7f3 fbfe 	bl	200028f0 <HAL_GetTick>
2000f0f4:	4602      	mov	r2, r0
2000f0f6:	693b      	ldr	r3, [r7, #16]
2000f0f8:	1ad3      	subs	r3, r2, r3
2000f0fa:	f241 3288 	movw	r2, #5000	@ 0x1388
2000f0fe:	4293      	cmp	r3, r2
2000f100:	d901      	bls.n	2000f106 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
2000f102:	2303      	movs	r3, #3
2000f104:	e0d6      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000f106:	4b1b      	ldr	r3, [pc, #108]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f108:	69db      	ldr	r3, [r3, #28]
2000f10a:	f003 030c 	and.w	r3, r3, #12
2000f10e:	2b0c      	cmp	r3, #12
2000f110:	d1ee      	bne.n	2000f0f0 <HAL_RCC_ClockConfig+0x204>
2000f112:	e044      	b.n	2000f19e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
2000f114:	687b      	ldr	r3, [r7, #4]
2000f116:	685b      	ldr	r3, [r3, #4]
2000f118:	2b02      	cmp	r3, #2
2000f11a:	d112      	bne.n	2000f142 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
2000f11c:	e00a      	b.n	2000f134 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000f11e:	f7f3 fbe7 	bl	200028f0 <HAL_GetTick>
2000f122:	4602      	mov	r2, r0
2000f124:	693b      	ldr	r3, [r7, #16]
2000f126:	1ad3      	subs	r3, r2, r3
2000f128:	f241 3288 	movw	r2, #5000	@ 0x1388
2000f12c:	4293      	cmp	r3, r2
2000f12e:	d901      	bls.n	2000f134 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
2000f130:	2303      	movs	r3, #3
2000f132:	e0bf      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
2000f134:	4b0f      	ldr	r3, [pc, #60]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f136:	69db      	ldr	r3, [r3, #28]
2000f138:	f003 030c 	and.w	r3, r3, #12
2000f13c:	2b08      	cmp	r3, #8
2000f13e:	d1ee      	bne.n	2000f11e <HAL_RCC_ClockConfig+0x232>
2000f140:	e02d      	b.n	2000f19e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
2000f142:	687b      	ldr	r3, [r7, #4]
2000f144:	685b      	ldr	r3, [r3, #4]
2000f146:	2b00      	cmp	r3, #0
2000f148:	d123      	bne.n	2000f192 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
2000f14a:	e00a      	b.n	2000f162 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000f14c:	f7f3 fbd0 	bl	200028f0 <HAL_GetTick>
2000f150:	4602      	mov	r2, r0
2000f152:	693b      	ldr	r3, [r7, #16]
2000f154:	1ad3      	subs	r3, r2, r3
2000f156:	f241 3288 	movw	r2, #5000	@ 0x1388
2000f15a:	4293      	cmp	r3, r2
2000f15c:	d901      	bls.n	2000f162 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
2000f15e:	2303      	movs	r3, #3
2000f160:	e0a8      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
2000f162:	4b04      	ldr	r3, [pc, #16]	@ (2000f174 <HAL_RCC_ClockConfig+0x288>)
2000f164:	69db      	ldr	r3, [r3, #28]
2000f166:	f003 030c 	and.w	r3, r3, #12
2000f16a:	2b00      	cmp	r3, #0
2000f16c:	d1ee      	bne.n	2000f14c <HAL_RCC_ClockConfig+0x260>
2000f16e:	e016      	b.n	2000f19e <HAL_RCC_ClockConfig+0x2b2>
2000f170:	40022000 	.word	0x40022000
2000f174:	46020c00 	.word	0x46020c00
2000f178:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
2000f17c:	f7f3 fbb8 	bl	200028f0 <HAL_GetTick>
2000f180:	4602      	mov	r2, r0
2000f182:	693b      	ldr	r3, [r7, #16]
2000f184:	1ad3      	subs	r3, r2, r3
2000f186:	f241 3288 	movw	r2, #5000	@ 0x1388
2000f18a:	4293      	cmp	r3, r2
2000f18c:	d901      	bls.n	2000f192 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
2000f18e:	2303      	movs	r3, #3
2000f190:	e090      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
2000f192:	4b4a      	ldr	r3, [pc, #296]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f194:	69db      	ldr	r3, [r3, #28]
2000f196:	f003 030c 	and.w	r3, r3, #12
2000f19a:	2b04      	cmp	r3, #4
2000f19c:	d1ee      	bne.n	2000f17c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
2000f19e:	687b      	ldr	r3, [r7, #4]
2000f1a0:	681b      	ldr	r3, [r3, #0]
2000f1a2:	f003 0302 	and.w	r3, r3, #2
2000f1a6:	2b00      	cmp	r3, #0
2000f1a8:	d010      	beq.n	2000f1cc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
2000f1aa:	687b      	ldr	r3, [r7, #4]
2000f1ac:	689a      	ldr	r2, [r3, #8]
2000f1ae:	4b43      	ldr	r3, [pc, #268]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f1b0:	6a1b      	ldr	r3, [r3, #32]
2000f1b2:	f003 030f 	and.w	r3, r3, #15
2000f1b6:	429a      	cmp	r2, r3
2000f1b8:	d208      	bcs.n	2000f1cc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
2000f1ba:	4b40      	ldr	r3, [pc, #256]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f1bc:	6a1b      	ldr	r3, [r3, #32]
2000f1be:	f023 020f 	bic.w	r2, r3, #15
2000f1c2:	687b      	ldr	r3, [r7, #4]
2000f1c4:	689b      	ldr	r3, [r3, #8]
2000f1c6:	493d      	ldr	r1, [pc, #244]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f1c8:	4313      	orrs	r3, r2
2000f1ca:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
2000f1cc:	4b3c      	ldr	r3, [pc, #240]	@ (2000f2c0 <HAL_RCC_ClockConfig+0x3d4>)
2000f1ce:	681b      	ldr	r3, [r3, #0]
2000f1d0:	f003 030f 	and.w	r3, r3, #15
2000f1d4:	683a      	ldr	r2, [r7, #0]
2000f1d6:	429a      	cmp	r2, r3
2000f1d8:	d210      	bcs.n	2000f1fc <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
2000f1da:	4b39      	ldr	r3, [pc, #228]	@ (2000f2c0 <HAL_RCC_ClockConfig+0x3d4>)
2000f1dc:	681b      	ldr	r3, [r3, #0]
2000f1de:	f023 020f 	bic.w	r2, r3, #15
2000f1e2:	4937      	ldr	r1, [pc, #220]	@ (2000f2c0 <HAL_RCC_ClockConfig+0x3d4>)
2000f1e4:	683b      	ldr	r3, [r7, #0]
2000f1e6:	4313      	orrs	r3, r2
2000f1e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
2000f1ea:	4b35      	ldr	r3, [pc, #212]	@ (2000f2c0 <HAL_RCC_ClockConfig+0x3d4>)
2000f1ec:	681b      	ldr	r3, [r3, #0]
2000f1ee:	f003 030f 	and.w	r3, r3, #15
2000f1f2:	683a      	ldr	r2, [r7, #0]
2000f1f4:	429a      	cmp	r2, r3
2000f1f6:	d001      	beq.n	2000f1fc <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
2000f1f8:	2301      	movs	r3, #1
2000f1fa:	e05b      	b.n	2000f2b4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
2000f1fc:	687b      	ldr	r3, [r7, #4]
2000f1fe:	681b      	ldr	r3, [r3, #0]
2000f200:	f003 0304 	and.w	r3, r3, #4
2000f204:	2b00      	cmp	r3, #0
2000f206:	d010      	beq.n	2000f22a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
2000f208:	687b      	ldr	r3, [r7, #4]
2000f20a:	68da      	ldr	r2, [r3, #12]
2000f20c:	4b2b      	ldr	r3, [pc, #172]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f20e:	6a1b      	ldr	r3, [r3, #32]
2000f210:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000f214:	429a      	cmp	r2, r3
2000f216:	d208      	bcs.n	2000f22a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
2000f218:	4b28      	ldr	r3, [pc, #160]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f21a:	6a1b      	ldr	r3, [r3, #32]
2000f21c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000f220:	687b      	ldr	r3, [r7, #4]
2000f222:	68db      	ldr	r3, [r3, #12]
2000f224:	4925      	ldr	r1, [pc, #148]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f226:	4313      	orrs	r3, r2
2000f228:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
2000f22a:	687b      	ldr	r3, [r7, #4]
2000f22c:	681b      	ldr	r3, [r3, #0]
2000f22e:	f003 0308 	and.w	r3, r3, #8
2000f232:	2b00      	cmp	r3, #0
2000f234:	d012      	beq.n	2000f25c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
2000f236:	687b      	ldr	r3, [r7, #4]
2000f238:	691a      	ldr	r2, [r3, #16]
2000f23a:	4b20      	ldr	r3, [pc, #128]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f23c:	6a1b      	ldr	r3, [r3, #32]
2000f23e:	091b      	lsrs	r3, r3, #4
2000f240:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000f244:	429a      	cmp	r2, r3
2000f246:	d209      	bcs.n	2000f25c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
2000f248:	4b1c      	ldr	r3, [pc, #112]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f24a:	6a1b      	ldr	r3, [r3, #32]
2000f24c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
2000f250:	687b      	ldr	r3, [r7, #4]
2000f252:	691b      	ldr	r3, [r3, #16]
2000f254:	011b      	lsls	r3, r3, #4
2000f256:	4919      	ldr	r1, [pc, #100]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f258:	4313      	orrs	r3, r2
2000f25a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
2000f25c:	687b      	ldr	r3, [r7, #4]
2000f25e:	681b      	ldr	r3, [r3, #0]
2000f260:	f003 0310 	and.w	r3, r3, #16
2000f264:	2b00      	cmp	r3, #0
2000f266:	d010      	beq.n	2000f28a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
2000f268:	687b      	ldr	r3, [r7, #4]
2000f26a:	695a      	ldr	r2, [r3, #20]
2000f26c:	4b13      	ldr	r3, [pc, #76]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f26e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f270:	f003 0370 	and.w	r3, r3, #112	@ 0x70
2000f274:	429a      	cmp	r2, r3
2000f276:	d208      	bcs.n	2000f28a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
2000f278:	4b10      	ldr	r3, [pc, #64]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f27a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f27c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000f280:	687b      	ldr	r3, [r7, #4]
2000f282:	695b      	ldr	r3, [r3, #20]
2000f284:	490d      	ldr	r1, [pc, #52]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f286:	4313      	orrs	r3, r2
2000f288:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
2000f28a:	f000 f859 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
2000f28e:	4602      	mov	r2, r0
2000f290:	4b0a      	ldr	r3, [pc, #40]	@ (2000f2bc <HAL_RCC_ClockConfig+0x3d0>)
2000f292:	6a1b      	ldr	r3, [r3, #32]
2000f294:	f003 030f 	and.w	r3, r3, #15
2000f298:	490a      	ldr	r1, [pc, #40]	@ (2000f2c4 <HAL_RCC_ClockConfig+0x3d8>)
2000f29a:	5ccb      	ldrb	r3, [r1, r3]
2000f29c:	fa22 f303 	lsr.w	r3, r2, r3
2000f2a0:	4a09      	ldr	r2, [pc, #36]	@ (2000f2c8 <HAL_RCC_ClockConfig+0x3dc>)
2000f2a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
2000f2a4:	4b09      	ldr	r3, [pc, #36]	@ (2000f2cc <HAL_RCC_ClockConfig+0x3e0>)
2000f2a6:	681b      	ldr	r3, [r3, #0]
2000f2a8:	4618      	mov	r0, r3
2000f2aa:	f7f3 fa97 	bl	200027dc <HAL_InitTick>
2000f2ae:	4603      	mov	r3, r0
2000f2b0:	73fb      	strb	r3, [r7, #15]

  return status;
2000f2b2:	7bfb      	ldrb	r3, [r7, #15]
}
2000f2b4:	4618      	mov	r0, r3
2000f2b6:	3718      	adds	r7, #24
2000f2b8:	46bd      	mov	sp, r7
2000f2ba:	bd80      	pop	{r7, pc}
2000f2bc:	46020c00 	.word	0x46020c00
2000f2c0:	40022000 	.word	0x40022000
2000f2c4:	200187a4 	.word	0x200187a4
2000f2c8:	2000045c 	.word	0x2000045c
2000f2cc:	20000460 	.word	0x20000460

2000f2d0 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
2000f2d0:	b580      	push	{r7, lr}
2000f2d2:	b08a      	sub	sp, #40	@ 0x28
2000f2d4:	af00      	add	r7, sp, #0
2000f2d6:	60f8      	str	r0, [r7, #12]
2000f2d8:	60b9      	str	r1, [r7, #8]
2000f2da:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* MCO Clock Enable */
  MCO1_CLK_ENABLE();
2000f2dc:	4b16      	ldr	r3, [pc, #88]	@ (2000f338 <HAL_RCC_MCOConfig+0x68>)
2000f2de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000f2e2:	4a15      	ldr	r2, [pc, #84]	@ (2000f338 <HAL_RCC_MCOConfig+0x68>)
2000f2e4:	f043 0301 	orr.w	r3, r3, #1
2000f2e8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
2000f2ec:	4b12      	ldr	r3, [pc, #72]	@ (2000f338 <HAL_RCC_MCOConfig+0x68>)
2000f2ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000f2f2:	f003 0301 	and.w	r3, r3, #1
2000f2f6:	613b      	str	r3, [r7, #16]
2000f2f8:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  gpio_initstruct.Pin = MCO1_PIN;
2000f2fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
2000f2fe:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Mode = GPIO_MODE_AF_PP;
2000f300:	2302      	movs	r3, #2
2000f302:	61bb      	str	r3, [r7, #24]
  gpio_initstruct.Speed = GPIO_SPEED_FREQ_HIGH;
2000f304:	2302      	movs	r3, #2
2000f306:	623b      	str	r3, [r7, #32]
  gpio_initstruct.Pull = GPIO_NOPULL;
2000f308:	2300      	movs	r3, #0
2000f30a:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Alternate = GPIO_AF0_MCO;
2000f30c:	2300      	movs	r3, #0
2000f30e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio_initstruct);
2000f310:	f107 0314 	add.w	r3, r7, #20
2000f314:	4619      	mov	r1, r3
2000f316:	4809      	ldr	r0, [pc, #36]	@ (2000f33c <HAL_RCC_MCOConfig+0x6c>)
2000f318:	f7f9 feda 	bl	200090d0 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR1, (RCC_CFGR1_MCOSEL | RCC_CFGR1_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
2000f31c:	4b06      	ldr	r3, [pc, #24]	@ (2000f338 <HAL_RCC_MCOConfig+0x68>)
2000f31e:	69db      	ldr	r3, [r3, #28]
2000f320:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
2000f324:	68b9      	ldr	r1, [r7, #8]
2000f326:	687b      	ldr	r3, [r7, #4]
2000f328:	430b      	orrs	r3, r1
2000f32a:	4903      	ldr	r1, [pc, #12]	@ (2000f338 <HAL_RCC_MCOConfig+0x68>)
2000f32c:	4313      	orrs	r3, r2
2000f32e:	61cb      	str	r3, [r1, #28]
}
2000f330:	bf00      	nop
2000f332:	3728      	adds	r7, #40	@ 0x28
2000f334:	46bd      	mov	sp, r7
2000f336:	bd80      	pop	{r7, pc}
2000f338:	46020c00 	.word	0x46020c00
2000f33c:	42020000 	.word	0x42020000

2000f340 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
2000f340:	b480      	push	{r7}
2000f342:	b08b      	sub	sp, #44	@ 0x2c
2000f344:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
2000f346:	2300      	movs	r3, #0
2000f348:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
2000f34a:	2300      	movs	r3, #0
2000f34c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
2000f34e:	4b78      	ldr	r3, [pc, #480]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f350:	69db      	ldr	r3, [r3, #28]
2000f352:	f003 030c 	and.w	r3, r3, #12
2000f356:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
2000f358:	4b75      	ldr	r3, [pc, #468]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f35a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f35c:	f003 0303 	and.w	r3, r3, #3
2000f360:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
2000f362:	69bb      	ldr	r3, [r7, #24]
2000f364:	2b00      	cmp	r3, #0
2000f366:	d005      	beq.n	2000f374 <HAL_RCC_GetSysClockFreq+0x34>
2000f368:	69bb      	ldr	r3, [r7, #24]
2000f36a:	2b0c      	cmp	r3, #12
2000f36c:	d121      	bne.n	2000f3b2 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
2000f36e:	697b      	ldr	r3, [r7, #20]
2000f370:	2b01      	cmp	r3, #1
2000f372:	d11e      	bne.n	2000f3b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
2000f374:	4b6e      	ldr	r3, [pc, #440]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f376:	689b      	ldr	r3, [r3, #8]
2000f378:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2000f37c:	2b00      	cmp	r3, #0
2000f37e:	d107      	bne.n	2000f390 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
2000f380:	4b6b      	ldr	r3, [pc, #428]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f382:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000f386:	0b1b      	lsrs	r3, r3, #12
2000f388:	f003 030f 	and.w	r3, r3, #15
2000f38c:	627b      	str	r3, [r7, #36]	@ 0x24
2000f38e:	e005      	b.n	2000f39c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
2000f390:	4b67      	ldr	r3, [pc, #412]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f392:	689b      	ldr	r3, [r3, #8]
2000f394:	0f1b      	lsrs	r3, r3, #28
2000f396:	f003 030f 	and.w	r3, r3, #15
2000f39a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
2000f39c:	4a65      	ldr	r2, [pc, #404]	@ (2000f534 <HAL_RCC_GetSysClockFreq+0x1f4>)
2000f39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000f3a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2000f3a4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000f3a6:	69bb      	ldr	r3, [r7, #24]
2000f3a8:	2b00      	cmp	r3, #0
2000f3aa:	d110      	bne.n	2000f3ce <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
2000f3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000f3ae:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
2000f3b0:	e00d      	b.n	2000f3ce <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
2000f3b2:	4b5f      	ldr	r3, [pc, #380]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f3b4:	69db      	ldr	r3, [r3, #28]
2000f3b6:	f003 030c 	and.w	r3, r3, #12
2000f3ba:	2b04      	cmp	r3, #4
2000f3bc:	d102      	bne.n	2000f3c4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
2000f3be:	4b5e      	ldr	r3, [pc, #376]	@ (2000f538 <HAL_RCC_GetSysClockFreq+0x1f8>)
2000f3c0:	623b      	str	r3, [r7, #32]
2000f3c2:	e004      	b.n	2000f3ce <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
2000f3c4:	69bb      	ldr	r3, [r7, #24]
2000f3c6:	2b08      	cmp	r3, #8
2000f3c8:	d101      	bne.n	2000f3ce <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
2000f3ca:	4b5b      	ldr	r3, [pc, #364]	@ (2000f538 <HAL_RCC_GetSysClockFreq+0x1f8>)
2000f3cc:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000f3ce:	69bb      	ldr	r3, [r7, #24]
2000f3d0:	2b0c      	cmp	r3, #12
2000f3d2:	f040 80a5 	bne.w	2000f520 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
2000f3d6:	4b56      	ldr	r3, [pc, #344]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f3d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f3da:	f003 0303 	and.w	r3, r3, #3
2000f3de:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
2000f3e0:	4b53      	ldr	r3, [pc, #332]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f3e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f3e4:	0a1b      	lsrs	r3, r3, #8
2000f3e6:	f003 030f 	and.w	r3, r3, #15
2000f3ea:	3301      	adds	r3, #1
2000f3ec:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
2000f3ee:	4b50      	ldr	r3, [pc, #320]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f3f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f3f2:	091b      	lsrs	r3, r3, #4
2000f3f4:	f003 0301 	and.w	r3, r3, #1
2000f3f8:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
2000f3fa:	4b4d      	ldr	r3, [pc, #308]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f3fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000f3fe:	08db      	lsrs	r3, r3, #3
2000f400:	f3c3 030c 	ubfx	r3, r3, #0, #13
2000f404:	68ba      	ldr	r2, [r7, #8]
2000f406:	fb02 f303 	mul.w	r3, r2, r3
2000f40a:	ee07 3a90 	vmov	s15, r3
2000f40e:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f412:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
2000f416:	693b      	ldr	r3, [r7, #16]
2000f418:	2b02      	cmp	r3, #2
2000f41a:	d003      	beq.n	2000f424 <HAL_RCC_GetSysClockFreq+0xe4>
2000f41c:	693b      	ldr	r3, [r7, #16]
2000f41e:	2b03      	cmp	r3, #3
2000f420:	d022      	beq.n	2000f468 <HAL_RCC_GetSysClockFreq+0x128>
2000f422:	e043      	b.n	2000f4ac <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f424:	68fb      	ldr	r3, [r7, #12]
2000f426:	ee07 3a90 	vmov	s15, r3
2000f42a:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f42e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 2000f53c <HAL_RCC_GetSysClockFreq+0x1fc>
2000f432:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000f436:	4b3e      	ldr	r3, [pc, #248]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f438:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f43a:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f43e:	ee07 3a90 	vmov	s15, r3
2000f442:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f446:	ed97 6a01 	vldr	s12, [r7, #4]
2000f44a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 2000f540 <HAL_RCC_GetSysClockFreq+0x200>
2000f44e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f452:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f456:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2000f45a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f45e:	ee67 7a27 	vmul.f32	s15, s14, s15
2000f462:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
2000f466:	e046      	b.n	2000f4f6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f468:	68fb      	ldr	r3, [r7, #12]
2000f46a:	ee07 3a90 	vmov	s15, r3
2000f46e:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f472:	eddf 6a32 	vldr	s13, [pc, #200]	@ 2000f53c <HAL_RCC_GetSysClockFreq+0x1fc>
2000f476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000f47a:	4b2d      	ldr	r3, [pc, #180]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f47c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f47e:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f482:	ee07 3a90 	vmov	s15, r3
2000f486:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f48a:	ed97 6a01 	vldr	s12, [r7, #4]
2000f48e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 2000f540 <HAL_RCC_GetSysClockFreq+0x200>
2000f492:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f496:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f49a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2000f49e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f4a2:	ee67 7a27 	vmul.f32	s15, s14, s15
2000f4a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
2000f4aa:	e024      	b.n	2000f4f6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f4ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000f4ae:	ee07 3a90 	vmov	s15, r3
2000f4b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
2000f4b6:	68fb      	ldr	r3, [r7, #12]
2000f4b8:	ee07 3a90 	vmov	s15, r3
2000f4bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000f4c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000f4c4:	4b1a      	ldr	r3, [pc, #104]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f4c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f4c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f4cc:	ee07 3a90 	vmov	s15, r3
2000f4d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f4d4:	ed97 6a01 	vldr	s12, [r7, #4]
2000f4d8:	eddf 5a19 	vldr	s11, [pc, #100]	@ 2000f540 <HAL_RCC_GetSysClockFreq+0x200>
2000f4dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f4e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
2000f4e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2000f4e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000f4ec:	ee67 7a27 	vmul.f32	s15, s14, s15
2000f4f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
2000f4f4:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
2000f4f6:	4b0e      	ldr	r3, [pc, #56]	@ (2000f530 <HAL_RCC_GetSysClockFreq+0x1f0>)
2000f4f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f4fa:	0e1b      	lsrs	r3, r3, #24
2000f4fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f500:	3301      	adds	r3, #1
2000f502:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
2000f504:	683b      	ldr	r3, [r7, #0]
2000f506:	ee07 3a90 	vmov	s15, r3
2000f50a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
2000f50e:	edd7 6a07 	vldr	s13, [r7, #28]
2000f512:	eec6 7a87 	vdiv.f32	s15, s13, s14
2000f516:	eefc 7ae7 	vcvt.u32.f32	s15, s15
2000f51a:	ee17 3a90 	vmov	r3, s15
2000f51e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
2000f520:	6a3b      	ldr	r3, [r7, #32]
}
2000f522:	4618      	mov	r0, r3
2000f524:	372c      	adds	r7, #44	@ 0x2c
2000f526:	46bd      	mov	sp, r7
2000f528:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f52c:	4770      	bx	lr
2000f52e:	bf00      	nop
2000f530:	46020c00 	.word	0x46020c00
2000f534:	200187bc 	.word	0x200187bc
2000f538:	00f42400 	.word	0x00f42400
2000f53c:	4b742400 	.word	0x4b742400
2000f540:	46000000 	.word	0x46000000

2000f544 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
2000f544:	b580      	push	{r7, lr}
2000f546:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
2000f548:	f7ff fefa 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
2000f54c:	4602      	mov	r2, r0
2000f54e:	4b07      	ldr	r3, [pc, #28]	@ (2000f56c <HAL_RCC_GetHCLKFreq+0x28>)
2000f550:	6a1b      	ldr	r3, [r3, #32]
2000f552:	f003 030f 	and.w	r3, r3, #15
2000f556:	4906      	ldr	r1, [pc, #24]	@ (2000f570 <HAL_RCC_GetHCLKFreq+0x2c>)
2000f558:	5ccb      	ldrb	r3, [r1, r3]
2000f55a:	fa22 f303 	lsr.w	r3, r2, r3
2000f55e:	4a05      	ldr	r2, [pc, #20]	@ (2000f574 <HAL_RCC_GetHCLKFreq+0x30>)
2000f560:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
2000f562:	4b04      	ldr	r3, [pc, #16]	@ (2000f574 <HAL_RCC_GetHCLKFreq+0x30>)
2000f564:	681b      	ldr	r3, [r3, #0]
}
2000f566:	4618      	mov	r0, r3
2000f568:	bd80      	pop	{r7, pc}
2000f56a:	bf00      	nop
2000f56c:	46020c00 	.word	0x46020c00
2000f570:	200187a4 	.word	0x200187a4
2000f574:	2000045c 	.word	0x2000045c

2000f578 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
2000f578:	b580      	push	{r7, lr}
2000f57a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
2000f57c:	f7ff ffe2 	bl	2000f544 <HAL_RCC_GetHCLKFreq>
2000f580:	4602      	mov	r2, r0
2000f582:	4b05      	ldr	r3, [pc, #20]	@ (2000f598 <HAL_RCC_GetPCLK1Freq+0x20>)
2000f584:	6a1b      	ldr	r3, [r3, #32]
2000f586:	091b      	lsrs	r3, r3, #4
2000f588:	f003 0307 	and.w	r3, r3, #7
2000f58c:	4903      	ldr	r1, [pc, #12]	@ (2000f59c <HAL_RCC_GetPCLK1Freq+0x24>)
2000f58e:	5ccb      	ldrb	r3, [r1, r3]
2000f590:	fa22 f303 	lsr.w	r3, r2, r3
}
2000f594:	4618      	mov	r0, r3
2000f596:	bd80      	pop	{r7, pc}
2000f598:	46020c00 	.word	0x46020c00
2000f59c:	200187b4 	.word	0x200187b4

2000f5a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
2000f5a0:	b580      	push	{r7, lr}
2000f5a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
2000f5a4:	f7ff ffce 	bl	2000f544 <HAL_RCC_GetHCLKFreq>
2000f5a8:	4602      	mov	r2, r0
2000f5aa:	4b05      	ldr	r3, [pc, #20]	@ (2000f5c0 <HAL_RCC_GetPCLK2Freq+0x20>)
2000f5ac:	6a1b      	ldr	r3, [r3, #32]
2000f5ae:	0a1b      	lsrs	r3, r3, #8
2000f5b0:	f003 0307 	and.w	r3, r3, #7
2000f5b4:	4903      	ldr	r1, [pc, #12]	@ (2000f5c4 <HAL_RCC_GetPCLK2Freq+0x24>)
2000f5b6:	5ccb      	ldrb	r3, [r1, r3]
2000f5b8:	fa22 f303 	lsr.w	r3, r2, r3
}
2000f5bc:	4618      	mov	r0, r3
2000f5be:	bd80      	pop	{r7, pc}
2000f5c0:	46020c00 	.word	0x46020c00
2000f5c4:	200187b4 	.word	0x200187b4

2000f5c8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
2000f5c8:	b580      	push	{r7, lr}
2000f5ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
2000f5cc:	f7ff ffba 	bl	2000f544 <HAL_RCC_GetHCLKFreq>
2000f5d0:	4602      	mov	r2, r0
2000f5d2:	4b05      	ldr	r3, [pc, #20]	@ (2000f5e8 <HAL_RCC_GetPCLK3Freq+0x20>)
2000f5d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f5d6:	091b      	lsrs	r3, r3, #4
2000f5d8:	f003 0307 	and.w	r3, r3, #7
2000f5dc:	4903      	ldr	r1, [pc, #12]	@ (2000f5ec <HAL_RCC_GetPCLK3Freq+0x24>)
2000f5de:	5ccb      	ldrb	r3, [r1, r3]
2000f5e0:	fa22 f303 	lsr.w	r3, r2, r3
}
2000f5e4:	4618      	mov	r0, r3
2000f5e6:	bd80      	pop	{r7, pc}
2000f5e8:	46020c00 	.word	0x46020c00
2000f5ec:	200187b4 	.word	0x200187b4

2000f5f0 <HAL_RCC_GetOscConfig>:
  * @param  pRCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
2000f5f0:	b480      	push	{r7}
2000f5f2:	b087      	sub	sp, #28
2000f5f4:	af00      	add	r7, sp, #0
2000f5f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(pRCC_OscInitStruct != (void *)NULL);

  /* Set all possible values for the Oscillator type parameter ---------------*/
  pRCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
2000f5f8:	687b      	ldr	r3, [r7, #4]
2000f5fa:	223f      	movs	r2, #63	@ 0x3f
2000f5fc:	601a      	str	r2, [r3, #0]
                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48;

  /* Get Control register */
  regval = RCC->CR;
2000f5fe:	4b59      	ldr	r3, [pc, #356]	@ (2000f764 <HAL_RCC_GetOscConfig+0x174>)
2000f600:	681b      	ldr	r3, [r3, #0]
2000f602:	617b      	str	r3, [r7, #20]

  /* Get the HSE configuration -----------------------------------------------*/
  pRCC_OscInitStruct->HSEState = (regval & (RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_HSEEXT));
2000f604:	697b      	ldr	r3, [r7, #20]
2000f606:	f403 12a8 	and.w	r2, r3, #1376256	@ 0x150000
2000f60a:	687b      	ldr	r3, [r7, #4]
2000f60c:	605a      	str	r2, [r3, #4]

  /* Get the MSI configuration -----------------------------------------------*/
  pRCC_OscInitStruct->MSIState = regval & RCC_CR_MSISON;
2000f60e:	697b      	ldr	r3, [r7, #20]
2000f610:	f003 0201 	and.w	r2, r3, #1
2000f614:	687b      	ldr	r3, [r7, #4]
2000f616:	61da      	str	r2, [r3, #28]

  reg1val = RCC->ICSCR1;
2000f618:	4b52      	ldr	r3, [pc, #328]	@ (2000f764 <HAL_RCC_GetOscConfig+0x174>)
2000f61a:	689b      	ldr	r3, [r3, #8]
2000f61c:	613b      	str	r3, [r7, #16]
  reg2val = RCC->ICSCR2;
2000f61e:	4b51      	ldr	r3, [pc, #324]	@ (2000f764 <HAL_RCC_GetOscConfig+0x174>)
2000f620:	68db      	ldr	r3, [r3, #12]
2000f622:	60fb      	str	r3, [r7, #12]

  pRCC_OscInitStruct->MSIClockRange = (uint32_t)((reg1val & RCC_ICSCR1_MSISRANGE));
2000f624:	693b      	ldr	r3, [r7, #16]
2000f626:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
2000f62a:	687b      	ldr	r3, [r7, #4]
2000f62c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_12)
2000f62e:	687b      	ldr	r3, [r7, #4]
2000f630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f632:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
2000f636:	d305      	bcc.n	2000f644 <HAL_RCC_GetOscConfig+0x54>
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM3) >> \
2000f638:	68fb      	ldr	r3, [r7, #12]
2000f63a:	f003 021f 	and.w	r2, r3, #31
2000f63e:	687b      	ldr	r3, [r7, #4]
2000f640:	621a      	str	r2, [r3, #32]
2000f642:	e01c      	b.n	2000f67e <HAL_RCC_GetOscConfig+0x8e>
                                                         RCC_ICSCR2_MSITRIM3_Pos);
  }
  else if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_8)
2000f644:	687b      	ldr	r3, [r7, #4]
2000f646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f648:	2b00      	cmp	r3, #0
2000f64a:	da06      	bge.n	2000f65a <HAL_RCC_GetOscConfig+0x6a>
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM2) >> \
2000f64c:	68fb      	ldr	r3, [r7, #12]
2000f64e:	095b      	lsrs	r3, r3, #5
2000f650:	f003 021f 	and.w	r2, r3, #31
2000f654:	687b      	ldr	r3, [r7, #4]
2000f656:	621a      	str	r2, [r3, #32]
2000f658:	e011      	b.n	2000f67e <HAL_RCC_GetOscConfig+0x8e>
                                                         RCC_ICSCR2_MSITRIM2_Pos);
  }
  else if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_4)
2000f65a:	687b      	ldr	r3, [r7, #4]
2000f65c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f65e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000f662:	d306      	bcc.n	2000f672 <HAL_RCC_GetOscConfig+0x82>
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM1) >> \
2000f664:	68fb      	ldr	r3, [r7, #12]
2000f666:	0a9b      	lsrs	r3, r3, #10
2000f668:	f003 021f 	and.w	r2, r3, #31
2000f66c:	687b      	ldr	r3, [r7, #4]
2000f66e:	621a      	str	r2, [r3, #32]
2000f670:	e005      	b.n	2000f67e <HAL_RCC_GetOscConfig+0x8e>
                                                         RCC_ICSCR2_MSITRIM1_Pos);
  }
  else /*if (pRCC_OscInitStruct->MSIClockRange >= RCC_MSIRANGE_0)*/
  {
    pRCC_OscInitStruct->MSICalibrationValue = (uint32_t)((reg2val & RCC_ICSCR2_MSITRIM0) >> \
2000f672:	68fb      	ldr	r3, [r7, #12]
2000f674:	0bdb      	lsrs	r3, r3, #15
2000f676:	f003 021f 	and.w	r2, r3, #31
2000f67a:	687b      	ldr	r3, [r7, #4]
2000f67c:	621a      	str	r2, [r3, #32]
                                                         RCC_ICSCR2_MSITRIM0_Pos);
  }


  /* Get the HSI configuration -----------------------------------------------*/
  pRCC_OscInitStruct->HSIState = regval & RCC_CR_HSION;
2000f67e:	697b      	ldr	r3, [r7, #20]
2000f680:	f403 7280 	and.w	r2, r3, #256	@ 0x100
2000f684:	687b      	ldr	r3, [r7, #4]
2000f686:	60da      	str	r2, [r3, #12]
  pRCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->ICSCR3 & RCC_ICSCR3_HSITRIM) >> RCC_ICSCR3_HSITRIM_Pos);
2000f688:	4b36      	ldr	r3, [pc, #216]	@ (2000f764 <HAL_RCC_GetOscConfig+0x174>)
2000f68a:	691b      	ldr	r3, [r3, #16]
2000f68c:	0c1b      	lsrs	r3, r3, #16
2000f68e:	f003 021f 	and.w	r2, r3, #31
2000f692:	687b      	ldr	r3, [r7, #4]
2000f694:	611a      	str	r2, [r3, #16]

  /* Get BDCR register */
  regval = RCC->BDCR;
2000f696:	4b33      	ldr	r3, [pc, #204]	@ (2000f764 <HAL_RCC_GetOscConfig+0x174>)
2000f698:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2000f69c:	617b      	str	r3, [r7, #20]

  /* Get the LSE configuration -----------------------------------------------*/
  pRCC_OscInitStruct->LSEState = (regval & (RCC_BDCR_LSEON | RCC_BDCR_LSEBYP | RCC_BDCR_LSESYSEN));
2000f69e:	697b      	ldr	r3, [r7, #20]
2000f6a0:	f003 0285 	and.w	r2, r3, #133	@ 0x85
2000f6a4:	687b      	ldr	r3, [r7, #4]
2000f6a6:	609a      	str	r2, [r3, #8]

  /* Get the LSI configuration -----------------------------------------------*/
  pRCC_OscInitStruct->LSIState = regval & RCC_BDCR_LSION;
2000f6a8:	697b      	ldr	r3, [r7, #20]
2000f6aa:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
2000f6ae:	687b      	ldr	r3, [r7, #4]
2000f6b0:	615a      	str	r2, [r3, #20]

  /* Get Control register */
  regval = RCC->CR;
2000f6b2:	4b2c      	ldr	r3, [pc, #176]	@ (2000f764 <HAL_RCC_GetOscConfig+0x174>)
2000f6b4:	681b      	ldr	r3, [r3, #0]
2000f6b6:	617b      	str	r3, [r7, #20]

  /* Get the HSI48 configuration ---------------------------------------------*/
  pRCC_OscInitStruct->HSI48State = regval & RCC_CR_HSI48ON;
2000f6b8:	697b      	ldr	r3, [r7, #20]
2000f6ba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
2000f6be:	687b      	ldr	r3, [r7, #4]
2000f6c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the PLL configuration -----------------------------------------------*/
  if ((regval & RCC_CR_PLL1ON) == RCC_CR_PLL1ON)
2000f6c2:	697b      	ldr	r3, [r7, #20]
2000f6c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
2000f6c8:	2b00      	cmp	r3, #0
2000f6ca:	d003      	beq.n	2000f6d4 <HAL_RCC_GetOscConfig+0xe4>
  {
    pRCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
2000f6cc:	687b      	ldr	r3, [r7, #4]
2000f6ce:	2202      	movs	r2, #2
2000f6d0:	639a      	str	r2, [r3, #56]	@ 0x38
2000f6d2:	e002      	b.n	2000f6da <HAL_RCC_GetOscConfig+0xea>
  }
  else
  {
    pRCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
2000f6d4:	687b      	ldr	r3, [r7, #4]
2000f6d6:	2201      	movs	r2, #1
2000f6d8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  reg1val = RCC->PLL1CFGR;
2000f6da:	4b22      	ldr	r3, [pc, #136]	@ (2000f764 <HAL_RCC_GetOscConfig+0x174>)
2000f6dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000f6de:	613b      	str	r3, [r7, #16]
  reg2val = RCC->PLL1DIVR;
2000f6e0:	4b20      	ldr	r3, [pc, #128]	@ (2000f764 <HAL_RCC_GetOscConfig+0x174>)
2000f6e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000f6e4:	60fb      	str	r3, [r7, #12]

  pRCC_OscInitStruct->PLL.PLLSource = (uint32_t)(reg1val & RCC_PLL1CFGR_PLL1SRC);
2000f6e6:	693b      	ldr	r3, [r7, #16]
2000f6e8:	f003 0203 	and.w	r2, r3, #3
2000f6ec:	687b      	ldr	r3, [r7, #4]
2000f6ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  pRCC_OscInitStruct->PLL.PLLM = (uint32_t)(((reg1val & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U);
2000f6f0:	693b      	ldr	r3, [r7, #16]
2000f6f2:	0a1b      	lsrs	r3, r3, #8
2000f6f4:	f003 030f 	and.w	r3, r3, #15
2000f6f8:	1c5a      	adds	r2, r3, #1
2000f6fa:	687b      	ldr	r3, [r7, #4]
2000f6fc:	641a      	str	r2, [r3, #64]	@ 0x40
  pRCC_OscInitStruct->PLL.PLLN = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) + 1U);
2000f6fe:	68fb      	ldr	r3, [r7, #12]
2000f700:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000f704:	1c5a      	adds	r2, r3, #1
2000f706:	687b      	ldr	r3, [r7, #4]
2000f708:	649a      	str	r2, [r3, #72]	@ 0x48
  pRCC_OscInitStruct->PLL.PLLQ = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + 1U);
2000f70a:	68fb      	ldr	r3, [r7, #12]
2000f70c:	0c1b      	lsrs	r3, r3, #16
2000f70e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f712:	1c5a      	adds	r2, r3, #1
2000f714:	687b      	ldr	r3, [r7, #4]
2000f716:	651a      	str	r2, [r3, #80]	@ 0x50
  pRCC_OscInitStruct->PLL.PLLR = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
2000f718:	68fb      	ldr	r3, [r7, #12]
2000f71a:	0e1b      	lsrs	r3, r3, #24
2000f71c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f720:	1c5a      	adds	r2, r3, #1
2000f722:	687b      	ldr	r3, [r7, #4]
2000f724:	655a      	str	r2, [r3, #84]	@ 0x54
  pRCC_OscInitStruct->PLL.PLLP = (uint32_t)(((reg2val & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U);
2000f726:	68fb      	ldr	r3, [r7, #12]
2000f728:	0a5b      	lsrs	r3, r3, #9
2000f72a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000f72e:	1c5a      	adds	r2, r3, #1
2000f730:	687b      	ldr	r3, [r7, #4]
2000f732:	64da      	str	r2, [r3, #76]	@ 0x4c
  pRCC_OscInitStruct->PLL.PLLRGE = (uint32_t)((reg1val & RCC_PLL1CFGR_PLL1RGE));
2000f734:	693b      	ldr	r3, [r7, #16]
2000f736:	f003 020c 	and.w	r2, r3, #12
2000f73a:	687b      	ldr	r3, [r7, #4]
2000f73c:	659a      	str	r2, [r3, #88]	@ 0x58
  pRCC_OscInitStruct->PLL.PLLFRACN = (uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
2000f73e:	4b09      	ldr	r3, [pc, #36]	@ (2000f764 <HAL_RCC_GetOscConfig+0x174>)
2000f740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000f742:	08db      	lsrs	r3, r3, #3
2000f744:	f3c3 020c 	ubfx	r2, r3, #0, #13
2000f748:	687b      	ldr	r3, [r7, #4]
2000f74a:	65da      	str	r2, [r3, #92]	@ 0x5c
                                                 RCC_PLL1FRACR_PLL1FRACN_Pos));
  pRCC_OscInitStruct->PLL.PLLMBOOST = (uint32_t)(((reg1val & RCC_PLL1CFGR_PLL1MBOOST) >> \
2000f74c:	693b      	ldr	r3, [r7, #16]
2000f74e:	0b1b      	lsrs	r3, r3, #12
2000f750:	f003 020f 	and.w	r2, r3, #15
2000f754:	687b      	ldr	r3, [r7, #4]
2000f756:	645a      	str	r2, [r3, #68]	@ 0x44
                                                  RCC_PLL1CFGR_PLL1MBOOST_Pos));
}
2000f758:	bf00      	nop
2000f75a:	371c      	adds	r7, #28
2000f75c:	46bd      	mov	sp, r7
2000f75e:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f762:	4770      	bx	lr
2000f764:	46020c00 	.word	0x46020c00

2000f768 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
2000f768:	b480      	push	{r7}
2000f76a:	b083      	sub	sp, #12
2000f76c:	af00      	add	r7, sp, #0
2000f76e:	6078      	str	r0, [r7, #4]
2000f770:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
2000f772:	687b      	ldr	r3, [r7, #4]
2000f774:	221f      	movs	r2, #31
2000f776:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
2000f778:	4b15      	ldr	r3, [pc, #84]	@ (2000f7d0 <HAL_RCC_GetClockConfig+0x68>)
2000f77a:	69db      	ldr	r3, [r3, #28]
2000f77c:	f003 0203 	and.w	r2, r3, #3
2000f780:	687b      	ldr	r3, [r7, #4]
2000f782:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
2000f784:	4b12      	ldr	r3, [pc, #72]	@ (2000f7d0 <HAL_RCC_GetClockConfig+0x68>)
2000f786:	6a1b      	ldr	r3, [r3, #32]
2000f788:	f003 020f 	and.w	r2, r3, #15
2000f78c:	687b      	ldr	r3, [r7, #4]
2000f78e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
2000f790:	4b0f      	ldr	r3, [pc, #60]	@ (2000f7d0 <HAL_RCC_GetClockConfig+0x68>)
2000f792:	6a1b      	ldr	r3, [r3, #32]
2000f794:	f003 0270 	and.w	r2, r3, #112	@ 0x70
2000f798:	687b      	ldr	r3, [r7, #4]
2000f79a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
2000f79c:	4b0c      	ldr	r3, [pc, #48]	@ (2000f7d0 <HAL_RCC_GetClockConfig+0x68>)
2000f79e:	6a1b      	ldr	r3, [r3, #32]
2000f7a0:	091b      	lsrs	r3, r3, #4
2000f7a2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
2000f7a6:	687b      	ldr	r3, [r7, #4]
2000f7a8:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
2000f7aa:	4b09      	ldr	r3, [pc, #36]	@ (2000f7d0 <HAL_RCC_GetClockConfig+0x68>)
2000f7ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000f7ae:	f003 0270 	and.w	r2, r3, #112	@ 0x70
2000f7b2:	687b      	ldr	r3, [r7, #4]
2000f7b4:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
2000f7b6:	4b07      	ldr	r3, [pc, #28]	@ (2000f7d4 <HAL_RCC_GetClockConfig+0x6c>)
2000f7b8:	681b      	ldr	r3, [r3, #0]
2000f7ba:	f003 020f 	and.w	r2, r3, #15
2000f7be:	683b      	ldr	r3, [r7, #0]
2000f7c0:	601a      	str	r2, [r3, #0]
}
2000f7c2:	bf00      	nop
2000f7c4:	370c      	adds	r7, #12
2000f7c6:	46bd      	mov	sp, r7
2000f7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f7cc:	4770      	bx	lr
2000f7ce:	bf00      	nop
2000f7d0:	46020c00 	.word	0x46020c00
2000f7d4:	40022000 	.word	0x40022000

2000f7d8 <HAL_RCC_GetResetSource>:
  * @note   Once reset flags are retrieved, this API is clearing them in order
  *         to isolate next reset reason.
  * @retval can be a combination of @ref RCC_Reset_Flag
  */
uint32_t HAL_RCC_GetResetSource(void)
{
2000f7d8:	b480      	push	{r7}
2000f7da:	b083      	sub	sp, #12
2000f7dc:	af00      	add	r7, sp, #0
  uint32_t reset;

  /* Get all reset flags */
  reset = RCC->CSR & RCC_RESET_FLAG_ALL;
2000f7de:	4b0a      	ldr	r3, [pc, #40]	@ (2000f808 <HAL_RCC_GetResetSource+0x30>)
2000f7e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000f7e4:	f003 437e 	and.w	r3, r3, #4261412864	@ 0xfe000000
2000f7e8:	607b      	str	r3, [r7, #4]

  /* Clear Reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
2000f7ea:	4b07      	ldr	r3, [pc, #28]	@ (2000f808 <HAL_RCC_GetResetSource+0x30>)
2000f7ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2000f7f0:	4a05      	ldr	r2, [pc, #20]	@ (2000f808 <HAL_RCC_GetResetSource+0x30>)
2000f7f2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
2000f7f6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  return reset;
2000f7fa:	687b      	ldr	r3, [r7, #4]
}
2000f7fc:	4618      	mov	r0, r3
2000f7fe:	370c      	adds	r7, #12
2000f800:	46bd      	mov	sp, r7
2000f802:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f806:	4770      	bx	lr
2000f808:	46020c00 	.word	0x46020c00

2000f80c <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
2000f80c:	b480      	push	{r7}
2000f80e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON);
2000f810:	4b05      	ldr	r3, [pc, #20]	@ (2000f828 <HAL_RCC_EnableCSS+0x1c>)
2000f812:	681b      	ldr	r3, [r3, #0]
2000f814:	4a04      	ldr	r2, [pc, #16]	@ (2000f828 <HAL_RCC_EnableCSS+0x1c>)
2000f816:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000f81a:	6013      	str	r3, [r2, #0]
}
2000f81c:	bf00      	nop
2000f81e:	46bd      	mov	sp, r7
2000f820:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f824:	4770      	bx	lr
2000f826:	bf00      	nop
2000f828:	46020c00 	.word	0x46020c00

2000f82c <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
2000f82c:	b580      	push	{r7, lr}
2000f82e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
2000f830:	4b07      	ldr	r3, [pc, #28]	@ (2000f850 <HAL_RCC_NMI_IRQHandler+0x24>)
2000f832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000f834:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2000f838:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000f83c:	d105      	bne.n	2000f84a <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
2000f83e:	4b04      	ldr	r3, [pc, #16]	@ (2000f850 <HAL_RCC_NMI_IRQHandler+0x24>)
2000f840:	f44f 6280 	mov.w	r2, #1024	@ 0x400
2000f844:	659a      	str	r2, [r3, #88]	@ 0x58

    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
2000f846:	f000 f805 	bl	2000f854 <HAL_RCC_CSSCallback>
  }
}
2000f84a:	bf00      	nop
2000f84c:	bd80      	pop	{r7, pc}
2000f84e:	bf00      	nop
2000f850:	46020c00 	.word	0x46020c00

2000f854 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
2000f854:	b480      	push	{r7}
2000f856:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
2000f858:	bf00      	nop
2000f85a:	46bd      	mov	sp, r7
2000f85c:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f860:	4770      	bx	lr
	...

2000f864 <HAL_RCC_ConfigAttributes>:
  * @param  Attributes specifies the RCC secure/privilege attributes.
  *         This parameter can be a value of @ref RCC_attributes
  * @retval None
  */
void HAL_RCC_ConfigAttributes(uint32_t Item, uint32_t Attributes)
{
2000f864:	b480      	push	{r7}
2000f866:	b083      	sub	sp, #12
2000f868:	af00      	add	r7, sp, #0
2000f86a:	6078      	str	r0, [r7, #4]
2000f86c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_ITEM_ATTRIBUTES(Item));
  assert_param(IS_RCC_ATTRIBUTES(Attributes));

  switch (Attributes)
2000f86e:	683b      	ldr	r3, [r7, #0]
2000f870:	2b01      	cmp	r3, #1
2000f872:	d003      	beq.n	2000f87c <HAL_RCC_ConfigAttributes+0x18>
2000f874:	683b      	ldr	r3, [r7, #0]
2000f876:	2b02      	cmp	r3, #2
2000f878:	d009      	beq.n	2000f88e <HAL_RCC_ConfigAttributes+0x2a>
      UNUSED(Item);
      break;
#endif /* __ARM_FEATURE_CMSE */
    default:
      /* Nothing to do */
      break;
2000f87a:	e011      	b.n	2000f8a0 <HAL_RCC_ConfigAttributes+0x3c>
      SET_BIT(RCC->PRIVCFGR, RCC_PRIVCFGR_NSPRIV);
2000f87c:	4b0b      	ldr	r3, [pc, #44]	@ (2000f8ac <HAL_RCC_ConfigAttributes+0x48>)
2000f87e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
2000f882:	4a0a      	ldr	r2, [pc, #40]	@ (2000f8ac <HAL_RCC_ConfigAttributes+0x48>)
2000f884:	f043 0302 	orr.w	r3, r3, #2
2000f888:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
      break;
2000f88c:	e008      	b.n	2000f8a0 <HAL_RCC_ConfigAttributes+0x3c>
      CLEAR_BIT(RCC->PRIVCFGR, RCC_PRIVCFGR_NSPRIV);
2000f88e:	4b07      	ldr	r3, [pc, #28]	@ (2000f8ac <HAL_RCC_ConfigAttributes+0x48>)
2000f890:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
2000f894:	4a05      	ldr	r2, [pc, #20]	@ (2000f8ac <HAL_RCC_ConfigAttributes+0x48>)
2000f896:	f023 0302 	bic.w	r3, r3, #2
2000f89a:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
      break;
2000f89e:	bf00      	nop
  }
}
2000f8a0:	bf00      	nop
2000f8a2:	370c      	adds	r7, #12
2000f8a4:	46bd      	mov	sp, r7
2000f8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f8aa:	4770      	bx	lr
2000f8ac:	46020c00 	.word	0x46020c00

2000f8b0 <HAL_RCC_GetConfigAttributes>:
  *         This parameter can be a one value of @ref RCC_items except RCC_ALL.
  * @param  pAttributes pointer to return the attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
{
2000f8b0:	b480      	push	{r7}
2000f8b2:	b085      	sub	sp, #20
2000f8b4:	af00      	add	r7, sp, #0
2000f8b6:	6078      	str	r0, [r7, #4]
2000f8b8:	6039      	str	r1, [r7, #0]
  uint32_t attributes;

  /* Check null pointer */
  if (pAttributes == NULL)
2000f8ba:	683b      	ldr	r3, [r7, #0]
2000f8bc:	2b00      	cmp	r3, #0
2000f8be:	d101      	bne.n	2000f8c4 <HAL_RCC_GetConfigAttributes+0x14>
  {
    return HAL_ERROR;
2000f8c0:	2301      	movs	r3, #1
2000f8c2:	e00e      	b.n	2000f8e2 <HAL_RCC_GetConfigAttributes+0x32>
    /* Get Non-Secure privileges attribute */
    attributes = ((RCC->PRIVCFGR & RCC_PRIVCFGR_NSPRIV) == 0U) ? RCC_NSEC_NPRIV : RCC_NSEC_PRIV;
  }
#else
  /* Get Non-Secure privileges attribute */
  attributes = ((RCC->PRIVCFGR & RCC_PRIVCFGR_NSPRIV) == 0U) ? RCC_NSEC_NPRIV : RCC_NSEC_PRIV;
2000f8c4:	4b0a      	ldr	r3, [pc, #40]	@ (2000f8f0 <HAL_RCC_GetConfigAttributes+0x40>)
2000f8c6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
2000f8ca:	f003 0302 	and.w	r3, r3, #2
2000f8ce:	2b00      	cmp	r3, #0
2000f8d0:	d101      	bne.n	2000f8d6 <HAL_RCC_GetConfigAttributes+0x26>
2000f8d2:	2302      	movs	r3, #2
2000f8d4:	e000      	b.n	2000f8d8 <HAL_RCC_GetConfigAttributes+0x28>
2000f8d6:	2301      	movs	r3, #1
2000f8d8:	60fb      	str	r3, [r7, #12]
  UNUSED(Item);

#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pAttributes = attributes;
2000f8da:	683b      	ldr	r3, [r7, #0]
2000f8dc:	68fa      	ldr	r2, [r7, #12]
2000f8de:	601a      	str	r2, [r3, #0]

  return HAL_OK;
2000f8e0:	2300      	movs	r3, #0
}
2000f8e2:	4618      	mov	r0, r3
2000f8e4:	3714      	adds	r7, #20
2000f8e6:	46bd      	mov	sp, r7
2000f8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
2000f8ec:	4770      	bx	lr
2000f8ee:	bf00      	nop
2000f8f0:	46020c00 	.word	0x46020c00

2000f8f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
2000f8f4:	b580      	push	{r7, lr}
2000f8f6:	b086      	sub	sp, #24
2000f8f8:	af00      	add	r7, sp, #0
2000f8fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
2000f8fc:	4b3e      	ldr	r3, [pc, #248]	@ (2000f9f8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f8fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f902:	f003 0304 	and.w	r3, r3, #4
2000f906:	2b00      	cmp	r3, #0
2000f908:	d003      	beq.n	2000f912 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
2000f90a:	f7fd f929 	bl	2000cb60 <HAL_PWREx_GetVoltageRange>
2000f90e:	6178      	str	r0, [r7, #20]
2000f910:	e019      	b.n	2000f946 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
2000f912:	4b39      	ldr	r3, [pc, #228]	@ (2000f9f8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f914:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f918:	4a37      	ldr	r2, [pc, #220]	@ (2000f9f8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f91a:	f043 0304 	orr.w	r3, r3, #4
2000f91e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2000f922:	4b35      	ldr	r3, [pc, #212]	@ (2000f9f8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f924:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f928:	f003 0304 	and.w	r3, r3, #4
2000f92c:	60fb      	str	r3, [r7, #12]
2000f92e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
2000f930:	f7fd f916 	bl	2000cb60 <HAL_PWREx_GetVoltageRange>
2000f934:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
2000f936:	4b30      	ldr	r3, [pc, #192]	@ (2000f9f8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f938:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000f93c:	4a2e      	ldr	r2, [pc, #184]	@ (2000f9f8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
2000f93e:	f023 0304 	bic.w	r3, r3, #4
2000f942:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
2000f946:	697b      	ldr	r3, [r7, #20]
2000f948:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000f94c:	d003      	beq.n	2000f956 <RCC_SetFlashLatencyFromMSIRange+0x62>
2000f94e:	697b      	ldr	r3, [r7, #20]
2000f950:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000f954:	d109      	bne.n	2000f96a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
2000f956:	687b      	ldr	r3, [r7, #4]
2000f958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000f95c:	d202      	bcs.n	2000f964 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
2000f95e:	2301      	movs	r3, #1
2000f960:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
2000f962:	e033      	b.n	2000f9cc <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
2000f964:	2300      	movs	r3, #0
2000f966:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
2000f968:	e030      	b.n	2000f9cc <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
2000f96a:	687b      	ldr	r3, [r7, #4]
2000f96c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000f970:	d208      	bcs.n	2000f984 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
2000f972:	697b      	ldr	r3, [r7, #20]
2000f974:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000f978:	d102      	bne.n	2000f980 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
2000f97a:	2303      	movs	r3, #3
2000f97c:	613b      	str	r3, [r7, #16]
2000f97e:	e025      	b.n	2000f9cc <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
2000f980:	2301      	movs	r3, #1
2000f982:	e035      	b.n	2000f9f0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
2000f984:	687b      	ldr	r3, [r7, #4]
2000f986:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
2000f98a:	d90f      	bls.n	2000f9ac <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
2000f98c:	697b      	ldr	r3, [r7, #20]
2000f98e:	2b00      	cmp	r3, #0
2000f990:	d109      	bne.n	2000f9a6 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
2000f992:	687b      	ldr	r3, [r7, #4]
2000f994:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
2000f998:	d902      	bls.n	2000f9a0 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
2000f99a:	2300      	movs	r3, #0
2000f99c:	613b      	str	r3, [r7, #16]
2000f99e:	e015      	b.n	2000f9cc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
2000f9a0:	2301      	movs	r3, #1
2000f9a2:	613b      	str	r3, [r7, #16]
2000f9a4:	e012      	b.n	2000f9cc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
2000f9a6:	2300      	movs	r3, #0
2000f9a8:	613b      	str	r3, [r7, #16]
2000f9aa:	e00f      	b.n	2000f9cc <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
2000f9ac:	687b      	ldr	r3, [r7, #4]
2000f9ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000f9b2:	d109      	bne.n	2000f9c8 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
2000f9b4:	697b      	ldr	r3, [r7, #20]
2000f9b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000f9ba:	d102      	bne.n	2000f9c2 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
2000f9bc:	2301      	movs	r3, #1
2000f9be:	613b      	str	r3, [r7, #16]
2000f9c0:	e004      	b.n	2000f9cc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
2000f9c2:	2302      	movs	r3, #2
2000f9c4:	613b      	str	r3, [r7, #16]
2000f9c6:	e001      	b.n	2000f9cc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
2000f9c8:	2301      	movs	r3, #1
2000f9ca:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
2000f9cc:	4b0b      	ldr	r3, [pc, #44]	@ (2000f9fc <RCC_SetFlashLatencyFromMSIRange+0x108>)
2000f9ce:	681b      	ldr	r3, [r3, #0]
2000f9d0:	f023 020f 	bic.w	r2, r3, #15
2000f9d4:	4909      	ldr	r1, [pc, #36]	@ (2000f9fc <RCC_SetFlashLatencyFromMSIRange+0x108>)
2000f9d6:	693b      	ldr	r3, [r7, #16]
2000f9d8:	4313      	orrs	r3, r2
2000f9da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
2000f9dc:	4b07      	ldr	r3, [pc, #28]	@ (2000f9fc <RCC_SetFlashLatencyFromMSIRange+0x108>)
2000f9de:	681b      	ldr	r3, [r3, #0]
2000f9e0:	f003 030f 	and.w	r3, r3, #15
2000f9e4:	693a      	ldr	r2, [r7, #16]
2000f9e6:	429a      	cmp	r2, r3
2000f9e8:	d001      	beq.n	2000f9ee <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
2000f9ea:	2301      	movs	r3, #1
2000f9ec:	e000      	b.n	2000f9f0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
2000f9ee:	2300      	movs	r3, #0
}
2000f9f0:	4618      	mov	r0, r3
2000f9f2:	3718      	adds	r7, #24
2000f9f4:	46bd      	mov	sp, r7
2000f9f6:	bd80      	pop	{r7, pc}
2000f9f8:	46020c00 	.word	0x46020c00
2000f9fc:	40022000 	.word	0x40022000

2000fa00 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
2000fa00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
2000fa04:	b0b8      	sub	sp, #224	@ 0xe0
2000fa06:	af00      	add	r7, sp, #0
2000fa08:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
2000fa0c:	2300      	movs	r3, #0
2000fa0e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
2000fa12:	2300      	movs	r3, #0
2000fa14:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
2000fa18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa1c:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fa20:	f002 0401 	and.w	r4, r2, #1
2000fa24:	2500      	movs	r5, #0
2000fa26:	ea54 0305 	orrs.w	r3, r4, r5
2000fa2a:	d00b      	beq.n	2000fa44 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
2000fa2c:	4bca      	ldr	r3, [pc, #808]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fa32:	f023 0103 	bic.w	r1, r3, #3
2000fa36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000fa3c:	4ac6      	ldr	r2, [pc, #792]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa3e:	430b      	orrs	r3, r1
2000fa40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
2000fa44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa48:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fa4c:	f002 0802 	and.w	r8, r2, #2
2000fa50:	f04f 0900 	mov.w	r9, #0
2000fa54:	ea58 0309 	orrs.w	r3, r8, r9
2000fa58:	d00b      	beq.n	2000fa72 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
2000fa5a:	4bbf      	ldr	r3, [pc, #764]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fa60:	f023 010c 	bic.w	r1, r3, #12
2000fa64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000fa6a:	4abb      	ldr	r2, [pc, #748]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa6c:	430b      	orrs	r3, r1
2000fa6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
2000fa72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa76:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fa7a:	f002 0a04 	and.w	sl, r2, #4
2000fa7e:	f04f 0b00 	mov.w	fp, #0
2000fa82:	ea5a 030b 	orrs.w	r3, sl, fp
2000fa86:	d00b      	beq.n	2000faa0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
2000fa88:	4bb3      	ldr	r3, [pc, #716]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fa8e:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
2000fa92:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fa96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000fa98:	4aaf      	ldr	r2, [pc, #700]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fa9a:	430b      	orrs	r3, r1
2000fa9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
2000faa0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000faa4:	e9d3 2300 	ldrd	r2, r3, [r3]
2000faa8:	f002 0308 	and.w	r3, r2, #8
2000faac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
2000fab0:	2300      	movs	r3, #0
2000fab2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
2000fab6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
2000faba:	460b      	mov	r3, r1
2000fabc:	4313      	orrs	r3, r2
2000fabe:	d00b      	beq.n	2000fad8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
2000fac0:	4ba5      	ldr	r3, [pc, #660]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fac6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
2000faca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000face:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000fad0:	4aa1      	ldr	r2, [pc, #644]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fad2:	430b      	orrs	r3, r1
2000fad4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
2000fad8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fadc:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fae0:	f002 0310 	and.w	r3, r2, #16
2000fae4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
2000fae8:	2300      	movs	r3, #0
2000faea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
2000faee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
2000faf2:	460b      	mov	r3, r1
2000faf4:	4313      	orrs	r3, r2
2000faf6:	d00b      	beq.n	2000fb10 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
2000faf8:	4b97      	ldr	r3, [pc, #604]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fafa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fafe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
2000fb02:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
2000fb08:	4a93      	ldr	r2, [pc, #588]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb0a:	430b      	orrs	r3, r1
2000fb0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
2000fb10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb14:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fb18:	f002 0320 	and.w	r3, r2, #32
2000fb1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
2000fb20:	2300      	movs	r3, #0
2000fb22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
2000fb26:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
2000fb2a:	460b      	mov	r3, r1
2000fb2c:	4313      	orrs	r3, r2
2000fb2e:	d00b      	beq.n	2000fb48 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
2000fb30:	4b89      	ldr	r3, [pc, #548]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fb36:	f023 0107 	bic.w	r1, r3, #7
2000fb3a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2000fb40:	4a85      	ldr	r2, [pc, #532]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb42:	430b      	orrs	r3, r1
2000fb44:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
2000fb48:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb4c:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fb50:	f002 0340 	and.w	r3, r2, #64	@ 0x40
2000fb54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
2000fb58:	2300      	movs	r3, #0
2000fb5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
2000fb5e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
2000fb62:	460b      	mov	r3, r1
2000fb64:	4313      	orrs	r3, r2
2000fb66:	d00b      	beq.n	2000fb80 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
2000fb68:	4b7b      	ldr	r3, [pc, #492]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fb6e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
2000fb72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
2000fb78:	4a77      	ldr	r2, [pc, #476]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fb7a:	430b      	orrs	r3, r1
2000fb7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
2000fb80:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fb84:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fb88:	f002 0380 	and.w	r3, r2, #128	@ 0x80
2000fb8c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
2000fb90:	2300      	movs	r3, #0
2000fb92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
2000fb96:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
2000fb9a:	460b      	mov	r3, r1
2000fb9c:	4313      	orrs	r3, r2
2000fb9e:	d00b      	beq.n	2000fbb8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
2000fba0:	4b6d      	ldr	r3, [pc, #436]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fba2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fba6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
2000fbaa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fbae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2000fbb0:	4a69      	ldr	r2, [pc, #420]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fbb2:	430b      	orrs	r3, r1
2000fbb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
2000fbb8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fbbc:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fbc0:	f402 7380 	and.w	r3, r2, #256	@ 0x100
2000fbc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
2000fbc8:	2300      	movs	r3, #0
2000fbca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
2000fbce:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
2000fbd2:	460b      	mov	r3, r1
2000fbd4:	4313      	orrs	r3, r2
2000fbd6:	d00b      	beq.n	2000fbf0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
2000fbd8:	4b5f      	ldr	r3, [pc, #380]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fbda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fbde:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
2000fbe2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fbe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000fbe8:	4a5b      	ldr	r2, [pc, #364]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fbea:	430b      	orrs	r3, r1
2000fbec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
2000fbf0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fbf4:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fbf8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
2000fbfc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
2000fc00:	2300      	movs	r3, #0
2000fc02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
2000fc06:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
2000fc0a:	460b      	mov	r3, r1
2000fc0c:	4313      	orrs	r3, r2
2000fc0e:	d00b      	beq.n	2000fc28 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
2000fc10:	4b51      	ldr	r3, [pc, #324]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fc16:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
2000fc1a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000fc20:	4a4d      	ldr	r2, [pc, #308]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc22:	430b      	orrs	r3, r1
2000fc24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
2000fc28:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fc30:	f402 7300 	and.w	r3, r2, #512	@ 0x200
2000fc34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
2000fc38:	2300      	movs	r3, #0
2000fc3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
2000fc3e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
2000fc42:	460b      	mov	r3, r1
2000fc44:	4313      	orrs	r3, r2
2000fc46:	d00b      	beq.n	2000fc60 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
2000fc48:	4b43      	ldr	r3, [pc, #268]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fc4e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
2000fc52:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc56:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
2000fc58:	4a3f      	ldr	r2, [pc, #252]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc5a:	430b      	orrs	r3, r1
2000fc5c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
2000fc60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc64:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fc68:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
2000fc6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
2000fc70:	2300      	movs	r3, #0
2000fc72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
2000fc76:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
2000fc7a:	460b      	mov	r3, r1
2000fc7c:	4313      	orrs	r3, r2
2000fc7e:	d00b      	beq.n	2000fc98 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
2000fc80:	4b35      	ldr	r3, [pc, #212]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000fc86:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
2000fc8a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2000fc90:	4a31      	ldr	r2, [pc, #196]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fc92:	430b      	orrs	r3, r1
2000fc94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
2000fc98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fc9c:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fca0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
2000fca4:	67bb      	str	r3, [r7, #120]	@ 0x78
2000fca6:	2300      	movs	r3, #0
2000fca8:	67fb      	str	r3, [r7, #124]	@ 0x7c
2000fcaa:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
2000fcae:	460b      	mov	r3, r1
2000fcb0:	4313      	orrs	r3, r2
2000fcb2:	d00c      	beq.n	2000fcce <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
2000fcb4:	4b28      	ldr	r3, [pc, #160]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fcb6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000fcba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
2000fcbe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fcc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2000fcc6:	4a24      	ldr	r2, [pc, #144]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fcc8:	430b      	orrs	r3, r1
2000fcca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
2000fcce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fcd2:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fcd6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
2000fcda:	673b      	str	r3, [r7, #112]	@ 0x70
2000fcdc:	2300      	movs	r3, #0
2000fcde:	677b      	str	r3, [r7, #116]	@ 0x74
2000fce0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
2000fce4:	460b      	mov	r3, r1
2000fce6:	4313      	orrs	r3, r2
2000fce8:	d04f      	beq.n	2000fd8a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
2000fcea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fcee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
2000fcf2:	2b80      	cmp	r3, #128	@ 0x80
2000fcf4:	d02d      	beq.n	2000fd52 <HAL_RCCEx_PeriphCLKConfig+0x352>
2000fcf6:	2b80      	cmp	r3, #128	@ 0x80
2000fcf8:	d827      	bhi.n	2000fd4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
2000fcfa:	2b60      	cmp	r3, #96	@ 0x60
2000fcfc:	d02e      	beq.n	2000fd5c <HAL_RCCEx_PeriphCLKConfig+0x35c>
2000fcfe:	2b60      	cmp	r3, #96	@ 0x60
2000fd00:	d823      	bhi.n	2000fd4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
2000fd02:	2b40      	cmp	r3, #64	@ 0x40
2000fd04:	d006      	beq.n	2000fd14 <HAL_RCCEx_PeriphCLKConfig+0x314>
2000fd06:	2b40      	cmp	r3, #64	@ 0x40
2000fd08:	d81f      	bhi.n	2000fd4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
2000fd0a:	2b00      	cmp	r3, #0
2000fd0c:	d009      	beq.n	2000fd22 <HAL_RCCEx_PeriphCLKConfig+0x322>
2000fd0e:	2b20      	cmp	r3, #32
2000fd10:	d011      	beq.n	2000fd36 <HAL_RCCEx_PeriphCLKConfig+0x336>
2000fd12:	e01a      	b.n	2000fd4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000fd14:	4b10      	ldr	r3, [pc, #64]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fd16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fd18:	4a0f      	ldr	r2, [pc, #60]	@ (2000fd58 <HAL_RCCEx_PeriphCLKConfig+0x358>)
2000fd1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000fd1e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
2000fd20:	e01d      	b.n	2000fd5e <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2000fd22:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd26:	3308      	adds	r3, #8
2000fd28:	4618      	mov	r0, r3
2000fd2a:	f003 f927 	bl	20012f7c <RCCEx_PLL2_Config>
2000fd2e:	4603      	mov	r3, r0
2000fd30:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
2000fd34:	e013      	b.n	2000fd5e <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000fd36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd3a:	332c      	adds	r3, #44	@ 0x2c
2000fd3c:	4618      	mov	r0, r3
2000fd3e:	f003 f9b5 	bl	200130ac <RCCEx_PLL3_Config>
2000fd42:	4603      	mov	r3, r0
2000fd44:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
2000fd48:	e009      	b.n	2000fd5e <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000fd4a:	2301      	movs	r3, #1
2000fd4c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fd50:	e005      	b.n	2000fd5e <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
2000fd52:	bf00      	nop
2000fd54:	e003      	b.n	2000fd5e <HAL_RCCEx_PeriphCLKConfig+0x35e>
2000fd56:	bf00      	nop
2000fd58:	46020c00 	.word	0x46020c00
        break;
2000fd5c:	bf00      	nop
    }

    if (ret == HAL_OK)
2000fd5e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fd62:	2b00      	cmp	r3, #0
2000fd64:	d10d      	bne.n	2000fd82 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
2000fd66:	4bb6      	ldr	r3, [pc, #728]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fd68:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2000fd6c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
2000fd70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
2000fd78:	4ab1      	ldr	r2, [pc, #708]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fd7a:	430b      	orrs	r3, r1
2000fd7c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
2000fd80:	e003      	b.n	2000fd8a <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000fd82:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fd86:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
2000fd8a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fd8e:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fd92:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
2000fd96:	66bb      	str	r3, [r7, #104]	@ 0x68
2000fd98:	2300      	movs	r3, #0
2000fd9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
2000fd9c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
2000fda0:	460b      	mov	r3, r1
2000fda2:	4313      	orrs	r3, r2
2000fda4:	d053      	beq.n	2000fe4e <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
2000fda6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fdaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000fdae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000fdb2:	d033      	beq.n	2000fe1c <HAL_RCCEx_PeriphCLKConfig+0x41c>
2000fdb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000fdb8:	d82c      	bhi.n	2000fe14 <HAL_RCCEx_PeriphCLKConfig+0x414>
2000fdba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
2000fdbe:	d02f      	beq.n	2000fe20 <HAL_RCCEx_PeriphCLKConfig+0x420>
2000fdc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
2000fdc4:	d826      	bhi.n	2000fe14 <HAL_RCCEx_PeriphCLKConfig+0x414>
2000fdc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000fdca:	d008      	beq.n	2000fdde <HAL_RCCEx_PeriphCLKConfig+0x3de>
2000fdcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000fdd0:	d820      	bhi.n	2000fe14 <HAL_RCCEx_PeriphCLKConfig+0x414>
2000fdd2:	2b00      	cmp	r3, #0
2000fdd4:	d00a      	beq.n	2000fdec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
2000fdd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000fdda:	d011      	beq.n	2000fe00 <HAL_RCCEx_PeriphCLKConfig+0x400>
2000fddc:	e01a      	b.n	2000fe14 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000fdde:	4b98      	ldr	r3, [pc, #608]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fde0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000fde2:	4a97      	ldr	r2, [pc, #604]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fde4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000fde8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
2000fdea:	e01a      	b.n	2000fe22 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2000fdec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fdf0:	3308      	adds	r3, #8
2000fdf2:	4618      	mov	r0, r3
2000fdf4:	f003 f8c2 	bl	20012f7c <RCCEx_PLL2_Config>
2000fdf8:	4603      	mov	r3, r0
2000fdfa:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
2000fdfe:	e010      	b.n	2000fe22 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000fe00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fe04:	332c      	adds	r3, #44	@ 0x2c
2000fe06:	4618      	mov	r0, r3
2000fe08:	f003 f950 	bl	200130ac <RCCEx_PLL3_Config>
2000fe0c:	4603      	mov	r3, r0
2000fe0e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
2000fe12:	e006      	b.n	2000fe22 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000fe14:	2301      	movs	r3, #1
2000fe16:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fe1a:	e002      	b.n	2000fe22 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
2000fe1c:	bf00      	nop
2000fe1e:	e000      	b.n	2000fe22 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
2000fe20:	bf00      	nop
    }

    if (ret == HAL_OK)
2000fe22:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fe26:	2b00      	cmp	r3, #0
2000fe28:	d10d      	bne.n	2000fe46 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
2000fe2a:	4b85      	ldr	r3, [pc, #532]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fe2c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2000fe30:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
2000fe34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fe38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000fe3c:	4a80      	ldr	r2, [pc, #512]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fe3e:	430b      	orrs	r3, r1
2000fe40:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
2000fe44:	e003      	b.n	2000fe4e <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000fe46:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fe4a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
2000fe4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fe52:	e9d3 2300 	ldrd	r2, r3, [r3]
2000fe56:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
2000fe5a:	663b      	str	r3, [r7, #96]	@ 0x60
2000fe5c:	2300      	movs	r3, #0
2000fe5e:	667b      	str	r3, [r7, #100]	@ 0x64
2000fe60:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
2000fe64:	460b      	mov	r3, r1
2000fe66:	4313      	orrs	r3, r2
2000fe68:	d046      	beq.n	2000fef8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
2000fe6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fe6e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
2000fe72:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
2000fe76:	d028      	beq.n	2000feca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fe78:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
2000fe7c:	d821      	bhi.n	2000fec2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000fe7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2000fe82:	d022      	beq.n	2000feca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fe84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2000fe88:	d81b      	bhi.n	2000fec2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000fe8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
2000fe8e:	d01c      	beq.n	2000feca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fe90:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
2000fe94:	d815      	bhi.n	2000fec2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000fe96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2000fe9a:	d008      	beq.n	2000feae <HAL_RCCEx_PeriphCLKConfig+0x4ae>
2000fe9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2000fea0:	d80f      	bhi.n	2000fec2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
2000fea2:	2b00      	cmp	r3, #0
2000fea4:	d011      	beq.n	2000feca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000fea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2000feaa:	d00e      	beq.n	2000feca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
2000feac:	e009      	b.n	2000fec2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2000feae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000feb2:	3308      	adds	r3, #8
2000feb4:	4618      	mov	r0, r3
2000feb6:	f003 f861 	bl	20012f7c <RCCEx_PLL2_Config>
2000feba:	4603      	mov	r3, r0
2000febc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fec0:	e004      	b.n	2000fecc <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
2000fec2:	2301      	movs	r3, #1
2000fec4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000fec8:	e000      	b.n	2000fecc <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
2000feca:	bf00      	nop
    }

    if (ret == HAL_OK)
2000fecc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fed0:	2b00      	cmp	r3, #0
2000fed2:	d10d      	bne.n	2000fef0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
2000fed4:	4b5a      	ldr	r3, [pc, #360]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fed6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000feda:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
2000fede:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fee2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
2000fee6:	4a56      	ldr	r2, [pc, #344]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000fee8:	430b      	orrs	r3, r1
2000feea:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
2000feee:	e003      	b.n	2000fef8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000fef0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000fef4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
2000fef8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fefc:	e9d3 2300 	ldrd	r2, r3, [r3]
2000ff00:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
2000ff04:	65bb      	str	r3, [r7, #88]	@ 0x58
2000ff06:	2300      	movs	r3, #0
2000ff08:	65fb      	str	r3, [r7, #92]	@ 0x5c
2000ff0a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
2000ff0e:	460b      	mov	r3, r1
2000ff10:	4313      	orrs	r3, r2
2000ff12:	d03f      	beq.n	2000ff94 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
2000ff14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2000ff1c:	2b04      	cmp	r3, #4
2000ff1e:	d81e      	bhi.n	2000ff5e <HAL_RCCEx_PeriphCLKConfig+0x55e>
2000ff20:	a201      	add	r2, pc, #4	@ (adr r2, 2000ff28 <HAL_RCCEx_PeriphCLKConfig+0x528>)
2000ff22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000ff26:	bf00      	nop
2000ff28:	2000ff67 	.word	0x2000ff67
2000ff2c:	2000ff3d 	.word	0x2000ff3d
2000ff30:	2000ff4b 	.word	0x2000ff4b
2000ff34:	2000ff67 	.word	0x2000ff67
2000ff38:	2000ff67 	.word	0x2000ff67
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000ff3c:	4b40      	ldr	r3, [pc, #256]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000ff3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ff40:	4a3f      	ldr	r2, [pc, #252]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000ff42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000ff46:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
2000ff48:	e00e      	b.n	2000ff68 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000ff4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff4e:	332c      	adds	r3, #44	@ 0x2c
2000ff50:	4618      	mov	r0, r3
2000ff52:	f003 f8ab 	bl	200130ac <RCCEx_PLL3_Config>
2000ff56:	4603      	mov	r3, r0
2000ff58:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000ff5c:	e004      	b.n	2000ff68 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
2000ff5e:	2301      	movs	r3, #1
2000ff60:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2000ff64:	e000      	b.n	2000ff68 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
2000ff66:	bf00      	nop
    }
    if (ret == HAL_OK)
2000ff68:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000ff6c:	2b00      	cmp	r3, #0
2000ff6e:	d10d      	bne.n	2000ff8c <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
2000ff70:	4b33      	ldr	r3, [pc, #204]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000ff72:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2000ff76:	f023 0107 	bic.w	r1, r3, #7
2000ff7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2000ff82:	4a2f      	ldr	r2, [pc, #188]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000ff84:	430b      	orrs	r3, r1
2000ff86:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
2000ff8a:	e003      	b.n	2000ff94 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000ff8c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2000ff90:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
2000ff94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ff98:	e9d3 2300 	ldrd	r2, r3, [r3]
2000ff9c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
2000ffa0:	653b      	str	r3, [r7, #80]	@ 0x50
2000ffa2:	2300      	movs	r3, #0
2000ffa4:	657b      	str	r3, [r7, #84]	@ 0x54
2000ffa6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
2000ffaa:	460b      	mov	r3, r1
2000ffac:	4313      	orrs	r3, r2
2000ffae:	d04d      	beq.n	2001004c <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
2000ffb0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000ffb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2000ffb8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000ffbc:	d028      	beq.n	20010010 <HAL_RCCEx_PeriphCLKConfig+0x610>
2000ffbe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000ffc2:	d821      	bhi.n	20010008 <HAL_RCCEx_PeriphCLKConfig+0x608>
2000ffc4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000ffc8:	d024      	beq.n	20010014 <HAL_RCCEx_PeriphCLKConfig+0x614>
2000ffca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000ffce:	d81b      	bhi.n	20010008 <HAL_RCCEx_PeriphCLKConfig+0x608>
2000ffd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000ffd4:	d00e      	beq.n	2000fff4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
2000ffd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000ffda:	d815      	bhi.n	20010008 <HAL_RCCEx_PeriphCLKConfig+0x608>
2000ffdc:	2b00      	cmp	r3, #0
2000ffde:	d01b      	beq.n	20010018 <HAL_RCCEx_PeriphCLKConfig+0x618>
2000ffe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000ffe4:	d110      	bne.n	20010008 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
2000ffe6:	4b16      	ldr	r3, [pc, #88]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000ffe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000ffea:	4a15      	ldr	r2, [pc, #84]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
2000ffec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2000fff0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
2000fff2:	e012      	b.n	2001001a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
2000fff4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2000fff8:	332c      	adds	r3, #44	@ 0x2c
2000fffa:	4618      	mov	r0, r3
2000fffc:	f003 f856 	bl	200130ac <RCCEx_PLL3_Config>
20010000:	4603      	mov	r3, r0
20010002:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
20010006:	e008      	b.n	2001001a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
20010008:	2301      	movs	r3, #1
2001000a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2001000e:	e004      	b.n	2001001a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
20010010:	bf00      	nop
20010012:	e002      	b.n	2001001a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
20010014:	bf00      	nop
20010016:	e000      	b.n	2001001a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
20010018:	bf00      	nop
    }
    if (ret == HAL_OK)
2001001a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2001001e:	2b00      	cmp	r3, #0
20010020:	d110      	bne.n	20010044 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
20010022:	4b07      	ldr	r3, [pc, #28]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
20010024:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010028:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
2001002c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010030:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20010034:	4a02      	ldr	r2, [pc, #8]	@ (20010040 <HAL_RCCEx_PeriphCLKConfig+0x640>)
20010036:	430b      	orrs	r3, r1
20010038:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
2001003c:	e006      	b.n	2001004c <HAL_RCCEx_PeriphCLKConfig+0x64c>
2001003e:	bf00      	nop
20010040:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
20010044:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010048:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
2001004c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010050:	e9d3 2300 	ldrd	r2, r3, [r3]
20010054:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
20010058:	64bb      	str	r3, [r7, #72]	@ 0x48
2001005a:	2300      	movs	r3, #0
2001005c:	64fb      	str	r3, [r7, #76]	@ 0x4c
2001005e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
20010062:	460b      	mov	r3, r1
20010064:	4313      	orrs	r3, r2
20010066:	f000 80b5 	beq.w	200101d4 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
2001006a:	2300      	movs	r3, #0
2001006c:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
20010070:	4b9d      	ldr	r3, [pc, #628]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010072:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20010076:	f003 0304 	and.w	r3, r3, #4
2001007a:	2b00      	cmp	r3, #0
2001007c:	d113      	bne.n	200100a6 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
2001007e:	4b9a      	ldr	r3, [pc, #616]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010080:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20010084:	4a98      	ldr	r2, [pc, #608]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010086:	f043 0304 	orr.w	r3, r3, #4
2001008a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
2001008e:	4b96      	ldr	r3, [pc, #600]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010090:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20010094:	f003 0304 	and.w	r3, r3, #4
20010098:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
2001009c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
200100a0:	2301      	movs	r3, #1
200100a2:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
200100a6:	4b91      	ldr	r3, [pc, #580]	@ (200102ec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
200100a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200100aa:	4a90      	ldr	r2, [pc, #576]	@ (200102ec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
200100ac:	f043 0301 	orr.w	r3, r3, #1
200100b0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
200100b2:	f7f2 fc1d 	bl	200028f0 <HAL_GetTick>
200100b6:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
200100ba:	e00b      	b.n	200100d4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
200100bc:	f7f2 fc18 	bl	200028f0 <HAL_GetTick>
200100c0:	4602      	mov	r2, r0
200100c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
200100c6:	1ad3      	subs	r3, r2, r3
200100c8:	2b02      	cmp	r3, #2
200100ca:	d903      	bls.n	200100d4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
200100cc:	2303      	movs	r3, #3
200100ce:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
200100d2:	e005      	b.n	200100e0 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
200100d4:	4b85      	ldr	r3, [pc, #532]	@ (200102ec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
200100d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200100d8:	f003 0301 	and.w	r3, r3, #1
200100dc:	2b00      	cmp	r3, #0
200100de:	d0ed      	beq.n	200100bc <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
200100e0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200100e4:	2b00      	cmp	r3, #0
200100e6:	d165      	bne.n	200101b4 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
200100e8:	4b7f      	ldr	r3, [pc, #508]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200100ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200100ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
200100f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
200100f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
200100fa:	2b00      	cmp	r3, #0
200100fc:	d023      	beq.n	20010146 <HAL_RCCEx_PeriphCLKConfig+0x746>
200100fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010102:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
20010106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
2001010a:	4293      	cmp	r3, r2
2001010c:	d01b      	beq.n	20010146 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
2001010e:	4b76      	ldr	r3, [pc, #472]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010110:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010114:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
20010118:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
2001011c:	4b72      	ldr	r3, [pc, #456]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2001011e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010122:	4a71      	ldr	r2, [pc, #452]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010124:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20010128:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
2001012c:	4b6e      	ldr	r3, [pc, #440]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2001012e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010132:	4a6d      	ldr	r2, [pc, #436]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010134:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
20010138:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
2001013c:	4a6a      	ldr	r2, [pc, #424]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2001013e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
20010142:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
20010146:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
2001014a:	f003 0301 	and.w	r3, r3, #1
2001014e:	2b00      	cmp	r3, #0
20010150:	d019      	beq.n	20010186 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20010152:	f7f2 fbcd 	bl	200028f0 <HAL_GetTick>
20010156:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2001015a:	e00d      	b.n	20010178 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2001015c:	f7f2 fbc8 	bl	200028f0 <HAL_GetTick>
20010160:	4602      	mov	r2, r0
20010162:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
20010166:	1ad2      	subs	r2, r2, r3
20010168:	f241 3388 	movw	r3, #5000	@ 0x1388
2001016c:	429a      	cmp	r2, r3
2001016e:	d903      	bls.n	20010178 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
20010170:	2303      	movs	r3, #3
20010172:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
20010176:	e006      	b.n	20010186 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
20010178:	4b5b      	ldr	r3, [pc, #364]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
2001017a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001017e:	f003 0302 	and.w	r3, r3, #2
20010182:	2b00      	cmp	r3, #0
20010184:	d0ea      	beq.n	2001015c <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
20010186:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2001018a:	2b00      	cmp	r3, #0
2001018c:	d10d      	bne.n	200101aa <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
2001018e:	4b56      	ldr	r3, [pc, #344]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010190:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20010194:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
20010198:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001019c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
200101a0:	4a51      	ldr	r2, [pc, #324]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200101a2:	430b      	orrs	r3, r1
200101a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
200101a8:	e008      	b.n	200101bc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
200101aa:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200101ae:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
200101b2:	e003      	b.n	200101bc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
200101b4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200101b8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
200101bc:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
200101c0:	2b01      	cmp	r3, #1
200101c2:	d107      	bne.n	200101d4 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
200101c4:	4b48      	ldr	r3, [pc, #288]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200101c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
200101ca:	4a47      	ldr	r2, [pc, #284]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200101cc:	f023 0304 	bic.w	r3, r3, #4
200101d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
200101d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200101d8:	e9d3 2300 	ldrd	r2, r3, [r3]
200101dc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
200101e0:	643b      	str	r3, [r7, #64]	@ 0x40
200101e2:	2300      	movs	r3, #0
200101e4:	647b      	str	r3, [r7, #68]	@ 0x44
200101e6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
200101ea:	460b      	mov	r3, r1
200101ec:	4313      	orrs	r3, r2
200101ee:	d042      	beq.n	20010276 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
200101f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200101f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
200101f8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
200101fc:	d022      	beq.n	20010244 <HAL_RCCEx_PeriphCLKConfig+0x844>
200101fe:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20010202:	d81b      	bhi.n	2001023c <HAL_RCCEx_PeriphCLKConfig+0x83c>
20010204:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20010208:	d011      	beq.n	2001022e <HAL_RCCEx_PeriphCLKConfig+0x82e>
2001020a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2001020e:	d815      	bhi.n	2001023c <HAL_RCCEx_PeriphCLKConfig+0x83c>
20010210:	2b00      	cmp	r3, #0
20010212:	d019      	beq.n	20010248 <HAL_RCCEx_PeriphCLKConfig+0x848>
20010214:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20010218:	d110      	bne.n	2001023c <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2001021a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001021e:	3308      	adds	r3, #8
20010220:	4618      	mov	r0, r3
20010222:	f002 feab 	bl	20012f7c <RCCEx_PLL2_Config>
20010226:	4603      	mov	r3, r0
20010228:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
2001022c:	e00d      	b.n	2001024a <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
2001022e:	4b2e      	ldr	r3, [pc, #184]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010232:	4a2d      	ldr	r2, [pc, #180]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010234:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20010238:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
2001023a:	e006      	b.n	2001024a <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
2001023c:	2301      	movs	r3, #1
2001023e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
20010242:	e002      	b.n	2001024a <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
20010244:	bf00      	nop
20010246:	e000      	b.n	2001024a <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
20010248:	bf00      	nop
    }
    if (ret == HAL_OK)
2001024a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
2001024e:	2b00      	cmp	r3, #0
20010250:	d10d      	bne.n	2001026e <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
20010252:	4b25      	ldr	r3, [pc, #148]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010254:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010258:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
2001025c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010260:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
20010264:	4a20      	ldr	r2, [pc, #128]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
20010266:	430b      	orrs	r3, r1
20010268:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
2001026c:	e003      	b.n	20010276 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
2001026e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010272:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
20010276:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001027a:	e9d3 2300 	ldrd	r2, r3, [r3]
2001027e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
20010282:	63bb      	str	r3, [r7, #56]	@ 0x38
20010284:	2300      	movs	r3, #0
20010286:	63fb      	str	r3, [r7, #60]	@ 0x3c
20010288:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
2001028c:	460b      	mov	r3, r1
2001028e:	4313      	orrs	r3, r2
20010290:	d032      	beq.n	200102f8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
20010292:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010296:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
2001029a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2001029e:	d00b      	beq.n	200102b8 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
200102a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200102a4:	d804      	bhi.n	200102b0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
200102a6:	2b00      	cmp	r3, #0
200102a8:	d008      	beq.n	200102bc <HAL_RCCEx_PeriphCLKConfig+0x8bc>
200102aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200102ae:	d007      	beq.n	200102c0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
200102b0:	2301      	movs	r3, #1
200102b2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
200102b6:	e004      	b.n	200102c2 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
200102b8:	bf00      	nop
200102ba:	e002      	b.n	200102c2 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
200102bc:	bf00      	nop
200102be:	e000      	b.n	200102c2 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
200102c0:	bf00      	nop
    }
    if (ret == HAL_OK)
200102c2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200102c6:	2b00      	cmp	r3, #0
200102c8:	d112      	bne.n	200102f0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
200102ca:	4b07      	ldr	r3, [pc, #28]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200102cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200102d0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
200102d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200102d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
200102dc:	4a02      	ldr	r2, [pc, #8]	@ (200102e8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
200102de:	430b      	orrs	r3, r1
200102e0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
200102e4:	e008      	b.n	200102f8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
200102e6:	bf00      	nop
200102e8:	46020c00 	.word	0x46020c00
200102ec:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
200102f0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200102f4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
200102f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200102fc:	e9d3 2300 	ldrd	r2, r3, [r3]
20010300:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
20010304:	633b      	str	r3, [r7, #48]	@ 0x30
20010306:	2300      	movs	r3, #0
20010308:	637b      	str	r3, [r7, #52]	@ 0x34
2001030a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
2001030e:	460b      	mov	r3, r1
20010310:	4313      	orrs	r3, r2
20010312:	d019      	beq.n	20010348 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
20010314:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010318:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
2001031c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
20010320:	d105      	bne.n	2001032e <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
20010322:	4b88      	ldr	r3, [pc, #544]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010326:	4a87      	ldr	r2, [pc, #540]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010328:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
2001032c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
2001032e:	4b85      	ldr	r3, [pc, #532]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010330:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010334:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
20010338:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001033c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
20010340:	4a80      	ldr	r2, [pc, #512]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010342:	430b      	orrs	r3, r1
20010344:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
20010348:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001034c:	e9d3 2300 	ldrd	r2, r3, [r3]
20010350:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
20010354:	62bb      	str	r3, [r7, #40]	@ 0x28
20010356:	2300      	movs	r3, #0
20010358:	62fb      	str	r3, [r7, #44]	@ 0x2c
2001035a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
2001035e:	460b      	mov	r3, r1
20010360:	4313      	orrs	r3, r2
20010362:	d00c      	beq.n	2001037e <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
20010364:	4b77      	ldr	r3, [pc, #476]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010366:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001036a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
2001036e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010372:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
20010376:	4973      	ldr	r1, [pc, #460]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010378:	4313      	orrs	r3, r2
2001037a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
2001037e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010382:	e9d3 2300 	ldrd	r2, r3, [r3]
20010386:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
2001038a:	623b      	str	r3, [r7, #32]
2001038c:	2300      	movs	r3, #0
2001038e:	627b      	str	r3, [r7, #36]	@ 0x24
20010390:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
20010394:	460b      	mov	r3, r1
20010396:	4313      	orrs	r3, r2
20010398:	d00c      	beq.n	200103b4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
2001039a:	4b6a      	ldr	r3, [pc, #424]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001039c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200103a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
200103a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200103a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
200103ac:	4965      	ldr	r1, [pc, #404]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200103ae:	4313      	orrs	r3, r2
200103b0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
200103b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200103b8:	e9d3 2300 	ldrd	r2, r3, [r3]
200103bc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
200103c0:	61bb      	str	r3, [r7, #24]
200103c2:	2300      	movs	r3, #0
200103c4:	61fb      	str	r3, [r7, #28]
200103c6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
200103ca:	460b      	mov	r3, r1
200103cc:	4313      	orrs	r3, r2
200103ce:	d00c      	beq.n	200103ea <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
200103d0:	4b5c      	ldr	r3, [pc, #368]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200103d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200103d6:	f023 0218 	bic.w	r2, r3, #24
200103da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200103de:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
200103e2:	4958      	ldr	r1, [pc, #352]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200103e4:	4313      	orrs	r3, r2
200103e6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
200103ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200103ee:	e9d3 2300 	ldrd	r2, r3, [r3]
200103f2:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
200103f6:	613b      	str	r3, [r7, #16]
200103f8:	2300      	movs	r3, #0
200103fa:	617b      	str	r3, [r7, #20]
200103fc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
20010400:	460b      	mov	r3, r1
20010402:	4313      	orrs	r3, r2
20010404:	d032      	beq.n	2001046c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
20010406:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001040a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
2001040e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20010412:	d105      	bne.n	20010420 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
20010414:	4b4b      	ldr	r3, [pc, #300]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
20010416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010418:	4a4a      	ldr	r2, [pc, #296]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001041a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
2001041e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
20010420:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010424:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
20010428:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
2001042c:	d108      	bne.n	20010440 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
2001042e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010432:	3308      	adds	r3, #8
20010434:	4618      	mov	r0, r3
20010436:	f002 fda1 	bl	20012f7c <RCCEx_PLL2_Config>
2001043a:	4603      	mov	r3, r0
2001043c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
20010440:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010444:	2b00      	cmp	r3, #0
20010446:	d10d      	bne.n	20010464 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
20010448:	4b3e      	ldr	r3, [pc, #248]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001044a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2001044e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
20010452:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010456:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
2001045a:	493a      	ldr	r1, [pc, #232]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001045c:	4313      	orrs	r3, r2
2001045e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
20010462:	e003      	b.n	2001046c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
20010464:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
20010468:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
2001046c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010470:	e9d3 2300 	ldrd	r2, r3, [r3]
20010474:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
20010478:	60bb      	str	r3, [r7, #8]
2001047a:	2300      	movs	r3, #0
2001047c:	60fb      	str	r3, [r7, #12]
2001047e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
20010482:	460b      	mov	r3, r1
20010484:	4313      	orrs	r3, r2
20010486:	d03a      	beq.n	200104fe <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
20010488:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
2001048c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
20010490:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20010494:	d00e      	beq.n	200104b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>
20010496:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
2001049a:	d815      	bhi.n	200104c8 <HAL_RCCEx_PeriphCLKConfig+0xac8>
2001049c:	2b00      	cmp	r3, #0
2001049e:	d017      	beq.n	200104d0 <HAL_RCCEx_PeriphCLKConfig+0xad0>
200104a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
200104a4:	d110      	bne.n	200104c8 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
200104a6:	4b27      	ldr	r3, [pc, #156]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200104a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200104aa:	4a26      	ldr	r2, [pc, #152]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200104ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
200104b0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
200104b2:	e00e      	b.n	200104d2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
200104b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200104b8:	3308      	adds	r3, #8
200104ba:	4618      	mov	r0, r3
200104bc:	f002 fd5e 	bl	20012f7c <RCCEx_PLL2_Config>
200104c0:	4603      	mov	r3, r0
200104c2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
200104c6:	e004      	b.n	200104d2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
200104c8:	2301      	movs	r3, #1
200104ca:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
200104ce:	e000      	b.n	200104d2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
200104d0:	bf00      	nop
    }
    if (ret == HAL_OK)
200104d2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200104d6:	2b00      	cmp	r3, #0
200104d8:	d10d      	bne.n	200104f6 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
200104da:	4b1a      	ldr	r3, [pc, #104]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200104dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200104e0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
200104e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
200104e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
200104ec:	4915      	ldr	r1, [pc, #84]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
200104ee:	4313      	orrs	r3, r2
200104f0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
200104f4:	e003      	b.n	200104fe <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
200104f6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
200104fa:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
200104fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010502:	e9d3 2300 	ldrd	r2, r3, [r3]
20010506:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
2001050a:	603b      	str	r3, [r7, #0]
2001050c:	2300      	movs	r3, #0
2001050e:	607b      	str	r3, [r7, #4]
20010510:	e9d7 1200 	ldrd	r1, r2, [r7]
20010514:	460b      	mov	r3, r1
20010516:	4313      	orrs	r3, r2
20010518:	d00c      	beq.n	20010534 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
2001051a:	4b0a      	ldr	r3, [pc, #40]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001051c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010520:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
20010524:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
20010528:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
2001052c:	4905      	ldr	r1, [pc, #20]	@ (20010544 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
2001052e:	4313      	orrs	r3, r2
20010530:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
20010534:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
20010538:	4618      	mov	r0, r3
2001053a:	37e0      	adds	r7, #224	@ 0xe0
2001053c:	46bd      	mov	sp, r7
2001053e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
20010542:	bf00      	nop
20010544:	46020c00 	.word	0x46020c00

20010548 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         clocks(USART1, USART2, USART3, UART4, UART5, LPUART, I2C1, I2C2, I2C3, LPTIM1, LPTIM2, SAI1, SAI2,
  *         ADC1, ADC2, MDF1, MDF2, RTC, CLK48, SDMMC1, I2C4, SPI12, SPI3, OSPI, FDCAN1, DAC1).
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
20010548:	b480      	push	{r7}
2001054a:	b083      	sub	sp, #12
2001054c:	af00      	add	r7, sp, #0
2001054e:	6078      	str	r0, [r7, #4]
                                         RCC_PERIPHCLK_ICLK | RCC_PERIPHCLK_SDMMC | RCC_PERIPHCLK_RNG | \
                                         RCC_PERIPHCLK_I2C4 | RCC_PERIPHCLK_SPI1 | RCC_PERIPHCLK_SPI2 | \
                                         RCC_PERIPHCLK_SPI3 | RCC_PERIPHCLK_OSPI | RCC_PERIPHCLK_FDCAN1 | \
                                         RCC_PERIPHCLK_DAC1 | RCC_PERIPHCLK_HSPI | RCC_PERIPHCLK_USBPHY;
#elif (defined(STM32U585xx) || defined(STM32U575xx))
  pPeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \
20010550:	6879      	ldr	r1, [r7, #4]
20010552:	4aaa      	ldr	r2, [pc, #680]	@ (200107fc <HAL_RCCEx_GetPeriphCLKConfig+0x2b4>)
20010554:	f04f 0300 	mov.w	r3, #0
20010558:	e9c1 2300 	strd	r2, r3, [r1]
#if defined(SAES)
  pPeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_SAES;
#endif /* SAES */

  /* Get the PLL2 Clock configuration -----------------------------------------------*/
  pPeriphClkInit->PLL2.PLL2Source = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC) >> RCC_PLL2CFGR_PLL2SRC_Pos);
2001055c:	4ba8      	ldr	r3, [pc, #672]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001055e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010560:	f003 0203 	and.w	r2, r3, #3
20010564:	687b      	ldr	r3, [r7, #4]
20010566:	609a      	str	r2, [r3, #8]
  pPeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
20010568:	4ba5      	ldr	r3, [pc, #660]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001056a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001056c:	0a1b      	lsrs	r3, r3, #8
2001056e:	f003 030f 	and.w	r3, r3, #15
20010572:	1c5a      	adds	r2, r3, #1
20010574:	687b      	ldr	r3, [r7, #4]
20010576:	60da      	str	r2, [r3, #12]
  pPeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) >> RCC_PLL2DIVR_PLL2N_Pos) + 1U;
20010578:	4ba1      	ldr	r3, [pc, #644]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001057a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2001057c:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010580:	1c5a      	adds	r2, r3, #1
20010582:	687b      	ldr	r3, [r7, #4]
20010584:	611a      	str	r2, [r3, #16]
  pPeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + 1U;
20010586:	4b9e      	ldr	r3, [pc, #632]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2001058a:	0a5b      	lsrs	r3, r3, #9
2001058c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010590:	1c5a      	adds	r2, r3, #1
20010592:	687b      	ldr	r3, [r7, #4]
20010594:	615a      	str	r2, [r3, #20]
  pPeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + 1U;
20010596:	4b9a      	ldr	r3, [pc, #616]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2001059a:	0c1b      	lsrs	r3, r3, #16
2001059c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200105a0:	1c5a      	adds	r2, r3, #1
200105a2:	687b      	ldr	r3, [r7, #4]
200105a4:	619a      	str	r2, [r3, #24]
  pPeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + 1U;
200105a6:	4b96      	ldr	r3, [pc, #600]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
200105aa:	0e1b      	lsrs	r3, r3, #24
200105ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200105b0:	1c5a      	adds	r2, r3, #1
200105b2:	687b      	ldr	r3, [r7, #4]
200105b4:	61da      	str	r2, [r3, #28]
  pPeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2RGE) >> RCC_PLL2CFGR_PLL2RGE_Pos);
200105b6:	4b92      	ldr	r3, [pc, #584]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200105ba:	089b      	lsrs	r3, r3, #2
200105bc:	f003 0203 	and.w	r2, r3, #3
200105c0:	687b      	ldr	r3, [r7, #4]
200105c2:	621a      	str	r2, [r3, #32]
  pPeriphClkInit->PLL2.PLL2FRACN = (uint32_t)((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
200105c4:	4b8e      	ldr	r3, [pc, #568]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200105c8:	08db      	lsrs	r3, r3, #3
200105ca:	f3c3 020c 	ubfx	r2, r3, #0, #13
200105ce:	687b      	ldr	r3, [r7, #4]
200105d0:	625a      	str	r2, [r3, #36]	@ 0x24
                                              RCC_PLL2FRACR_PLL2FRACN_Pos);

  /* Get the PLL3 Clock configuration -----------------------------------------------*/
  pPeriphClkInit->PLL3.PLL3Source = (uint32_t)((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC) >> RCC_PLL3CFGR_PLL3SRC_Pos);
200105d2:	4b8b      	ldr	r3, [pc, #556]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200105d6:	f003 0203 	and.w	r2, r3, #3
200105da:	687b      	ldr	r3, [r7, #4]
200105dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  pPeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
200105de:	4b88      	ldr	r3, [pc, #544]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200105e2:	0a1b      	lsrs	r3, r3, #8
200105e4:	f003 030f 	and.w	r3, r3, #15
200105e8:	1c5a      	adds	r2, r3, #1
200105ea:	687b      	ldr	r3, [r7, #4]
200105ec:	631a      	str	r2, [r3, #48]	@ 0x30
  pPeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) >> RCC_PLL3DIVR_PLL3N_Pos) + 1U;
200105ee:	4b84      	ldr	r3, [pc, #528]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
200105f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
200105f6:	1c5a      	adds	r2, r3, #1
200105f8:	687b      	ldr	r3, [r7, #4]
200105fa:	635a      	str	r2, [r3, #52]	@ 0x34
  pPeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + 1U;
200105fc:	4b80      	ldr	r3, [pc, #512]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200105fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010600:	0a5b      	lsrs	r3, r3, #9
20010602:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010606:	1c5a      	adds	r2, r3, #1
20010608:	687b      	ldr	r3, [r7, #4]
2001060a:	639a      	str	r2, [r3, #56]	@ 0x38
  pPeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + 1U;
2001060c:	4b7c      	ldr	r3, [pc, #496]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001060e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010610:	0c1b      	lsrs	r3, r3, #16
20010612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010616:	1c5a      	adds	r2, r3, #1
20010618:	687b      	ldr	r3, [r7, #4]
2001061a:	63da      	str	r2, [r3, #60]	@ 0x3c
  pPeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + 1U;
2001061c:	4b78      	ldr	r3, [pc, #480]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001061e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010620:	0e1b      	lsrs	r3, r3, #24
20010622:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010626:	1c5a      	adds	r2, r3, #1
20010628:	687b      	ldr	r3, [r7, #4]
2001062a:	641a      	str	r2, [r3, #64]	@ 0x40
  pPeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3RGE) >> RCC_PLL3CFGR_PLL3RGE_Pos);
2001062c:	4b74      	ldr	r3, [pc, #464]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001062e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010630:	089b      	lsrs	r3, r3, #2
20010632:	f003 0203 	and.w	r2, r3, #3
20010636:	687b      	ldr	r3, [r7, #4]
20010638:	645a      	str	r2, [r3, #68]	@ 0x44
  pPeriphClkInit->PLL3.PLL3FRACN = (uint32_t)((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
2001063a:	4b71      	ldr	r3, [pc, #452]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001063c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
2001063e:	08db      	lsrs	r3, r3, #3
20010640:	f3c3 020c 	ubfx	r2, r3, #0, #13
20010644:	687b      	ldr	r3, [r7, #4]
20010646:	649a      	str	r2, [r3, #72]	@ 0x48
                                              RCC_PLL3FRACR_PLL3FRACN_Pos);

  /* Get the USART1 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
20010648:	4b6d      	ldr	r3, [pc, #436]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001064a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001064e:	f003 0203 	and.w	r2, r3, #3
20010652:	687b      	ldr	r3, [r7, #4]
20010654:	651a      	str	r2, [r3, #80]	@ 0x50

#if defined(USART2)
  /* Get the USART2 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
20010656:	4b6a      	ldr	r3, [pc, #424]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001065c:	f003 020c 	and.w	r2, r3, #12
20010660:	687b      	ldr	r3, [r7, #4]
20010662:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* USART2 */

  /* Get the USART3 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
20010664:	4b66      	ldr	r3, [pc, #408]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010666:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001066a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
2001066e:	687b      	ldr	r3, [r7, #4]
20010670:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART4 clock source ----------------------------------------------*/
  pPeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
20010672:	4b63      	ldr	r3, [pc, #396]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010674:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010678:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
2001067c:	687b      	ldr	r3, [r7, #4]
2001067e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART5 clock source ----------------------------------------------*/
  pPeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
20010680:	4b5f      	ldr	r3, [pc, #380]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010682:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010686:	f403 7240 	and.w	r2, r3, #768	@ 0x300
2001068a:	687b      	ldr	r3, [r7, #4]
2001068c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPUART1 clock source --------------------------------------------*/
  pPeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
2001068e:	4b5c      	ldr	r3, [pc, #368]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010690:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010694:	f003 0207 	and.w	r2, r3, #7
20010698:	687b      	ldr	r3, [r7, #4]
2001069a:	665a      	str	r2, [r3, #100]	@ 0x64
  /* Get the UART6 clock source ---------------------------------------------*/
  pPeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
#endif /* defined(USART6) */

  /* Get the I2C1 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
2001069c:	4b58      	ldr	r3, [pc, #352]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
2001069e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200106a2:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
200106a6:	687b      	ldr	r3, [r7, #4]
200106a8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C2 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
200106aa:	4b55      	ldr	r3, [pc, #340]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200106b0:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
200106b4:	687b      	ldr	r3, [r7, #4]
200106b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C3 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
200106b8:	4b51      	ldr	r3, [pc, #324]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200106be:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
200106c2:	687b      	ldr	r3, [r7, #4]
200106c4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the I2C4 clock source -----------------------------------------------*/
  pPeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
200106c6:	4b4e      	ldr	r3, [pc, #312]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200106cc:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
200106d0:	687b      	ldr	r3, [r7, #4]
200106d2:	675a      	str	r2, [r3, #116]	@ 0x74
  /* Get the  clock source ---------------------------------------------*/
  pPeriphClkInit->I2c6ClockSelection = __HAL_RCC_GET_I2C6_SOURCE();
#endif /* defined(I2C6) */

  /* Get the LPTIM1 clock source ---------------------------------------------*/
  pPeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
200106d4:	4b4a      	ldr	r3, [pc, #296]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200106da:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
200106de:	687b      	ldr	r3, [r7, #4]
200106e0:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the LPTIM2 clock source ---------------------------------------------*/
  pPeriphClkInit->Lptim2ClockSelection = __HAL_RCC_GET_LPTIM2_SOURCE();
200106e2:	4b47      	ldr	r3, [pc, #284]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200106e8:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
200106ec:	687b      	ldr	r3, [r7, #4]
200106ee:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the LPTIM34 clock source --------------------------------------------*/
  pPeriphClkInit->Lptim34ClockSelection = __HAL_RCC_GET_LPTIM34_SOURCE();
200106f0:	4b43      	ldr	r3, [pc, #268]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200106f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200106f6:	f403 7240 	and.w	r2, r3, #768	@ 0x300
200106fa:	687b      	ldr	r3, [r7, #4]
200106fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Get the FDCAN1 clock source ---------------------------------------------*/
  pPeriphClkInit->Fdcan1ClockSelection = __HAL_RCC_GET_FDCAN1_SOURCE();
20010700:	4b3f      	ldr	r3, [pc, #252]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010702:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010706:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
2001070a:	687b      	ldr	r3, [r7, #4]
2001070c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Get the MDF1 clock source -----------------------------------------------*/
  pPeriphClkInit->Mdf1ClockSelection = __HAL_RCC_GET_MDF1_SOURCE();
20010710:	4b3b      	ldr	r3, [pc, #236]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010712:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010716:	f003 0207 	and.w	r2, r3, #7
2001071a:	687b      	ldr	r3, [r7, #4]
2001071c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Get the ADF1 clock source -----------------------------------------------*/
  pPeriphClkInit->Adf1ClockSelection = __HAL_RCC_GET_ADF1_SOURCE();
20010720:	4b37      	ldr	r3, [pc, #220]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010722:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010726:	f403 22e0 	and.w	r2, r3, #458752	@ 0x70000
2001072a:	687b      	ldr	r3, [r7, #4]
2001072c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  /* Get the SAES clock source -----------------------------------------------*/
  pPeriphClkInit->SaesClockSelection = __HAL_RCC_GET_SAES_SOURCE();
#endif /* SAES */

  /* Get the SAI1 clock source -----------------------------------------------*/
  pPeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
20010730:	4b33      	ldr	r3, [pc, #204]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010732:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010736:	f003 02e0 	and.w	r2, r3, #224	@ 0xe0
2001073a:	687b      	ldr	r3, [r7, #4]
2001073c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if defined(SAI2)
  /* Get the SAI2 clock source -----------------------------------------------*/
  pPeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
20010740:	4b2f      	ldr	r3, [pc, #188]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010742:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010746:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
2001074a:	687b      	ldr	r3, [r7, #4]
2001074c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif /* SAI2 */

  /* Get the CLK48 clock source ----------------------------------------------*/
  pPeriphClkInit->IclkClockSelection = __HAL_RCC_GET_ICLK_SOURCE();
20010750:	4b2b      	ldr	r3, [pc, #172]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20010756:	f003 6240 	and.w	r2, r3, #201326592	@ 0xc000000
2001075a:	687b      	ldr	r3, [r7, #4]
2001075c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Get the SDMMC clock source ----------------------------------------------*/
  pPeriphClkInit->SdmmcClockSelection = __HAL_RCC_GET_SDMMC_SOURCE();
20010760:	4b27      	ldr	r3, [pc, #156]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010762:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010766:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
2001076a:	687b      	ldr	r3, [r7, #4]
2001076c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Get the ADCDAC clock source ---------------------------------------------*/
  pPeriphClkInit->AdcDacClockSelection = __HAL_RCC_GET_ADCDAC_SOURCE();
20010770:	4b23      	ldr	r3, [pc, #140]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010772:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010776:	f403 42e0 	and.w	r2, r3, #28672	@ 0x7000
2001077a:	687b      	ldr	r3, [r7, #4]
2001077c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Get the DAC1 clock source -----------------------------------------------*/
  pPeriphClkInit->Dac1ClockSelection = __HAL_RCC_GET_DAC1_SOURCE();
20010780:	4b1f      	ldr	r3, [pc, #124]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010782:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20010786:	f403 4200 	and.w	r2, r3, #32768	@ 0x8000
2001078a:	687b      	ldr	r3, [r7, #4]
2001078c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

  /* Get the OSPI clock source -----------------------------------------------*/
  pPeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
20010790:	4b1b      	ldr	r3, [pc, #108]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
20010792:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20010796:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
2001079a:	687b      	ldr	r3, [r7, #4]
2001079c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

  /* Get the SPI1 clock source -----------------------------------------------*/
  pPeriphClkInit->Spi1ClockSelection = __HAL_RCC_GET_SPI1_SOURCE();
200107a0:	4b17      	ldr	r3, [pc, #92]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200107a6:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
200107aa:	687b      	ldr	r3, [r7, #4]
200107ac:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Get the SPI2 clock source -----------------------------------------------*/
  pPeriphClkInit->Spi2ClockSelection = __HAL_RCC_GET_SPI2_SOURCE();
200107b0:	4b13      	ldr	r3, [pc, #76]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200107b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
200107ba:	687b      	ldr	r3, [r7, #4]
200107bc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* Get the SPI3 clock source -----------------------------------------------*/
  pPeriphClkInit->Spi3ClockSelection = __HAL_RCC_GET_SPI3_SOURCE();
200107c0:	4b0f      	ldr	r3, [pc, #60]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200107c6:	f003 0218 	and.w	r2, r3, #24
200107ca:	687b      	ldr	r3, [r7, #4]
200107cc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

  /* Get the RTC clock source ------------------------------------------------*/
  pPeriphClkInit->RTCClockSelection = __HAL_RCC_GET_RTC_SOURCE();
200107d0:	4b0b      	ldr	r3, [pc, #44]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200107d6:	f403 7240 	and.w	r2, r3, #768	@ 0x300
200107da:	687b      	ldr	r3, [r7, #4]
200107dc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

  /* Get the RNG clock source ------------------------------------------------*/
  pPeriphClkInit->RngClockSelection = __HAL_RCC_GET_RNG_SOURCE();
200107e0:	4b07      	ldr	r3, [pc, #28]	@ (20010800 <HAL_RCCEx_GetPeriphCLKConfig+0x2b8>)
200107e2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200107e6:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
200107ea:	687b      	ldr	r3, [r7, #4]
200107ec:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

#if defined(USB_OTG_HS)
  /* Get the USB PHY clock source ------------------------------------------------*/
  pPeriphClkInit->UsbPhyClockSelection = __HAL_RCC_GET_USBPHY_SOURCE();
#endif /*  defined(USB_OTG_HS) */
}
200107f0:	bf00      	nop
200107f2:	370c      	adds	r7, #12
200107f4:	46bd      	mov	sp, r7
200107f6:	f85d 7b04 	ldr.w	r7, [sp], #4
200107fa:	4770      	bx	lr
200107fc:	1fffefff 	.word	0x1fffefff
20010800:	46020c00 	.word	0x46020c00

20010804 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
20010804:	b480      	push	{r7}
20010806:	b089      	sub	sp, #36	@ 0x24
20010808:	af00      	add	r7, sp, #0
2001080a:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
2001080c:	4ba6      	ldr	r3, [pc, #664]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
2001080e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010810:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010814:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
20010816:	4ba4      	ldr	r3, [pc, #656]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001081a:	f003 0303 	and.w	r3, r3, #3
2001081e:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
20010820:	4ba1      	ldr	r3, [pc, #644]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010824:	0a1b      	lsrs	r3, r3, #8
20010826:	f003 030f 	and.w	r3, r3, #15
2001082a:	3301      	adds	r3, #1
2001082c:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
2001082e:	4b9e      	ldr	r3, [pc, #632]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010832:	091b      	lsrs	r3, r3, #4
20010834:	f003 0301 	and.w	r3, r3, #1
20010838:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
2001083a:	4b9b      	ldr	r3, [pc, #620]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
2001083c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2001083e:	08db      	lsrs	r3, r3, #3
20010840:	f3c3 030c 	ubfx	r3, r3, #0, #13
20010844:	68fa      	ldr	r2, [r7, #12]
20010846:	fb02 f303 	mul.w	r3, r2, r3
2001084a:	ee07 3a90 	vmov	s15, r3
2001084e:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010852:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
20010856:	697b      	ldr	r3, [r7, #20]
20010858:	2b03      	cmp	r3, #3
2001085a:	d062      	beq.n	20010922 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
2001085c:	697b      	ldr	r3, [r7, #20]
2001085e:	2b03      	cmp	r3, #3
20010860:	f200 8081 	bhi.w	20010966 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
20010864:	697b      	ldr	r3, [r7, #20]
20010866:	2b01      	cmp	r3, #1
20010868:	d024      	beq.n	200108b4 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
2001086a:	697b      	ldr	r3, [r7, #20]
2001086c:	2b02      	cmp	r3, #2
2001086e:	d17a      	bne.n	20010966 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20010870:	693b      	ldr	r3, [r7, #16]
20010872:	ee07 3a90 	vmov	s15, r3
20010876:	eef8 7a67 	vcvt.f32.u32	s15, s15
2001087a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 20010aac <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
2001087e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010882:	4b89      	ldr	r3, [pc, #548]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010886:	f3c3 0308 	ubfx	r3, r3, #0, #9
2001088a:	ee07 3a90 	vmov	s15, r3
2001088e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
20010892:	ed97 6a02 	vldr	s12, [r7, #8]
20010896:	eddf 5a86 	vldr	s11, [pc, #536]	@ 20010ab0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
2001089a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2001089e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
200108a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
200108a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200108aa:	ee67 7a27 	vmul.f32	s15, s14, s15
200108ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
200108b2:	e08f      	b.n	200109d4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
200108b4:	4b7c      	ldr	r3, [pc, #496]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200108b6:	689b      	ldr	r3, [r3, #8]
200108b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200108bc:	2b00      	cmp	r3, #0
200108be:	d005      	beq.n	200108cc <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
200108c0:	4b79      	ldr	r3, [pc, #484]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200108c2:	689b      	ldr	r3, [r3, #8]
200108c4:	0f1b      	lsrs	r3, r3, #28
200108c6:	f003 030f 	and.w	r3, r3, #15
200108ca:	e006      	b.n	200108da <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
200108cc:	4b76      	ldr	r3, [pc, #472]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200108ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200108d2:	041b      	lsls	r3, r3, #16
200108d4:	0f1b      	lsrs	r3, r3, #28
200108d6:	f003 030f 	and.w	r3, r3, #15
200108da:	4a76      	ldr	r2, [pc, #472]	@ (20010ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
200108dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200108e0:	ee07 3a90 	vmov	s15, r3
200108e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
200108e8:	693b      	ldr	r3, [r7, #16]
200108ea:	ee07 3a90 	vmov	s15, r3
200108ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
200108f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
200108f6:	69bb      	ldr	r3, [r7, #24]
200108f8:	ee07 3a90 	vmov	s15, r3
200108fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010900:	ed97 6a02 	vldr	s12, [r7, #8]
20010904:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 20010ab0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
20010908:	eec6 7a25 	vdiv.f32	s15, s12, s11
2001090c:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010910:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010914:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
20010918:	ee67 7a27 	vmul.f32	s15, s14, s15
2001091c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010920:	e058      	b.n	200109d4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20010922:	693b      	ldr	r3, [r7, #16]
20010924:	ee07 3a90 	vmov	s15, r3
20010928:	eef8 7a67 	vcvt.f32.u32	s15, s15
2001092c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 20010aac <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
20010930:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010934:	4b5c      	ldr	r3, [pc, #368]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010936:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010938:	f3c3 0308 	ubfx	r3, r3, #0, #9
2001093c:	ee07 3a90 	vmov	s15, r3
20010940:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
20010944:	ed97 6a02 	vldr	s12, [r7, #8]
20010948:	eddf 5a59 	vldr	s11, [pc, #356]	@ 20010ab0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
2001094c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20010950:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
20010954:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010958:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2001095c:	ee67 7a27 	vmul.f32	s15, s14, s15
20010960:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010964:	e036      	b.n	200109d4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
20010966:	4b50      	ldr	r3, [pc, #320]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010968:	689b      	ldr	r3, [r3, #8]
2001096a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001096e:	2b00      	cmp	r3, #0
20010970:	d005      	beq.n	2001097e <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
20010972:	4b4d      	ldr	r3, [pc, #308]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010974:	689b      	ldr	r3, [r3, #8]
20010976:	0f1b      	lsrs	r3, r3, #28
20010978:	f003 030f 	and.w	r3, r3, #15
2001097c:	e006      	b.n	2001098c <HAL_RCCEx_GetPLL1ClockFreq+0x188>
2001097e:	4b4a      	ldr	r3, [pc, #296]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010980:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010984:	041b      	lsls	r3, r3, #16
20010986:	0f1b      	lsrs	r3, r3, #28
20010988:	f003 030f 	and.w	r3, r3, #15
2001098c:	4a49      	ldr	r2, [pc, #292]	@ (20010ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
2001098e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010992:	ee07 3a90 	vmov	s15, r3
20010996:	eef8 6a67 	vcvt.f32.u32	s13, s15
2001099a:	693b      	ldr	r3, [r7, #16]
2001099c:	ee07 3a90 	vmov	s15, r3
200109a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
200109a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
200109a8:	69bb      	ldr	r3, [r7, #24]
200109aa:	ee07 3a90 	vmov	s15, r3
200109ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
200109b2:	ed97 6a02 	vldr	s12, [r7, #8]
200109b6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 20010ab0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
200109ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
200109be:	ee76 7aa7 	vadd.f32	s15, s13, s15
200109c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
200109c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
200109ca:	ee67 7a27 	vmul.f32	s15, s14, s15
200109ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
200109d2:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
200109d4:	4b34      	ldr	r3, [pc, #208]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200109d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200109d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200109dc:	2b00      	cmp	r3, #0
200109de:	d017      	beq.n	20010a10 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
200109e0:	4b31      	ldr	r3, [pc, #196]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
200109e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
200109e4:	0a5b      	lsrs	r3, r3, #9
200109e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200109ea:	ee07 3a90 	vmov	s15, r3
200109ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
200109f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
200109f6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
200109fa:	edd7 6a07 	vldr	s13, [r7, #28]
200109fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010a02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010a06:	ee17 2a90 	vmov	r2, s15
20010a0a:	687b      	ldr	r3, [r7, #4]
20010a0c:	601a      	str	r2, [r3, #0]
20010a0e:	e002      	b.n	20010a16 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
20010a10:	687b      	ldr	r3, [r7, #4]
20010a12:	2200      	movs	r2, #0
20010a14:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
20010a16:	4b24      	ldr	r3, [pc, #144]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20010a1e:	2b00      	cmp	r3, #0
20010a20:	d017      	beq.n	20010a52 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010a22:	4b21      	ldr	r3, [pc, #132]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010a26:	0c1b      	lsrs	r3, r3, #16
20010a28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010a2c:	ee07 3a90 	vmov	s15, r3
20010a30:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
20010a34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010a38:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010a3c:	edd7 6a07 	vldr	s13, [r7, #28]
20010a40:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010a44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010a48:	ee17 2a90 	vmov	r2, s15
20010a4c:	687b      	ldr	r3, [r7, #4]
20010a4e:	605a      	str	r2, [r3, #4]
20010a50:	e002      	b.n	20010a58 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
20010a52:	687b      	ldr	r3, [r7, #4]
20010a54:	2200      	movs	r2, #0
20010a56:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
20010a58:	4b13      	ldr	r3, [pc, #76]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20010a5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20010a60:	2b00      	cmp	r3, #0
20010a62:	d017      	beq.n	20010a94 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010a64:	4b10      	ldr	r3, [pc, #64]	@ (20010aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
20010a66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20010a68:	0e1b      	lsrs	r3, r3, #24
20010a6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010a6e:	ee07 3a90 	vmov	s15, r3
20010a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
20010a76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010a7a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20010a7e:	edd7 6a07 	vldr	s13, [r7, #28]
20010a82:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010a86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010a8a:	ee17 2a90 	vmov	r2, s15
20010a8e:	687b      	ldr	r3, [r7, #4]
20010a90:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
20010a92:	e002      	b.n	20010a9a <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
20010a94:	687b      	ldr	r3, [r7, #4]
20010a96:	2200      	movs	r2, #0
20010a98:	609a      	str	r2, [r3, #8]
}
20010a9a:	bf00      	nop
20010a9c:	3724      	adds	r7, #36	@ 0x24
20010a9e:	46bd      	mov	sp, r7
20010aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
20010aa4:	4770      	bx	lr
20010aa6:	bf00      	nop
20010aa8:	46020c00 	.word	0x46020c00
20010aac:	4b742400 	.word	0x4b742400
20010ab0:	46000000 	.word	0x46000000
20010ab4:	200187bc 	.word	0x200187bc

20010ab8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
20010ab8:	b480      	push	{r7}
20010aba:	b089      	sub	sp, #36	@ 0x24
20010abc:	af00      	add	r7, sp, #0
20010abe:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
20010ac0:	4ba6      	ldr	r3, [pc, #664]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010ac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010ac8:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
20010aca:	4ba4      	ldr	r3, [pc, #656]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010ace:	f003 0303 	and.w	r3, r3, #3
20010ad2:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
20010ad4:	4ba1      	ldr	r3, [pc, #644]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010ad8:	0a1b      	lsrs	r3, r3, #8
20010ada:	f003 030f 	and.w	r3, r3, #15
20010ade:	3301      	adds	r3, #1
20010ae0:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
20010ae2:	4b9e      	ldr	r3, [pc, #632]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010ae6:	091b      	lsrs	r3, r3, #4
20010ae8:	f003 0301 	and.w	r3, r3, #1
20010aec:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
20010aee:	4b9b      	ldr	r3, [pc, #620]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20010af2:	08db      	lsrs	r3, r3, #3
20010af4:	f3c3 030c 	ubfx	r3, r3, #0, #13
20010af8:	68fa      	ldr	r2, [r7, #12]
20010afa:	fb02 f303 	mul.w	r3, r2, r3
20010afe:	ee07 3a90 	vmov	s15, r3
20010b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010b06:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
20010b0a:	697b      	ldr	r3, [r7, #20]
20010b0c:	2b03      	cmp	r3, #3
20010b0e:	d062      	beq.n	20010bd6 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
20010b10:	697b      	ldr	r3, [r7, #20]
20010b12:	2b03      	cmp	r3, #3
20010b14:	f200 8081 	bhi.w	20010c1a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
20010b18:	697b      	ldr	r3, [r7, #20]
20010b1a:	2b01      	cmp	r3, #1
20010b1c:	d024      	beq.n	20010b68 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
20010b1e:	697b      	ldr	r3, [r7, #20]
20010b20:	2b02      	cmp	r3, #2
20010b22:	d17a      	bne.n	20010c1a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010b24:	693b      	ldr	r3, [r7, #16]
20010b26:	ee07 3a90 	vmov	s15, r3
20010b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010b2e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 20010d60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
20010b32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010b36:	4b89      	ldr	r3, [pc, #548]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010b38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010b3e:	ee07 3a90 	vmov	s15, r3
20010b42:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
20010b46:	ed97 6a02 	vldr	s12, [r7, #8]
20010b4a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 20010d64 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
20010b4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010b52:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
20010b56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010b5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
20010b62:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010b66:	e08f      	b.n	20010c88 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
20010b68:	4b7c      	ldr	r3, [pc, #496]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010b6a:	689b      	ldr	r3, [r3, #8]
20010b6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010b70:	2b00      	cmp	r3, #0
20010b72:	d005      	beq.n	20010b80 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
20010b74:	4b79      	ldr	r3, [pc, #484]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010b76:	689b      	ldr	r3, [r3, #8]
20010b78:	0f1b      	lsrs	r3, r3, #28
20010b7a:	f003 030f 	and.w	r3, r3, #15
20010b7e:	e006      	b.n	20010b8e <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
20010b80:	4b76      	ldr	r3, [pc, #472]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010b82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010b86:	041b      	lsls	r3, r3, #16
20010b88:	0f1b      	lsrs	r3, r3, #28
20010b8a:	f003 030f 	and.w	r3, r3, #15
20010b8e:	4a76      	ldr	r2, [pc, #472]	@ (20010d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
20010b90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010b94:	ee07 3a90 	vmov	s15, r3
20010b98:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010b9c:	693b      	ldr	r3, [r7, #16]
20010b9e:	ee07 3a90 	vmov	s15, r3
20010ba2:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010ba6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
20010baa:	69bb      	ldr	r3, [r7, #24]
20010bac:	ee07 3a90 	vmov	s15, r3
20010bb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010bb4:	ed97 6a02 	vldr	s12, [r7, #8]
20010bb8:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 20010d64 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
20010bbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010bc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010bc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010bc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
20010bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
20010bd0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010bd4:	e058      	b.n	20010c88 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010bd6:	693b      	ldr	r3, [r7, #16]
20010bd8:	ee07 3a90 	vmov	s15, r3
20010bdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010be0:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 20010d60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
20010be4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010be8:	4b5c      	ldr	r3, [pc, #368]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010bec:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010bf0:	ee07 3a90 	vmov	s15, r3
20010bf4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
20010bf8:	ed97 6a02 	vldr	s12, [r7, #8]
20010bfc:	eddf 5a59 	vldr	s11, [pc, #356]	@ 20010d64 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
20010c00:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010c04:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
20010c08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010c0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
20010c10:	ee67 7a27 	vmul.f32	s15, s14, s15
20010c14:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010c18:	e036      	b.n	20010c88 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
20010c1a:	4b50      	ldr	r3, [pc, #320]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010c1c:	689b      	ldr	r3, [r3, #8]
20010c1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010c22:	2b00      	cmp	r3, #0
20010c24:	d005      	beq.n	20010c32 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
20010c26:	4b4d      	ldr	r3, [pc, #308]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010c28:	689b      	ldr	r3, [r3, #8]
20010c2a:	0f1b      	lsrs	r3, r3, #28
20010c2c:	f003 030f 	and.w	r3, r3, #15
20010c30:	e006      	b.n	20010c40 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
20010c32:	4b4a      	ldr	r3, [pc, #296]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010c34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010c38:	041b      	lsls	r3, r3, #16
20010c3a:	0f1b      	lsrs	r3, r3, #28
20010c3c:	f003 030f 	and.w	r3, r3, #15
20010c40:	4a49      	ldr	r2, [pc, #292]	@ (20010d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
20010c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010c46:	ee07 3a90 	vmov	s15, r3
20010c4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010c4e:	693b      	ldr	r3, [r7, #16]
20010c50:	ee07 3a90 	vmov	s15, r3
20010c54:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010c58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
20010c5c:	69bb      	ldr	r3, [r7, #24]
20010c5e:	ee07 3a90 	vmov	s15, r3
20010c62:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010c66:	ed97 6a02 	vldr	s12, [r7, #8]
20010c6a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 20010d64 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
20010c6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010c72:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010c76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010c7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
20010c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
20010c82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010c86:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
20010c88:	4b34      	ldr	r3, [pc, #208]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010c8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20010c90:	2b00      	cmp	r3, #0
20010c92:	d017      	beq.n	20010cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010c94:	4b31      	ldr	r3, [pc, #196]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010c98:	0a5b      	lsrs	r3, r3, #9
20010c9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010c9e:	ee07 3a90 	vmov	s15, r3
20010ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
20010ca6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010caa:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010cae:	edd7 6a07 	vldr	s13, [r7, #28]
20010cb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010cb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010cba:	ee17 2a90 	vmov	r2, s15
20010cbe:	687b      	ldr	r3, [r7, #4]
20010cc0:	601a      	str	r2, [r3, #0]
20010cc2:	e002      	b.n	20010cca <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
20010cc4:	687b      	ldr	r3, [r7, #4]
20010cc6:	2200      	movs	r2, #0
20010cc8:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
20010cca:	4b24      	ldr	r3, [pc, #144]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20010cd2:	2b00      	cmp	r3, #0
20010cd4:	d017      	beq.n	20010d06 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010cd6:	4b21      	ldr	r3, [pc, #132]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010cda:	0c1b      	lsrs	r3, r3, #16
20010cdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010ce0:	ee07 3a90 	vmov	s15, r3
20010ce4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
20010ce8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010cec:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010cf0:	edd7 6a07 	vldr	s13, [r7, #28]
20010cf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010cf8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010cfc:	ee17 2a90 	vmov	r2, s15
20010d00:	687b      	ldr	r3, [r7, #4]
20010d02:	605a      	str	r2, [r3, #4]
20010d04:	e002      	b.n	20010d0c <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
20010d06:	687b      	ldr	r3, [r7, #4]
20010d08:	2200      	movs	r2, #0
20010d0a:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
20010d0c:	4b13      	ldr	r3, [pc, #76]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20010d10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20010d14:	2b00      	cmp	r3, #0
20010d16:	d017      	beq.n	20010d48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010d18:	4b10      	ldr	r3, [pc, #64]	@ (20010d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
20010d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20010d1c:	0e1b      	lsrs	r3, r3, #24
20010d1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010d22:	ee07 3a90 	vmov	s15, r3
20010d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
20010d2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010d2e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20010d32:	edd7 6a07 	vldr	s13, [r7, #28]
20010d36:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010d3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010d3e:	ee17 2a90 	vmov	r2, s15
20010d42:	687b      	ldr	r3, [r7, #4]
20010d44:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
20010d46:	e002      	b.n	20010d4e <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
20010d48:	687b      	ldr	r3, [r7, #4]
20010d4a:	2200      	movs	r2, #0
20010d4c:	609a      	str	r2, [r3, #8]
}
20010d4e:	bf00      	nop
20010d50:	3724      	adds	r7, #36	@ 0x24
20010d52:	46bd      	mov	sp, r7
20010d54:	f85d 7b04 	ldr.w	r7, [sp], #4
20010d58:	4770      	bx	lr
20010d5a:	bf00      	nop
20010d5c:	46020c00 	.word	0x46020c00
20010d60:	4b742400 	.word	0x4b742400
20010d64:	46000000 	.word	0x46000000
20010d68:	200187bc 	.word	0x200187bc

20010d6c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
20010d6c:	b480      	push	{r7}
20010d6e:	b089      	sub	sp, #36	@ 0x24
20010d70:	af00      	add	r7, sp, #0
20010d72:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
20010d74:	4ba6      	ldr	r3, [pc, #664]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010d76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010d7c:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
20010d7e:	4ba4      	ldr	r3, [pc, #656]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010d82:	f003 0303 	and.w	r3, r3, #3
20010d86:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
20010d88:	4ba1      	ldr	r3, [pc, #644]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010d8c:	0a1b      	lsrs	r3, r3, #8
20010d8e:	f003 030f 	and.w	r3, r3, #15
20010d92:	3301      	adds	r3, #1
20010d94:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
20010d96:	4b9e      	ldr	r3, [pc, #632]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010d9a:	091b      	lsrs	r3, r3, #4
20010d9c:	f003 0301 	and.w	r3, r3, #1
20010da0:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
20010da2:	4b9b      	ldr	r3, [pc, #620]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010da4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20010da6:	08db      	lsrs	r3, r3, #3
20010da8:	f3c3 030c 	ubfx	r3, r3, #0, #13
20010dac:	68fa      	ldr	r2, [r7, #12]
20010dae:	fb02 f303 	mul.w	r3, r2, r3
20010db2:	ee07 3a90 	vmov	s15, r3
20010db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010dba:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
20010dbe:	697b      	ldr	r3, [r7, #20]
20010dc0:	2b03      	cmp	r3, #3
20010dc2:	d062      	beq.n	20010e8a <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
20010dc4:	697b      	ldr	r3, [r7, #20]
20010dc6:	2b03      	cmp	r3, #3
20010dc8:	f200 8081 	bhi.w	20010ece <HAL_RCCEx_GetPLL3ClockFreq+0x162>
20010dcc:	697b      	ldr	r3, [r7, #20]
20010dce:	2b01      	cmp	r3, #1
20010dd0:	d024      	beq.n	20010e1c <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
20010dd2:	697b      	ldr	r3, [r7, #20]
20010dd4:	2b02      	cmp	r3, #2
20010dd6:	d17a      	bne.n	20010ece <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010dd8:	693b      	ldr	r3, [r7, #16]
20010dda:	ee07 3a90 	vmov	s15, r3
20010dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010de2:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 20011014 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
20010de6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010dea:	4b89      	ldr	r3, [pc, #548]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010df2:	ee07 3a90 	vmov	s15, r3
20010df6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010dfa:	ed97 6a02 	vldr	s12, [r7, #8]
20010dfe:	eddf 5a86 	vldr	s11, [pc, #536]	@ 20011018 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010e02:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010e06:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010e0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010e0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010e12:	ee67 7a27 	vmul.f32	s15, s14, s15
20010e16:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
20010e1a:	e08f      	b.n	20010f3c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010e1c:	4b7c      	ldr	r3, [pc, #496]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010e1e:	689b      	ldr	r3, [r3, #8]
20010e20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010e24:	2b00      	cmp	r3, #0
20010e26:	d005      	beq.n	20010e34 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
20010e28:	4b79      	ldr	r3, [pc, #484]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010e2a:	689b      	ldr	r3, [r3, #8]
20010e2c:	0f1b      	lsrs	r3, r3, #28
20010e2e:	f003 030f 	and.w	r3, r3, #15
20010e32:	e006      	b.n	20010e42 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
20010e34:	4b76      	ldr	r3, [pc, #472]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010e36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010e3a:	041b      	lsls	r3, r3, #16
20010e3c:	0f1b      	lsrs	r3, r3, #28
20010e3e:	f003 030f 	and.w	r3, r3, #15
20010e42:	4a76      	ldr	r2, [pc, #472]	@ (2001101c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
20010e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010e48:	ee07 3a90 	vmov	s15, r3
20010e4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010e50:	693b      	ldr	r3, [r7, #16]
20010e52:	ee07 3a90 	vmov	s15, r3
20010e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
20010e5e:	69bb      	ldr	r3, [r7, #24]
20010e60:	ee07 3a90 	vmov	s15, r3
20010e64:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010e68:	ed97 6a02 	vldr	s12, [r7, #8]
20010e6c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 20011018 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010e70:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010e74:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010e78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010e7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010e80:	ee67 7a27 	vmul.f32	s15, s14, s15
20010e84:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010e88:	e058      	b.n	20010f3c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010e8a:	693b      	ldr	r3, [r7, #16]
20010e8c:	ee07 3a90 	vmov	s15, r3
20010e90:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010e94:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 20011014 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
20010e98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20010e9c:	4b5c      	ldr	r3, [pc, #368]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010e9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
20010ea4:	ee07 3a90 	vmov	s15, r3
20010ea8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010eac:	ed97 6a02 	vldr	s12, [r7, #8]
20010eb0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 20011018 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010eb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010eb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
20010ebc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010ec0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
20010ec4:	ee67 7a27 	vmul.f32	s15, s14, s15
20010ec8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010ecc:	e036      	b.n	20010f3c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010ece:	4b50      	ldr	r3, [pc, #320]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010ed0:	689b      	ldr	r3, [r3, #8]
20010ed2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20010ed6:	2b00      	cmp	r3, #0
20010ed8:	d005      	beq.n	20010ee6 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
20010eda:	4b4d      	ldr	r3, [pc, #308]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010edc:	689b      	ldr	r3, [r3, #8]
20010ede:	0f1b      	lsrs	r3, r3, #28
20010ee0:	f003 030f 	and.w	r3, r3, #15
20010ee4:	e006      	b.n	20010ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
20010ee6:	4b4a      	ldr	r3, [pc, #296]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010ee8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20010eec:	041b      	lsls	r3, r3, #16
20010eee:	0f1b      	lsrs	r3, r3, #28
20010ef0:	f003 030f 	and.w	r3, r3, #15
20010ef4:	4a49      	ldr	r2, [pc, #292]	@ (2001101c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
20010ef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20010efa:	ee07 3a90 	vmov	s15, r3
20010efe:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010f02:	693b      	ldr	r3, [r7, #16]
20010f04:	ee07 3a90 	vmov	s15, r3
20010f08:	eef8 7a67 	vcvt.f32.u32	s15, s15
20010f0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
20010f10:	69bb      	ldr	r3, [r7, #24]
20010f12:	ee07 3a90 	vmov	s15, r3
20010f16:	eef8 6a67 	vcvt.f32.u32	s13, s15
20010f1a:	ed97 6a02 	vldr	s12, [r7, #8]
20010f1e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 20011018 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
20010f22:	eec6 7a25 	vdiv.f32	s15, s12, s11
20010f26:	ee76 7aa7 	vadd.f32	s15, s13, s15
20010f2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20010f2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
20010f32:	ee67 7a27 	vmul.f32	s15, s14, s15
20010f36:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
20010f3a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
20010f3c:	4b34      	ldr	r3, [pc, #208]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010f40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20010f44:	2b00      	cmp	r3, #0
20010f46:	d017      	beq.n	20010f78 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010f48:	4b31      	ldr	r3, [pc, #196]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010f4c:	0a5b      	lsrs	r3, r3, #9
20010f4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010f52:	ee07 3a90 	vmov	s15, r3
20010f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
20010f5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010f5e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010f62:	edd7 6a07 	vldr	s13, [r7, #28]
20010f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010f6e:	ee17 2a90 	vmov	r2, s15
20010f72:	687b      	ldr	r3, [r7, #4]
20010f74:	601a      	str	r2, [r3, #0]
20010f76:	e002      	b.n	20010f7e <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
20010f78:	687b      	ldr	r3, [r7, #4]
20010f7a:	2200      	movs	r2, #0
20010f7c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
20010f7e:	4b24      	ldr	r3, [pc, #144]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20010f86:	2b00      	cmp	r3, #0
20010f88:	d017      	beq.n	20010fba <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010f8a:	4b21      	ldr	r3, [pc, #132]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010f8e:	0c1b      	lsrs	r3, r3, #16
20010f90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010f94:	ee07 3a90 	vmov	s15, r3
20010f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
20010f9c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010fa0:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010fa4:	edd7 6a07 	vldr	s13, [r7, #28]
20010fa8:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010fac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010fb0:	ee17 2a90 	vmov	r2, s15
20010fb4:	687b      	ldr	r3, [r7, #4]
20010fb6:	605a      	str	r2, [r3, #4]
20010fb8:	e002      	b.n	20010fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
20010fba:	687b      	ldr	r3, [r7, #4]
20010fbc:	2200      	movs	r2, #0
20010fbe:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
20010fc0:	4b13      	ldr	r3, [pc, #76]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20010fc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20010fc8:	2b00      	cmp	r3, #0
20010fca:	d017      	beq.n	20010ffc <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010fcc:	4b10      	ldr	r3, [pc, #64]	@ (20011010 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
20010fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20010fd0:	0e1b      	lsrs	r3, r3, #24
20010fd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20010fd6:	ee07 3a90 	vmov	s15, r3
20010fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
20010fde:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20010fe2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20010fe6:	edd7 6a07 	vldr	s13, [r7, #28]
20010fea:	eec6 7a87 	vdiv.f32	s15, s13, s14
20010fee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20010ff2:	ee17 2a90 	vmov	r2, s15
20010ff6:	687b      	ldr	r3, [r7, #4]
20010ff8:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
20010ffa:	e002      	b.n	20011002 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
20010ffc:	687b      	ldr	r3, [r7, #4]
20010ffe:	2200      	movs	r2, #0
20011000:	609a      	str	r2, [r3, #8]
}
20011002:	bf00      	nop
20011004:	3724      	adds	r7, #36	@ 0x24
20011006:	46bd      	mov	sp, r7
20011008:	f85d 7b04 	ldr.w	r7, [sp], #4
2001100c:	4770      	bx	lr
2001100e:	bf00      	nop
20011010:	46020c00 	.word	0x46020c00
20011014:	4b742400 	.word	0x4b742400
20011018:	46000000 	.word	0x46000000
2001101c:	200187bc 	.word	0x200187bc

20011020 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
20011020:	b580      	push	{r7, lr}
20011022:	b08e      	sub	sp, #56	@ 0x38
20011024:	af00      	add	r7, sp, #0
20011026:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
2001102a:	e9d7 2300 	ldrd	r2, r3, [r7]
2001102e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
20011032:	430b      	orrs	r3, r1
20011034:	d145      	bne.n	200110c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
20011036:	4baa      	ldr	r3, [pc, #680]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011038:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001103c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20011040:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
20011042:	4ba7      	ldr	r3, [pc, #668]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011044:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011048:	f003 0302 	and.w	r3, r3, #2
2001104c:	2b02      	cmp	r3, #2
2001104e:	d108      	bne.n	20011062 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
20011050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011052:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20011056:	d104      	bne.n	20011062 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
20011058:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2001105c:	637b      	str	r3, [r7, #52]	@ 0x34
2001105e:	f001 b987 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
20011062:	4b9f      	ldr	r3, [pc, #636]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011064:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011068:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2001106c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011070:	d114      	bne.n	2001109c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
20011072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011074:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20011078:	d110      	bne.n	2001109c <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
2001107a:	4b99      	ldr	r3, [pc, #612]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
2001107c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011080:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011084:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20011088:	d103      	bne.n	20011092 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
2001108a:	23fa      	movs	r3, #250	@ 0xfa
2001108c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
2001108e:	f001 b96f 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20011092:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20011096:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011098:	f001 b96a 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
2001109c:	4b90      	ldr	r3, [pc, #576]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
2001109e:	681b      	ldr	r3, [r3, #0]
200110a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200110a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200110a8:	d107      	bne.n	200110ba <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
200110aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200110b0:	d103      	bne.n	200110ba <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
200110b2:	4b8c      	ldr	r3, [pc, #560]	@ (200112e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
200110b4:	637b      	str	r3, [r7, #52]	@ 0x34
200110b6:	f001 b95b 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
200110ba:	2300      	movs	r3, #0
200110bc:	637b      	str	r3, [r7, #52]	@ 0x34
200110be:	f001 b957 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
200110c2:	e9d7 2300 	ldrd	r2, r3, [r7]
200110c6:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
200110ca:	430b      	orrs	r3, r1
200110cc:	d151      	bne.n	20011172 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
200110ce:	4b84      	ldr	r3, [pc, #528]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
200110d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200110d4:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
200110d8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
200110da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110dc:	2b80      	cmp	r3, #128	@ 0x80
200110de:	d035      	beq.n	2001114c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
200110e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110e2:	2b80      	cmp	r3, #128	@ 0x80
200110e4:	d841      	bhi.n	2001116a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
200110e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110e8:	2b60      	cmp	r3, #96	@ 0x60
200110ea:	d02a      	beq.n	20011142 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
200110ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110ee:	2b60      	cmp	r3, #96	@ 0x60
200110f0:	d83b      	bhi.n	2001116a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
200110f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110f4:	2b40      	cmp	r3, #64	@ 0x40
200110f6:	d009      	beq.n	2001110c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
200110f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200110fa:	2b40      	cmp	r3, #64	@ 0x40
200110fc:	d835      	bhi.n	2001116a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
200110fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011100:	2b00      	cmp	r3, #0
20011102:	d00c      	beq.n	2001111e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
20011104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011106:	2b20      	cmp	r3, #32
20011108:	d012      	beq.n	20011130 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
2001110a:	e02e      	b.n	2001116a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2001110c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011110:	4618      	mov	r0, r3
20011112:	f7ff fb77 	bl	20010804 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
20011116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20011118:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001111a:	f001 b929 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2001111e:	f107 0318 	add.w	r3, r7, #24
20011122:	4618      	mov	r0, r3
20011124:	f7ff fcc8 	bl	20010ab8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
20011128:	69bb      	ldr	r3, [r7, #24]
2001112a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001112c:	f001 b920 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20011130:	f107 030c 	add.w	r3, r7, #12
20011134:	4618      	mov	r0, r3
20011136:	f7ff fe19 	bl	20010d6c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
2001113a:	68fb      	ldr	r3, [r7, #12]
2001113c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001113e:	f001 b917 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
20011142:	f64b 3380 	movw	r3, #48000	@ 0xbb80
20011146:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011148:	f001 b912 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
2001114c:	4b64      	ldr	r3, [pc, #400]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
2001114e:	681b      	ldr	r3, [r3, #0]
20011150:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011154:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011158:	d103      	bne.n	20011162 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
2001115a:	4b63      	ldr	r3, [pc, #396]	@ (200112e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
2001115c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
2001115e:	f001 b907 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011162:	2300      	movs	r3, #0
20011164:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011166:	f001 b903 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
2001116a:	2300      	movs	r3, #0
2001116c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001116e:	f001 b8ff 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
20011172:	e9d7 2300 	ldrd	r2, r3, [r7]
20011176:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
2001117a:	430b      	orrs	r3, r1
2001117c:	d158      	bne.n	20011230 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
2001117e:	4b58      	ldr	r3, [pc, #352]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
20011180:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20011184:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20011188:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
2001118a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001118c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011190:	d03b      	beq.n	2001120a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
20011192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011194:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011198:	d846      	bhi.n	20011228 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
2001119a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001119c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200111a0:	d02e      	beq.n	20011200 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
200111a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200111a8:	d83e      	bhi.n	20011228 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
200111aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200111b0:	d00b      	beq.n	200111ca <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
200111b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200111b8:	d836      	bhi.n	20011228 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
200111ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111bc:	2b00      	cmp	r3, #0
200111be:	d00d      	beq.n	200111dc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
200111c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200111c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
200111c6:	d012      	beq.n	200111ee <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
200111c8:	e02e      	b.n	20011228 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
200111ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200111ce:	4618      	mov	r0, r3
200111d0:	f7ff fb18 	bl	20010804 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
200111d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200111d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200111d8:	f001 b8ca 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
200111dc:	f107 0318 	add.w	r3, r7, #24
200111e0:	4618      	mov	r0, r3
200111e2:	f7ff fc69 	bl	20010ab8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
200111e6:	69bb      	ldr	r3, [r7, #24]
200111e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200111ea:	f001 b8c1 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200111ee:	f107 030c 	add.w	r3, r7, #12
200111f2:	4618      	mov	r0, r3
200111f4:	f7ff fdba 	bl	20010d6c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
200111f8:	68fb      	ldr	r3, [r7, #12]
200111fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200111fc:	f001 b8b8 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
20011200:	f64b 3380 	movw	r3, #48000	@ 0xbb80
20011204:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011206:	f001 b8b3 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
2001120a:	4b35      	ldr	r3, [pc, #212]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
2001120c:	681b      	ldr	r3, [r3, #0]
2001120e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011212:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011216:	d103      	bne.n	20011220 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
20011218:	4b33      	ldr	r3, [pc, #204]	@ (200112e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
2001121a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
2001121c:	f001 b8a8 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011220:	2300      	movs	r3, #0
20011222:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011224:	f001 b8a4 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
20011228:	2300      	movs	r3, #0
2001122a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001122c:	f001 b8a0 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
20011230:	e9d7 2300 	ldrd	r2, r3, [r7]
20011234:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
20011238:	430b      	orrs	r3, r1
2001123a:	d16e      	bne.n	2001131a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
2001123c:	4b28      	ldr	r3, [pc, #160]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
2001123e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011242:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
20011246:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20011248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001124a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
2001124e:	d034      	beq.n	200112ba <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
20011250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011252:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20011256:	d85c      	bhi.n	20011312 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
20011258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001125a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2001125e:	d00b      	beq.n	20011278 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
20011260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011262:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011266:	d854      	bhi.n	20011312 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
20011268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001126a:	2b00      	cmp	r3, #0
2001126c:	d016      	beq.n	2001129c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
2001126e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011270:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20011274:	d009      	beq.n	2001128a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
20011276:	e04c      	b.n	20011312 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011278:	f107 0324 	add.w	r3, r7, #36	@ 0x24
2001127c:	4618      	mov	r0, r3
2001127e:	f7ff fac1 	bl	20010804 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
20011282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20011284:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011286:	f001 b873 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2001128a:	f107 0318 	add.w	r3, r7, #24
2001128e:	4618      	mov	r0, r3
20011290:	f7ff fc12 	bl	20010ab8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
20011294:	69fb      	ldr	r3, [r7, #28]
20011296:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011298:	f001 b86a 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
2001129c:	4b10      	ldr	r3, [pc, #64]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
2001129e:	681b      	ldr	r3, [r3, #0]
200112a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
200112a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200112a8:	d103      	bne.n	200112b2 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
200112aa:	4b10      	ldr	r3, [pc, #64]	@ (200112ec <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
200112ac:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200112ae:	f001 b85f 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
200112b2:	2300      	movs	r3, #0
200112b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200112b6:	f001 b85b 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
200112ba:	4b09      	ldr	r3, [pc, #36]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
200112bc:	681b      	ldr	r3, [r3, #0]
200112be:	f003 0320 	and.w	r3, r3, #32
200112c2:	2b20      	cmp	r3, #32
200112c4:	d121      	bne.n	2001130a <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200112c6:	4b06      	ldr	r3, [pc, #24]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
200112c8:	689b      	ldr	r3, [r3, #8]
200112ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200112ce:	2b00      	cmp	r3, #0
200112d0:	d00e      	beq.n	200112f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
200112d2:	4b03      	ldr	r3, [pc, #12]	@ (200112e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
200112d4:	689b      	ldr	r3, [r3, #8]
200112d6:	0e1b      	lsrs	r3, r3, #24
200112d8:	f003 030f 	and.w	r3, r3, #15
200112dc:	e00f      	b.n	200112fe <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
200112de:	bf00      	nop
200112e0:	46020c00 	.word	0x46020c00
200112e4:	0007a120 	.word	0x0007a120
200112e8:	00f42400 	.word	0x00f42400
200112ec:	02dc6c00 	.word	0x02dc6c00
200112f0:	4ba7      	ldr	r3, [pc, #668]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200112f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200112f6:	041b      	lsls	r3, r3, #16
200112f8:	0e1b      	lsrs	r3, r3, #24
200112fa:	f003 030f 	and.w	r3, r3, #15
200112fe:	4aa5      	ldr	r2, [pc, #660]	@ (20011594 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
20011300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011304:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011306:	f001 b833 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
2001130a:	2300      	movs	r3, #0
2001130c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001130e:	f001 b82f 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
20011312:	2300      	movs	r3, #0
20011314:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011316:	f001 b82b 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
2001131a:	e9d7 2300 	ldrd	r2, r3, [r7]
2001131e:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
20011322:	430b      	orrs	r3, r1
20011324:	d17f      	bne.n	20011426 <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
20011326:	4b9a      	ldr	r3, [pc, #616]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011328:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2001132c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20011330:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
20011332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011334:	2b00      	cmp	r3, #0
20011336:	d165      	bne.n	20011404 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
20011338:	4b95      	ldr	r3, [pc, #596]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001133a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001133e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
20011342:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
20011344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011346:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
2001134a:	d034      	beq.n	200113b6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
2001134c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001134e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20011352:	d853      	bhi.n	200113fc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
20011354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011356:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2001135a:	d00b      	beq.n	20011374 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
2001135c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001135e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011362:	d84b      	bhi.n	200113fc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
20011364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011366:	2b00      	cmp	r3, #0
20011368:	d016      	beq.n	20011398 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
2001136a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001136c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20011370:	d009      	beq.n	20011386 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
20011372:	e043      	b.n	200113fc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011374:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011378:	4618      	mov	r0, r3
2001137a:	f7ff fa43 	bl	20010804 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
2001137e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20011380:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
20011382:	f000 bff5 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20011386:	f107 0318 	add.w	r3, r7, #24
2001138a:	4618      	mov	r0, r3
2001138c:	f7ff fb94 	bl	20010ab8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20011390:	69fb      	ldr	r3, [r7, #28]
20011392:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
20011394:	f000 bfec 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
20011398:	4b7d      	ldr	r3, [pc, #500]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001139a:	681b      	ldr	r3, [r3, #0]
2001139c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
200113a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200113a4:	d103      	bne.n	200113ae <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
200113a6:	4b7c      	ldr	r3, [pc, #496]	@ (20011598 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
200113a8:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
200113aa:	f000 bfe1 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
200113ae:	2300      	movs	r3, #0
200113b0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
200113b2:	f000 bfdd 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
200113b6:	4b76      	ldr	r3, [pc, #472]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200113b8:	681b      	ldr	r3, [r3, #0]
200113ba:	f003 0320 	and.w	r3, r3, #32
200113be:	2b20      	cmp	r3, #32
200113c0:	d118      	bne.n	200113f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200113c2:	4b73      	ldr	r3, [pc, #460]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200113c4:	689b      	ldr	r3, [r3, #8]
200113c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200113ca:	2b00      	cmp	r3, #0
200113cc:	d005      	beq.n	200113da <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
200113ce:	4b70      	ldr	r3, [pc, #448]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200113d0:	689b      	ldr	r3, [r3, #8]
200113d2:	0e1b      	lsrs	r3, r3, #24
200113d4:	f003 030f 	and.w	r3, r3, #15
200113d8:	e006      	b.n	200113e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
200113da:	4b6d      	ldr	r3, [pc, #436]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200113dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200113e0:	041b      	lsls	r3, r3, #16
200113e2:	0e1b      	lsrs	r3, r3, #24
200113e4:	f003 030f 	and.w	r3, r3, #15
200113e8:	4a6a      	ldr	r2, [pc, #424]	@ (20011594 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
200113ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200113ee:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
200113f0:	f000 bfbe 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
200113f4:	2300      	movs	r3, #0
200113f6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
200113f8:	f000 bfba 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
200113fc:	2300      	movs	r3, #0
200113fe:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
20011400:	f000 bfb6 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
20011404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011406:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2001140a:	d108      	bne.n	2001141e <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2001140c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011410:	4618      	mov	r0, r3
20011412:	f7ff f9f7 	bl	20010804 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
20011416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20011418:	637b      	str	r3, [r7, #52]	@ 0x34
2001141a:	f000 bfa9 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
2001141e:	2300      	movs	r3, #0
20011420:	637b      	str	r3, [r7, #52]	@ 0x34
20011422:	f000 bfa5 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
20011426:	e9d7 2300 	ldrd	r2, r3, [r7]
2001142a:	1e51      	subs	r1, r2, #1
2001142c:	430b      	orrs	r3, r1
2001142e:	d136      	bne.n	2001149e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
20011430:	4b57      	ldr	r3, [pc, #348]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011436:	f003 0303 	and.w	r3, r3, #3
2001143a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
2001143c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001143e:	2b00      	cmp	r3, #0
20011440:	d104      	bne.n	2001144c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
20011442:	f7fe f8ad 	bl	2000f5a0 <HAL_RCC_GetPCLK2Freq>
20011446:	6378      	str	r0, [r7, #52]	@ 0x34
20011448:	f000 bf92 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
2001144c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001144e:	2b01      	cmp	r3, #1
20011450:	d104      	bne.n	2001145c <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011452:	f7fd ff75 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
20011456:	6378      	str	r0, [r7, #52]	@ 0x34
20011458:	f000 bf8a 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
2001145c:	4b4c      	ldr	r3, [pc, #304]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001145e:	681b      	ldr	r3, [r3, #0]
20011460:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011464:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011468:	d106      	bne.n	20011478 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
2001146a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001146c:	2b02      	cmp	r3, #2
2001146e:	d103      	bne.n	20011478 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
20011470:	4b4a      	ldr	r3, [pc, #296]	@ (2001159c <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
20011472:	637b      	str	r3, [r7, #52]	@ 0x34
20011474:	f000 bf7c 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
20011478:	4b45      	ldr	r3, [pc, #276]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001147a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001147e:	f003 0302 	and.w	r3, r3, #2
20011482:	2b02      	cmp	r3, #2
20011484:	d107      	bne.n	20011496 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
20011486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011488:	2b03      	cmp	r3, #3
2001148a:	d104      	bne.n	20011496 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
2001148c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011490:	637b      	str	r3, [r7, #52]	@ 0x34
20011492:	f000 bf6d 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
20011496:	2300      	movs	r3, #0
20011498:	637b      	str	r3, [r7, #52]	@ 0x34
2001149a:	f000 bf69 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
2001149e:	e9d7 2300 	ldrd	r2, r3, [r7]
200114a2:	1e91      	subs	r1, r2, #2
200114a4:	430b      	orrs	r3, r1
200114a6:	d136      	bne.n	20011516 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
200114a8:	4b39      	ldr	r3, [pc, #228]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200114aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200114ae:	f003 030c 	and.w	r3, r3, #12
200114b2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
200114b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200114b6:	2b00      	cmp	r3, #0
200114b8:	d104      	bne.n	200114c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
200114ba:	f7fe f85d 	bl	2000f578 <HAL_RCC_GetPCLK1Freq>
200114be:	6378      	str	r0, [r7, #52]	@ 0x34
200114c0:	f000 bf56 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
200114c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200114c6:	2b04      	cmp	r3, #4
200114c8:	d104      	bne.n	200114d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
200114ca:	f7fd ff39 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
200114ce:	6378      	str	r0, [r7, #52]	@ 0x34
200114d0:	f000 bf4e 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
200114d4:	4b2e      	ldr	r3, [pc, #184]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200114d6:	681b      	ldr	r3, [r3, #0]
200114d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200114dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200114e0:	d106      	bne.n	200114f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
200114e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200114e4:	2b08      	cmp	r3, #8
200114e6:	d103      	bne.n	200114f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
200114e8:	4b2c      	ldr	r3, [pc, #176]	@ (2001159c <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
200114ea:	637b      	str	r3, [r7, #52]	@ 0x34
200114ec:	f000 bf40 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
200114f0:	4b27      	ldr	r3, [pc, #156]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
200114f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200114f6:	f003 0302 	and.w	r3, r3, #2
200114fa:	2b02      	cmp	r3, #2
200114fc:	d107      	bne.n	2001150e <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
200114fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011500:	2b0c      	cmp	r3, #12
20011502:	d104      	bne.n	2001150e <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
20011504:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011508:	637b      	str	r3, [r7, #52]	@ 0x34
2001150a:	f000 bf31 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
2001150e:	2300      	movs	r3, #0
20011510:	637b      	str	r3, [r7, #52]	@ 0x34
20011512:	f000 bf2d 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
20011516:	e9d7 2300 	ldrd	r2, r3, [r7]
2001151a:	1f11      	subs	r1, r2, #4
2001151c:	430b      	orrs	r3, r1
2001151e:	d13f      	bne.n	200115a0 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
20011520:	4b1b      	ldr	r3, [pc, #108]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
20011522:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011526:	f003 0330 	and.w	r3, r3, #48	@ 0x30
2001152a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
2001152c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001152e:	2b00      	cmp	r3, #0
20011530:	d104      	bne.n	2001153c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011532:	f7fe f821 	bl	2000f578 <HAL_RCC_GetPCLK1Freq>
20011536:	6378      	str	r0, [r7, #52]	@ 0x34
20011538:	f000 bf1a 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
2001153c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001153e:	2b10      	cmp	r3, #16
20011540:	d104      	bne.n	2001154c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011542:	f7fd fefd 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
20011546:	6378      	str	r0, [r7, #52]	@ 0x34
20011548:	f000 bf12 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
2001154c:	4b10      	ldr	r3, [pc, #64]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001154e:	681b      	ldr	r3, [r3, #0]
20011550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011554:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011558:	d106      	bne.n	20011568 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
2001155a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001155c:	2b20      	cmp	r3, #32
2001155e:	d103      	bne.n	20011568 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
20011560:	4b0e      	ldr	r3, [pc, #56]	@ (2001159c <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
20011562:	637b      	str	r3, [r7, #52]	@ 0x34
20011564:	f000 bf04 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
20011568:	4b09      	ldr	r3, [pc, #36]	@ (20011590 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
2001156a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001156e:	f003 0302 	and.w	r3, r3, #2
20011572:	2b02      	cmp	r3, #2
20011574:	d107      	bne.n	20011586 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
20011576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011578:	2b30      	cmp	r3, #48	@ 0x30
2001157a:	d104      	bne.n	20011586 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
2001157c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011580:	637b      	str	r3, [r7, #52]	@ 0x34
20011582:	f000 bef5 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
20011586:	2300      	movs	r3, #0
20011588:	637b      	str	r3, [r7, #52]	@ 0x34
2001158a:	f000 bef1 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
2001158e:	bf00      	nop
20011590:	46020c00 	.word	0x46020c00
20011594:	200187bc 	.word	0x200187bc
20011598:	02dc6c00 	.word	0x02dc6c00
2001159c:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
200115a0:	e9d7 2300 	ldrd	r2, r3, [r7]
200115a4:	f1a2 0108 	sub.w	r1, r2, #8
200115a8:	430b      	orrs	r3, r1
200115aa:	d136      	bne.n	2001161a <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
200115ac:	4ba4      	ldr	r3, [pc, #656]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200115ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200115b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
200115b6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
200115b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200115ba:	2b00      	cmp	r3, #0
200115bc:	d104      	bne.n	200115c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
200115be:	f7fd ffdb 	bl	2000f578 <HAL_RCC_GetPCLK1Freq>
200115c2:	6378      	str	r0, [r7, #52]	@ 0x34
200115c4:	f000 bed4 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
200115c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200115ca:	2b40      	cmp	r3, #64	@ 0x40
200115cc:	d104      	bne.n	200115d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
200115ce:	f7fd feb7 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
200115d2:	6378      	str	r0, [r7, #52]	@ 0x34
200115d4:	f000 becc 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
200115d8:	4b99      	ldr	r3, [pc, #612]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200115da:	681b      	ldr	r3, [r3, #0]
200115dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200115e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200115e4:	d106      	bne.n	200115f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
200115e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200115e8:	2b80      	cmp	r3, #128	@ 0x80
200115ea:	d103      	bne.n	200115f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
200115ec:	4b95      	ldr	r3, [pc, #596]	@ (20011844 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
200115ee:	637b      	str	r3, [r7, #52]	@ 0x34
200115f0:	f000 bebe 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
200115f4:	4b92      	ldr	r3, [pc, #584]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200115f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200115fa:	f003 0302 	and.w	r3, r3, #2
200115fe:	2b02      	cmp	r3, #2
20011600:	d107      	bne.n	20011612 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
20011602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011604:	2bc0      	cmp	r3, #192	@ 0xc0
20011606:	d104      	bne.n	20011612 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
20011608:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2001160c:	637b      	str	r3, [r7, #52]	@ 0x34
2001160e:	f000 beaf 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
20011612:	2300      	movs	r3, #0
20011614:	637b      	str	r3, [r7, #52]	@ 0x34
20011616:	f000 beab 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
2001161a:	e9d7 2300 	ldrd	r2, r3, [r7]
2001161e:	f1a2 0110 	sub.w	r1, r2, #16
20011622:	430b      	orrs	r3, r1
20011624:	d139      	bne.n	2001169a <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
20011626:	4b86      	ldr	r3, [pc, #536]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011628:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2001162c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20011630:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
20011632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011634:	2b00      	cmp	r3, #0
20011636:	d104      	bne.n	20011642 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011638:	f7fd ff9e 	bl	2000f578 <HAL_RCC_GetPCLK1Freq>
2001163c:	6378      	str	r0, [r7, #52]	@ 0x34
2001163e:	f000 be97 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
20011642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011644:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20011648:	d104      	bne.n	20011654 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
2001164a:	f7fd fe79 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
2001164e:	6378      	str	r0, [r7, #52]	@ 0x34
20011650:	f000 be8e 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
20011654:	4b7a      	ldr	r3, [pc, #488]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011656:	681b      	ldr	r3, [r3, #0]
20011658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2001165c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011660:	d107      	bne.n	20011672 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
20011662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011664:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20011668:	d103      	bne.n	20011672 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
2001166a:	4b76      	ldr	r3, [pc, #472]	@ (20011844 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
2001166c:	637b      	str	r3, [r7, #52]	@ 0x34
2001166e:	f000 be7f 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
20011672:	4b73      	ldr	r3, [pc, #460]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011674:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011678:	f003 0302 	and.w	r3, r3, #2
2001167c:	2b02      	cmp	r3, #2
2001167e:	d108      	bne.n	20011692 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
20011680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011682:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20011686:	d104      	bne.n	20011692 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
20011688:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2001168c:	637b      	str	r3, [r7, #52]	@ 0x34
2001168e:	f000 be6f 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
20011692:	2300      	movs	r3, #0
20011694:	637b      	str	r3, [r7, #52]	@ 0x34
20011696:	f000 be6b 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
2001169a:	e9d7 2300 	ldrd	r2, r3, [r7]
2001169e:	f1a2 0120 	sub.w	r1, r2, #32
200116a2:	430b      	orrs	r3, r1
200116a4:	d158      	bne.n	20011758 <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
200116a6:	4b66      	ldr	r3, [pc, #408]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200116a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200116ac:	f003 0307 	and.w	r3, r3, #7
200116b0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
200116b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116b4:	2b00      	cmp	r3, #0
200116b6:	d104      	bne.n	200116c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
200116b8:	f7fd ff86 	bl	2000f5c8 <HAL_RCC_GetPCLK3Freq>
200116bc:	6378      	str	r0, [r7, #52]	@ 0x34
200116be:	f000 be57 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
200116c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116c4:	2b01      	cmp	r3, #1
200116c6:	d104      	bne.n	200116d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
200116c8:	f7fd fe3a 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
200116cc:	6378      	str	r0, [r7, #52]	@ 0x34
200116ce:	f000 be4f 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
200116d2:	4b5b      	ldr	r3, [pc, #364]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200116d4:	681b      	ldr	r3, [r3, #0]
200116d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
200116da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200116de:	d106      	bne.n	200116ee <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
200116e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116e2:	2b02      	cmp	r3, #2
200116e4:	d103      	bne.n	200116ee <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
200116e6:	4b57      	ldr	r3, [pc, #348]	@ (20011844 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
200116e8:	637b      	str	r3, [r7, #52]	@ 0x34
200116ea:	f000 be41 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
200116ee:	4b54      	ldr	r3, [pc, #336]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200116f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200116f4:	f003 0302 	and.w	r3, r3, #2
200116f8:	2b02      	cmp	r3, #2
200116fa:	d107      	bne.n	2001170c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
200116fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200116fe:	2b03      	cmp	r3, #3
20011700:	d104      	bne.n	2001170c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
20011702:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011706:	637b      	str	r3, [r7, #52]	@ 0x34
20011708:	f000 be32 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
2001170c:	4b4c      	ldr	r3, [pc, #304]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001170e:	681b      	ldr	r3, [r3, #0]
20011710:	f003 0320 	and.w	r3, r3, #32
20011714:	2b20      	cmp	r3, #32
20011716:	d11b      	bne.n	20011750 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
20011718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001171a:	2b04      	cmp	r3, #4
2001171c:	d118      	bne.n	20011750 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
2001171e:	4b48      	ldr	r3, [pc, #288]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011720:	689b      	ldr	r3, [r3, #8]
20011722:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011726:	2b00      	cmp	r3, #0
20011728:	d005      	beq.n	20011736 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
2001172a:	4b45      	ldr	r3, [pc, #276]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001172c:	689b      	ldr	r3, [r3, #8]
2001172e:	0e1b      	lsrs	r3, r3, #24
20011730:	f003 030f 	and.w	r3, r3, #15
20011734:	e006      	b.n	20011744 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
20011736:	4b42      	ldr	r3, [pc, #264]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011738:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2001173c:	041b      	lsls	r3, r3, #16
2001173e:	0e1b      	lsrs	r3, r3, #24
20011740:	f003 030f 	and.w	r3, r3, #15
20011744:	4a40      	ldr	r2, [pc, #256]	@ (20011848 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
20011746:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2001174a:	637b      	str	r3, [r7, #52]	@ 0x34
2001174c:	f000 be10 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
20011750:	2300      	movs	r3, #0
20011752:	637b      	str	r3, [r7, #52]	@ 0x34
20011754:	f000 be0c 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
20011758:	e9d7 2300 	ldrd	r2, r3, [r7]
2001175c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
20011760:	430b      	orrs	r3, r1
20011762:	d173      	bne.n	2001184c <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
20011764:	4b36      	ldr	r3, [pc, #216]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
20011766:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001176a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
2001176e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
20011770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011772:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20011776:	d104      	bne.n	20011782 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011778:	f7fd fde2 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
2001177c:	6378      	str	r0, [r7, #52]	@ 0x34
2001177e:	f000 bdf7 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
20011782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20011788:	d108      	bne.n	2001179c <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2001178a:	f107 0318 	add.w	r3, r7, #24
2001178e:	4618      	mov	r0, r3
20011790:	f7ff f992 	bl	20010ab8 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
20011794:	6a3b      	ldr	r3, [r7, #32]
20011796:	637b      	str	r3, [r7, #52]	@ 0x34
20011798:	f000 bdea 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
2001179c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001179e:	2b00      	cmp	r3, #0
200117a0:	d104      	bne.n	200117ac <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
200117a2:	f7fd fecf 	bl	2000f544 <HAL_RCC_GetHCLKFreq>
200117a6:	6378      	str	r0, [r7, #52]	@ 0x34
200117a8:	f000 bde2 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
200117ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200117ae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
200117b2:	d122      	bne.n	200117fa <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
200117b4:	4b22      	ldr	r3, [pc, #136]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200117b6:	681b      	ldr	r3, [r3, #0]
200117b8:	f003 0320 	and.w	r3, r3, #32
200117bc:	2b20      	cmp	r3, #32
200117be:	d118      	bne.n	200117f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200117c0:	4b1f      	ldr	r3, [pc, #124]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200117c2:	689b      	ldr	r3, [r3, #8]
200117c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200117c8:	2b00      	cmp	r3, #0
200117ca:	d005      	beq.n	200117d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
200117cc:	4b1c      	ldr	r3, [pc, #112]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200117ce:	689b      	ldr	r3, [r3, #8]
200117d0:	0e1b      	lsrs	r3, r3, #24
200117d2:	f003 030f 	and.w	r3, r3, #15
200117d6:	e006      	b.n	200117e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
200117d8:	4b19      	ldr	r3, [pc, #100]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200117da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200117de:	041b      	lsls	r3, r3, #16
200117e0:	0e1b      	lsrs	r3, r3, #24
200117e2:	f003 030f 	and.w	r3, r3, #15
200117e6:	4a18      	ldr	r2, [pc, #96]	@ (20011848 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
200117e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200117ec:	637b      	str	r3, [r7, #52]	@ 0x34
200117ee:	f000 bdbf 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
200117f2:	2300      	movs	r3, #0
200117f4:	637b      	str	r3, [r7, #52]	@ 0x34
200117f6:	f000 bdbb 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
200117fa:	4b11      	ldr	r3, [pc, #68]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
200117fc:	681b      	ldr	r3, [r3, #0]
200117fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20011802:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20011806:	d107      	bne.n	20011818 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
20011808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001180a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
2001180e:	d103      	bne.n	20011818 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
20011810:	4b0c      	ldr	r3, [pc, #48]	@ (20011844 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
20011812:	637b      	str	r3, [r7, #52]	@ 0x34
20011814:	f000 bdac 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
20011818:	4b09      	ldr	r3, [pc, #36]	@ (20011840 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
2001181a:	681b      	ldr	r3, [r3, #0]
2001181c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011820:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011824:	d107      	bne.n	20011836 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
20011826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011828:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2001182c:	d103      	bne.n	20011836 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
2001182e:	4b05      	ldr	r3, [pc, #20]	@ (20011844 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
20011830:	637b      	str	r3, [r7, #52]	@ 0x34
20011832:	f000 bd9d 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
20011836:	2300      	movs	r3, #0
20011838:	637b      	str	r3, [r7, #52]	@ 0x34
2001183a:	f000 bd99 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
2001183e:	bf00      	nop
20011840:	46020c00 	.word	0x46020c00
20011844:	00f42400 	.word	0x00f42400
20011848:	200187bc 	.word	0x200187bc
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
2001184c:	e9d7 2300 	ldrd	r2, r3, [r7]
20011850:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
20011854:	430b      	orrs	r3, r1
20011856:	d158      	bne.n	2001190a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
20011858:	4bad      	ldr	r3, [pc, #692]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
2001185a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2001185e:	f003 0307 	and.w	r3, r3, #7
20011862:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20011864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011866:	2b04      	cmp	r3, #4
20011868:	d84b      	bhi.n	20011902 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
2001186a:	a201      	add	r2, pc, #4	@ (adr r2, 20011870 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
2001186c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20011870:	200118a9 	.word	0x200118a9
20011874:	20011885 	.word	0x20011885
20011878:	20011897 	.word	0x20011897
2001187c:	200118b3 	.word	0x200118b3
20011880:	200118bd 	.word	0x200118bd
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011884:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011888:	4618      	mov	r0, r3
2001188a:	f7fe ffbb 	bl	20010804 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
2001188e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20011890:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011892:	f000 bd6d 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20011896:	f107 030c 	add.w	r3, r7, #12
2001189a:	4618      	mov	r0, r3
2001189c:	f7ff fa66 	bl	20010d6c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
200118a0:	693b      	ldr	r3, [r7, #16]
200118a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200118a4:	f000 bd64 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
200118a8:	f7fd fe4c 	bl	2000f544 <HAL_RCC_GetHCLKFreq>
200118ac:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
200118ae:	f000 bd5f 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
200118b2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
200118b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200118b8:	f000 bd5a 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
200118bc:	4b94      	ldr	r3, [pc, #592]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200118be:	681b      	ldr	r3, [r3, #0]
200118c0:	f003 0320 	and.w	r3, r3, #32
200118c4:	2b20      	cmp	r3, #32
200118c6:	d118      	bne.n	200118fa <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200118c8:	4b91      	ldr	r3, [pc, #580]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200118ca:	689b      	ldr	r3, [r3, #8]
200118cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200118d0:	2b00      	cmp	r3, #0
200118d2:	d005      	beq.n	200118e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
200118d4:	4b8e      	ldr	r3, [pc, #568]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200118d6:	689b      	ldr	r3, [r3, #8]
200118d8:	0e1b      	lsrs	r3, r3, #24
200118da:	f003 030f 	and.w	r3, r3, #15
200118de:	e006      	b.n	200118ee <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
200118e0:	4b8b      	ldr	r3, [pc, #556]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200118e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200118e6:	041b      	lsls	r3, r3, #16
200118e8:	0e1b      	lsrs	r3, r3, #24
200118ea:	f003 030f 	and.w	r3, r3, #15
200118ee:	4a89      	ldr	r2, [pc, #548]	@ (20011b14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
200118f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200118f4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200118f6:	f000 bd3b 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
200118fa:	2300      	movs	r3, #0
200118fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200118fe:	f000 bd37 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
20011902:	2300      	movs	r3, #0
20011904:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011906:	f000 bd33 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
2001190a:	e9d7 2300 	ldrd	r2, r3, [r7]
2001190e:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
20011912:	430b      	orrs	r3, r1
20011914:	d167      	bne.n	200119e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
20011916:	4b7e      	ldr	r3, [pc, #504]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011918:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2001191c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
20011920:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20011922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011924:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20011928:	d036      	beq.n	20011998 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
2001192a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001192c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20011930:	d855      	bhi.n	200119de <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
20011932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011934:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20011938:	d029      	beq.n	2001198e <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
2001193a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001193c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20011940:	d84d      	bhi.n	200119de <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
20011942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011944:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20011948:	d013      	beq.n	20011972 <HAL_RCCEx_GetPeriphCLKFreq+0x952>
2001194a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001194c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20011950:	d845      	bhi.n	200119de <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
20011952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011954:	2b00      	cmp	r3, #0
20011956:	d015      	beq.n	20011984 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
20011958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001195a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2001195e:	d13e      	bne.n	200119de <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011960:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011964:	4618      	mov	r0, r3
20011966:	f7fe ff4d 	bl	20010804 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
2001196a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001196c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001196e:	f000 bcff 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20011972:	f107 030c 	add.w	r3, r7, #12
20011976:	4618      	mov	r0, r3
20011978:	f7ff f9f8 	bl	20010d6c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
2001197c:	693b      	ldr	r3, [r7, #16]
2001197e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011980:	f000 bcf6 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
20011984:	f7fd fdde 	bl	2000f544 <HAL_RCC_GetHCLKFreq>
20011988:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
2001198a:	f000 bcf1 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
2001198e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
20011992:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011994:	f000 bcec 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011998:	4b5d      	ldr	r3, [pc, #372]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
2001199a:	681b      	ldr	r3, [r3, #0]
2001199c:	f003 0320 	and.w	r3, r3, #32
200119a0:	2b20      	cmp	r3, #32
200119a2:	d118      	bne.n	200119d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
200119a4:	4b5a      	ldr	r3, [pc, #360]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200119a6:	689b      	ldr	r3, [r3, #8]
200119a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200119ac:	2b00      	cmp	r3, #0
200119ae:	d005      	beq.n	200119bc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
200119b0:	4b57      	ldr	r3, [pc, #348]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200119b2:	689b      	ldr	r3, [r3, #8]
200119b4:	0e1b      	lsrs	r3, r3, #24
200119b6:	f003 030f 	and.w	r3, r3, #15
200119ba:	e006      	b.n	200119ca <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
200119bc:	4b54      	ldr	r3, [pc, #336]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200119be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200119c2:	041b      	lsls	r3, r3, #16
200119c4:	0e1b      	lsrs	r3, r3, #24
200119c6:	f003 030f 	and.w	r3, r3, #15
200119ca:	4a52      	ldr	r2, [pc, #328]	@ (20011b14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
200119cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200119d0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200119d2:	f000 bccd 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
200119d6:	2300      	movs	r3, #0
200119d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200119da:	f000 bcc9 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
200119de:	2300      	movs	r3, #0
200119e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200119e2:	f000 bcc5 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
200119e6:	e9d7 2300 	ldrd	r2, r3, [r7]
200119ea:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
200119ee:	430b      	orrs	r3, r1
200119f0:	d14c      	bne.n	20011a8c <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
200119f2:	4b47      	ldr	r3, [pc, #284]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
200119f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
200119f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
200119fc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
200119fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a00:	2b00      	cmp	r3, #0
20011a02:	d104      	bne.n	20011a0e <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011a04:	f7fd fdb8 	bl	2000f578 <HAL_RCC_GetPCLK1Freq>
20011a08:	6378      	str	r0, [r7, #52]	@ 0x34
20011a0a:	f000 bcb1 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
20011a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011a14:	d104      	bne.n	20011a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011a16:	f7fd fc93 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
20011a1a:	6378      	str	r0, [r7, #52]	@ 0x34
20011a1c:	f000 bca8 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
20011a20:	4b3b      	ldr	r3, [pc, #236]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a22:	681b      	ldr	r3, [r3, #0]
20011a24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011a28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011a2c:	d107      	bne.n	20011a3e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
20011a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20011a34:	d103      	bne.n	20011a3e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
20011a36:	4b38      	ldr	r3, [pc, #224]	@ (20011b18 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
20011a38:	637b      	str	r3, [r7, #52]	@ 0x34
20011a3a:	f000 bc99 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
20011a3e:	4b34      	ldr	r3, [pc, #208]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a40:	681b      	ldr	r3, [r3, #0]
20011a42:	f003 0320 	and.w	r3, r3, #32
20011a46:	2b20      	cmp	r3, #32
20011a48:	d11c      	bne.n	20011a84 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
20011a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011a4c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
20011a50:	d118      	bne.n	20011a84 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011a52:	4b2f      	ldr	r3, [pc, #188]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a54:	689b      	ldr	r3, [r3, #8]
20011a56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011a5a:	2b00      	cmp	r3, #0
20011a5c:	d005      	beq.n	20011a6a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
20011a5e:	4b2c      	ldr	r3, [pc, #176]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a60:	689b      	ldr	r3, [r3, #8]
20011a62:	0e1b      	lsrs	r3, r3, #24
20011a64:	f003 030f 	and.w	r3, r3, #15
20011a68:	e006      	b.n	20011a78 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
20011a6a:	4b29      	ldr	r3, [pc, #164]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011a70:	041b      	lsls	r3, r3, #16
20011a72:	0e1b      	lsrs	r3, r3, #24
20011a74:	f003 030f 	and.w	r3, r3, #15
20011a78:	4a26      	ldr	r2, [pc, #152]	@ (20011b14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
20011a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011a7e:	637b      	str	r3, [r7, #52]	@ 0x34
20011a80:	f000 bc76 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
20011a84:	2300      	movs	r3, #0
20011a86:	637b      	str	r3, [r7, #52]	@ 0x34
20011a88:	f000 bc72 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
20011a8c:	e9d7 2300 	ldrd	r2, r3, [r7]
20011a90:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
20011a94:	430b      	orrs	r3, r1
20011a96:	d152      	bne.n	20011b3e <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
20011a98:	4b1d      	ldr	r3, [pc, #116]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011a9e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
20011aa2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
20011aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011aa6:	2b00      	cmp	r3, #0
20011aa8:	d104      	bne.n	20011ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011aaa:	f7fd fd65 	bl	2000f578 <HAL_RCC_GetPCLK1Freq>
20011aae:	6378      	str	r0, [r7, #52]	@ 0x34
20011ab0:	f000 bc5e 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
20011ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011ab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20011aba:	d104      	bne.n	20011ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011abc:	f7fd fc40 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
20011ac0:	6378      	str	r0, [r7, #52]	@ 0x34
20011ac2:	f000 bc55 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
20011ac6:	4b12      	ldr	r3, [pc, #72]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011ac8:	681b      	ldr	r3, [r3, #0]
20011aca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011ace:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011ad2:	d107      	bne.n	20011ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
20011ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011ad6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20011ada:	d103      	bne.n	20011ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
20011adc:	4b0e      	ldr	r3, [pc, #56]	@ (20011b18 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
20011ade:	637b      	str	r3, [r7, #52]	@ 0x34
20011ae0:	f000 bc46 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
20011ae4:	4b0a      	ldr	r3, [pc, #40]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011ae6:	681b      	ldr	r3, [r3, #0]
20011ae8:	f003 0320 	and.w	r3, r3, #32
20011aec:	2b20      	cmp	r3, #32
20011aee:	d122      	bne.n	20011b36 <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
20011af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011af2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20011af6:	d11e      	bne.n	20011b36 <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011af8:	4b05      	ldr	r3, [pc, #20]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011afa:	689b      	ldr	r3, [r3, #8]
20011afc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011b00:	2b00      	cmp	r3, #0
20011b02:	d00b      	beq.n	20011b1c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
20011b04:	4b02      	ldr	r3, [pc, #8]	@ (20011b10 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
20011b06:	689b      	ldr	r3, [r3, #8]
20011b08:	0e1b      	lsrs	r3, r3, #24
20011b0a:	f003 030f 	and.w	r3, r3, #15
20011b0e:	e00c      	b.n	20011b2a <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
20011b10:	46020c00 	.word	0x46020c00
20011b14:	200187bc 	.word	0x200187bc
20011b18:	00f42400 	.word	0x00f42400
20011b1c:	4ba1      	ldr	r3, [pc, #644]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011b1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011b22:	041b      	lsls	r3, r3, #16
20011b24:	0e1b      	lsrs	r3, r3, #24
20011b26:	f003 030f 	and.w	r3, r3, #15
20011b2a:	4a9f      	ldr	r2, [pc, #636]	@ (20011da8 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
20011b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011b30:	637b      	str	r3, [r7, #52]	@ 0x34
20011b32:	f000 bc1d 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
20011b36:	2300      	movs	r3, #0
20011b38:	637b      	str	r3, [r7, #52]	@ 0x34
20011b3a:	f000 bc19 	b.w	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
20011b3e:	e9d7 2300 	ldrd	r2, r3, [r7]
20011b42:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
20011b46:	430b      	orrs	r3, r1
20011b48:	d151      	bne.n	20011bee <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
20011b4a:	4b96      	ldr	r3, [pc, #600]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011b4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20011b50:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
20011b54:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
20011b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b58:	2bc0      	cmp	r3, #192	@ 0xc0
20011b5a:	d024      	beq.n	20011ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
20011b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b5e:	2bc0      	cmp	r3, #192	@ 0xc0
20011b60:	d842      	bhi.n	20011be8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
20011b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b64:	2b80      	cmp	r3, #128	@ 0x80
20011b66:	d00d      	beq.n	20011b84 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
20011b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b6a:	2b80      	cmp	r3, #128	@ 0x80
20011b6c:	d83c      	bhi.n	20011be8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
20011b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b70:	2b00      	cmp	r3, #0
20011b72:	d003      	beq.n	20011b7c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
20011b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011b76:	2b40      	cmp	r3, #64	@ 0x40
20011b78:	d011      	beq.n	20011b9e <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
20011b7a:	e035      	b.n	20011be8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
20011b7c:	f7fd fd24 	bl	2000f5c8 <HAL_RCC_GetPCLK3Freq>
20011b80:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011b82:	e3f5      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20011b84:	4b87      	ldr	r3, [pc, #540]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011b86:	681b      	ldr	r3, [r3, #0]
20011b88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011b8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011b90:	d102      	bne.n	20011b98 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
20011b92:	4b86      	ldr	r3, [pc, #536]	@ (20011dac <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
20011b94:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011b96:	e3eb      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011b98:	2300      	movs	r3, #0
20011b9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011b9c:	e3e8      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
20011b9e:	f7fd fbcf 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
20011ba2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011ba4:	e3e4      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011ba6:	4b7f      	ldr	r3, [pc, #508]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011ba8:	681b      	ldr	r3, [r3, #0]
20011baa:	f003 0320 	and.w	r3, r3, #32
20011bae:	2b20      	cmp	r3, #32
20011bb0:	d117      	bne.n	20011be2 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011bb2:	4b7c      	ldr	r3, [pc, #496]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011bb4:	689b      	ldr	r3, [r3, #8]
20011bb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011bba:	2b00      	cmp	r3, #0
20011bbc:	d005      	beq.n	20011bca <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
20011bbe:	4b79      	ldr	r3, [pc, #484]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011bc0:	689b      	ldr	r3, [r3, #8]
20011bc2:	0e1b      	lsrs	r3, r3, #24
20011bc4:	f003 030f 	and.w	r3, r3, #15
20011bc8:	e006      	b.n	20011bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
20011bca:	4b76      	ldr	r3, [pc, #472]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011bcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011bd0:	041b      	lsls	r3, r3, #16
20011bd2:	0e1b      	lsrs	r3, r3, #24
20011bd4:	f003 030f 	and.w	r3, r3, #15
20011bd8:	4a73      	ldr	r2, [pc, #460]	@ (20011da8 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
20011bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011bde:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011be0:	e3c6      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011be2:	2300      	movs	r3, #0
20011be4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011be6:	e3c3      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
20011be8:	2300      	movs	r3, #0
20011bea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011bec:	e3c0      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
20011bee:	e9d7 2300 	ldrd	r2, r3, [r7]
20011bf2:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
20011bf6:	430b      	orrs	r3, r1
20011bf8:	d147      	bne.n	20011c8a <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
20011bfa:	4b6a      	ldr	r3, [pc, #424]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011c00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
20011c04:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
20011c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c08:	2b00      	cmp	r3, #0
20011c0a:	d103      	bne.n	20011c14 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011c0c:	f7fd fcb4 	bl	2000f578 <HAL_RCC_GetPCLK1Freq>
20011c10:	6378      	str	r0, [r7, #52]	@ 0x34
20011c12:	e3ad      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
20011c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
20011c1a:	d103      	bne.n	20011c24 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
20011c1c:	f7fd fb90 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
20011c20:	6378      	str	r0, [r7, #52]	@ 0x34
20011c22:	e3a5      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
20011c24:	4b5f      	ldr	r3, [pc, #380]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c26:	681b      	ldr	r3, [r3, #0]
20011c28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011c2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011c30:	d106      	bne.n	20011c40 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
20011c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20011c38:	d102      	bne.n	20011c40 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
20011c3a:	4b5c      	ldr	r3, [pc, #368]	@ (20011dac <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
20011c3c:	637b      	str	r3, [r7, #52]	@ 0x34
20011c3e:	e397      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
20011c40:	4b58      	ldr	r3, [pc, #352]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c42:	681b      	ldr	r3, [r3, #0]
20011c44:	f003 0320 	and.w	r3, r3, #32
20011c48:	2b20      	cmp	r3, #32
20011c4a:	d11b      	bne.n	20011c84 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
20011c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011c4e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
20011c52:	d117      	bne.n	20011c84 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011c54:	4b53      	ldr	r3, [pc, #332]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c56:	689b      	ldr	r3, [r3, #8]
20011c58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011c5c:	2b00      	cmp	r3, #0
20011c5e:	d005      	beq.n	20011c6c <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
20011c60:	4b50      	ldr	r3, [pc, #320]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c62:	689b      	ldr	r3, [r3, #8]
20011c64:	0e1b      	lsrs	r3, r3, #24
20011c66:	f003 030f 	and.w	r3, r3, #15
20011c6a:	e006      	b.n	20011c7a <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
20011c6c:	4b4d      	ldr	r3, [pc, #308]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011c72:	041b      	lsls	r3, r3, #16
20011c74:	0e1b      	lsrs	r3, r3, #24
20011c76:	f003 030f 	and.w	r3, r3, #15
20011c7a:	4a4b      	ldr	r2, [pc, #300]	@ (20011da8 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
20011c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011c80:	637b      	str	r3, [r7, #52]	@ 0x34
20011c82:	e375      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
20011c84:	2300      	movs	r3, #0
20011c86:	637b      	str	r3, [r7, #52]	@ 0x34
20011c88:	e372      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
20011c8a:	e9d7 2300 	ldrd	r2, r3, [r7]
20011c8e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
20011c92:	430b      	orrs	r3, r1
20011c94:	d164      	bne.n	20011d60 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
20011c96:	4b43      	ldr	r3, [pc, #268]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011c98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20011c9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20011ca0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
20011ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011ca4:	2b00      	cmp	r3, #0
20011ca6:	d120      	bne.n	20011cea <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011ca8:	4b3e      	ldr	r3, [pc, #248]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011caa:	681b      	ldr	r3, [r3, #0]
20011cac:	f003 0320 	and.w	r3, r3, #32
20011cb0:	2b20      	cmp	r3, #32
20011cb2:	d117      	bne.n	20011ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011cb4:	4b3b      	ldr	r3, [pc, #236]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011cb6:	689b      	ldr	r3, [r3, #8]
20011cb8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011cbc:	2b00      	cmp	r3, #0
20011cbe:	d005      	beq.n	20011ccc <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
20011cc0:	4b38      	ldr	r3, [pc, #224]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011cc2:	689b      	ldr	r3, [r3, #8]
20011cc4:	0e1b      	lsrs	r3, r3, #24
20011cc6:	f003 030f 	and.w	r3, r3, #15
20011cca:	e006      	b.n	20011cda <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
20011ccc:	4b35      	ldr	r3, [pc, #212]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011cce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011cd2:	041b      	lsls	r3, r3, #16
20011cd4:	0e1b      	lsrs	r3, r3, #24
20011cd6:	f003 030f 	and.w	r3, r3, #15
20011cda:	4a33      	ldr	r2, [pc, #204]	@ (20011da8 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
20011cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011ce0:	637b      	str	r3, [r7, #52]	@ 0x34
20011ce2:	e345      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
20011ce4:	2300      	movs	r3, #0
20011ce6:	637b      	str	r3, [r7, #52]	@ 0x34
20011ce8:	e342      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
20011cea:	4b2e      	ldr	r3, [pc, #184]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011cec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011cf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20011cf4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011cf8:	d112      	bne.n	20011d20 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
20011cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011cfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20011d00:	d10e      	bne.n	20011d20 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011d02:	4b28      	ldr	r3, [pc, #160]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011d08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011d0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20011d10:	d102      	bne.n	20011d18 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
20011d12:	23fa      	movs	r3, #250	@ 0xfa
20011d14:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011d16:	e32b      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20011d18:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20011d1c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011d1e:	e327      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
20011d20:	4b20      	ldr	r3, [pc, #128]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d22:	681b      	ldr	r3, [r3, #0]
20011d24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011d28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011d2c:	d106      	bne.n	20011d3c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
20011d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011d30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20011d34:	d102      	bne.n	20011d3c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
20011d36:	4b1d      	ldr	r3, [pc, #116]	@ (20011dac <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
20011d38:	637b      	str	r3, [r7, #52]	@ 0x34
20011d3a:	e319      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
20011d3c:	4b19      	ldr	r3, [pc, #100]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011d42:	f003 0302 	and.w	r3, r3, #2
20011d46:	2b02      	cmp	r3, #2
20011d48:	d107      	bne.n	20011d5a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
20011d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011d4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20011d50:	d103      	bne.n	20011d5a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
20011d52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011d56:	637b      	str	r3, [r7, #52]	@ 0x34
20011d58:	e30a      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
20011d5a:	2300      	movs	r3, #0
20011d5c:	637b      	str	r3, [r7, #52]	@ 0x34
20011d5e:	e307      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
20011d60:	e9d7 2300 	ldrd	r2, r3, [r7]
20011d64:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
20011d68:	430b      	orrs	r3, r1
20011d6a:	d16b      	bne.n	20011e44 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
20011d6c:	4b0d      	ldr	r3, [pc, #52]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20011d72:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
20011d76:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
20011d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011d7a:	2b00      	cmp	r3, #0
20011d7c:	d127      	bne.n	20011dce <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011d7e:	4b09      	ldr	r3, [pc, #36]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d80:	681b      	ldr	r3, [r3, #0]
20011d82:	f003 0320 	and.w	r3, r3, #32
20011d86:	2b20      	cmp	r3, #32
20011d88:	d11e      	bne.n	20011dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011d8a:	4b06      	ldr	r3, [pc, #24]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d8c:	689b      	ldr	r3, [r3, #8]
20011d8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011d92:	2b00      	cmp	r3, #0
20011d94:	d00c      	beq.n	20011db0 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
20011d96:	4b03      	ldr	r3, [pc, #12]	@ (20011da4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
20011d98:	689b      	ldr	r3, [r3, #8]
20011d9a:	0e1b      	lsrs	r3, r3, #24
20011d9c:	f003 030f 	and.w	r3, r3, #15
20011da0:	e00d      	b.n	20011dbe <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
20011da2:	bf00      	nop
20011da4:	46020c00 	.word	0x46020c00
20011da8:	200187bc 	.word	0x200187bc
20011dac:	00f42400 	.word	0x00f42400
20011db0:	4b94      	ldr	r3, [pc, #592]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011db2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011db6:	041b      	lsls	r3, r3, #16
20011db8:	0e1b      	lsrs	r3, r3, #24
20011dba:	f003 030f 	and.w	r3, r3, #15
20011dbe:	4a92      	ldr	r2, [pc, #584]	@ (20012008 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
20011dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011dc4:	637b      	str	r3, [r7, #52]	@ 0x34
20011dc6:	e2d3      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
20011dc8:	2300      	movs	r3, #0
20011dca:	637b      	str	r3, [r7, #52]	@ 0x34
20011dcc:	e2d0      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
20011dce:	4b8d      	ldr	r3, [pc, #564]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011dd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011dd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20011dd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011ddc:	d112      	bne.n	20011e04 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
20011dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011de0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011de4:	d10e      	bne.n	20011e04 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011de6:	4b87      	ldr	r3, [pc, #540]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011de8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011dec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011df0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20011df4:	d102      	bne.n	20011dfc <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
20011df6:	23fa      	movs	r3, #250	@ 0xfa
20011df8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011dfa:	e2b9      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20011dfc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20011e00:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011e02:	e2b5      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
20011e04:	4b7f      	ldr	r3, [pc, #508]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011e06:	681b      	ldr	r3, [r3, #0]
20011e08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011e0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011e10:	d106      	bne.n	20011e20 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
20011e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011e14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20011e18:	d102      	bne.n	20011e20 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
20011e1a:	4b7c      	ldr	r3, [pc, #496]	@ (2001200c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011e1c:	637b      	str	r3, [r7, #52]	@ 0x34
20011e1e:	e2a7      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
20011e20:	4b78      	ldr	r3, [pc, #480]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011e22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011e26:	f003 0302 	and.w	r3, r3, #2
20011e2a:	2b02      	cmp	r3, #2
20011e2c:	d107      	bne.n	20011e3e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
20011e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011e30:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
20011e34:	d103      	bne.n	20011e3e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
20011e36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011e3a:	637b      	str	r3, [r7, #52]	@ 0x34
20011e3c:	e298      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
20011e3e:	2300      	movs	r3, #0
20011e40:	637b      	str	r3, [r7, #52]	@ 0x34
20011e42:	e295      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
20011e44:	e9d7 2300 	ldrd	r2, r3, [r7]
20011e48:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
20011e4c:	430b      	orrs	r3, r1
20011e4e:	d147      	bne.n	20011ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
20011e50:	4b6c      	ldr	r3, [pc, #432]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011e52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011e56:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
20011e5a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
20011e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011e5e:	2b00      	cmp	r3, #0
20011e60:	d103      	bne.n	20011e6a <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
20011e62:	f7fd fb89 	bl	2000f578 <HAL_RCC_GetPCLK1Freq>
20011e66:	6378      	str	r0, [r7, #52]	@ 0x34
20011e68:	e282      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
20011e6a:	4b66      	ldr	r3, [pc, #408]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011e6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011e70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20011e74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20011e78:	d112      	bne.n	20011ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
20011e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011e7c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20011e80:	d10e      	bne.n	20011ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011e82:	4b60      	ldr	r3, [pc, #384]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011e84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20011e8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20011e90:	d102      	bne.n	20011e98 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
20011e92:	23fa      	movs	r3, #250	@ 0xfa
20011e94:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011e96:	e26b      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
20011e98:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20011e9c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
20011e9e:	e267      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
20011ea0:	4b58      	ldr	r3, [pc, #352]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011ea2:	681b      	ldr	r3, [r3, #0]
20011ea4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011eac:	d106      	bne.n	20011ebc <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
20011eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011eb0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
20011eb4:	d102      	bne.n	20011ebc <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
20011eb6:	4b55      	ldr	r3, [pc, #340]	@ (2001200c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011eb8:	637b      	str	r3, [r7, #52]	@ 0x34
20011eba:	e259      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
20011ebc:	4b51      	ldr	r3, [pc, #324]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011ebe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20011ec2:	f003 0302 	and.w	r3, r3, #2
20011ec6:	2b02      	cmp	r3, #2
20011ec8:	d107      	bne.n	20011eda <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
20011eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011ecc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
20011ed0:	d103      	bne.n	20011eda <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
20011ed2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20011ed6:	637b      	str	r3, [r7, #52]	@ 0x34
20011ed8:	e24a      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
20011eda:	2300      	movs	r3, #0
20011edc:	637b      	str	r3, [r7, #52]	@ 0x34
20011ede:	e247      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
20011ee0:	e9d7 2300 	ldrd	r2, r3, [r7]
20011ee4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
20011ee8:	430b      	orrs	r3, r1
20011eea:	d12d      	bne.n	20011f48 <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
20011eec:	4b45      	ldr	r3, [pc, #276]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011ef2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
20011ef6:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
20011ef8:	4b42      	ldr	r3, [pc, #264]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011efa:	681b      	ldr	r3, [r3, #0]
20011efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20011f00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20011f04:	d105      	bne.n	20011f12 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
20011f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f08:	2b00      	cmp	r3, #0
20011f0a:	d102      	bne.n	20011f12 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
20011f0c:	4b3f      	ldr	r3, [pc, #252]	@ (2001200c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011f0e:	637b      	str	r3, [r7, #52]	@ 0x34
20011f10:	e22e      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
20011f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20011f18:	d107      	bne.n	20011f2a <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20011f1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20011f1e:	4618      	mov	r0, r3
20011f20:	f7fe fc70 	bl	20010804 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
20011f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20011f26:	637b      	str	r3, [r7, #52]	@ 0x34
20011f28:	e222      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
20011f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20011f30:	d107      	bne.n	20011f42 <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20011f32:	f107 0318 	add.w	r3, r7, #24
20011f36:	4618      	mov	r0, r3
20011f38:	f7fe fdbe 	bl	20010ab8 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
20011f3c:	69bb      	ldr	r3, [r7, #24]
20011f3e:	637b      	str	r3, [r7, #52]	@ 0x34
20011f40:	e216      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
20011f42:	2300      	movs	r3, #0
20011f44:	637b      	str	r3, [r7, #52]	@ 0x34
20011f46:	e213      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
20011f48:	e9d7 2300 	ldrd	r2, r3, [r7]
20011f4c:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
20011f50:	430b      	orrs	r3, r1
20011f52:	d15d      	bne.n	20012010 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
20011f54:	4b2b      	ldr	r3, [pc, #172]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20011f5a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
20011f5e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
20011f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f62:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20011f66:	d028      	beq.n	20011fba <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
20011f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f6a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20011f6e:	d845      	bhi.n	20011ffc <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
20011f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20011f76:	d013      	beq.n	20011fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
20011f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20011f7e:	d83d      	bhi.n	20011ffc <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
20011f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f82:	2b00      	cmp	r3, #0
20011f84:	d004      	beq.n	20011f90 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
20011f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20011f88:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20011f8c:	d004      	beq.n	20011f98 <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
20011f8e:	e035      	b.n	20011ffc <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
20011f90:	f7fd fb06 	bl	2000f5a0 <HAL_RCC_GetPCLK2Freq>
20011f94:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011f96:	e1eb      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
20011f98:	f7fd f9d2 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
20011f9c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20011f9e:	e1e7      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20011fa0:	4b18      	ldr	r3, [pc, #96]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011fa2:	681b      	ldr	r3, [r3, #0]
20011fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20011fa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20011fac:	d102      	bne.n	20011fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
20011fae:	4b17      	ldr	r3, [pc, #92]	@ (2001200c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20011fb0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011fb2:	e1dd      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011fb4:	2300      	movs	r3, #0
20011fb6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011fb8:	e1da      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20011fba:	4b12      	ldr	r3, [pc, #72]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011fbc:	681b      	ldr	r3, [r3, #0]
20011fbe:	f003 0320 	and.w	r3, r3, #32
20011fc2:	2b20      	cmp	r3, #32
20011fc4:	d117      	bne.n	20011ff6 <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20011fc6:	4b0f      	ldr	r3, [pc, #60]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011fc8:	689b      	ldr	r3, [r3, #8]
20011fca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20011fce:	2b00      	cmp	r3, #0
20011fd0:	d005      	beq.n	20011fde <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
20011fd2:	4b0c      	ldr	r3, [pc, #48]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011fd4:	689b      	ldr	r3, [r3, #8]
20011fd6:	0e1b      	lsrs	r3, r3, #24
20011fd8:	f003 030f 	and.w	r3, r3, #15
20011fdc:	e006      	b.n	20011fec <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
20011fde:	4b09      	ldr	r3, [pc, #36]	@ (20012004 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
20011fe0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20011fe4:	041b      	lsls	r3, r3, #16
20011fe6:	0e1b      	lsrs	r3, r3, #24
20011fe8:	f003 030f 	and.w	r3, r3, #15
20011fec:	4a06      	ldr	r2, [pc, #24]	@ (20012008 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
20011fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20011ff2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20011ff4:	e1bc      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20011ff6:	2300      	movs	r3, #0
20011ff8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20011ffa:	e1b9      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
20011ffc:	2300      	movs	r3, #0
20011ffe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20012000:	e1b6      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
20012002:	bf00      	nop
20012004:	46020c00 	.word	0x46020c00
20012008:	200187bc 	.word	0x200187bc
2001200c:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
20012010:	e9d7 2300 	ldrd	r2, r3, [r7]
20012014:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
20012018:	430b      	orrs	r3, r1
2001201a:	d156      	bne.n	200120ca <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
2001201c:	4ba5      	ldr	r3, [pc, #660]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
2001201e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20012022:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
20012026:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
20012028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001202a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2001202e:	d028      	beq.n	20012082 <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
20012030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012032:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20012036:	d845      	bhi.n	200120c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
20012038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001203a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2001203e:	d013      	beq.n	20012068 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
20012040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012042:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20012046:	d83d      	bhi.n	200120c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
20012048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001204a:	2b00      	cmp	r3, #0
2001204c:	d004      	beq.n	20012058 <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
2001204e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20012054:	d004      	beq.n	20012060 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
20012056:	e035      	b.n	200120c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
20012058:	f7fd fa8e 	bl	2000f578 <HAL_RCC_GetPCLK1Freq>
2001205c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
2001205e:	e187      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
20012060:	f7fd f96e 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
20012064:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20012066:	e183      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20012068:	4b92      	ldr	r3, [pc, #584]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
2001206a:	681b      	ldr	r3, [r3, #0]
2001206c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20012074:	d102      	bne.n	2001207c <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
20012076:	4b90      	ldr	r3, [pc, #576]	@ (200122b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
20012078:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
2001207a:	e179      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
2001207c:	2300      	movs	r3, #0
2001207e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20012080:	e176      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20012082:	4b8c      	ldr	r3, [pc, #560]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012084:	681b      	ldr	r3, [r3, #0]
20012086:	f003 0320 	and.w	r3, r3, #32
2001208a:	2b20      	cmp	r3, #32
2001208c:	d117      	bne.n	200120be <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
2001208e:	4b89      	ldr	r3, [pc, #548]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012090:	689b      	ldr	r3, [r3, #8]
20012092:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20012096:	2b00      	cmp	r3, #0
20012098:	d005      	beq.n	200120a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
2001209a:	4b86      	ldr	r3, [pc, #536]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
2001209c:	689b      	ldr	r3, [r3, #8]
2001209e:	0e1b      	lsrs	r3, r3, #24
200120a0:	f003 030f 	and.w	r3, r3, #15
200120a4:	e006      	b.n	200120b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
200120a6:	4b83      	ldr	r3, [pc, #524]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200120a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200120ac:	041b      	lsls	r3, r3, #16
200120ae:	0e1b      	lsrs	r3, r3, #24
200120b0:	f003 030f 	and.w	r3, r3, #15
200120b4:	4a81      	ldr	r2, [pc, #516]	@ (200122bc <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
200120b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200120ba:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200120bc:	e158      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
200120be:	2300      	movs	r3, #0
200120c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200120c2:	e155      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
200120c4:	2300      	movs	r3, #0
200120c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200120c8:	e152      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
200120ca:	e9d7 2300 	ldrd	r2, r3, [r7]
200120ce:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
200120d2:	430b      	orrs	r3, r1
200120d4:	d177      	bne.n	200121c6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
200120d6:	4b77      	ldr	r3, [pc, #476]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200120d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200120dc:	f003 0318 	and.w	r3, r3, #24
200120e0:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
200120e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200120e4:	2b18      	cmp	r3, #24
200120e6:	d86b      	bhi.n	200121c0 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
200120e8:	a201      	add	r2, pc, #4	@ (adr r2, 200120f0 <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
200120ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200120ee:	bf00      	nop
200120f0:	20012155 	.word	0x20012155
200120f4:	200121c1 	.word	0x200121c1
200120f8:	200121c1 	.word	0x200121c1
200120fc:	200121c1 	.word	0x200121c1
20012100:	200121c1 	.word	0x200121c1
20012104:	200121c1 	.word	0x200121c1
20012108:	200121c1 	.word	0x200121c1
2001210c:	200121c1 	.word	0x200121c1
20012110:	2001215d 	.word	0x2001215d
20012114:	200121c1 	.word	0x200121c1
20012118:	200121c1 	.word	0x200121c1
2001211c:	200121c1 	.word	0x200121c1
20012120:	200121c1 	.word	0x200121c1
20012124:	200121c1 	.word	0x200121c1
20012128:	200121c1 	.word	0x200121c1
2001212c:	200121c1 	.word	0x200121c1
20012130:	20012165 	.word	0x20012165
20012134:	200121c1 	.word	0x200121c1
20012138:	200121c1 	.word	0x200121c1
2001213c:	200121c1 	.word	0x200121c1
20012140:	200121c1 	.word	0x200121c1
20012144:	200121c1 	.word	0x200121c1
20012148:	200121c1 	.word	0x200121c1
2001214c:	200121c1 	.word	0x200121c1
20012150:	2001217f 	.word	0x2001217f
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
20012154:	f7fd fa38 	bl	2000f5c8 <HAL_RCC_GetPCLK3Freq>
20012158:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
2001215a:	e109      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
2001215c:	f7fd f8f0 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
20012160:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20012162:	e105      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
20012164:	4b53      	ldr	r3, [pc, #332]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012166:	681b      	ldr	r3, [r3, #0]
20012168:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
2001216c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20012170:	d102      	bne.n	20012178 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
20012172:	4b51      	ldr	r3, [pc, #324]	@ (200122b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
20012174:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20012176:	e0fb      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20012178:	2300      	movs	r3, #0
2001217a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001217c:	e0f8      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
2001217e:	4b4d      	ldr	r3, [pc, #308]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012180:	681b      	ldr	r3, [r3, #0]
20012182:	f003 0320 	and.w	r3, r3, #32
20012186:	2b20      	cmp	r3, #32
20012188:	d117      	bne.n	200121ba <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
2001218a:	4b4a      	ldr	r3, [pc, #296]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
2001218c:	689b      	ldr	r3, [r3, #8]
2001218e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20012192:	2b00      	cmp	r3, #0
20012194:	d005      	beq.n	200121a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
20012196:	4b47      	ldr	r3, [pc, #284]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012198:	689b      	ldr	r3, [r3, #8]
2001219a:	0e1b      	lsrs	r3, r3, #24
2001219c:	f003 030f 	and.w	r3, r3, #15
200121a0:	e006      	b.n	200121b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
200121a2:	4b44      	ldr	r3, [pc, #272]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200121a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200121a8:	041b      	lsls	r3, r3, #16
200121aa:	0e1b      	lsrs	r3, r3, #24
200121ac:	f003 030f 	and.w	r3, r3, #15
200121b0:	4a42      	ldr	r2, [pc, #264]	@ (200122bc <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
200121b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
200121b6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200121b8:	e0da      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
200121ba:	2300      	movs	r3, #0
200121bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200121be:	e0d7      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
200121c0:	2300      	movs	r3, #0
200121c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200121c4:	e0d4      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
200121c6:	e9d7 2300 	ldrd	r2, r3, [r7]
200121ca:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
200121ce:	430b      	orrs	r3, r1
200121d0:	d155      	bne.n	2001227e <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
200121d2:	4b38      	ldr	r3, [pc, #224]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
200121d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200121d8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
200121dc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
200121de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200121e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
200121e4:	d013      	beq.n	2001220e <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
200121e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200121e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
200121ec:	d844      	bhi.n	20012278 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
200121ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200121f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
200121f4:	d013      	beq.n	2001221e <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
200121f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200121f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
200121fc:	d83c      	bhi.n	20012278 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
200121fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012200:	2b00      	cmp	r3, #0
20012202:	d014      	beq.n	2001222e <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
20012204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012206:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2001220a:	d014      	beq.n	20012236 <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
2001220c:	e034      	b.n	20012278 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2001220e:	f107 0318 	add.w	r3, r7, #24
20012212:	4618      	mov	r0, r3
20012214:	f7fe fc50 	bl	20010ab8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
20012218:	69fb      	ldr	r3, [r7, #28]
2001221a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001221c:	e0a8      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2001221e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
20012222:	4618      	mov	r0, r3
20012224:	f7fe faee 	bl	20010804 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
20012228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001222a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001222c:	e0a0      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
2001222e:	f7fd f887 	bl	2000f340 <HAL_RCC_GetSysClockFreq>
20012232:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
20012234:	e09c      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
20012236:	4b1f      	ldr	r3, [pc, #124]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012238:	681b      	ldr	r3, [r3, #0]
2001223a:	f003 0320 	and.w	r3, r3, #32
2001223e:	2b20      	cmp	r3, #32
20012240:	d117      	bne.n	20012272 <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
20012242:	4b1c      	ldr	r3, [pc, #112]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012244:	689b      	ldr	r3, [r3, #8]
20012246:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001224a:	2b00      	cmp	r3, #0
2001224c:	d005      	beq.n	2001225a <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
2001224e:	4b19      	ldr	r3, [pc, #100]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012250:	689b      	ldr	r3, [r3, #8]
20012252:	0e1b      	lsrs	r3, r3, #24
20012254:	f003 030f 	and.w	r3, r3, #15
20012258:	e006      	b.n	20012268 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
2001225a:	4b16      	ldr	r3, [pc, #88]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
2001225c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
20012260:	041b      	lsls	r3, r3, #16
20012262:	0e1b      	lsrs	r3, r3, #24
20012264:	f003 030f 	and.w	r3, r3, #15
20012268:	4a14      	ldr	r2, [pc, #80]	@ (200122bc <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
2001226a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2001226e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
20012270:	e07e      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
20012272:	2300      	movs	r3, #0
20012274:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20012276:	e07b      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
20012278:	2300      	movs	r3, #0
2001227a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2001227c:	e078      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
2001227e:	e9d7 2300 	ldrd	r2, r3, [r7]
20012282:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
20012286:	430b      	orrs	r3, r1
20012288:	d138      	bne.n	200122fc <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
2001228a:	4b0a      	ldr	r3, [pc, #40]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
2001228c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20012290:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20012294:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
20012296:	4b07      	ldr	r3, [pc, #28]	@ (200122b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
20012298:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001229c:	f003 0302 	and.w	r3, r3, #2
200122a0:	2b02      	cmp	r3, #2
200122a2:	d10d      	bne.n	200122c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
200122a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200122a6:	2b00      	cmp	r3, #0
200122a8:	d10a      	bne.n	200122c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
200122aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200122ae:	637b      	str	r3, [r7, #52]	@ 0x34
200122b0:	e05e      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
200122b2:	bf00      	nop
200122b4:	46020c00 	.word	0x46020c00
200122b8:	00f42400 	.word	0x00f42400
200122bc:	200187bc 	.word	0x200187bc
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
200122c0:	4b2e      	ldr	r3, [pc, #184]	@ (2001237c <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
200122c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200122c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200122ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200122ce:	d112      	bne.n	200122f6 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
200122d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200122d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
200122d6:	d10e      	bne.n	200122f6 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
200122d8:	4b28      	ldr	r3, [pc, #160]	@ (2001237c <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
200122da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200122de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
200122e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
200122e6:	d102      	bne.n	200122ee <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
200122e8:	23fa      	movs	r3, #250	@ 0xfa
200122ea:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
200122ec:	e040      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
200122ee:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
200122f2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
200122f4:	e03c      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
200122f6:	2300      	movs	r3, #0
200122f8:	637b      	str	r3, [r7, #52]	@ 0x34
200122fa:	e039      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
200122fc:	e9d7 2300 	ldrd	r2, r3, [r7]
20012300:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
20012304:	430b      	orrs	r3, r1
20012306:	d131      	bne.n	2001236c <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
20012308:	4b1c      	ldr	r3, [pc, #112]	@ (2001237c <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
2001230a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2001230e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
20012312:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
20012314:	4b19      	ldr	r3, [pc, #100]	@ (2001237c <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
20012316:	681b      	ldr	r3, [r3, #0]
20012318:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
2001231c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20012320:	d105      	bne.n	2001232e <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
20012322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20012324:	2b00      	cmp	r3, #0
20012326:	d102      	bne.n	2001232e <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
20012328:	4b15      	ldr	r3, [pc, #84]	@ (20012380 <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
2001232a:	637b      	str	r3, [r7, #52]	@ 0x34
2001232c:	e020      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
2001232e:	4b13      	ldr	r3, [pc, #76]	@ (2001237c <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
20012330:	681b      	ldr	r3, [r3, #0]
20012332:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20012336:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2001233a:	d106      	bne.n	2001234a <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
2001233c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001233e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20012342:	d102      	bne.n	2001234a <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
20012344:	4b0f      	ldr	r3, [pc, #60]	@ (20012384 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
20012346:	637b      	str	r3, [r7, #52]	@ 0x34
20012348:	e012      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
2001234a:	4b0c      	ldr	r3, [pc, #48]	@ (2001237c <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
2001234c:	681b      	ldr	r3, [r3, #0]
2001234e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20012356:	d106      	bne.n	20012366 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
20012358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001235a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2001235e:	d102      	bne.n	20012366 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
20012360:	4b09      	ldr	r3, [pc, #36]	@ (20012388 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
20012362:	637b      	str	r3, [r7, #52]	@ 0x34
20012364:	e004      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
20012366:	2300      	movs	r3, #0
20012368:	637b      	str	r3, [r7, #52]	@ 0x34
2001236a:	e001      	b.n	20012370 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
2001236c:	2300      	movs	r3, #0
2001236e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
20012370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
20012372:	4618      	mov	r0, r3
20012374:	3738      	adds	r7, #56	@ 0x38
20012376:	46bd      	mov	sp, r7
20012378:	bd80      	pop	{r7, pc}
2001237a:	bf00      	nop
2001237c:	46020c00 	.word	0x46020c00
20012380:	02dc6c00 	.word	0x02dc6c00
20012384:	016e3600 	.word	0x016e3600
20012388:	00f42400 	.word	0x00f42400

2001238c <HAL_RCCEx_EnablePLL2>:
  * @param  PLL2Init  pointer to an RCC_PLL2InitTypeDef structure that
  *         contains the configuration information for the PLL2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLL2(const RCC_PLL2InitTypeDef  *PLL2Init)
{
2001238c:	b580      	push	{r7, lr}
2001238e:	b084      	sub	sp, #16
20012390:	af00      	add	r7, sp, #0
20012392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
20012394:	2300      	movs	r3, #0
20012396:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLQ_VALUE(PLL2Init->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(PLL2Init->PLL2R));
  assert_param(IS_RCC_PLL2CLOCKOUT_VALUE(PLL2Init->PLL2ClockOut));

  /* Disable the PLL2 */
  __HAL_RCC_PLL2_DISABLE();
20012398:	4b4e      	ldr	r3, [pc, #312]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
2001239a:	681b      	ldr	r3, [r3, #0]
2001239c:	4a4d      	ldr	r2, [pc, #308]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
2001239e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
200123a2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
200123a4:	f7f0 faa4 	bl	200028f0 <HAL_GetTick>
200123a8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLL2 is ready to be updated */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
200123aa:	e009      	b.n	200123c0 <HAL_RCCEx_EnablePLL2+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
200123ac:	f7f0 faa0 	bl	200028f0 <HAL_GetTick>
200123b0:	4602      	mov	r2, r0
200123b2:	68bb      	ldr	r3, [r7, #8]
200123b4:	1ad3      	subs	r3, r2, r3
200123b6:	2b02      	cmp	r3, #2
200123b8:	d902      	bls.n	200123c0 <HAL_RCCEx_EnablePLL2+0x34>
    {
      status = HAL_TIMEOUT;
200123ba:	2303      	movs	r3, #3
200123bc:	73fb      	strb	r3, [r7, #15]
      break;
200123be:	e005      	b.n	200123cc <HAL_RCCEx_EnablePLL2+0x40>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
200123c0:	4b44      	ldr	r3, [pc, #272]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
200123c2:	681b      	ldr	r3, [r3, #0]
200123c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200123c8:	2b00      	cmp	r3, #0
200123ca:	d1ef      	bne.n	200123ac <HAL_RCCEx_EnablePLL2+0x20>
    }
  }

  if (status == HAL_OK)
200123cc:	7bfb      	ldrb	r3, [r7, #15]
200123ce:	2b00      	cmp	r3, #0
200123d0:	d17b      	bne.n	200124ca <HAL_RCCEx_EnablePLL2+0x13e>
  {
    /* Make sure PLL2Source is ready */
    status = RCCEx_PLLSource_Enable(PLL2Init->PLL2Source);
200123d2:	687b      	ldr	r3, [r7, #4]
200123d4:	681b      	ldr	r3, [r3, #0]
200123d6:	4618      	mov	r0, r3
200123d8:	f000 fd48 	bl	20012e6c <RCCEx_PLLSource_Enable>
200123dc:	4603      	mov	r3, r0
200123de:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
200123e0:	7bfb      	ldrb	r3, [r7, #15]
200123e2:	2b00      	cmp	r3, #0
200123e4:	d171      	bne.n	200124ca <HAL_RCCEx_EnablePLL2+0x13e>
    {
      /* Configure the PLL2 clock source, multiplication factor N, */
      /* and division factors M, P, Q and R */
      __HAL_RCC_PLL2_CONFIG(PLL2Init->PLL2Source, PLL2Init->PLL2M, PLL2Init->PLL2N,
200123e6:	4b3b      	ldr	r3, [pc, #236]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
200123e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200123ea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
200123ee:	f023 0303 	bic.w	r3, r3, #3
200123f2:	687a      	ldr	r2, [r7, #4]
200123f4:	6811      	ldr	r1, [r2, #0]
200123f6:	687a      	ldr	r2, [r7, #4]
200123f8:	6852      	ldr	r2, [r2, #4]
200123fa:	3a01      	subs	r2, #1
200123fc:	0212      	lsls	r2, r2, #8
200123fe:	430a      	orrs	r2, r1
20012400:	4934      	ldr	r1, [pc, #208]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012402:	4313      	orrs	r3, r2
20012404:	62cb      	str	r3, [r1, #44]	@ 0x2c
20012406:	4b33      	ldr	r3, [pc, #204]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012408:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
2001240a:	4b33      	ldr	r3, [pc, #204]	@ (200124d8 <HAL_RCCEx_EnablePLL2+0x14c>)
2001240c:	4013      	ands	r3, r2
2001240e:	687a      	ldr	r2, [r7, #4]
20012410:	6892      	ldr	r2, [r2, #8]
20012412:	3a01      	subs	r2, #1
20012414:	f3c2 0108 	ubfx	r1, r2, #0, #9
20012418:	687a      	ldr	r2, [r7, #4]
2001241a:	68d2      	ldr	r2, [r2, #12]
2001241c:	3a01      	subs	r2, #1
2001241e:	0252      	lsls	r2, r2, #9
20012420:	b292      	uxth	r2, r2
20012422:	4311      	orrs	r1, r2
20012424:	687a      	ldr	r2, [r7, #4]
20012426:	6912      	ldr	r2, [r2, #16]
20012428:	3a01      	subs	r2, #1
2001242a:	0412      	lsls	r2, r2, #16
2001242c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
20012430:	4311      	orrs	r1, r2
20012432:	687a      	ldr	r2, [r7, #4]
20012434:	6952      	ldr	r2, [r2, #20]
20012436:	3a01      	subs	r2, #1
20012438:	0612      	lsls	r2, r2, #24
2001243a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
2001243e:	430a      	orrs	r2, r1
20012440:	4924      	ldr	r1, [pc, #144]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012442:	4313      	orrs	r3, r2
20012444:	63cb      	str	r3, [r1, #60]	@ 0x3c
                            PLL2Init->PLL2P, PLL2Init->PLL2Q, PLL2Init->PLL2R);

      /* Disable PLL2FRACN  */
      __HAL_RCC_PLL2FRACN_DISABLE();
20012446:	4b23      	ldr	r3, [pc, #140]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001244a:	4a22      	ldr	r2, [pc, #136]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
2001244c:	f023 0310 	bic.w	r3, r3, #16
20012450:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Configure PLL  PLL2FRACN */
      __HAL_RCC_PLL2FRACN_CONFIG(PLL2Init->PLL2FRACN);
20012452:	4b20      	ldr	r3, [pc, #128]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20012456:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2001245a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
2001245e:	687a      	ldr	r2, [r7, #4]
20012460:	69d2      	ldr	r2, [r2, #28]
20012462:	00d2      	lsls	r2, r2, #3
20012464:	491b      	ldr	r1, [pc, #108]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012466:	4313      	orrs	r3, r2
20012468:	640b      	str	r3, [r1, #64]	@ 0x40

      /* Enable PLL2FRACN  */
      __HAL_RCC_PLL2FRACN_ENABLE();
2001246a:	4b1a      	ldr	r3, [pc, #104]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
2001246c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001246e:	4a19      	ldr	r2, [pc, #100]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012470:	f043 0310 	orr.w	r3, r3, #16
20012474:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Select PLL2 input reference frequency range: VCI */
      __HAL_RCC_PLL2_VCIRANGE(PLL2Init->PLL2RGE);
20012476:	4b17      	ldr	r3, [pc, #92]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001247a:	f023 020c 	bic.w	r2, r3, #12
2001247e:	687b      	ldr	r3, [r7, #4]
20012480:	699b      	ldr	r3, [r3, #24]
20012482:	4914      	ldr	r1, [pc, #80]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012484:	4313      	orrs	r3, r2
20012486:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Configure the PLL2 Clock output(s) */
      __HAL_RCC_PLL2CLKOUT_ENABLE(PLL2Init->PLL2ClockOut);
20012488:	4b12      	ldr	r3, [pc, #72]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
2001248a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
2001248c:	687b      	ldr	r3, [r7, #4]
2001248e:	6a1b      	ldr	r3, [r3, #32]
20012490:	4910      	ldr	r1, [pc, #64]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012492:	4313      	orrs	r3, r2
20012494:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Enable the PLL2 again by setting PLL2ON to 1*/
      __HAL_RCC_PLL2_ENABLE();
20012496:	4b0f      	ldr	r3, [pc, #60]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
20012498:	681b      	ldr	r3, [r3, #0]
2001249a:	4a0e      	ldr	r2, [pc, #56]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
2001249c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
200124a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
200124a2:	f7f0 fa25 	bl	200028f0 <HAL_GetTick>
200124a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLL2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == 0U)
200124a8:	e009      	b.n	200124be <HAL_RCCEx_EnablePLL2+0x132>
      {
        if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
200124aa:	f7f0 fa21 	bl	200028f0 <HAL_GetTick>
200124ae:	4602      	mov	r2, r0
200124b0:	68bb      	ldr	r3, [r7, #8]
200124b2:	1ad3      	subs	r3, r2, r3
200124b4:	2b02      	cmp	r3, #2
200124b6:	d902      	bls.n	200124be <HAL_RCCEx_EnablePLL2+0x132>
        {
          status = HAL_TIMEOUT;
200124b8:	2303      	movs	r3, #3
200124ba:	73fb      	strb	r3, [r7, #15]
          break;
200124bc:	e005      	b.n	200124ca <HAL_RCCEx_EnablePLL2+0x13e>
      while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == 0U)
200124be:	4b05      	ldr	r3, [pc, #20]	@ (200124d4 <HAL_RCCEx_EnablePLL2+0x148>)
200124c0:	681b      	ldr	r3, [r3, #0]
200124c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200124c6:	2b00      	cmp	r3, #0
200124c8:	d0ef      	beq.n	200124aa <HAL_RCCEx_EnablePLL2+0x11e>
        }
      }
    }
  }

  return status;
200124ca:	7bfb      	ldrb	r3, [r7, #15]
}
200124cc:	4618      	mov	r0, r3
200124ce:	3710      	adds	r7, #16
200124d0:	46bd      	mov	sp, r7
200124d2:	bd80      	pop	{r7, pc}
200124d4:	46020c00 	.word	0x46020c00
200124d8:	80800000 	.word	0x80800000

200124dc <HAL_RCCEx_DisablePLL2>:
/**
  * @brief  Disable PLL2.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLL2(void)
{
200124dc:	b580      	push	{r7, lr}
200124de:	b082      	sub	sp, #8
200124e0:	af00      	add	r7, sp, #0
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
200124e2:	2300      	movs	r3, #0
200124e4:	71fb      	strb	r3, [r7, #7]

  /* Disable the PLL2 */
  __HAL_RCC_PLL2_DISABLE();
200124e6:	4b13      	ldr	r3, [pc, #76]	@ (20012534 <HAL_RCCEx_DisablePLL2+0x58>)
200124e8:	681b      	ldr	r3, [r3, #0]
200124ea:	4a12      	ldr	r2, [pc, #72]	@ (20012534 <HAL_RCCEx_DisablePLL2+0x58>)
200124ec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
200124f0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
200124f2:	f7f0 f9fd 	bl	200028f0 <HAL_GetTick>
200124f6:	6038      	str	r0, [r7, #0]

  /* Wait till PLL2 is ready */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
200124f8:	e009      	b.n	2001250e <HAL_RCCEx_DisablePLL2+0x32>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
200124fa:	f7f0 f9f9 	bl	200028f0 <HAL_GetTick>
200124fe:	4602      	mov	r2, r0
20012500:	683b      	ldr	r3, [r7, #0]
20012502:	1ad3      	subs	r3, r2, r3
20012504:	2b02      	cmp	r3, #2
20012506:	d902      	bls.n	2001250e <HAL_RCCEx_DisablePLL2+0x32>
    {
      status = HAL_TIMEOUT;
20012508:	2303      	movs	r3, #3
2001250a:	71fb      	strb	r3, [r7, #7]
      break;
2001250c:	e005      	b.n	2001251a <HAL_RCCEx_DisablePLL2+0x3e>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
2001250e:	4b09      	ldr	r3, [pc, #36]	@ (20012534 <HAL_RCCEx_DisablePLL2+0x58>)
20012510:	681b      	ldr	r3, [r3, #0]
20012512:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20012516:	2b00      	cmp	r3, #0
20012518:	d1ef      	bne.n	200124fa <HAL_RCCEx_DisablePLL2+0x1e>
    }
  }

  /* To save power disable the PLL2 Source, FRACN and Clock outputs */
  CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN | RCC_PLL2CFGR_PLL2QEN | RCC_PLL2CFGR_PLL2REN | RCC_PLL2CFGR_PLL2SRC | \
2001251a:	4b06      	ldr	r3, [pc, #24]	@ (20012534 <HAL_RCCEx_DisablePLL2+0x58>)
2001251c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001251e:	4a05      	ldr	r2, [pc, #20]	@ (20012534 <HAL_RCCEx_DisablePLL2+0x58>)
20012520:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
20012524:	f023 0313 	bic.w	r3, r3, #19
20012528:	62d3      	str	r3, [r2, #44]	@ 0x2c
            RCC_PLL2CFGR_PLL2FRACEN);

  return status;
2001252a:	79fb      	ldrb	r3, [r7, #7]
}
2001252c:	4618      	mov	r0, r3
2001252e:	3708      	adds	r7, #8
20012530:	46bd      	mov	sp, r7
20012532:	bd80      	pop	{r7, pc}
20012534:	46020c00 	.word	0x46020c00

20012538 <HAL_RCCEx_EnablePLL3>:
  * @param  PLL3Init  pointer to an RCC_PLL3InitTypeDef structure that
  *         contains the configuration information for the PLL3
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLL3(const RCC_PLL3InitTypeDef  *PLL3Init)
{
20012538:	b580      	push	{r7, lr}
2001253a:	b084      	sub	sp, #16
2001253c:	af00      	add	r7, sp, #0
2001253e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
20012540:	2300      	movs	r3, #0
20012542:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLL3Init->PLL3N));
  assert_param(IS_RCC_PLLP_VALUE(PLL3Init->PLL3P));
  assert_param(IS_RCC_PLL3CLOCKOUT_VALUE(PLL3Init->PLL3ClockOut));

  /* Disable the PLL3 */
  __HAL_RCC_PLL3_DISABLE();
20012544:	4b4e      	ldr	r3, [pc, #312]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
20012546:	681b      	ldr	r3, [r3, #0]
20012548:	4a4d      	ldr	r2, [pc, #308]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
2001254a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2001254e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012550:	f7f0 f9ce 	bl	200028f0 <HAL_GetTick>
20012554:	60b8      	str	r0, [r7, #8]

  /* Wait till PLL3 is ready to be updated */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
20012556:	e009      	b.n	2001256c <HAL_RCCEx_EnablePLL3+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
20012558:	f7f0 f9ca 	bl	200028f0 <HAL_GetTick>
2001255c:	4602      	mov	r2, r0
2001255e:	68bb      	ldr	r3, [r7, #8]
20012560:	1ad3      	subs	r3, r2, r3
20012562:	2b02      	cmp	r3, #2
20012564:	d902      	bls.n	2001256c <HAL_RCCEx_EnablePLL3+0x34>
    {
      status = HAL_TIMEOUT;
20012566:	2303      	movs	r3, #3
20012568:	73fb      	strb	r3, [r7, #15]
      break;
2001256a:	e005      	b.n	20012578 <HAL_RCCEx_EnablePLL3+0x40>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
2001256c:	4b44      	ldr	r3, [pc, #272]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
2001256e:	681b      	ldr	r3, [r3, #0]
20012570:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20012574:	2b00      	cmp	r3, #0
20012576:	d1ef      	bne.n	20012558 <HAL_RCCEx_EnablePLL3+0x20>
    }
  }

  if (status == HAL_OK)
20012578:	7bfb      	ldrb	r3, [r7, #15]
2001257a:	2b00      	cmp	r3, #0
2001257c:	d17b      	bne.n	20012676 <HAL_RCCEx_EnablePLL3+0x13e>
  {
    /* Make sure PLL3Source is ready */
    status = RCCEx_PLLSource_Enable(PLL3Init->PLL3Source);
2001257e:	687b      	ldr	r3, [r7, #4]
20012580:	681b      	ldr	r3, [r3, #0]
20012582:	4618      	mov	r0, r3
20012584:	f000 fc72 	bl	20012e6c <RCCEx_PLLSource_Enable>
20012588:	4603      	mov	r3, r0
2001258a:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
2001258c:	7bfb      	ldrb	r3, [r7, #15]
2001258e:	2b00      	cmp	r3, #0
20012590:	d171      	bne.n	20012676 <HAL_RCCEx_EnablePLL3+0x13e>
    {
      /* Configure the PLL3 clock source, multiplication factor N, */
      /* and division factors M and P */
      __HAL_RCC_PLL3_CONFIG(PLL3Init->PLL3Source, PLL3Init->PLL3M, PLL3Init->PLL3N, PLL3Init->PLL3P, PLL3Init->PLL3Q, \
20012592:	4b3b      	ldr	r3, [pc, #236]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
20012594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20012596:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
2001259a:	f023 0303 	bic.w	r3, r3, #3
2001259e:	687a      	ldr	r2, [r7, #4]
200125a0:	6811      	ldr	r1, [r2, #0]
200125a2:	687a      	ldr	r2, [r7, #4]
200125a4:	6852      	ldr	r2, [r2, #4]
200125a6:	3a01      	subs	r2, #1
200125a8:	0212      	lsls	r2, r2, #8
200125aa:	430a      	orrs	r2, r1
200125ac:	4934      	ldr	r1, [pc, #208]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
200125ae:	4313      	orrs	r3, r2
200125b0:	630b      	str	r3, [r1, #48]	@ 0x30
200125b2:	4b33      	ldr	r3, [pc, #204]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
200125b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
200125b6:	4b33      	ldr	r3, [pc, #204]	@ (20012684 <HAL_RCCEx_EnablePLL3+0x14c>)
200125b8:	4013      	ands	r3, r2
200125ba:	687a      	ldr	r2, [r7, #4]
200125bc:	6892      	ldr	r2, [r2, #8]
200125be:	3a01      	subs	r2, #1
200125c0:	f3c2 0108 	ubfx	r1, r2, #0, #9
200125c4:	687a      	ldr	r2, [r7, #4]
200125c6:	68d2      	ldr	r2, [r2, #12]
200125c8:	3a01      	subs	r2, #1
200125ca:	0252      	lsls	r2, r2, #9
200125cc:	b292      	uxth	r2, r2
200125ce:	4311      	orrs	r1, r2
200125d0:	687a      	ldr	r2, [r7, #4]
200125d2:	6912      	ldr	r2, [r2, #16]
200125d4:	3a01      	subs	r2, #1
200125d6:	0412      	lsls	r2, r2, #16
200125d8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
200125dc:	4311      	orrs	r1, r2
200125de:	687a      	ldr	r2, [r7, #4]
200125e0:	6952      	ldr	r2, [r2, #20]
200125e2:	3a01      	subs	r2, #1
200125e4:	0612      	lsls	r2, r2, #24
200125e6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
200125ea:	430a      	orrs	r2, r1
200125ec:	4924      	ldr	r1, [pc, #144]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
200125ee:	4313      	orrs	r3, r2
200125f0:	644b      	str	r3, [r1, #68]	@ 0x44
                            PLL3Init->PLL3R);

      /* Disable PLL3FRACN . */
      __HAL_RCC_PLL3FRACN_DISABLE();
200125f2:	4b23      	ldr	r3, [pc, #140]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
200125f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200125f6:	4a22      	ldr	r2, [pc, #136]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
200125f8:	f023 0310 	bic.w	r3, r3, #16
200125fc:	6313      	str	r3, [r2, #48]	@ 0x30

      /* Configure PLL  PLL3FRACN */
      __HAL_RCC_PLL3FRACN_CONFIG(PLL3Init->PLL3FRACN);
200125fe:	4b20      	ldr	r3, [pc, #128]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
20012600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20012602:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
20012606:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
2001260a:	687a      	ldr	r2, [r7, #4]
2001260c:	69d2      	ldr	r2, [r2, #28]
2001260e:	00d2      	lsls	r2, r2, #3
20012610:	491b      	ldr	r1, [pc, #108]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
20012612:	4313      	orrs	r3, r2
20012614:	648b      	str	r3, [r1, #72]	@ 0x48

      /* Enable PLL3FRACN . */
      __HAL_RCC_PLL3FRACN_ENABLE();
20012616:	4b1a      	ldr	r3, [pc, #104]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
20012618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001261a:	4a19      	ldr	r2, [pc, #100]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
2001261c:	f043 0310 	orr.w	r3, r3, #16
20012620:	6313      	str	r3, [r2, #48]	@ 0x30

      /* Select PLL3 input reference frequency range: VCI */
      __HAL_RCC_PLL3_VCIRANGE(PLL3Init->PLL3RGE);
20012622:	4b17      	ldr	r3, [pc, #92]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
20012624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20012626:	f023 020c 	bic.w	r2, r3, #12
2001262a:	687b      	ldr	r3, [r7, #4]
2001262c:	699b      	ldr	r3, [r3, #24]
2001262e:	4914      	ldr	r1, [pc, #80]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
20012630:	4313      	orrs	r3, r2
20012632:	630b      	str	r3, [r1, #48]	@ 0x30

      /* Configure the PLL3 Clock output(s) */
      __HAL_RCC_PLL3CLKOUT_ENABLE(PLL3Init->PLL3ClockOut);
20012634:	4b12      	ldr	r3, [pc, #72]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
20012636:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
20012638:	687b      	ldr	r3, [r7, #4]
2001263a:	6a1b      	ldr	r3, [r3, #32]
2001263c:	4910      	ldr	r1, [pc, #64]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
2001263e:	4313      	orrs	r3, r2
20012640:	630b      	str	r3, [r1, #48]	@ 0x30

      /* Enable the PLL3 again by setting PLL3ON to 1*/
      __HAL_RCC_PLL3_ENABLE();
20012642:	4b0f      	ldr	r3, [pc, #60]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
20012644:	681b      	ldr	r3, [r3, #0]
20012646:	4a0e      	ldr	r2, [pc, #56]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
20012648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
2001264c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
2001264e:	f7f0 f94f 	bl	200028f0 <HAL_GetTick>
20012652:	60b8      	str	r0, [r7, #8]

      /* Wait till PLL3 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == 0U)
20012654:	e009      	b.n	2001266a <HAL_RCCEx_EnablePLL3+0x132>
      {
        if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
20012656:	f7f0 f94b 	bl	200028f0 <HAL_GetTick>
2001265a:	4602      	mov	r2, r0
2001265c:	68bb      	ldr	r3, [r7, #8]
2001265e:	1ad3      	subs	r3, r2, r3
20012660:	2b02      	cmp	r3, #2
20012662:	d902      	bls.n	2001266a <HAL_RCCEx_EnablePLL3+0x132>
        {
          status = HAL_TIMEOUT;
20012664:	2303      	movs	r3, #3
20012666:	73fb      	strb	r3, [r7, #15]
          break;
20012668:	e005      	b.n	20012676 <HAL_RCCEx_EnablePLL3+0x13e>
      while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == 0U)
2001266a:	4b05      	ldr	r3, [pc, #20]	@ (20012680 <HAL_RCCEx_EnablePLL3+0x148>)
2001266c:	681b      	ldr	r3, [r3, #0]
2001266e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20012672:	2b00      	cmp	r3, #0
20012674:	d0ef      	beq.n	20012656 <HAL_RCCEx_EnablePLL3+0x11e>
        }
      }
    }
  }

  return status;
20012676:	7bfb      	ldrb	r3, [r7, #15]
}
20012678:	4618      	mov	r0, r3
2001267a:	3710      	adds	r7, #16
2001267c:	46bd      	mov	sp, r7
2001267e:	bd80      	pop	{r7, pc}
20012680:	46020c00 	.word	0x46020c00
20012684:	80800000 	.word	0x80800000

20012688 <HAL_RCCEx_DisablePLL3>:
/**
  * @brief  Disable PLL3.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLL3(void)
{
20012688:	b580      	push	{r7, lr}
2001268a:	b082      	sub	sp, #8
2001268c:	af00      	add	r7, sp, #0
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
2001268e:	2300      	movs	r3, #0
20012690:	71fb      	strb	r3, [r7, #7]

  /* Disable the PLL3 */
  __HAL_RCC_PLL3_DISABLE();
20012692:	4b13      	ldr	r3, [pc, #76]	@ (200126e0 <HAL_RCCEx_DisablePLL3+0x58>)
20012694:	681b      	ldr	r3, [r3, #0]
20012696:	4a12      	ldr	r2, [pc, #72]	@ (200126e0 <HAL_RCCEx_DisablePLL3+0x58>)
20012698:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2001269c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
2001269e:	f7f0 f927 	bl	200028f0 <HAL_GetTick>
200126a2:	6038      	str	r0, [r7, #0]

  /* Wait till PLL3 is ready */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
200126a4:	e009      	b.n	200126ba <HAL_RCCEx_DisablePLL3+0x32>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
200126a6:	f7f0 f923 	bl	200028f0 <HAL_GetTick>
200126aa:	4602      	mov	r2, r0
200126ac:	683b      	ldr	r3, [r7, #0]
200126ae:	1ad3      	subs	r3, r2, r3
200126b0:	2b02      	cmp	r3, #2
200126b2:	d902      	bls.n	200126ba <HAL_RCCEx_DisablePLL3+0x32>
    {
      status = HAL_TIMEOUT;
200126b4:	2303      	movs	r3, #3
200126b6:	71fb      	strb	r3, [r7, #7]
      break;
200126b8:	e005      	b.n	200126c6 <HAL_RCCEx_DisablePLL3+0x3e>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
200126ba:	4b09      	ldr	r3, [pc, #36]	@ (200126e0 <HAL_RCCEx_DisablePLL3+0x58>)
200126bc:	681b      	ldr	r3, [r3, #0]
200126be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
200126c2:	2b00      	cmp	r3, #0
200126c4:	d1ef      	bne.n	200126a6 <HAL_RCCEx_DisablePLL3+0x1e>
    }
  }

  /* To save power disable the PLL3 Source and Clock outputs */
  CLEAR_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3PEN | RCC_PLL3CFGR_PLL3QEN | RCC_PLL3CFGR_PLL3REN | RCC_PLL3CFGR_PLL3SRC | \
200126c6:	4b06      	ldr	r3, [pc, #24]	@ (200126e0 <HAL_RCCEx_DisablePLL3+0x58>)
200126c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200126ca:	4a05      	ldr	r2, [pc, #20]	@ (200126e0 <HAL_RCCEx_DisablePLL3+0x58>)
200126cc:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
200126d0:	f023 0313 	bic.w	r3, r3, #19
200126d4:	6313      	str	r3, [r2, #48]	@ 0x30
            RCC_PLL3CFGR_PLL3FRACEN);

  return status;
200126d6:	79fb      	ldrb	r3, [r7, #7]
}
200126d8:	4618      	mov	r0, r3
200126da:	3708      	adds	r7, #8
200126dc:	46bd      	mov	sp, r7
200126de:	bd80      	pop	{r7, pc}
200126e0:	46020c00 	.word	0x46020c00

200126e4 <HAL_RCCEx_EnableMSIPLLModeSelection>:
  *            @arg @ref RCC_MSISPLL_MODE_SEL  PLL mode applied to MSIS (MSI system) clock output
  *            @arg @ref RCC_MSIKPLL_MODE_SEL  PLL mode applied to MSIK (MSI kernel) clock output
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnableMSIPLLModeSelection(uint32_t MSIPLLModeSelection)
{
200126e4:	b480      	push	{r7}
200126e6:	b085      	sub	sp, #20
200126e8:	af00      	add	r7, sp, #0
200126ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
200126ec:	2301      	movs	r3, #1
200126ee:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_RCC_MSIPLLMODE_SELECT(MSIPLLModeSelection));
  if (READ_BIT(RCC->CR, RCC_CR_MSIPLLEN) == 0U)
200126f0:	4b0f      	ldr	r3, [pc, #60]	@ (20012730 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
200126f2:	681b      	ldr	r3, [r3, #0]
200126f4:	f003 0308 	and.w	r3, r3, #8
200126f8:	2b00      	cmp	r3, #0
200126fa:	d111      	bne.n	20012720 <HAL_RCCEx_EnableMSIPLLModeSelection+0x3c>
  {
    /* This bit is used only if PLL mode is disabled (MSIPLLEN = 0) */
    if (MSIPLLModeSelection == RCC_MSISPLL_MODE_SEL)
200126fc:	687b      	ldr	r3, [r7, #4]
200126fe:	2b40      	cmp	r3, #64	@ 0x40
20012700:	d106      	bne.n	20012710 <HAL_RCCEx_EnableMSIPLLModeSelection+0x2c>
    {
      SET_BIT(RCC->CR, RCC_CR_MSIPLLSEL);
20012702:	4b0b      	ldr	r3, [pc, #44]	@ (20012730 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012704:	681b      	ldr	r3, [r3, #0]
20012706:	4a0a      	ldr	r2, [pc, #40]	@ (20012730 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012708:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2001270c:	6013      	str	r3, [r2, #0]
2001270e:	e005      	b.n	2001271c <HAL_RCCEx_EnableMSIPLLModeSelection+0x38>
    }
    else
    {
      CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLSEL);
20012710:	4b07      	ldr	r3, [pc, #28]	@ (20012730 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012712:	681b      	ldr	r3, [r3, #0]
20012714:	4a06      	ldr	r2, [pc, #24]	@ (20012730 <HAL_RCCEx_EnableMSIPLLModeSelection+0x4c>)
20012716:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
2001271a:	6013      	str	r3, [r2, #0]
    }
    status = HAL_OK;
2001271c:	2300      	movs	r3, #0
2001271e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
20012720:	7bfb      	ldrb	r3, [r7, #15]
}
20012722:	4618      	mov	r0, r3
20012724:	3714      	adds	r7, #20
20012726:	46bd      	mov	sp, r7
20012728:	f85d 7b04 	ldr.w	r7, [sp], #4
2001272c:	4770      	bx	lr
2001272e:	bf00      	nop
20012730:	46020c00 	.word	0x46020c00

20012734 <HAL_RCCEx_EnableMSIPLLFastStartup>:
  * @note  The fast start-up feature is not active the first time the PLL mode is selected. The
  *        fast start-up is active when the MSI in PLL mode returns from switch off.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnableMSIPLLFastStartup(void)
{
20012734:	b480      	push	{r7}
20012736:	b083      	sub	sp, #12
20012738:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
2001273a:	2301      	movs	r3, #1
2001273c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(RCC->CR, RCC_CR_MSIPLLEN) == RCC_CR_MSIPLLEN)
2001273e:	4b0a      	ldr	r3, [pc, #40]	@ (20012768 <HAL_RCCEx_EnableMSIPLLFastStartup+0x34>)
20012740:	681b      	ldr	r3, [r3, #0]
20012742:	f003 0308 	and.w	r3, r3, #8
20012746:	2b08      	cmp	r3, #8
20012748:	d107      	bne.n	2001275a <HAL_RCCEx_EnableMSIPLLFastStartup+0x26>
  {
    /* This bit is used only if PLL mode is selected (MSIPLLEN = 1) */
    SET_BIT(RCC->CR, RCC_CR_MSIPLLFAST);
2001274a:	4b07      	ldr	r3, [pc, #28]	@ (20012768 <HAL_RCCEx_EnableMSIPLLFastStartup+0x34>)
2001274c:	681b      	ldr	r3, [r3, #0]
2001274e:	4a06      	ldr	r2, [pc, #24]	@ (20012768 <HAL_RCCEx_EnableMSIPLLFastStartup+0x34>)
20012750:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20012754:	6013      	str	r3, [r2, #0]
    status = HAL_OK;
20012756:	2300      	movs	r3, #0
20012758:	71fb      	strb	r3, [r7, #7]
  }

  return status;
2001275a:	79fb      	ldrb	r3, [r7, #7]
}
2001275c:	4618      	mov	r0, r3
2001275e:	370c      	adds	r7, #12
20012760:	46bd      	mov	sp, r7
20012762:	f85d 7b04 	ldr.w	r7, [sp], #4
20012766:	4770      	bx	lr
20012768:	46020c00 	.word	0x46020c00

2001276c <HAL_RCCEx_DisableMSIPLLFastStartup>:
  * @brief Disable the fast PLL mode start-up of the MSI clock
  * @note  the MSI fast startup mode disabled only when PLL-mode is enabled
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisableMSIPLLFastStartup(void)
{
2001276c:	b480      	push	{r7}
2001276e:	b083      	sub	sp, #12
20012770:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
20012772:	2301      	movs	r3, #1
20012774:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(RCC->CR, RCC_CR_MSIPLLEN) == RCC_CR_MSIPLLEN)
20012776:	4b0a      	ldr	r3, [pc, #40]	@ (200127a0 <HAL_RCCEx_DisableMSIPLLFastStartup+0x34>)
20012778:	681b      	ldr	r3, [r3, #0]
2001277a:	f003 0308 	and.w	r3, r3, #8
2001277e:	2b08      	cmp	r3, #8
20012780:	d107      	bne.n	20012792 <HAL_RCCEx_DisableMSIPLLFastStartup+0x26>
  {
    /* This bit is used only if PLL mode is selected (MSIPLLEN = 1) */
    CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLFAST);
20012782:	4b07      	ldr	r3, [pc, #28]	@ (200127a0 <HAL_RCCEx_DisableMSIPLLFastStartup+0x34>)
20012784:	681b      	ldr	r3, [r3, #0]
20012786:	4a06      	ldr	r2, [pc, #24]	@ (200127a0 <HAL_RCCEx_DisableMSIPLLFastStartup+0x34>)
20012788:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2001278c:	6013      	str	r3, [r2, #0]
    status = HAL_OK;
2001278e:	2300      	movs	r3, #0
20012790:	71fb      	strb	r3, [r7, #7]
  }
  return status;
20012792:	79fb      	ldrb	r3, [r7, #7]
}
20012794:	4618      	mov	r0, r3
20012796:	370c      	adds	r7, #12
20012798:	46bd      	mov	sp, r7
2001279a:	f85d 7b04 	ldr.w	r7, [sp], #4
2001279e:	4770      	bx	lr
200127a0:	46020c00 	.word	0x46020c00

200127a4 <HAL_RCCEx_WakeUpStopCLKConfig>:
  * @note   This function shall not be called after the Clock Security System on HSE has been
  *         enabled.
  * @retval None
  */
void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
{
200127a4:	b480      	push	{r7}
200127a6:	b083      	sub	sp, #12
200127a8:	af00      	add	r7, sp, #0
200127aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));

  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
200127ac:	4b06      	ldr	r3, [pc, #24]	@ (200127c8 <HAL_RCCEx_WakeUpStopCLKConfig+0x24>)
200127ae:	69db      	ldr	r3, [r3, #28]
200127b0:	f023 0210 	bic.w	r2, r3, #16
200127b4:	4904      	ldr	r1, [pc, #16]	@ (200127c8 <HAL_RCCEx_WakeUpStopCLKConfig+0x24>)
200127b6:	687b      	ldr	r3, [r7, #4]
200127b8:	4313      	orrs	r3, r2
200127ba:	61cb      	str	r3, [r1, #28]
}
200127bc:	bf00      	nop
200127be:	370c      	adds	r7, #12
200127c0:	46bd      	mov	sp, r7
200127c2:	f85d 7b04 	ldr.w	r7, [sp], #4
200127c6:	4770      	bx	lr
200127c8:	46020c00 	.word	0x46020c00

200127cc <HAL_RCCEx_KerWakeUpStopCLKConfig>:
  *            @arg RCC_STOP_KERWAKEUPCLOCK_MSI: MSI oscillator selection
  *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
  * @retval None
  */
void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
{
200127cc:	b480      	push	{r7}
200127ce:	b083      	sub	sp, #12
200127d0:	af00      	add	r7, sp, #0
200127d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));

  __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
200127d4:	4b06      	ldr	r3, [pc, #24]	@ (200127f0 <HAL_RCCEx_KerWakeUpStopCLKConfig+0x24>)
200127d6:	69db      	ldr	r3, [r3, #28]
200127d8:	f023 0220 	bic.w	r2, r3, #32
200127dc:	4904      	ldr	r1, [pc, #16]	@ (200127f0 <HAL_RCCEx_KerWakeUpStopCLKConfig+0x24>)
200127de:	687b      	ldr	r3, [r7, #4]
200127e0:	4313      	orrs	r3, r2
200127e2:	61cb      	str	r3, [r1, #28]
}
200127e4:	bf00      	nop
200127e6:	370c      	adds	r7, #12
200127e8:	46bd      	mov	sp, r7
200127ea:	f85d 7b04 	ldr.w	r7, [sp], #4
200127ee:	4770      	bx	lr
200127f0:	46020c00 	.word	0x46020c00

200127f4 <HAL_RCCEx_StandbyMSIRangeConfig>:
  *            @arg @ref RCC_MSIRANGE_7  Range 7 around 1 MHz
  *            @arg @ref RCC_MSIRANGE_8  Range 8 around 3.072 MHz
  * @retval None
  */
void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange)
{
200127f4:	b480      	push	{r7}
200127f6:	b083      	sub	sp, #12
200127f8:	af00      	add	r7, sp, #0
200127fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));

  __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
200127fc:	4b0b      	ldr	r3, [pc, #44]	@ (2001282c <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
200127fe:	689b      	ldr	r3, [r3, #8]
20012800:	4a0a      	ldr	r2, [pc, #40]	@ (2001282c <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
20012802:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20012806:	6093      	str	r3, [r2, #8]
20012808:	4b08      	ldr	r3, [pc, #32]	@ (2001282c <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
2001280a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2001280e:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
20012812:	687b      	ldr	r3, [r7, #4]
20012814:	0c1b      	lsrs	r3, r3, #16
20012816:	4905      	ldr	r1, [pc, #20]	@ (2001282c <HAL_RCCEx_StandbyMSIRangeConfig+0x38>)
20012818:	4313      	orrs	r3, r2
2001281a:	f8c1 30f4 	str.w	r3, [r1, #244]	@ 0xf4
}
2001281e:	bf00      	nop
20012820:	370c      	adds	r7, #12
20012822:	46bd      	mov	sp, r7
20012824:	f85d 7b04 	ldr.w	r7, [sp], #4
20012828:	4770      	bx	lr
2001282a:	bf00      	nop
2001282c:	46020c00 	.word	0x46020c00

20012830 <HAL_RCCEx_StandbyMSIKRangeConfig>:
  *            @arg @ref RCC_MSIKRANGE_7  Range 7 around 1 MHz
  *            @arg @ref RCC_MSIKRANGE_8  Range 8 around 3.072 MHz
  * @retval None
  */
void HAL_RCCEx_StandbyMSIKRangeConfig(uint32_t MSIKRange)
{
20012830:	b480      	push	{r7}
20012832:	b083      	sub	sp, #12
20012834:	af00      	add	r7, sp, #0
20012836:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_MSIK_STANDBY_CLOCK_RANGE(MSIKRange));

  __HAL_RCC_MSIK_STANDBY_RANGE_CONFIG(MSIKRange);
20012838:	4b0b      	ldr	r3, [pc, #44]	@ (20012868 <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
2001283a:	689b      	ldr	r3, [r3, #8]
2001283c:	4a0a      	ldr	r2, [pc, #40]	@ (20012868 <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
2001283e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20012842:	6093      	str	r3, [r2, #8]
20012844:	4b08      	ldr	r3, [pc, #32]	@ (20012868 <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
20012846:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
2001284a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
2001284e:	687b      	ldr	r3, [r7, #4]
20012850:	0c1b      	lsrs	r3, r3, #16
20012852:	4905      	ldr	r1, [pc, #20]	@ (20012868 <HAL_RCCEx_StandbyMSIKRangeConfig+0x38>)
20012854:	4313      	orrs	r3, r2
20012856:	f8c1 30f4 	str.w	r3, [r1, #244]	@ 0xf4
}
2001285a:	bf00      	nop
2001285c:	370c      	adds	r7, #12
2001285e:	46bd      	mov	sp, r7
20012860:	f85d 7b04 	ldr.w	r7, [sp], #4
20012864:	4770      	bx	lr
20012866:	bf00      	nop
20012868:	46020c00 	.word	0x46020c00

2001286c <HAL_RCCEx_EnableLSECSS>:
  *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
  *         clock with HAL_RCCEx_PeriphCLKConfig().
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS(void)
{
2001286c:	b480      	push	{r7}
2001286e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
20012870:	4b06      	ldr	r3, [pc, #24]	@ (2001288c <HAL_RCCEx_EnableLSECSS+0x20>)
20012872:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20012876:	4a05      	ldr	r2, [pc, #20]	@ (2001288c <HAL_RCCEx_EnableLSECSS+0x20>)
20012878:	f043 0320 	orr.w	r3, r3, #32
2001287c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
20012880:	bf00      	nop
20012882:	46bd      	mov	sp, r7
20012884:	f85d 7b04 	ldr.w	r7, [sp], #4
20012888:	4770      	bx	lr
2001288a:	bf00      	nop
2001288c:	46020c00 	.word	0x46020c00

20012890 <HAL_RCCEx_DisableLSECSS>:
  * @brief  Disable the LSE Clock Security System.
  * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
  * @retval None
  */
void HAL_RCCEx_DisableLSECSS(void)
{
20012890:	b480      	push	{r7}
20012892:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
20012894:	4b06      	ldr	r3, [pc, #24]	@ (200128b0 <HAL_RCCEx_DisableLSECSS+0x20>)
20012896:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
2001289a:	4a05      	ldr	r2, [pc, #20]	@ (200128b0 <HAL_RCCEx_DisableLSECSS+0x20>)
2001289c:	f023 0320 	bic.w	r3, r3, #32
200128a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
200128a4:	bf00      	nop
200128a6:	46bd      	mov	sp, r7
200128a8:	f85d 7b04 	ldr.w	r7, [sp], #4
200128ac:	4770      	bx	lr
200128ae:	bf00      	nop
200128b0:	46020c00 	.word	0x46020c00

200128b4 <HAL_RCCEx_EnableLSECSS_IT>:
  * @note   LSE Clock Security System Interrupt is mapped on EXTI line
  *         Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS_IT(void)
{
200128b4:	b480      	push	{r7}
200128b6:	af00      	add	r7, sp, #0
  /* Enable LSE CSS */
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
200128b8:	4b0d      	ldr	r3, [pc, #52]	@ (200128f0 <HAL_RCCEx_EnableLSECSS_IT+0x3c>)
200128ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200128be:	4a0c      	ldr	r2, [pc, #48]	@ (200128f0 <HAL_RCCEx_EnableLSECSS_IT+0x3c>)
200128c0:	f043 0320 	orr.w	r3, r3, #32
200128c4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Enable IT on LSECSS EXTI Line */
  SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS);
200128c8:	4b0a      	ldr	r3, [pc, #40]	@ (200128f4 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
200128ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200128ce:	4a09      	ldr	r2, [pc, #36]	@ (200128f4 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
200128d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200128d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  /* Enable the RCC LSECSS EXTI Interrupt Rising Edge */
  SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS);
200128d8:	4b06      	ldr	r3, [pc, #24]	@ (200128f4 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
200128da:	681b      	ldr	r3, [r3, #0]
200128dc:	4a05      	ldr	r2, [pc, #20]	@ (200128f4 <HAL_RCCEx_EnableLSECSS_IT+0x40>)
200128de:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200128e2:	6013      	str	r3, [r2, #0]
}
200128e4:	bf00      	nop
200128e6:	46bd      	mov	sp, r7
200128e8:	f85d 7b04 	ldr.w	r7, [sp], #4
200128ec:	4770      	bx	lr
200128ee:	bf00      	nop
200128f0:	46020c00 	.word	0x46020c00
200128f4:	46022000 	.word	0x46022000

200128f8 <HAL_RCCEx_LSECSS_IRQHandler>:
  * @brief Handle the RCC LSE Clock Security System interrupt request.
  * @note  LSECSS EXTI is not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_LSECSS_IRQHandler(void)
{
200128f8:	b580      	push	{r7, lr}
200128fa:	b082      	sub	sp, #8
200128fc:	af00      	add	r7, sp, #0
  uint32_t falling_edge_flag;
  uint32_t rising_edge_flag;

  if (READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) != 0U)
200128fe:	4b17      	ldr	r3, [pc, #92]	@ (2001295c <HAL_RCCEx_LSECSS_IRQHandler+0x64>)
20012900:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20012904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20012908:	2b00      	cmp	r3, #0
2001290a:	d023      	beq.n	20012954 <HAL_RCCEx_LSECSS_IRQHandler+0x5c>
  {
    /* Read Falling Edge flag on LSECSS EXTI interrupt */
    falling_edge_flag = READ_BIT(EXTI->FPR1, RCC_EXTI_LINE_LSECSS);
2001290c:	4b14      	ldr	r3, [pc, #80]	@ (20012960 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
2001290e:	691b      	ldr	r3, [r3, #16]
20012910:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20012914:	607b      	str	r3, [r7, #4]

    /* Read Rising Edge flag on LSECSS EXTI interrupt */
    rising_edge_flag = READ_BIT(EXTI->RPR1, RCC_EXTI_LINE_LSECSS);
20012916:	4b12      	ldr	r3, [pc, #72]	@ (20012960 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
20012918:	68db      	ldr	r3, [r3, #12]
2001291a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001291e:	603b      	str	r3, [r7, #0]

    /* Check Rising/falling Edge flag on LSECSS EXTI interrupt */
    if ((falling_edge_flag == RCC_EXTI_LINE_LSECSS) || \
20012920:	687b      	ldr	r3, [r7, #4]
20012922:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20012926:	d003      	beq.n	20012930 <HAL_RCCEx_LSECSS_IRQHandler+0x38>
20012928:	683b      	ldr	r3, [r7, #0]
2001292a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2001292e:	d10f      	bne.n	20012950 <HAL_RCCEx_LSECSS_IRQHandler+0x58>
        (rising_edge_flag == RCC_EXTI_LINE_LSECSS))
    {
      if (rising_edge_flag == RCC_EXTI_LINE_LSECSS)
20012930:	683b      	ldr	r3, [r7, #0]
20012932:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20012936:	d103      	bne.n	20012940 <HAL_RCCEx_LSECSS_IRQHandler+0x48>
      {
        /* Clear the RCC LSECSS EXTI Rising Edge flag */
        WRITE_REG(EXTI->RPR1, RCC_EXTI_LINE_LSECSS);
20012938:	4b09      	ldr	r3, [pc, #36]	@ (20012960 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
2001293a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
2001293e:	60da      	str	r2, [r3, #12]
      }
      if (falling_edge_flag  == RCC_EXTI_LINE_LSECSS)
20012940:	687b      	ldr	r3, [r7, #4]
20012942:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20012946:	d103      	bne.n	20012950 <HAL_RCCEx_LSECSS_IRQHandler+0x58>
      {
        /* Clear the RCC LSECSS EXTI Falling Edge flag */
        WRITE_REG(EXTI->FPR1, RCC_EXTI_LINE_LSECSS);
20012948:	4b05      	ldr	r3, [pc, #20]	@ (20012960 <HAL_RCCEx_LSECSS_IRQHandler+0x68>)
2001294a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
2001294e:	611a      	str	r2, [r3, #16]
      }
    }
    /* RCC LSECSS interrupt user callback */
    HAL_RCCEx_LSECSS_Callback();
20012950:	f000 f808 	bl	20012964 <HAL_RCCEx_LSECSS_Callback>
  }
}
20012954:	bf00      	nop
20012956:	3708      	adds	r7, #8
20012958:	46bd      	mov	sp, r7
2001295a:	bd80      	pop	{r7, pc}
2001295c:	46020c00 	.word	0x46020c00
20012960:	46022000 	.word	0x46022000

20012964 <HAL_RCCEx_LSECSS_Callback>:
/**
  * @brief  RCCEx LSE Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_LSECSS_Callback(void)
{
20012964:	b480      	push	{r7}
20012966:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
   */
}
20012968:	bf00      	nop
2001296a:	46bd      	mov	sp, r7
2001296c:	f85d 7b04 	ldr.w	r7, [sp], #4
20012970:	4770      	bx	lr
	...

20012974 <HAL_RCCEx_EnableMSIPLLUNLCK_IT>:
  * @note   MSI PLL Unlock Interrupt is mapped on EXTI line
  *         Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLUNLCK_IT(void)
{
20012974:	b480      	push	{r7}
20012976:	af00      	add	r7, sp, #0
  /* Enable IT on MSI PLL Unlock EXTI Line */
  SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_MSIPLLUNLCK);
20012978:	4b09      	ldr	r3, [pc, #36]	@ (200129a0 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
2001297a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001297e:	4a08      	ldr	r2, [pc, #32]	@ (200129a0 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
20012980:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20012984:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  /* Enable the RCC MSI PLL UNLOCK EXTI Interrupt Rising Edge */
  SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_MSIPLLUNLCK);
20012988:	4b05      	ldr	r3, [pc, #20]	@ (200129a0 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
2001298a:	681b      	ldr	r3, [r3, #0]
2001298c:	4a04      	ldr	r2, [pc, #16]	@ (200129a0 <HAL_RCCEx_EnableMSIPLLUNLCK_IT+0x2c>)
2001298e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20012992:	6013      	str	r3, [r2, #0]
}
20012994:	bf00      	nop
20012996:	46bd      	mov	sp, r7
20012998:	f85d 7b04 	ldr.w	r7, [sp], #4
2001299c:	4770      	bx	lr
2001299e:	bf00      	nop
200129a0:	46022000 	.word	0x46022000

200129a4 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler>:
  * @brief Handle the RCC MSI PLL Unlock interrupt request.
  * @note   Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval None
  */
void HAL_RCCEx_MSIPLLUNLCK_IRQHandler(void)
{
200129a4:	b580      	push	{r7, lr}
200129a6:	b082      	sub	sp, #8
200129a8:	af00      	add	r7, sp, #0
  uint32_t rising_edge_flag = READ_BIT(EXTI->RPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
200129aa:	4b14      	ldr	r3, [pc, #80]	@ (200129fc <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
200129ac:	68db      	ldr	r3, [r3, #12]
200129ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200129b2:	607b      	str	r3, [r7, #4]
  uint32_t falling_edge_flag = READ_BIT(EXTI->FPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
200129b4:	4b11      	ldr	r3, [pc, #68]	@ (200129fc <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
200129b6:	691b      	ldr	r3, [r3, #16]
200129b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200129bc:	603b      	str	r3, [r7, #0]

  /* Check Rising/falling Edge flag on MSI PLL UNLOCK EXTI interrupt */
  if ((rising_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK) || \
200129be:	687b      	ldr	r3, [r7, #4]
200129c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200129c4:	d003      	beq.n	200129ce <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x2a>
200129c6:	683b      	ldr	r3, [r7, #0]
200129c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200129cc:	d111      	bne.n	200129f2 <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x4e>
      (falling_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK))
  {
    if (rising_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK)
200129ce:	687b      	ldr	r3, [r7, #4]
200129d0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200129d4:	d103      	bne.n	200129de <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x3a>
    {
      /* Clear the RCC MSI PLL UNLOCK EXTI Rising Edge flag */
      WRITE_REG(EXTI->RPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
200129d6:	4b09      	ldr	r3, [pc, #36]	@ (200129fc <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
200129d8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
200129dc:	60da      	str	r2, [r3, #12]
    }
    if (falling_edge_flag == RCC_EXTI_LINE_MSIPLLUNLCK)
200129de:	683b      	ldr	r3, [r7, #0]
200129e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200129e4:	d103      	bne.n	200129ee <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x4a>
    {
      /* Clear the RCC MSI PLL UNLOCK EXTI Falling Edge flag */
      WRITE_REG(EXTI->FPR1, RCC_EXTI_LINE_MSIPLLUNLCK);
200129e6:	4b05      	ldr	r3, [pc, #20]	@ (200129fc <HAL_RCCEx_MSIPLLUNLCK_IRQHandler+0x58>)
200129e8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
200129ec:	611a      	str	r2, [r3, #16]
    }
    /* RCC MSI PLL Unlock interrupt user callback */
    HAL_RCCEx_MSIPLLUNLCK_Callback();
200129ee:	f000 f807 	bl	20012a00 <HAL_RCCEx_MSIPLLUNLCK_Callback>
  }
}
200129f2:	bf00      	nop
200129f4:	3708      	adds	r7, #8
200129f6:	46bd      	mov	sp, r7
200129f8:	bd80      	pop	{r7, pc}
200129fa:	bf00      	nop
200129fc:	46022000 	.word	0x46022000

20012a00 <HAL_RCCEx_MSIPLLUNLCK_Callback>:
  * @brief  RCCEx RCC MSI PLL Unlock interrupt callback.
  * @note   Not available in STM32U575/585 rev. X and and STM32U59x/5Ax rev. B/Y devices.
  * @retval none
  */
__weak void HAL_RCCEx_MSIPLLUNLCK_Callback(void)
{
20012a00:	b480      	push	{r7}
20012a02:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_MSIPLLUNLCK_Callback should be implemented in the user file
   */
}
20012a04:	bf00      	nop
20012a06:	46bd      	mov	sp, r7
20012a08:	f85d 7b04 	ldr.w	r7, [sp], #4
20012a0c:	4770      	bx	lr
	...

20012a10 <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
20012a10:	b580      	push	{r7, lr}
20012a12:	b084      	sub	sp, #16
20012a14:	af00      	add	r7, sp, #0
20012a16:	6078      	str	r0, [r7, #4]
  FlagStatus       pwrclkchanged = RESET;
20012a18:	2300      	movs	r3, #0
20012a1a:	73fb      	strb	r3, [r7, #15]
  FlagStatus       backupchanged = RESET;
20012a1c:	2300      	movs	r3, #0
20012a1e:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* Update LSCOSEL clock source in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
20012a20:	4b20      	ldr	r3, [pc, #128]	@ (20012aa4 <HAL_RCCEx_EnableLSCO+0x94>)
20012a22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012a26:	f003 0304 	and.w	r3, r3, #4
20012a2a:	2b00      	cmp	r3, #0
20012a2c:	d110      	bne.n	20012a50 <HAL_RCCEx_EnableLSCO+0x40>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
20012a2e:	4b1d      	ldr	r3, [pc, #116]	@ (20012aa4 <HAL_RCCEx_EnableLSCO+0x94>)
20012a30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012a34:	4a1b      	ldr	r2, [pc, #108]	@ (20012aa4 <HAL_RCCEx_EnableLSCO+0x94>)
20012a36:	f043 0304 	orr.w	r3, r3, #4
20012a3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
20012a3e:	4b19      	ldr	r3, [pc, #100]	@ (20012aa4 <HAL_RCCEx_EnableLSCO+0x94>)
20012a40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012a44:	f003 0304 	and.w	r3, r3, #4
20012a48:	60bb      	str	r3, [r7, #8]
20012a4a:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
20012a4c:	2301      	movs	r3, #1
20012a4e:	73fb      	strb	r3, [r7, #15]
  }
  if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
20012a50:	4b15      	ldr	r3, [pc, #84]	@ (20012aa8 <HAL_RCCEx_EnableLSCO+0x98>)
20012a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20012a54:	f003 0301 	and.w	r3, r3, #1
20012a58:	2b00      	cmp	r3, #0
20012a5a:	d103      	bne.n	20012a64 <HAL_RCCEx_EnableLSCO+0x54>
  {
    HAL_PWR_EnableBkUpAccess();
20012a5c:	f7f9 fdee 	bl	2000c63c <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
20012a60:	2301      	movs	r3, #1
20012a62:	73bb      	strb	r3, [r7, #14]
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
20012a64:	4b0f      	ldr	r3, [pc, #60]	@ (20012aa4 <HAL_RCCEx_EnableLSCO+0x94>)
20012a66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20012a6a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
20012a6e:	687b      	ldr	r3, [r7, #4]
20012a70:	4313      	orrs	r3, r2
20012a72:	4a0c      	ldr	r2, [pc, #48]	@ (20012aa4 <HAL_RCCEx_EnableLSCO+0x94>)
20012a74:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
20012a78:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  if (backupchanged == SET)
20012a7c:	7bbb      	ldrb	r3, [r7, #14]
20012a7e:	2b01      	cmp	r3, #1
20012a80:	d101      	bne.n	20012a86 <HAL_RCCEx_EnableLSCO+0x76>
  {
    HAL_PWR_DisableBkUpAccess();
20012a82:	f7f9 fdeb 	bl	2000c65c <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
20012a86:	7bfb      	ldrb	r3, [r7, #15]
20012a88:	2b01      	cmp	r3, #1
20012a8a:	d107      	bne.n	20012a9c <HAL_RCCEx_EnableLSCO+0x8c>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
20012a8c:	4b05      	ldr	r3, [pc, #20]	@ (20012aa4 <HAL_RCCEx_EnableLSCO+0x94>)
20012a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012a92:	4a04      	ldr	r2, [pc, #16]	@ (20012aa4 <HAL_RCCEx_EnableLSCO+0x94>)
20012a94:	f023 0304 	bic.w	r3, r3, #4
20012a98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }
}
20012a9c:	bf00      	nop
20012a9e:	3710      	adds	r7, #16
20012aa0:	46bd      	mov	sp, r7
20012aa2:	bd80      	pop	{r7, pc}
20012aa4:	46020c00 	.word	0x46020c00
20012aa8:	46020800 	.word	0x46020800

20012aac <HAL_RCCEx_DisableLSCO>:
/**
  * @brief  Disable the Low Speed clock output.
  * @retval None
  */
void HAL_RCCEx_DisableLSCO(void)
{
20012aac:	b580      	push	{r7, lr}
20012aae:	b082      	sub	sp, #8
20012ab0:	af00      	add	r7, sp, #0
  FlagStatus       pwrclkchanged = RESET;
20012ab2:	2300      	movs	r3, #0
20012ab4:	71fb      	strb	r3, [r7, #7]
  FlagStatus       backupchanged = RESET;
20012ab6:	2300      	movs	r3, #0
20012ab8:	71bb      	strb	r3, [r7, #6]

  /* Update LSCOEN bit in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
20012aba:	4b1f      	ldr	r3, [pc, #124]	@ (20012b38 <HAL_RCCEx_DisableLSCO+0x8c>)
20012abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012ac0:	f003 0304 	and.w	r3, r3, #4
20012ac4:	2b00      	cmp	r3, #0
20012ac6:	d110      	bne.n	20012aea <HAL_RCCEx_DisableLSCO+0x3e>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
20012ac8:	4b1b      	ldr	r3, [pc, #108]	@ (20012b38 <HAL_RCCEx_DisableLSCO+0x8c>)
20012aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012ace:	4a1a      	ldr	r2, [pc, #104]	@ (20012b38 <HAL_RCCEx_DisableLSCO+0x8c>)
20012ad0:	f043 0304 	orr.w	r3, r3, #4
20012ad4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
20012ad8:	4b17      	ldr	r3, [pc, #92]	@ (20012b38 <HAL_RCCEx_DisableLSCO+0x8c>)
20012ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012ade:	f003 0304 	and.w	r3, r3, #4
20012ae2:	603b      	str	r3, [r7, #0]
20012ae4:	683b      	ldr	r3, [r7, #0]
    pwrclkchanged = SET;
20012ae6:	2301      	movs	r3, #1
20012ae8:	71fb      	strb	r3, [r7, #7]
  }
  if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
20012aea:	4b14      	ldr	r3, [pc, #80]	@ (20012b3c <HAL_RCCEx_DisableLSCO+0x90>)
20012aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20012aee:	f003 0301 	and.w	r3, r3, #1
20012af2:	2b00      	cmp	r3, #0
20012af4:	d103      	bne.n	20012afe <HAL_RCCEx_DisableLSCO+0x52>
  {
    /* Enable access to the backup domain */
    HAL_PWR_EnableBkUpAccess();
20012af6:	f7f9 fda1 	bl	2000c63c <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
20012afa:	2301      	movs	r3, #1
20012afc:	71bb      	strb	r3, [r7, #6]
  }

  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
20012afe:	4b0e      	ldr	r3, [pc, #56]	@ (20012b38 <HAL_RCCEx_DisableLSCO+0x8c>)
20012b00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20012b04:	4a0c      	ldr	r2, [pc, #48]	@ (20012b38 <HAL_RCCEx_DisableLSCO+0x8c>)
20012b06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
20012b0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Restore previous configuration */
  if (backupchanged == SET)
20012b0e:	79bb      	ldrb	r3, [r7, #6]
20012b10:	2b01      	cmp	r3, #1
20012b12:	d101      	bne.n	20012b18 <HAL_RCCEx_DisableLSCO+0x6c>
  {
    /* Disable access to the backup domain */
    HAL_PWR_DisableBkUpAccess();
20012b14:	f7f9 fda2 	bl	2000c65c <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
20012b18:	79fb      	ldrb	r3, [r7, #7]
20012b1a:	2b01      	cmp	r3, #1
20012b1c:	d107      	bne.n	20012b2e <HAL_RCCEx_DisableLSCO+0x82>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
20012b1e:	4b06      	ldr	r3, [pc, #24]	@ (20012b38 <HAL_RCCEx_DisableLSCO+0x8c>)
20012b20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20012b24:	4a04      	ldr	r2, [pc, #16]	@ (20012b38 <HAL_RCCEx_DisableLSCO+0x8c>)
20012b26:	f023 0304 	bic.w	r3, r3, #4
20012b2a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }
}
20012b2e:	bf00      	nop
20012b30:	3708      	adds	r7, #8
20012b32:	46bd      	mov	sp, r7
20012b34:	bd80      	pop	{r7, pc}
20012b36:	bf00      	nop
20012b38:	46020c00 	.word	0x46020c00
20012b3c:	46020800 	.word	0x46020800

20012b40 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
20012b40:	b480      	push	{r7}
20012b42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
20012b44:	4b05      	ldr	r3, [pc, #20]	@ (20012b5c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
20012b46:	681b      	ldr	r3, [r3, #0]
20012b48:	4a04      	ldr	r2, [pc, #16]	@ (20012b5c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
20012b4a:	f043 0308 	orr.w	r3, r3, #8
20012b4e:	6013      	str	r3, [r2, #0]
}
20012b50:	bf00      	nop
20012b52:	46bd      	mov	sp, r7
20012b54:	f85d 7b04 	ldr.w	r7, [sp], #4
20012b58:	4770      	bx	lr
20012b5a:	bf00      	nop
20012b5c:	46020c00 	.word	0x46020c00

20012b60 <HAL_RCCEx_DisableMSIPLLMode>:
  * @brief  Disable the PLL-mode of the MSI.
  * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
  * @retval None
  */
void HAL_RCCEx_DisableMSIPLLMode(void)
{
20012b60:	b480      	push	{r7}
20012b62:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
20012b64:	4b05      	ldr	r3, [pc, #20]	@ (20012b7c <HAL_RCCEx_DisableMSIPLLMode+0x1c>)
20012b66:	681b      	ldr	r3, [r3, #0]
20012b68:	4a04      	ldr	r2, [pc, #16]	@ (20012b7c <HAL_RCCEx_DisableMSIPLLMode+0x1c>)
20012b6a:	f023 0308 	bic.w	r3, r3, #8
20012b6e:	6013      	str	r3, [r2, #0]
}
20012b70:	bf00      	nop
20012b72:	46bd      	mov	sp, r7
20012b74:	f85d 7b04 	ldr.w	r7, [sp], #4
20012b78:	4770      	bx	lr
20012b7a:	bf00      	nop
20012b7c:	46020c00 	.word	0x46020c00

20012b80 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *const pInit)
{
20012b80:	b480      	push	{r7}
20012b82:	b085      	sub	sp, #20
20012b84:	af00      	add	r7, sp, #0
20012b86:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
20012b88:	4b1c      	ldr	r3, [pc, #112]	@ (20012bfc <HAL_RCCEx_CRSConfig+0x7c>)
20012b8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20012b8c:	4a1b      	ldr	r2, [pc, #108]	@ (20012bfc <HAL_RCCEx_CRSConfig+0x7c>)
20012b8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
20012b92:	6753      	str	r3, [r2, #116]	@ 0x74
  __HAL_RCC_CRS_RELEASE_RESET();
20012b94:	4b19      	ldr	r3, [pc, #100]	@ (20012bfc <HAL_RCCEx_CRSConfig+0x7c>)
20012b96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20012b98:	4a18      	ldr	r2, [pc, #96]	@ (20012bfc <HAL_RCCEx_CRSConfig+0x7c>)
20012b9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
20012b9e:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
20012ba0:	687b      	ldr	r3, [r7, #4]
20012ba2:	681a      	ldr	r2, [r3, #0]
20012ba4:	687b      	ldr	r3, [r7, #4]
20012ba6:	685b      	ldr	r3, [r3, #4]
20012ba8:	431a      	orrs	r2, r3
20012baa:	687b      	ldr	r3, [r7, #4]
20012bac:	689b      	ldr	r3, [r3, #8]
20012bae:	4313      	orrs	r3, r2
20012bb0:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
20012bb2:	687b      	ldr	r3, [r7, #4]
20012bb4:	68db      	ldr	r3, [r3, #12]
20012bb6:	68fa      	ldr	r2, [r7, #12]
20012bb8:	4313      	orrs	r3, r2
20012bba:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
20012bbc:	687b      	ldr	r3, [r7, #4]
20012bbe:	691b      	ldr	r3, [r3, #16]
20012bc0:	041b      	lsls	r3, r3, #16
20012bc2:	68fa      	ldr	r2, [r7, #12]
20012bc4:	4313      	orrs	r3, r2
20012bc6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
20012bc8:	4a0d      	ldr	r2, [pc, #52]	@ (20012c00 <HAL_RCCEx_CRSConfig+0x80>)
20012bca:	68fb      	ldr	r3, [r7, #12]
20012bcc:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
20012bce:	4b0c      	ldr	r3, [pc, #48]	@ (20012c00 <HAL_RCCEx_CRSConfig+0x80>)
20012bd0:	681b      	ldr	r3, [r3, #0]
20012bd2:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
20012bd6:	687b      	ldr	r3, [r7, #4]
20012bd8:	695b      	ldr	r3, [r3, #20]
20012bda:	021b      	lsls	r3, r3, #8
20012bdc:	4908      	ldr	r1, [pc, #32]	@ (20012c00 <HAL_RCCEx_CRSConfig+0x80>)
20012bde:	4313      	orrs	r3, r2
20012be0:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
20012be2:	4b07      	ldr	r3, [pc, #28]	@ (20012c00 <HAL_RCCEx_CRSConfig+0x80>)
20012be4:	681b      	ldr	r3, [r3, #0]
20012be6:	4a06      	ldr	r2, [pc, #24]	@ (20012c00 <HAL_RCCEx_CRSConfig+0x80>)
20012be8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
20012bec:	6013      	str	r3, [r2, #0]
}
20012bee:	bf00      	nop
20012bf0:	3714      	adds	r7, #20
20012bf2:	46bd      	mov	sp, r7
20012bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
20012bf8:	4770      	bx	lr
20012bfa:	bf00      	nop
20012bfc:	46020c00 	.word	0x46020c00
20012c00:	40006000 	.word	0x40006000

20012c04 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate>:
/**
  * @brief  Generate the software synchronization event
  * @retval None
  */
void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
{
20012c04:	b480      	push	{r7}
20012c06:	af00      	add	r7, sp, #0
  SET_BIT(CRS->CR, CRS_CR_SWSYNC);
20012c08:	4b05      	ldr	r3, [pc, #20]	@ (20012c20 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate+0x1c>)
20012c0a:	681b      	ldr	r3, [r3, #0]
20012c0c:	4a04      	ldr	r2, [pc, #16]	@ (20012c20 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate+0x1c>)
20012c0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20012c12:	6013      	str	r3, [r2, #0]
}
20012c14:	bf00      	nop
20012c16:	46bd      	mov	sp, r7
20012c18:	f85d 7b04 	ldr.w	r7, [sp], #4
20012c1c:	4770      	bx	lr
20012c1e:	bf00      	nop
20012c20:	40006000 	.word	0x40006000

20012c24 <HAL_RCCEx_CRSGetSynchronizationInfo>:
  * @brief  Return synchronization info
  * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
{
20012c24:	b480      	push	{r7}
20012c26:	b083      	sub	sp, #12
20012c28:	af00      	add	r7, sp, #0
20012c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(pSynchroInfo != (void *) NULL);

  /* Get the reload value */
  pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
20012c2c:	4b0e      	ldr	r3, [pc, #56]	@ (20012c68 <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
20012c2e:	685b      	ldr	r3, [r3, #4]
20012c30:	b29a      	uxth	r2, r3
20012c32:	687b      	ldr	r3, [r7, #4]
20012c34:	601a      	str	r2, [r3, #0]

  /* Get HSI48 oscillator smooth trimming */
  pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
20012c36:	4b0c      	ldr	r3, [pc, #48]	@ (20012c68 <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
20012c38:	681b      	ldr	r3, [r3, #0]
20012c3a:	0a1b      	lsrs	r3, r3, #8
20012c3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20012c40:	687b      	ldr	r3, [r7, #4]
20012c42:	605a      	str	r2, [r3, #4]

  /* Get Frequency error capture */
  pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
20012c44:	4b08      	ldr	r3, [pc, #32]	@ (20012c68 <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
20012c46:	689b      	ldr	r3, [r3, #8]
20012c48:	0c1b      	lsrs	r3, r3, #16
20012c4a:	b29a      	uxth	r2, r3
20012c4c:	687b      	ldr	r3, [r7, #4]
20012c4e:	609a      	str	r2, [r3, #8]

  /* Get Frequency error direction */
  pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
20012c50:	4b05      	ldr	r3, [pc, #20]	@ (20012c68 <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
20012c52:	689b      	ldr	r3, [r3, #8]
20012c54:	f403 4200 	and.w	r2, r3, #32768	@ 0x8000
20012c58:	687b      	ldr	r3, [r7, #4]
20012c5a:	60da      	str	r2, [r3, #12]
}
20012c5c:	bf00      	nop
20012c5e:	370c      	adds	r7, #12
20012c60:	46bd      	mov	sp, r7
20012c62:	f85d 7b04 	ldr.w	r7, [sp], #4
20012c66:	4770      	bx	lr
20012c68:	40006000 	.word	0x40006000

20012c6c <HAL_RCCEx_CRSWaitSynchronization>:
  *            @arg @ref RCC_CRS_SYNCERR
  *            @arg @ref RCC_CRS_SYNCMISS
  *            @arg @ref RCC_CRS_TRIMOVF
  */
uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
{
20012c6c:	b580      	push	{r7, lr}
20012c6e:	b084      	sub	sp, #16
20012c70:	af00      	add	r7, sp, #0
20012c72:	6078      	str	r0, [r7, #4]
  uint32_t crsstatus = RCC_CRS_NONE;
20012c74:	2300      	movs	r3, #0
20012c76:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
20012c78:	f7ef fe3a 	bl	200028f0 <HAL_GetTick>
20012c7c:	60b8      	str	r0, [r7, #8]

  /* Wait for CRS flag or timeout detection */
  do
  {
    if (Timeout != HAL_MAX_DELAY)
20012c7e:	687b      	ldr	r3, [r7, #4]
20012c80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20012c84:	d00c      	beq.n	20012ca0 <HAL_RCCEx_CRSWaitSynchronization+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
20012c86:	f7ef fe33 	bl	200028f0 <HAL_GetTick>
20012c8a:	4602      	mov	r2, r0
20012c8c:	68bb      	ldr	r3, [r7, #8]
20012c8e:	1ad3      	subs	r3, r2, r3
20012c90:	687a      	ldr	r2, [r7, #4]
20012c92:	429a      	cmp	r2, r3
20012c94:	d302      	bcc.n	20012c9c <HAL_RCCEx_CRSWaitSynchronization+0x30>
20012c96:	687b      	ldr	r3, [r7, #4]
20012c98:	2b00      	cmp	r3, #0
20012c9a:	d101      	bne.n	20012ca0 <HAL_RCCEx_CRSWaitSynchronization+0x34>
      {
        crsstatus = RCC_CRS_TIMEOUT;
20012c9c:	2301      	movs	r3, #1
20012c9e:	60fb      	str	r3, [r7, #12]
      }
    }
    /* Check CRS SYNCOK flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
20012ca0:	4b2a      	ldr	r3, [pc, #168]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012ca2:	689b      	ldr	r3, [r3, #8]
20012ca4:	f003 0301 	and.w	r3, r3, #1
20012ca8:	2b01      	cmp	r3, #1
20012caa:	d106      	bne.n	20012cba <HAL_RCCEx_CRSWaitSynchronization+0x4e>
    {
      /* CRS SYNC event OK */
      crsstatus |= RCC_CRS_SYNCOK;
20012cac:	68fb      	ldr	r3, [r7, #12]
20012cae:	f043 0302 	orr.w	r3, r3, #2
20012cb2:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNC event OK bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
20012cb4:	4b25      	ldr	r3, [pc, #148]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012cb6:	2201      	movs	r2, #1
20012cb8:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS SYNCWARN flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
20012cba:	4b24      	ldr	r3, [pc, #144]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012cbc:	689b      	ldr	r3, [r3, #8]
20012cbe:	f003 0302 	and.w	r3, r3, #2
20012cc2:	2b02      	cmp	r3, #2
20012cc4:	d106      	bne.n	20012cd4 <HAL_RCCEx_CRSWaitSynchronization+0x68>
    {
      /* CRS SYNC warning */
      crsstatus |= RCC_CRS_SYNCWARN;
20012cc6:	68fb      	ldr	r3, [r7, #12]
20012cc8:	f043 0304 	orr.w	r3, r3, #4
20012ccc:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNCWARN bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
20012cce:	4b1f      	ldr	r3, [pc, #124]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012cd0:	2202      	movs	r2, #2
20012cd2:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS TRIM overflow flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
20012cd4:	4b1d      	ldr	r3, [pc, #116]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012cd6:	689b      	ldr	r3, [r3, #8]
20012cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20012ce0:	d106      	bne.n	20012cf0 <HAL_RCCEx_CRSWaitSynchronization+0x84>
    {
      /* CRS SYNC Error */
      crsstatus |= RCC_CRS_TRIMOVF;
20012ce2:	68fb      	ldr	r3, [r7, #12]
20012ce4:	f043 0320 	orr.w	r3, r3, #32
20012ce8:	60fb      	str	r3, [r7, #12]

      /* Clear CRS Error bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
20012cea:	4b18      	ldr	r3, [pc, #96]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012cec:	2204      	movs	r2, #4
20012cee:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS Error flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
20012cf0:	4b16      	ldr	r3, [pc, #88]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012cf2:	689b      	ldr	r3, [r3, #8]
20012cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20012cf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20012cfc:	d106      	bne.n	20012d0c <HAL_RCCEx_CRSWaitSynchronization+0xa0>
    {
      /* CRS SYNC Error */
      crsstatus |= RCC_CRS_SYNCERR;
20012cfe:	68fb      	ldr	r3, [r7, #12]
20012d00:	f043 0308 	orr.w	r3, r3, #8
20012d04:	60fb      	str	r3, [r7, #12]

      /* Clear CRS Error bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
20012d06:	4b11      	ldr	r3, [pc, #68]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d08:	2204      	movs	r2, #4
20012d0a:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS SYNC Missed flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
20012d0c:	4b0f      	ldr	r3, [pc, #60]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d0e:	689b      	ldr	r3, [r3, #8]
20012d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20012d14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20012d18:	d106      	bne.n	20012d28 <HAL_RCCEx_CRSWaitSynchronization+0xbc>
    {
      /* CRS SYNC Missed */
      crsstatus |= RCC_CRS_SYNCMISS;
20012d1a:	68fb      	ldr	r3, [r7, #12]
20012d1c:	f043 0310 	orr.w	r3, r3, #16
20012d20:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNC Missed bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
20012d22:	4b0a      	ldr	r3, [pc, #40]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d24:	2204      	movs	r2, #4
20012d26:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS Expected SYNC flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
20012d28:	4b08      	ldr	r3, [pc, #32]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d2a:	689b      	ldr	r3, [r3, #8]
20012d2c:	f003 0308 	and.w	r3, r3, #8
20012d30:	2b08      	cmp	r3, #8
20012d32:	d102      	bne.n	20012d3a <HAL_RCCEx_CRSWaitSynchronization+0xce>
    {
      /* frequency error counter reached a zero value */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
20012d34:	4b05      	ldr	r3, [pc, #20]	@ (20012d4c <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
20012d36:	2208      	movs	r2, #8
20012d38:	60da      	str	r2, [r3, #12]
    }
  } while (RCC_CRS_NONE == crsstatus);
20012d3a:	68fb      	ldr	r3, [r7, #12]
20012d3c:	2b00      	cmp	r3, #0
20012d3e:	d09e      	beq.n	20012c7e <HAL_RCCEx_CRSWaitSynchronization+0x12>

  return crsstatus;
20012d40:	68fb      	ldr	r3, [r7, #12]
}
20012d42:	4618      	mov	r0, r3
20012d44:	3710      	adds	r7, #16
20012d46:	46bd      	mov	sp, r7
20012d48:	bd80      	pop	{r7, pc}
20012d4a:	bf00      	nop
20012d4c:	40006000 	.word	0x40006000

20012d50 <HAL_RCCEx_CRS_IRQHandler>:
/**
  * @brief Handle the Clock Recovery System interrupt request.
  * @retval None
  */
void HAL_RCCEx_CRS_IRQHandler(void)
{
20012d50:	b580      	push	{r7, lr}
20012d52:	b084      	sub	sp, #16
20012d54:	af00      	add	r7, sp, #0
  uint32_t crserror = RCC_CRS_NONE;
20012d56:	2300      	movs	r3, #0
20012d58:	60fb      	str	r3, [r7, #12]
  /* Get current IT flags and IT sources values */
  uint32_t itflags = READ_REG(CRS->ISR);
20012d5a:	4b33      	ldr	r3, [pc, #204]	@ (20012e28 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012d5c:	689b      	ldr	r3, [r3, #8]
20012d5e:	60bb      	str	r3, [r7, #8]
  uint32_t itsources = READ_REG(CRS->CR);
20012d60:	4b31      	ldr	r3, [pc, #196]	@ (20012e28 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012d62:	681b      	ldr	r3, [r3, #0]
20012d64:	607b      	str	r3, [r7, #4]

  /* Check CRS SYNCOK flag  */
  if (((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
20012d66:	68bb      	ldr	r3, [r7, #8]
20012d68:	f003 0301 	and.w	r3, r3, #1
20012d6c:	2b00      	cmp	r3, #0
20012d6e:	d00a      	beq.n	20012d86 <HAL_RCCEx_CRS_IRQHandler+0x36>
20012d70:	687b      	ldr	r3, [r7, #4]
20012d72:	f003 0301 	and.w	r3, r3, #1
20012d76:	2b00      	cmp	r3, #0
20012d78:	d005      	beq.n	20012d86 <HAL_RCCEx_CRS_IRQHandler+0x36>
  {
    /* Clear CRS SYNC event OK flag */
    WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
20012d7a:	4b2b      	ldr	r3, [pc, #172]	@ (20012e28 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012d7c:	2201      	movs	r2, #1
20012d7e:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_SyncOkCallback();
20012d80:	f000 f854 	bl	20012e2c <HAL_RCCEx_CRS_SyncOkCallback>
20012d84:	e04b      	b.n	20012e1e <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS SYNCWARN flag  */
  else if (((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
20012d86:	68bb      	ldr	r3, [r7, #8]
20012d88:	f003 0302 	and.w	r3, r3, #2
20012d8c:	2b00      	cmp	r3, #0
20012d8e:	d00a      	beq.n	20012da6 <HAL_RCCEx_CRS_IRQHandler+0x56>
20012d90:	687b      	ldr	r3, [r7, #4]
20012d92:	f003 0302 	and.w	r3, r3, #2
20012d96:	2b00      	cmp	r3, #0
20012d98:	d005      	beq.n	20012da6 <HAL_RCCEx_CRS_IRQHandler+0x56>
  {
    /* Clear CRS SYNCWARN flag */
    WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
20012d9a:	4b23      	ldr	r3, [pc, #140]	@ (20012e28 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012d9c:	2202      	movs	r2, #2
20012d9e:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_SyncWarnCallback();
20012da0:	f000 f84b 	bl	20012e3a <HAL_RCCEx_CRS_SyncWarnCallback>
20012da4:	e03b      	b.n	20012e1e <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS Expected SYNC flag  */
  else if (((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
20012da6:	68bb      	ldr	r3, [r7, #8]
20012da8:	f003 0308 	and.w	r3, r3, #8
20012dac:	2b00      	cmp	r3, #0
20012dae:	d00a      	beq.n	20012dc6 <HAL_RCCEx_CRS_IRQHandler+0x76>
20012db0:	687b      	ldr	r3, [r7, #4]
20012db2:	f003 0308 	and.w	r3, r3, #8
20012db6:	2b00      	cmp	r3, #0
20012db8:	d005      	beq.n	20012dc6 <HAL_RCCEx_CRS_IRQHandler+0x76>
  {
    /* frequency error counter reached a zero value */
    WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
20012dba:	4b1b      	ldr	r3, [pc, #108]	@ (20012e28 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012dbc:	2208      	movs	r2, #8
20012dbe:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_ExpectedSyncCallback();
20012dc0:	f000 f842 	bl	20012e48 <HAL_RCCEx_CRS_ExpectedSyncCallback>
20012dc4:	e02b      	b.n	20012e1e <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS Error flags  */
  else
  {
    if (((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
20012dc6:	68bb      	ldr	r3, [r7, #8]
20012dc8:	f003 0304 	and.w	r3, r3, #4
20012dcc:	2b00      	cmp	r3, #0
20012dce:	d026      	beq.n	20012e1e <HAL_RCCEx_CRS_IRQHandler+0xce>
20012dd0:	687b      	ldr	r3, [r7, #4]
20012dd2:	f003 0304 	and.w	r3, r3, #4
20012dd6:	2b00      	cmp	r3, #0
20012dd8:	d021      	beq.n	20012e1e <HAL_RCCEx_CRS_IRQHandler+0xce>
    {
      if ((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
20012dda:	68bb      	ldr	r3, [r7, #8]
20012ddc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20012de0:	2b00      	cmp	r3, #0
20012de2:	d003      	beq.n	20012dec <HAL_RCCEx_CRS_IRQHandler+0x9c>
      {
        crserror |= RCC_CRS_SYNCERR;
20012de4:	68fb      	ldr	r3, [r7, #12]
20012de6:	f043 0308 	orr.w	r3, r3, #8
20012dea:	60fb      	str	r3, [r7, #12]
      }
      if ((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
20012dec:	68bb      	ldr	r3, [r7, #8]
20012dee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20012df2:	2b00      	cmp	r3, #0
20012df4:	d003      	beq.n	20012dfe <HAL_RCCEx_CRS_IRQHandler+0xae>
      {
        crserror |= RCC_CRS_SYNCMISS;
20012df6:	68fb      	ldr	r3, [r7, #12]
20012df8:	f043 0310 	orr.w	r3, r3, #16
20012dfc:	60fb      	str	r3, [r7, #12]
      }
      if ((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
20012dfe:	68bb      	ldr	r3, [r7, #8]
20012e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012e04:	2b00      	cmp	r3, #0
20012e06:	d003      	beq.n	20012e10 <HAL_RCCEx_CRS_IRQHandler+0xc0>
      {
        crserror |= RCC_CRS_TRIMOVF;
20012e08:	68fb      	ldr	r3, [r7, #12]
20012e0a:	f043 0320 	orr.w	r3, r3, #32
20012e0e:	60fb      	str	r3, [r7, #12]
      }

      /* Clear CRS Error flags */
      WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
20012e10:	4b05      	ldr	r3, [pc, #20]	@ (20012e28 <HAL_RCCEx_CRS_IRQHandler+0xd8>)
20012e12:	2204      	movs	r2, #4
20012e14:	60da      	str	r2, [r3, #12]

      /* user error callback */
      HAL_RCCEx_CRS_ErrorCallback(crserror);
20012e16:	68f8      	ldr	r0, [r7, #12]
20012e18:	f000 f81d 	bl	20012e56 <HAL_RCCEx_CRS_ErrorCallback>
    }
  }
}
20012e1c:	e7ff      	b.n	20012e1e <HAL_RCCEx_CRS_IRQHandler+0xce>
20012e1e:	bf00      	nop
20012e20:	3710      	adds	r7, #16
20012e22:	46bd      	mov	sp, r7
20012e24:	bd80      	pop	{r7, pc}
20012e26:	bf00      	nop
20012e28:	40006000 	.word	0x40006000

20012e2c <HAL_RCCEx_CRS_SyncOkCallback>:
/**
  * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_SyncOkCallback(void)
{
20012e2c:	b480      	push	{r7}
20012e2e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
   */
}
20012e30:	bf00      	nop
20012e32:	46bd      	mov	sp, r7
20012e34:	f85d 7b04 	ldr.w	r7, [sp], #4
20012e38:	4770      	bx	lr

20012e3a <HAL_RCCEx_CRS_SyncWarnCallback>:
/**
  * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
{
20012e3a:	b480      	push	{r7}
20012e3c:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
   */
}
20012e3e:	bf00      	nop
20012e40:	46bd      	mov	sp, r7
20012e42:	f85d 7b04 	ldr.w	r7, [sp], #4
20012e46:	4770      	bx	lr

20012e48 <HAL_RCCEx_CRS_ExpectedSyncCallback>:
/**
  * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
{
20012e48:	b480      	push	{r7}
20012e4a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
   */
}
20012e4c:	bf00      	nop
20012e4e:	46bd      	mov	sp, r7
20012e50:	f85d 7b04 	ldr.w	r7, [sp], #4
20012e54:	4770      	bx	lr

20012e56 <HAL_RCCEx_CRS_ErrorCallback>:
  *           @arg @ref RCC_CRS_SYNCMISS
  *           @arg @ref RCC_CRS_TRIMOVF
  * @retval none
  */
__weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
{
20012e56:	b480      	push	{r7}
20012e58:	b083      	sub	sp, #12
20012e5a:	af00      	add	r7, sp, #0
20012e5c:	6078      	str	r0, [r7, #4]
  UNUSED(Error);

  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
   */
}
20012e5e:	bf00      	nop
20012e60:	370c      	adds	r7, #12
20012e62:	46bd      	mov	sp, r7
20012e64:	f85d 7b04 	ldr.w	r7, [sp], #4
20012e68:	4770      	bx	lr
	...

20012e6c <RCCEx_PLLSource_Enable>:
  *                             RCC_PLLSOURCE_HSE
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSource_Enable(uint32_t PllSource)
{
20012e6c:	b580      	push	{r7, lr}
20012e6e:	b084      	sub	sp, #16
20012e70:	af00      	add	r7, sp, #0
20012e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
20012e74:	2300      	movs	r3, #0
20012e76:	73fb      	strb	r3, [r7, #15]

  switch (PllSource)
20012e78:	687b      	ldr	r3, [r7, #4]
20012e7a:	2b03      	cmp	r3, #3
20012e7c:	d04d      	beq.n	20012f1a <RCCEx_PLLSource_Enable+0xae>
20012e7e:	687b      	ldr	r3, [r7, #4]
20012e80:	2b03      	cmp	r3, #3
20012e82:	d86c      	bhi.n	20012f5e <RCCEx_PLLSource_Enable+0xf2>
20012e84:	687b      	ldr	r3, [r7, #4]
20012e86:	2b01      	cmp	r3, #1
20012e88:	d003      	beq.n	20012e92 <RCCEx_PLLSource_Enable+0x26>
20012e8a:	687b      	ldr	r3, [r7, #4]
20012e8c:	2b02      	cmp	r3, #2
20012e8e:	d022      	beq.n	20012ed6 <RCCEx_PLLSource_Enable+0x6a>
20012e90:	e065      	b.n	20012f5e <RCCEx_PLLSource_Enable+0xf2>
  {
    case RCC_PLLSOURCE_MSI:
      /* Check whether MSI in not ready and enable it */
      if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
20012e92:	4b39      	ldr	r3, [pc, #228]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012e94:	681b      	ldr	r3, [r3, #0]
20012e96:	f003 0304 	and.w	r3, r3, #4
20012e9a:	2b00      	cmp	r3, #0
20012e9c:	d162      	bne.n	20012f64 <RCCEx_PLLSource_Enable+0xf8>
      {
        /* Enable the Internal Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
20012e9e:	4b36      	ldr	r3, [pc, #216]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012ea0:	681b      	ldr	r3, [r3, #0]
20012ea2:	4a35      	ldr	r2, [pc, #212]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012ea4:	f043 0301 	orr.w	r3, r3, #1
20012ea8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
20012eaa:	f7ef fd21 	bl	200028f0 <HAL_GetTick>
20012eae:	60b8      	str	r0, [r7, #8]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
20012eb0:	e00a      	b.n	20012ec8 <RCCEx_PLLSource_Enable+0x5c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
20012eb2:	f7ef fd1d 	bl	200028f0 <HAL_GetTick>
20012eb6:	4602      	mov	r2, r0
20012eb8:	68bb      	ldr	r3, [r7, #8]
20012eba:	1ad3      	subs	r3, r2, r3
20012ebc:	2b02      	cmp	r3, #2
20012ebe:	d903      	bls.n	20012ec8 <RCCEx_PLLSource_Enable+0x5c>
          {
            status = HAL_TIMEOUT;
20012ec0:	2303      	movs	r3, #3
20012ec2:	73fb      	strb	r3, [r7, #15]
            break;
20012ec4:	bf00      	nop
          }
        }
      }
      break;
20012ec6:	e04d      	b.n	20012f64 <RCCEx_PLLSource_Enable+0xf8>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
20012ec8:	4b2b      	ldr	r3, [pc, #172]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012eca:	681b      	ldr	r3, [r3, #0]
20012ecc:	f003 0304 	and.w	r3, r3, #4
20012ed0:	2b00      	cmp	r3, #0
20012ed2:	d0ee      	beq.n	20012eb2 <RCCEx_PLLSource_Enable+0x46>
      break;
20012ed4:	e046      	b.n	20012f64 <RCCEx_PLLSource_Enable+0xf8>

    case RCC_PLLSOURCE_HSI:
      /* Check whether HSI in not ready and enable it */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20012ed6:	4b28      	ldr	r3, [pc, #160]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012ed8:	681b      	ldr	r3, [r3, #0]
20012eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012ede:	2b00      	cmp	r3, #0
20012ee0:	d142      	bne.n	20012f68 <RCCEx_PLLSource_Enable+0xfc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
20012ee2:	4b25      	ldr	r3, [pc, #148]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012ee4:	681b      	ldr	r3, [r3, #0]
20012ee6:	4a24      	ldr	r2, [pc, #144]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012ee8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20012eec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
20012eee:	f7ef fcff 	bl	200028f0 <HAL_GetTick>
20012ef2:	60b8      	str	r0, [r7, #8]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20012ef4:	e00a      	b.n	20012f0c <RCCEx_PLLSource_Enable+0xa0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
20012ef6:	f7ef fcfb 	bl	200028f0 <HAL_GetTick>
20012efa:	4602      	mov	r2, r0
20012efc:	68bb      	ldr	r3, [r7, #8]
20012efe:	1ad3      	subs	r3, r2, r3
20012f00:	2b02      	cmp	r3, #2
20012f02:	d903      	bls.n	20012f0c <RCCEx_PLLSource_Enable+0xa0>
          {
            status = HAL_TIMEOUT;
20012f04:	2303      	movs	r3, #3
20012f06:	73fb      	strb	r3, [r7, #15]
            break;
20012f08:	bf00      	nop
          }
        }
      }
      break;
20012f0a:	e02d      	b.n	20012f68 <RCCEx_PLLSource_Enable+0xfc>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20012f0c:	4b1a      	ldr	r3, [pc, #104]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012f0e:	681b      	ldr	r3, [r3, #0]
20012f10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20012f14:	2b00      	cmp	r3, #0
20012f16:	d0ee      	beq.n	20012ef6 <RCCEx_PLLSource_Enable+0x8a>
      break;
20012f18:	e026      	b.n	20012f68 <RCCEx_PLLSource_Enable+0xfc>

    case RCC_PLLSOURCE_HSE:
      /* Check whether HSE in not ready and enable it */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20012f1a:	4b17      	ldr	r3, [pc, #92]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012f1c:	681b      	ldr	r3, [r3, #0]
20012f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20012f22:	2b00      	cmp	r3, #0
20012f24:	d122      	bne.n	20012f6c <RCCEx_PLLSource_Enable+0x100>
      {
        /* Enable the External High Speed oscillator (HSE) */
        SET_BIT(RCC->CR, RCC_CR_HSEON);
20012f26:	4b14      	ldr	r3, [pc, #80]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012f28:	681b      	ldr	r3, [r3, #0]
20012f2a:	4a13      	ldr	r2, [pc, #76]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20012f30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20012f32:	f7ef fcdd 	bl	200028f0 <HAL_GetTick>
20012f36:	60b8      	str	r0, [r7, #8]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20012f38:	e00a      	b.n	20012f50 <RCCEx_PLLSource_Enable+0xe4>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
20012f3a:	f7ef fcd9 	bl	200028f0 <HAL_GetTick>
20012f3e:	4602      	mov	r2, r0
20012f40:	68bb      	ldr	r3, [r7, #8]
20012f42:	1ad3      	subs	r3, r2, r3
20012f44:	2b64      	cmp	r3, #100	@ 0x64
20012f46:	d903      	bls.n	20012f50 <RCCEx_PLLSource_Enable+0xe4>
          {
            status = HAL_TIMEOUT;
20012f48:	2303      	movs	r3, #3
20012f4a:	73fb      	strb	r3, [r7, #15]
            break;
20012f4c:	bf00      	nop
          }
        }
      }
      break;
20012f4e:	e00d      	b.n	20012f6c <RCCEx_PLLSource_Enable+0x100>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20012f50:	4b09      	ldr	r3, [pc, #36]	@ (20012f78 <RCCEx_PLLSource_Enable+0x10c>)
20012f52:	681b      	ldr	r3, [r3, #0]
20012f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20012f58:	2b00      	cmp	r3, #0
20012f5a:	d0ee      	beq.n	20012f3a <RCCEx_PLLSource_Enable+0xce>
      break;
20012f5c:	e006      	b.n	20012f6c <RCCEx_PLLSource_Enable+0x100>

    default:
      status = HAL_ERROR;
20012f5e:	2301      	movs	r3, #1
20012f60:	73fb      	strb	r3, [r7, #15]
      break;
20012f62:	e004      	b.n	20012f6e <RCCEx_PLLSource_Enable+0x102>
      break;
20012f64:	bf00      	nop
20012f66:	e002      	b.n	20012f6e <RCCEx_PLLSource_Enable+0x102>
      break;
20012f68:	bf00      	nop
20012f6a:	e000      	b.n	20012f6e <RCCEx_PLLSource_Enable+0x102>
      break;
20012f6c:	bf00      	nop
  }

  return status;
20012f6e:	7bfb      	ldrb	r3, [r7, #15]
}
20012f70:	4618      	mov	r0, r3
20012f72:	3710      	adds	r7, #16
20012f74:	46bd      	mov	sp, r7
20012f76:	bd80      	pop	{r7, pc}
20012f78:	46020c00 	.word	0x46020c00

20012f7c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
20012f7c:	b580      	push	{r7, lr}
20012f7e:	b084      	sub	sp, #16
20012f80:	af00      	add	r7, sp, #0
20012f82:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
20012f84:	4b47      	ldr	r3, [pc, #284]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20012f86:	681b      	ldr	r3, [r3, #0]
20012f88:	4a46      	ldr	r2, [pc, #280]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20012f8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20012f8e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20012f90:	f7ef fcae 	bl	200028f0 <HAL_GetTick>
20012f94:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
20012f96:	e008      	b.n	20012faa <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
20012f98:	f7ef fcaa 	bl	200028f0 <HAL_GetTick>
20012f9c:	4602      	mov	r2, r0
20012f9e:	68fb      	ldr	r3, [r7, #12]
20012fa0:	1ad3      	subs	r3, r2, r3
20012fa2:	2b02      	cmp	r3, #2
20012fa4:	d901      	bls.n	20012faa <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
20012fa6:	2303      	movs	r3, #3
20012fa8:	e077      	b.n	2001309a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
20012faa:	4b3e      	ldr	r3, [pc, #248]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20012fac:	681b      	ldr	r3, [r3, #0]
20012fae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20012fb2:	2b00      	cmp	r3, #0
20012fb4:	d1f0      	bne.n	20012f98 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
20012fb6:	4b3b      	ldr	r3, [pc, #236]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20012fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20012fba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
20012fbe:	f023 0303 	bic.w	r3, r3, #3
20012fc2:	687a      	ldr	r2, [r7, #4]
20012fc4:	6811      	ldr	r1, [r2, #0]
20012fc6:	687a      	ldr	r2, [r7, #4]
20012fc8:	6852      	ldr	r2, [r2, #4]
20012fca:	3a01      	subs	r2, #1
20012fcc:	0212      	lsls	r2, r2, #8
20012fce:	430a      	orrs	r2, r1
20012fd0:	4934      	ldr	r1, [pc, #208]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20012fd2:	4313      	orrs	r3, r2
20012fd4:	62cb      	str	r3, [r1, #44]	@ 0x2c
20012fd6:	4b33      	ldr	r3, [pc, #204]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20012fd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
20012fda:	4b33      	ldr	r3, [pc, #204]	@ (200130a8 <RCCEx_PLL2_Config+0x12c>)
20012fdc:	4013      	ands	r3, r2
20012fde:	687a      	ldr	r2, [r7, #4]
20012fe0:	6892      	ldr	r2, [r2, #8]
20012fe2:	3a01      	subs	r2, #1
20012fe4:	f3c2 0108 	ubfx	r1, r2, #0, #9
20012fe8:	687a      	ldr	r2, [r7, #4]
20012fea:	68d2      	ldr	r2, [r2, #12]
20012fec:	3a01      	subs	r2, #1
20012fee:	0252      	lsls	r2, r2, #9
20012ff0:	b292      	uxth	r2, r2
20012ff2:	4311      	orrs	r1, r2
20012ff4:	687a      	ldr	r2, [r7, #4]
20012ff6:	6912      	ldr	r2, [r2, #16]
20012ff8:	3a01      	subs	r2, #1
20012ffa:	0412      	lsls	r2, r2, #16
20012ffc:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
20013000:	4311      	orrs	r1, r2
20013002:	687a      	ldr	r2, [r7, #4]
20013004:	6952      	ldr	r2, [r2, #20]
20013006:	3a01      	subs	r2, #1
20013008:	0612      	lsls	r2, r2, #24
2001300a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
2001300e:	430a      	orrs	r2, r1
20013010:	4924      	ldr	r1, [pc, #144]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20013012:	4313      	orrs	r3, r2
20013014:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
20013016:	4b23      	ldr	r3, [pc, #140]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20013018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001301a:	f023 020c 	bic.w	r2, r3, #12
2001301e:	687b      	ldr	r3, [r7, #4]
20013020:	699b      	ldr	r3, [r3, #24]
20013022:	4920      	ldr	r1, [pc, #128]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20013024:	4313      	orrs	r3, r2
20013026:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
20013028:	4b1e      	ldr	r3, [pc, #120]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
2001302a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
2001302c:	687b      	ldr	r3, [r7, #4]
2001302e:	6a1b      	ldr	r3, [r3, #32]
20013030:	491c      	ldr	r1, [pc, #112]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20013032:	4313      	orrs	r3, r2
20013034:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
20013036:	4b1b      	ldr	r3, [pc, #108]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20013038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001303a:	4a1a      	ldr	r2, [pc, #104]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
2001303c:	f023 0310 	bic.w	r3, r3, #16
20013040:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
20013042:	4b18      	ldr	r3, [pc, #96]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20013044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20013046:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2001304a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
2001304e:	687a      	ldr	r2, [r7, #4]
20013050:	69d2      	ldr	r2, [r2, #28]
20013052:	00d2      	lsls	r2, r2, #3
20013054:	4913      	ldr	r1, [pc, #76]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20013056:	4313      	orrs	r3, r2
20013058:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
2001305a:	4b12      	ldr	r3, [pc, #72]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
2001305c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001305e:	4a11      	ldr	r2, [pc, #68]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20013060:	f043 0310 	orr.w	r3, r3, #16
20013064:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
20013066:	4b0f      	ldr	r3, [pc, #60]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
20013068:	681b      	ldr	r3, [r3, #0]
2001306a:	4a0e      	ldr	r2, [pc, #56]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
2001306c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
20013070:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20013072:	f7ef fc3d 	bl	200028f0 <HAL_GetTick>
20013076:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
20013078:	e008      	b.n	2001308c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
2001307a:	f7ef fc39 	bl	200028f0 <HAL_GetTick>
2001307e:	4602      	mov	r2, r0
20013080:	68fb      	ldr	r3, [r7, #12]
20013082:	1ad3      	subs	r3, r2, r3
20013084:	2b02      	cmp	r3, #2
20013086:	d901      	bls.n	2001308c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
20013088:	2303      	movs	r3, #3
2001308a:	e006      	b.n	2001309a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
2001308c:	4b05      	ldr	r3, [pc, #20]	@ (200130a4 <RCCEx_PLL2_Config+0x128>)
2001308e:	681b      	ldr	r3, [r3, #0]
20013090:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20013094:	2b00      	cmp	r3, #0
20013096:	d0f0      	beq.n	2001307a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
20013098:	2300      	movs	r3, #0

}
2001309a:	4618      	mov	r0, r3
2001309c:	3710      	adds	r7, #16
2001309e:	46bd      	mov	sp, r7
200130a0:	bd80      	pop	{r7, pc}
200130a2:	bf00      	nop
200130a4:	46020c00 	.word	0x46020c00
200130a8:	80800000 	.word	0x80800000

200130ac <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
200130ac:	b580      	push	{r7, lr}
200130ae:	b084      	sub	sp, #16
200130b0:	af00      	add	r7, sp, #0
200130b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
200130b4:	4b47      	ldr	r3, [pc, #284]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
200130b6:	681b      	ldr	r3, [r3, #0]
200130b8:	4a46      	ldr	r2, [pc, #280]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
200130ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
200130be:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
200130c0:	f7ef fc16 	bl	200028f0 <HAL_GetTick>
200130c4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
200130c6:	e008      	b.n	200130da <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
200130c8:	f7ef fc12 	bl	200028f0 <HAL_GetTick>
200130cc:	4602      	mov	r2, r0
200130ce:	68fb      	ldr	r3, [r7, #12]
200130d0:	1ad3      	subs	r3, r2, r3
200130d2:	2b02      	cmp	r3, #2
200130d4:	d901      	bls.n	200130da <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
200130d6:	2303      	movs	r3, #3
200130d8:	e077      	b.n	200131ca <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
200130da:	4b3e      	ldr	r3, [pc, #248]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
200130dc:	681b      	ldr	r3, [r3, #0]
200130de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
200130e2:	2b00      	cmp	r3, #0
200130e4:	d1f0      	bne.n	200130c8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
200130e6:	4b3b      	ldr	r3, [pc, #236]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
200130e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200130ea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
200130ee:	f023 0303 	bic.w	r3, r3, #3
200130f2:	687a      	ldr	r2, [r7, #4]
200130f4:	6811      	ldr	r1, [r2, #0]
200130f6:	687a      	ldr	r2, [r7, #4]
200130f8:	6852      	ldr	r2, [r2, #4]
200130fa:	3a01      	subs	r2, #1
200130fc:	0212      	lsls	r2, r2, #8
200130fe:	430a      	orrs	r2, r1
20013100:	4934      	ldr	r1, [pc, #208]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013102:	4313      	orrs	r3, r2
20013104:	630b      	str	r3, [r1, #48]	@ 0x30
20013106:	4b33      	ldr	r3, [pc, #204]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013108:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2001310a:	4b33      	ldr	r3, [pc, #204]	@ (200131d8 <RCCEx_PLL3_Config+0x12c>)
2001310c:	4013      	ands	r3, r2
2001310e:	687a      	ldr	r2, [r7, #4]
20013110:	6892      	ldr	r2, [r2, #8]
20013112:	3a01      	subs	r2, #1
20013114:	f3c2 0108 	ubfx	r1, r2, #0, #9
20013118:	687a      	ldr	r2, [r7, #4]
2001311a:	68d2      	ldr	r2, [r2, #12]
2001311c:	3a01      	subs	r2, #1
2001311e:	0252      	lsls	r2, r2, #9
20013120:	b292      	uxth	r2, r2
20013122:	4311      	orrs	r1, r2
20013124:	687a      	ldr	r2, [r7, #4]
20013126:	6912      	ldr	r2, [r2, #16]
20013128:	3a01      	subs	r2, #1
2001312a:	0412      	lsls	r2, r2, #16
2001312c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
20013130:	4311      	orrs	r1, r2
20013132:	687a      	ldr	r2, [r7, #4]
20013134:	6952      	ldr	r2, [r2, #20]
20013136:	3a01      	subs	r2, #1
20013138:	0612      	lsls	r2, r2, #24
2001313a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
2001313e:	430a      	orrs	r2, r1
20013140:	4924      	ldr	r1, [pc, #144]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013142:	4313      	orrs	r3, r2
20013144:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
20013146:	4b23      	ldr	r3, [pc, #140]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001314a:	f023 020c 	bic.w	r2, r3, #12
2001314e:	687b      	ldr	r3, [r7, #4]
20013150:	699b      	ldr	r3, [r3, #24]
20013152:	4920      	ldr	r1, [pc, #128]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013154:	4313      	orrs	r3, r2
20013156:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
20013158:	4b1e      	ldr	r3, [pc, #120]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
2001315a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
2001315c:	687b      	ldr	r3, [r7, #4]
2001315e:	6a1b      	ldr	r3, [r3, #32]
20013160:	491c      	ldr	r1, [pc, #112]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013162:	4313      	orrs	r3, r2
20013164:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
20013166:	4b1b      	ldr	r3, [pc, #108]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001316a:	4a1a      	ldr	r2, [pc, #104]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
2001316c:	f023 0310 	bic.w	r3, r3, #16
20013170:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
20013172:	4b18      	ldr	r3, [pc, #96]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20013176:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
2001317a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
2001317e:	687a      	ldr	r2, [r7, #4]
20013180:	69d2      	ldr	r2, [r2, #28]
20013182:	00d2      	lsls	r2, r2, #3
20013184:	4913      	ldr	r1, [pc, #76]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013186:	4313      	orrs	r3, r2
20013188:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
2001318a:	4b12      	ldr	r3, [pc, #72]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
2001318c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2001318e:	4a11      	ldr	r2, [pc, #68]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013190:	f043 0310 	orr.w	r3, r3, #16
20013194:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
20013196:	4b0f      	ldr	r3, [pc, #60]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
20013198:	681b      	ldr	r3, [r3, #0]
2001319a:	4a0e      	ldr	r2, [pc, #56]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
2001319c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
200131a0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
200131a2:	f7ef fba5 	bl	200028f0 <HAL_GetTick>
200131a6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
200131a8:	e008      	b.n	200131bc <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
200131aa:	f7ef fba1 	bl	200028f0 <HAL_GetTick>
200131ae:	4602      	mov	r2, r0
200131b0:	68fb      	ldr	r3, [r7, #12]
200131b2:	1ad3      	subs	r3, r2, r3
200131b4:	2b02      	cmp	r3, #2
200131b6:	d901      	bls.n	200131bc <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
200131b8:	2303      	movs	r3, #3
200131ba:	e006      	b.n	200131ca <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
200131bc:	4b05      	ldr	r3, [pc, #20]	@ (200131d4 <RCCEx_PLL3_Config+0x128>)
200131be:	681b      	ldr	r3, [r3, #0]
200131c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
200131c4:	2b00      	cmp	r3, #0
200131c6:	d0f0      	beq.n	200131aa <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
200131c8:	2300      	movs	r3, #0
}
200131ca:	4618      	mov	r0, r3
200131cc:	3710      	adds	r7, #16
200131ce:	46bd      	mov	sp, r7
200131d0:	bd80      	pop	{r7, pc}
200131d2:	bf00      	nop
200131d4:	46020c00 	.word	0x46020c00
200131d8:	80800000 	.word	0x80800000

200131dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
200131dc:	b580      	push	{r7, lr}
200131de:	b082      	sub	sp, #8
200131e0:	af00      	add	r7, sp, #0
200131e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
200131e4:	687b      	ldr	r3, [r7, #4]
200131e6:	2b00      	cmp	r3, #0
200131e8:	d101      	bne.n	200131ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
200131ea:	2301      	movs	r3, #1
200131ec:	e042      	b.n	20013274 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
200131ee:	687b      	ldr	r3, [r7, #4]
200131f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200131f4:	2b00      	cmp	r3, #0
200131f6:	d106      	bne.n	20013206 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
200131f8:	687b      	ldr	r3, [r7, #4]
200131fa:	2200      	movs	r2, #0
200131fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
20013200:	6878      	ldr	r0, [r7, #4]
20013202:	f7ee fcc5 	bl	20001b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
20013206:	687b      	ldr	r3, [r7, #4]
20013208:	2224      	movs	r2, #36	@ 0x24
2001320a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
2001320e:	687b      	ldr	r3, [r7, #4]
20013210:	681b      	ldr	r3, [r3, #0]
20013212:	681a      	ldr	r2, [r3, #0]
20013214:	687b      	ldr	r3, [r7, #4]
20013216:	681b      	ldr	r3, [r3, #0]
20013218:	f022 0201 	bic.w	r2, r2, #1
2001321c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
2001321e:	687b      	ldr	r3, [r7, #4]
20013220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20013222:	2b00      	cmp	r3, #0
20013224:	d002      	beq.n	2001322c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
20013226:	6878      	ldr	r0, [r7, #4]
20013228:	f002 fa02 	bl	20015630 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
2001322c:	6878      	ldr	r0, [r7, #4]
2001322e:	f002 f85d 	bl	200152ec <UART_SetConfig>
20013232:	4603      	mov	r3, r0
20013234:	2b01      	cmp	r3, #1
20013236:	d101      	bne.n	2001323c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
20013238:	2301      	movs	r3, #1
2001323a:	e01b      	b.n	20013274 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2001323c:	687b      	ldr	r3, [r7, #4]
2001323e:	681b      	ldr	r3, [r3, #0]
20013240:	685a      	ldr	r2, [r3, #4]
20013242:	687b      	ldr	r3, [r7, #4]
20013244:	681b      	ldr	r3, [r3, #0]
20013246:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
2001324a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
2001324c:	687b      	ldr	r3, [r7, #4]
2001324e:	681b      	ldr	r3, [r3, #0]
20013250:	689a      	ldr	r2, [r3, #8]
20013252:	687b      	ldr	r3, [r7, #4]
20013254:	681b      	ldr	r3, [r3, #0]
20013256:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
2001325a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
2001325c:	687b      	ldr	r3, [r7, #4]
2001325e:	681b      	ldr	r3, [r3, #0]
20013260:	681a      	ldr	r2, [r3, #0]
20013262:	687b      	ldr	r3, [r7, #4]
20013264:	681b      	ldr	r3, [r3, #0]
20013266:	f042 0201 	orr.w	r2, r2, #1
2001326a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
2001326c:	6878      	ldr	r0, [r7, #4]
2001326e:	f002 fa81 	bl	20015774 <UART_CheckIdleState>
20013272:	4603      	mov	r3, r0
}
20013274:	4618      	mov	r0, r3
20013276:	3708      	adds	r7, #8
20013278:	46bd      	mov	sp, r7
2001327a:	bd80      	pop	{r7, pc}

2001327c <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
2001327c:	b580      	push	{r7, lr}
2001327e:	b082      	sub	sp, #8
20013280:	af00      	add	r7, sp, #0
20013282:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
20013284:	687b      	ldr	r3, [r7, #4]
20013286:	2b00      	cmp	r3, #0
20013288:	d101      	bne.n	2001328e <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
2001328a:	2301      	movs	r3, #1
2001328c:	e04a      	b.n	20013324 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
2001328e:	687b      	ldr	r3, [r7, #4]
20013290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013294:	2b00      	cmp	r3, #0
20013296:	d106      	bne.n	200132a6 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
20013298:	687b      	ldr	r3, [r7, #4]
2001329a:	2200      	movs	r2, #0
2001329c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
200132a0:	6878      	ldr	r0, [r7, #4]
200132a2:	f7ee fc75 	bl	20001b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
200132a6:	687b      	ldr	r3, [r7, #4]
200132a8:	2224      	movs	r2, #36	@ 0x24
200132aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
200132ae:	687b      	ldr	r3, [r7, #4]
200132b0:	681b      	ldr	r3, [r3, #0]
200132b2:	681a      	ldr	r2, [r3, #0]
200132b4:	687b      	ldr	r3, [r7, #4]
200132b6:	681b      	ldr	r3, [r3, #0]
200132b8:	f022 0201 	bic.w	r2, r2, #1
200132bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
200132be:	687b      	ldr	r3, [r7, #4]
200132c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200132c2:	2b00      	cmp	r3, #0
200132c4:	d002      	beq.n	200132cc <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
200132c6:	6878      	ldr	r0, [r7, #4]
200132c8:	f002 f9b2 	bl	20015630 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
200132cc:	6878      	ldr	r0, [r7, #4]
200132ce:	f002 f80d 	bl	200152ec <UART_SetConfig>
200132d2:	4603      	mov	r3, r0
200132d4:	2b01      	cmp	r3, #1
200132d6:	d101      	bne.n	200132dc <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
200132d8:	2301      	movs	r3, #1
200132da:	e023      	b.n	20013324 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
200132dc:	687b      	ldr	r3, [r7, #4]
200132de:	681b      	ldr	r3, [r3, #0]
200132e0:	685a      	ldr	r2, [r3, #4]
200132e2:	687b      	ldr	r3, [r7, #4]
200132e4:	681b      	ldr	r3, [r3, #0]
200132e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
200132ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
200132ec:	687b      	ldr	r3, [r7, #4]
200132ee:	681b      	ldr	r3, [r3, #0]
200132f0:	689a      	ldr	r2, [r3, #8]
200132f2:	687b      	ldr	r3, [r7, #4]
200132f4:	681b      	ldr	r3, [r3, #0]
200132f6:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
200132fa:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
200132fc:	687b      	ldr	r3, [r7, #4]
200132fe:	681b      	ldr	r3, [r3, #0]
20013300:	689a      	ldr	r2, [r3, #8]
20013302:	687b      	ldr	r3, [r7, #4]
20013304:	681b      	ldr	r3, [r3, #0]
20013306:	f042 0208 	orr.w	r2, r2, #8
2001330a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
2001330c:	687b      	ldr	r3, [r7, #4]
2001330e:	681b      	ldr	r3, [r3, #0]
20013310:	681a      	ldr	r2, [r3, #0]
20013312:	687b      	ldr	r3, [r7, #4]
20013314:	681b      	ldr	r3, [r3, #0]
20013316:	f042 0201 	orr.w	r2, r2, #1
2001331a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
2001331c:	6878      	ldr	r0, [r7, #4]
2001331e:	f002 fa29 	bl	20015774 <UART_CheckIdleState>
20013322:	4603      	mov	r3, r0
}
20013324:	4618      	mov	r0, r3
20013326:	3708      	adds	r7, #8
20013328:	46bd      	mov	sp, r7
2001332a:	bd80      	pop	{r7, pc}

2001332c <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
2001332c:	b580      	push	{r7, lr}
2001332e:	b082      	sub	sp, #8
20013330:	af00      	add	r7, sp, #0
20013332:	6078      	str	r0, [r7, #4]
20013334:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
20013336:	687b      	ldr	r3, [r7, #4]
20013338:	2b00      	cmp	r3, #0
2001333a:	d101      	bne.n	20013340 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
2001333c:	2301      	movs	r3, #1
2001333e:	e061      	b.n	20013404 <HAL_LIN_Init+0xd8>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
20013340:	687b      	ldr	r3, [r7, #4]
20013342:	69db      	ldr	r3, [r3, #28]
20013344:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20013348:	d101      	bne.n	2001334e <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
2001334a:	2301      	movs	r3, #1
2001334c:	e05a      	b.n	20013404 <HAL_LIN_Init+0xd8>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
2001334e:	687b      	ldr	r3, [r7, #4]
20013350:	689b      	ldr	r3, [r3, #8]
20013352:	2b00      	cmp	r3, #0
20013354:	d001      	beq.n	2001335a <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
20013356:	2301      	movs	r3, #1
20013358:	e054      	b.n	20013404 <HAL_LIN_Init+0xd8>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
2001335a:	687b      	ldr	r3, [r7, #4]
2001335c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013360:	2b00      	cmp	r3, #0
20013362:	d106      	bne.n	20013372 <HAL_LIN_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
20013364:	687b      	ldr	r3, [r7, #4]
20013366:	2200      	movs	r2, #0
20013368:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
2001336c:	6878      	ldr	r0, [r7, #4]
2001336e:	f7ee fc0f 	bl	20001b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
20013372:	687b      	ldr	r3, [r7, #4]
20013374:	2224      	movs	r2, #36	@ 0x24
20013376:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
2001337a:	687b      	ldr	r3, [r7, #4]
2001337c:	681b      	ldr	r3, [r3, #0]
2001337e:	681a      	ldr	r2, [r3, #0]
20013380:	687b      	ldr	r3, [r7, #4]
20013382:	681b      	ldr	r3, [r3, #0]
20013384:	f022 0201 	bic.w	r2, r2, #1
20013388:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
2001338a:	687b      	ldr	r3, [r7, #4]
2001338c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001338e:	2b00      	cmp	r3, #0
20013390:	d002      	beq.n	20013398 <HAL_LIN_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
20013392:	6878      	ldr	r0, [r7, #4]
20013394:	f002 f94c 	bl	20015630 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
20013398:	6878      	ldr	r0, [r7, #4]
2001339a:	f001 ffa7 	bl	200152ec <UART_SetConfig>
2001339e:	4603      	mov	r3, r0
200133a0:	2b01      	cmp	r3, #1
200133a2:	d101      	bne.n	200133a8 <HAL_LIN_Init+0x7c>
  {
    return HAL_ERROR;
200133a4:	2301      	movs	r3, #1
200133a6:	e02d      	b.n	20013404 <HAL_LIN_Init+0xd8>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
200133a8:	687b      	ldr	r3, [r7, #4]
200133aa:	681b      	ldr	r3, [r3, #0]
200133ac:	685a      	ldr	r2, [r3, #4]
200133ae:	687b      	ldr	r3, [r7, #4]
200133b0:	681b      	ldr	r3, [r3, #0]
200133b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
200133b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
200133b8:	687b      	ldr	r3, [r7, #4]
200133ba:	681b      	ldr	r3, [r3, #0]
200133bc:	689a      	ldr	r2, [r3, #8]
200133be:	687b      	ldr	r3, [r7, #4]
200133c0:	681b      	ldr	r3, [r3, #0]
200133c2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
200133c6:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
200133c8:	687b      	ldr	r3, [r7, #4]
200133ca:	681b      	ldr	r3, [r3, #0]
200133cc:	685a      	ldr	r2, [r3, #4]
200133ce:	687b      	ldr	r3, [r7, #4]
200133d0:	681b      	ldr	r3, [r3, #0]
200133d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
200133d6:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
200133d8:	687b      	ldr	r3, [r7, #4]
200133da:	681b      	ldr	r3, [r3, #0]
200133dc:	685b      	ldr	r3, [r3, #4]
200133de:	f023 0120 	bic.w	r1, r3, #32
200133e2:	687b      	ldr	r3, [r7, #4]
200133e4:	681b      	ldr	r3, [r3, #0]
200133e6:	683a      	ldr	r2, [r7, #0]
200133e8:	430a      	orrs	r2, r1
200133ea:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
200133ec:	687b      	ldr	r3, [r7, #4]
200133ee:	681b      	ldr	r3, [r3, #0]
200133f0:	681a      	ldr	r2, [r3, #0]
200133f2:	687b      	ldr	r3, [r7, #4]
200133f4:	681b      	ldr	r3, [r3, #0]
200133f6:	f042 0201 	orr.w	r2, r2, #1
200133fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
200133fc:	6878      	ldr	r0, [r7, #4]
200133fe:	f002 f9b9 	bl	20015774 <UART_CheckIdleState>
20013402:	4603      	mov	r3, r0
}
20013404:	4618      	mov	r0, r3
20013406:	3708      	adds	r7, #8
20013408:	46bd      	mov	sp, r7
2001340a:	bd80      	pop	{r7, pc}

2001340c <HAL_MultiProcessor_Init>:
  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
  *        HAL_MultiProcessor_Init().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
2001340c:	b580      	push	{r7, lr}
2001340e:	b084      	sub	sp, #16
20013410:	af00      	add	r7, sp, #0
20013412:	60f8      	str	r0, [r7, #12]
20013414:	460b      	mov	r3, r1
20013416:	607a      	str	r2, [r7, #4]
20013418:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
2001341a:	68fb      	ldr	r3, [r7, #12]
2001341c:	2b00      	cmp	r3, #0
2001341e:	d101      	bne.n	20013424 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
20013420:	2301      	movs	r3, #1
20013422:	e05b      	b.n	200134dc <HAL_MultiProcessor_Init+0xd0>
  }

  /* Check the wake up method parameter */
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));

  if (huart->gState == HAL_UART_STATE_RESET)
20013424:	68fb      	ldr	r3, [r7, #12]
20013426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2001342a:	2b00      	cmp	r3, #0
2001342c:	d106      	bne.n	2001343c <HAL_MultiProcessor_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
2001342e:	68fb      	ldr	r3, [r7, #12]
20013430:	2200      	movs	r2, #0
20013432:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
20013436:	68f8      	ldr	r0, [r7, #12]
20013438:	f7ee fbaa 	bl	20001b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
2001343c:	68fb      	ldr	r3, [r7, #12]
2001343e:	2224      	movs	r2, #36	@ 0x24
20013440:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
20013444:	68fb      	ldr	r3, [r7, #12]
20013446:	681b      	ldr	r3, [r3, #0]
20013448:	681a      	ldr	r2, [r3, #0]
2001344a:	68fb      	ldr	r3, [r7, #12]
2001344c:	681b      	ldr	r3, [r3, #0]
2001344e:	f022 0201 	bic.w	r2, r2, #1
20013452:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
20013454:	68fb      	ldr	r3, [r7, #12]
20013456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20013458:	2b00      	cmp	r3, #0
2001345a:	d002      	beq.n	20013462 <HAL_MultiProcessor_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
2001345c:	68f8      	ldr	r0, [r7, #12]
2001345e:	f002 f8e7 	bl	20015630 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
20013462:	68f8      	ldr	r0, [r7, #12]
20013464:	f001 ff42 	bl	200152ec <UART_SetConfig>
20013468:	4603      	mov	r3, r0
2001346a:	2b01      	cmp	r3, #1
2001346c:	d101      	bne.n	20013472 <HAL_MultiProcessor_Init+0x66>
  {
    return HAL_ERROR;
2001346e:	2301      	movs	r3, #1
20013470:	e034      	b.n	200134dc <HAL_MultiProcessor_Init+0xd0>
  }

  /* In multiprocessor mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
20013472:	68fb      	ldr	r3, [r7, #12]
20013474:	681b      	ldr	r3, [r3, #0]
20013476:	685a      	ldr	r2, [r3, #4]
20013478:	68fb      	ldr	r3, [r7, #12]
2001347a:	681b      	ldr	r3, [r3, #0]
2001347c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
20013480:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
20013482:	68fb      	ldr	r3, [r7, #12]
20013484:	681b      	ldr	r3, [r3, #0]
20013486:	689a      	ldr	r2, [r3, #8]
20013488:	68fb      	ldr	r3, [r7, #12]
2001348a:	681b      	ldr	r3, [r3, #0]
2001348c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
20013490:	609a      	str	r2, [r3, #8]

  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
20013492:	687b      	ldr	r3, [r7, #4]
20013494:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20013498:	d10a      	bne.n	200134b0 <HAL_MultiProcessor_Init+0xa4>
  {
    /* If address mark wake up method is chosen, set the USART address node */
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
2001349a:	68fb      	ldr	r3, [r7, #12]
2001349c:	681b      	ldr	r3, [r3, #0]
2001349e:	685b      	ldr	r3, [r3, #4]
200134a0:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
200134a4:	7afb      	ldrb	r3, [r7, #11]
200134a6:	061a      	lsls	r2, r3, #24
200134a8:	68fb      	ldr	r3, [r7, #12]
200134aa:	681b      	ldr	r3, [r3, #0]
200134ac:	430a      	orrs	r2, r1
200134ae:	605a      	str	r2, [r3, #4]
  }

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
200134b0:	68fb      	ldr	r3, [r7, #12]
200134b2:	681b      	ldr	r3, [r3, #0]
200134b4:	681b      	ldr	r3, [r3, #0]
200134b6:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
200134ba:	68fb      	ldr	r3, [r7, #12]
200134bc:	681b      	ldr	r3, [r3, #0]
200134be:	687a      	ldr	r2, [r7, #4]
200134c0:	430a      	orrs	r2, r1
200134c2:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE(huart);
200134c4:	68fb      	ldr	r3, [r7, #12]
200134c6:	681b      	ldr	r3, [r3, #0]
200134c8:	681a      	ldr	r2, [r3, #0]
200134ca:	68fb      	ldr	r3, [r7, #12]
200134cc:	681b      	ldr	r3, [r3, #0]
200134ce:	f042 0201 	orr.w	r2, r2, #1
200134d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
200134d4:	68f8      	ldr	r0, [r7, #12]
200134d6:	f002 f94d 	bl	20015774 <UART_CheckIdleState>
200134da:	4603      	mov	r3, r0
}
200134dc:	4618      	mov	r0, r3
200134de:	3710      	adds	r7, #16
200134e0:	46bd      	mov	sp, r7
200134e2:	bd80      	pop	{r7, pc}

200134e4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
200134e4:	b580      	push	{r7, lr}
200134e6:	b082      	sub	sp, #8
200134e8:	af00      	add	r7, sp, #0
200134ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
200134ec:	687b      	ldr	r3, [r7, #4]
200134ee:	2b00      	cmp	r3, #0
200134f0:	d101      	bne.n	200134f6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
200134f2:	2301      	movs	r3, #1
200134f4:	e031      	b.n	2001355a <HAL_UART_DeInit+0x76>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
200134f6:	687b      	ldr	r3, [r7, #4]
200134f8:	2224      	movs	r2, #36	@ 0x24
200134fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
200134fe:	687b      	ldr	r3, [r7, #4]
20013500:	681b      	ldr	r3, [r3, #0]
20013502:	681a      	ldr	r2, [r3, #0]
20013504:	687b      	ldr	r3, [r7, #4]
20013506:	681b      	ldr	r3, [r3, #0]
20013508:	f022 0201 	bic.w	r2, r2, #1
2001350c:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
2001350e:	687b      	ldr	r3, [r7, #4]
20013510:	681b      	ldr	r3, [r3, #0]
20013512:	2200      	movs	r2, #0
20013514:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
20013516:	687b      	ldr	r3, [r7, #4]
20013518:	681b      	ldr	r3, [r3, #0]
2001351a:	2200      	movs	r2, #0
2001351c:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
2001351e:	687b      	ldr	r3, [r7, #4]
20013520:	681b      	ldr	r3, [r3, #0]
20013522:	2200      	movs	r2, #0
20013524:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
20013526:	6878      	ldr	r0, [r7, #4]
20013528:	f7ee fb9a 	bl	20001c60 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
2001352c:	687b      	ldr	r3, [r7, #4]
2001352e:	2200      	movs	r2, #0
20013530:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
20013534:	687b      	ldr	r3, [r7, #4]
20013536:	2200      	movs	r2, #0
20013538:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
2001353c:	687b      	ldr	r3, [r7, #4]
2001353e:	2200      	movs	r2, #0
20013540:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20013544:	687b      	ldr	r3, [r7, #4]
20013546:	2200      	movs	r2, #0
20013548:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
2001354a:	687b      	ldr	r3, [r7, #4]
2001354c:	2200      	movs	r2, #0
2001354e:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
20013550:	687b      	ldr	r3, [r7, #4]
20013552:	2200      	movs	r2, #0
20013554:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20013558:	2300      	movs	r3, #0
}
2001355a:	4618      	mov	r0, r3
2001355c:	3708      	adds	r7, #8
2001355e:	46bd      	mov	sp, r7
20013560:	bd80      	pop	{r7, pc}
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
20013562:	b480      	push	{r7}
20013564:	b083      	sub	sp, #12
20013566:	af00      	add	r7, sp, #0
20013568:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
2001356a:	bf00      	nop
2001356c:	370c      	adds	r7, #12
2001356e:	46bd      	mov	sp, r7
20013570:	f85d 7b04 	ldr.w	r7, [sp], #4
20013574:	4770      	bx	lr
  * @brief DeInitialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
20013576:	b480      	push	{r7}
20013578:	b083      	sub	sp, #12
2001357a:	af00      	add	r7, sp, #0
2001357c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspDeInit can be implemented in the user file
   */
}
2001357e:	bf00      	nop
20013580:	370c      	adds	r7, #12
20013582:	46bd      	mov	sp, r7
20013584:	f85d 7b04 	ldr.w	r7, [sp], #4
20013588:	4770      	bx	lr

2001358a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
2001358a:	b580      	push	{r7, lr}
2001358c:	b08a      	sub	sp, #40	@ 0x28
2001358e:	af02      	add	r7, sp, #8
20013590:	60f8      	str	r0, [r7, #12]
20013592:	60b9      	str	r1, [r7, #8]
20013594:	603b      	str	r3, [r7, #0]
20013596:	4613      	mov	r3, r2
20013598:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
2001359a:	68fb      	ldr	r3, [r7, #12]
2001359c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200135a0:	2b20      	cmp	r3, #32
200135a2:	f040 808b 	bne.w	200136bc <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
200135a6:	68bb      	ldr	r3, [r7, #8]
200135a8:	2b00      	cmp	r3, #0
200135aa:	d002      	beq.n	200135b2 <HAL_UART_Transmit+0x28>
200135ac:	88fb      	ldrh	r3, [r7, #6]
200135ae:	2b00      	cmp	r3, #0
200135b0:	d101      	bne.n	200135b6 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
200135b2:	2301      	movs	r3, #1
200135b4:	e083      	b.n	200136be <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
200135b6:	68fb      	ldr	r3, [r7, #12]
200135b8:	681b      	ldr	r3, [r3, #0]
200135ba:	689b      	ldr	r3, [r3, #8]
200135bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200135c0:	2b80      	cmp	r3, #128	@ 0x80
200135c2:	d107      	bne.n	200135d4 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
200135c4:	68fb      	ldr	r3, [r7, #12]
200135c6:	681b      	ldr	r3, [r3, #0]
200135c8:	689a      	ldr	r2, [r3, #8]
200135ca:	68fb      	ldr	r3, [r7, #12]
200135cc:	681b      	ldr	r3, [r3, #0]
200135ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
200135d2:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
200135d4:	68fb      	ldr	r3, [r7, #12]
200135d6:	2200      	movs	r2, #0
200135d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
200135dc:	68fb      	ldr	r3, [r7, #12]
200135de:	2221      	movs	r2, #33	@ 0x21
200135e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
200135e4:	f7ef f984 	bl	200028f0 <HAL_GetTick>
200135e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
200135ea:	68fb      	ldr	r3, [r7, #12]
200135ec:	88fa      	ldrh	r2, [r7, #6]
200135ee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
200135f2:	68fb      	ldr	r3, [r7, #12]
200135f4:	88fa      	ldrh	r2, [r7, #6]
200135f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
200135fa:	68fb      	ldr	r3, [r7, #12]
200135fc:	689b      	ldr	r3, [r3, #8]
200135fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20013602:	d108      	bne.n	20013616 <HAL_UART_Transmit+0x8c>
20013604:	68fb      	ldr	r3, [r7, #12]
20013606:	691b      	ldr	r3, [r3, #16]
20013608:	2b00      	cmp	r3, #0
2001360a:	d104      	bne.n	20013616 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
2001360c:	2300      	movs	r3, #0
2001360e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
20013610:	68bb      	ldr	r3, [r7, #8]
20013612:	61bb      	str	r3, [r7, #24]
20013614:	e003      	b.n	2001361e <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
20013616:	68bb      	ldr	r3, [r7, #8]
20013618:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
2001361a:	2300      	movs	r3, #0
2001361c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
2001361e:	e030      	b.n	20013682 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
20013620:	683b      	ldr	r3, [r7, #0]
20013622:	9300      	str	r3, [sp, #0]
20013624:	697b      	ldr	r3, [r7, #20]
20013626:	2200      	movs	r2, #0
20013628:	2180      	movs	r1, #128	@ 0x80
2001362a:	68f8      	ldr	r0, [r7, #12]
2001362c:	f002 f94c 	bl	200158c8 <UART_WaitOnFlagUntilTimeout>
20013630:	4603      	mov	r3, r0
20013632:	2b00      	cmp	r3, #0
20013634:	d005      	beq.n	20013642 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
20013636:	68fb      	ldr	r3, [r7, #12]
20013638:	2220      	movs	r2, #32
2001363a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
2001363e:	2303      	movs	r3, #3
20013640:	e03d      	b.n	200136be <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
20013642:	69fb      	ldr	r3, [r7, #28]
20013644:	2b00      	cmp	r3, #0
20013646:	d10b      	bne.n	20013660 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
20013648:	69bb      	ldr	r3, [r7, #24]
2001364a:	881b      	ldrh	r3, [r3, #0]
2001364c:	461a      	mov	r2, r3
2001364e:	68fb      	ldr	r3, [r7, #12]
20013650:	681b      	ldr	r3, [r3, #0]
20013652:	f3c2 0208 	ubfx	r2, r2, #0, #9
20013656:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
20013658:	69bb      	ldr	r3, [r7, #24]
2001365a:	3302      	adds	r3, #2
2001365c:	61bb      	str	r3, [r7, #24]
2001365e:	e007      	b.n	20013670 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
20013660:	69fb      	ldr	r3, [r7, #28]
20013662:	781a      	ldrb	r2, [r3, #0]
20013664:	68fb      	ldr	r3, [r7, #12]
20013666:	681b      	ldr	r3, [r3, #0]
20013668:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
2001366a:	69fb      	ldr	r3, [r7, #28]
2001366c:	3301      	adds	r3, #1
2001366e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
20013670:	68fb      	ldr	r3, [r7, #12]
20013672:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
20013676:	b29b      	uxth	r3, r3
20013678:	3b01      	subs	r3, #1
2001367a:	b29a      	uxth	r2, r3
2001367c:	68fb      	ldr	r3, [r7, #12]
2001367e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
20013682:	68fb      	ldr	r3, [r7, #12]
20013684:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
20013688:	b29b      	uxth	r3, r3
2001368a:	2b00      	cmp	r3, #0
2001368c:	d1c8      	bne.n	20013620 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
2001368e:	683b      	ldr	r3, [r7, #0]
20013690:	9300      	str	r3, [sp, #0]
20013692:	697b      	ldr	r3, [r7, #20]
20013694:	2200      	movs	r2, #0
20013696:	2140      	movs	r1, #64	@ 0x40
20013698:	68f8      	ldr	r0, [r7, #12]
2001369a:	f002 f915 	bl	200158c8 <UART_WaitOnFlagUntilTimeout>
2001369e:	4603      	mov	r3, r0
200136a0:	2b00      	cmp	r3, #0
200136a2:	d005      	beq.n	200136b0 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
200136a4:	68fb      	ldr	r3, [r7, #12]
200136a6:	2220      	movs	r2, #32
200136a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
200136ac:	2303      	movs	r3, #3
200136ae:	e006      	b.n	200136be <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
200136b0:	68fb      	ldr	r3, [r7, #12]
200136b2:	2220      	movs	r2, #32
200136b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
200136b8:	2300      	movs	r3, #0
200136ba:	e000      	b.n	200136be <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
200136bc:	2302      	movs	r3, #2
  }
}
200136be:	4618      	mov	r0, r3
200136c0:	3720      	adds	r7, #32
200136c2:	46bd      	mov	sp, r7
200136c4:	bd80      	pop	{r7, pc}

200136c6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
200136c6:	b580      	push	{r7, lr}
200136c8:	b08a      	sub	sp, #40	@ 0x28
200136ca:	af02      	add	r7, sp, #8
200136cc:	60f8      	str	r0, [r7, #12]
200136ce:	60b9      	str	r1, [r7, #8]
200136d0:	603b      	str	r3, [r7, #0]
200136d2:	4613      	mov	r3, r2
200136d4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
200136d6:	68fb      	ldr	r3, [r7, #12]
200136d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200136dc:	2b20      	cmp	r3, #32
200136de:	f040 80c4 	bne.w	2001386a <HAL_UART_Receive+0x1a4>
  {
    if ((pData == NULL) || (Size == 0U))
200136e2:	68bb      	ldr	r3, [r7, #8]
200136e4:	2b00      	cmp	r3, #0
200136e6:	d002      	beq.n	200136ee <HAL_UART_Receive+0x28>
200136e8:	88fb      	ldrh	r3, [r7, #6]
200136ea:	2b00      	cmp	r3, #0
200136ec:	d101      	bne.n	200136f2 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
200136ee:	2301      	movs	r3, #1
200136f0:	e0bc      	b.n	2001386c <HAL_UART_Receive+0x1a6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200136f2:	68fb      	ldr	r3, [r7, #12]
200136f4:	681b      	ldr	r3, [r3, #0]
200136f6:	689b      	ldr	r3, [r3, #8]
200136f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200136fc:	2b40      	cmp	r3, #64	@ 0x40
200136fe:	d107      	bne.n	20013710 <HAL_UART_Receive+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20013700:	68fb      	ldr	r3, [r7, #12]
20013702:	681b      	ldr	r3, [r3, #0]
20013704:	689a      	ldr	r2, [r3, #8]
20013706:	68fb      	ldr	r3, [r7, #12]
20013708:	681b      	ldr	r3, [r3, #0]
2001370a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
2001370e:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
20013710:	68fb      	ldr	r3, [r7, #12]
20013712:	2200      	movs	r2, #0
20013714:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
20013718:	68fb      	ldr	r3, [r7, #12]
2001371a:	2222      	movs	r2, #34	@ 0x22
2001371c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20013720:	68fb      	ldr	r3, [r7, #12]
20013722:	2200      	movs	r2, #0
20013724:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
20013726:	f7ef f8e3 	bl	200028f0 <HAL_GetTick>
2001372a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
2001372c:	68fb      	ldr	r3, [r7, #12]
2001372e:	88fa      	ldrh	r2, [r7, #6]
20013730:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
20013734:	68fb      	ldr	r3, [r7, #12]
20013736:	88fa      	ldrh	r2, [r7, #6]
20013738:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
2001373c:	68fb      	ldr	r3, [r7, #12]
2001373e:	689b      	ldr	r3, [r3, #8]
20013740:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20013744:	d10e      	bne.n	20013764 <HAL_UART_Receive+0x9e>
20013746:	68fb      	ldr	r3, [r7, #12]
20013748:	691b      	ldr	r3, [r3, #16]
2001374a:	2b00      	cmp	r3, #0
2001374c:	d105      	bne.n	2001375a <HAL_UART_Receive+0x94>
2001374e:	68fb      	ldr	r3, [r7, #12]
20013750:	f240 12ff 	movw	r2, #511	@ 0x1ff
20013754:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20013758:	e02d      	b.n	200137b6 <HAL_UART_Receive+0xf0>
2001375a:	68fb      	ldr	r3, [r7, #12]
2001375c:	22ff      	movs	r2, #255	@ 0xff
2001375e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20013762:	e028      	b.n	200137b6 <HAL_UART_Receive+0xf0>
20013764:	68fb      	ldr	r3, [r7, #12]
20013766:	689b      	ldr	r3, [r3, #8]
20013768:	2b00      	cmp	r3, #0
2001376a:	d10d      	bne.n	20013788 <HAL_UART_Receive+0xc2>
2001376c:	68fb      	ldr	r3, [r7, #12]
2001376e:	691b      	ldr	r3, [r3, #16]
20013770:	2b00      	cmp	r3, #0
20013772:	d104      	bne.n	2001377e <HAL_UART_Receive+0xb8>
20013774:	68fb      	ldr	r3, [r7, #12]
20013776:	22ff      	movs	r2, #255	@ 0xff
20013778:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001377c:	e01b      	b.n	200137b6 <HAL_UART_Receive+0xf0>
2001377e:	68fb      	ldr	r3, [r7, #12]
20013780:	227f      	movs	r2, #127	@ 0x7f
20013782:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20013786:	e016      	b.n	200137b6 <HAL_UART_Receive+0xf0>
20013788:	68fb      	ldr	r3, [r7, #12]
2001378a:	689b      	ldr	r3, [r3, #8]
2001378c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20013790:	d10d      	bne.n	200137ae <HAL_UART_Receive+0xe8>
20013792:	68fb      	ldr	r3, [r7, #12]
20013794:	691b      	ldr	r3, [r3, #16]
20013796:	2b00      	cmp	r3, #0
20013798:	d104      	bne.n	200137a4 <HAL_UART_Receive+0xde>
2001379a:	68fb      	ldr	r3, [r7, #12]
2001379c:	227f      	movs	r2, #127	@ 0x7f
2001379e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200137a2:	e008      	b.n	200137b6 <HAL_UART_Receive+0xf0>
200137a4:	68fb      	ldr	r3, [r7, #12]
200137a6:	223f      	movs	r2, #63	@ 0x3f
200137a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200137ac:	e003      	b.n	200137b6 <HAL_UART_Receive+0xf0>
200137ae:	68fb      	ldr	r3, [r7, #12]
200137b0:	2200      	movs	r2, #0
200137b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
200137b6:	68fb      	ldr	r3, [r7, #12]
200137b8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
200137bc:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
200137be:	68fb      	ldr	r3, [r7, #12]
200137c0:	689b      	ldr	r3, [r3, #8]
200137c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200137c6:	d108      	bne.n	200137da <HAL_UART_Receive+0x114>
200137c8:	68fb      	ldr	r3, [r7, #12]
200137ca:	691b      	ldr	r3, [r3, #16]
200137cc:	2b00      	cmp	r3, #0
200137ce:	d104      	bne.n	200137da <HAL_UART_Receive+0x114>
    {
      pdata8bits  = NULL;
200137d0:	2300      	movs	r3, #0
200137d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
200137d4:	68bb      	ldr	r3, [r7, #8]
200137d6:	61bb      	str	r3, [r7, #24]
200137d8:	e003      	b.n	200137e2 <HAL_UART_Receive+0x11c>
    }
    else
    {
      pdata8bits  = pData;
200137da:	68bb      	ldr	r3, [r7, #8]
200137dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
200137de:	2300      	movs	r3, #0
200137e0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
200137e2:	e036      	b.n	20013852 <HAL_UART_Receive+0x18c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
200137e4:	683b      	ldr	r3, [r7, #0]
200137e6:	9300      	str	r3, [sp, #0]
200137e8:	697b      	ldr	r3, [r7, #20]
200137ea:	2200      	movs	r2, #0
200137ec:	2120      	movs	r1, #32
200137ee:	68f8      	ldr	r0, [r7, #12]
200137f0:	f002 f86a 	bl	200158c8 <UART_WaitOnFlagUntilTimeout>
200137f4:	4603      	mov	r3, r0
200137f6:	2b00      	cmp	r3, #0
200137f8:	d005      	beq.n	20013806 <HAL_UART_Receive+0x140>
      {
        huart->RxState = HAL_UART_STATE_READY;
200137fa:	68fb      	ldr	r3, [r7, #12]
200137fc:	2220      	movs	r2, #32
200137fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
20013802:	2303      	movs	r3, #3
20013804:	e032      	b.n	2001386c <HAL_UART_Receive+0x1a6>
      }
      if (pdata8bits == NULL)
20013806:	69fb      	ldr	r3, [r7, #28]
20013808:	2b00      	cmp	r3, #0
2001380a:	d10c      	bne.n	20013826 <HAL_UART_Receive+0x160>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
2001380c:	68fb      	ldr	r3, [r7, #12]
2001380e:	681b      	ldr	r3, [r3, #0]
20013810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20013812:	b29a      	uxth	r2, r3
20013814:	8a7b      	ldrh	r3, [r7, #18]
20013816:	4013      	ands	r3, r2
20013818:	b29a      	uxth	r2, r3
2001381a:	69bb      	ldr	r3, [r7, #24]
2001381c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
2001381e:	69bb      	ldr	r3, [r7, #24]
20013820:	3302      	adds	r3, #2
20013822:	61bb      	str	r3, [r7, #24]
20013824:	e00c      	b.n	20013840 <HAL_UART_Receive+0x17a>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
20013826:	68fb      	ldr	r3, [r7, #12]
20013828:	681b      	ldr	r3, [r3, #0]
2001382a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2001382c:	b2da      	uxtb	r2, r3
2001382e:	8a7b      	ldrh	r3, [r7, #18]
20013830:	b2db      	uxtb	r3, r3
20013832:	4013      	ands	r3, r2
20013834:	b2da      	uxtb	r2, r3
20013836:	69fb      	ldr	r3, [r7, #28]
20013838:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
2001383a:	69fb      	ldr	r3, [r7, #28]
2001383c:	3301      	adds	r3, #1
2001383e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
20013840:	68fb      	ldr	r3, [r7, #12]
20013842:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20013846:	b29b      	uxth	r3, r3
20013848:	3b01      	subs	r3, #1
2001384a:	b29a      	uxth	r2, r3
2001384c:	68fb      	ldr	r3, [r7, #12]
2001384e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
20013852:	68fb      	ldr	r3, [r7, #12]
20013854:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20013858:	b29b      	uxth	r3, r3
2001385a:	2b00      	cmp	r3, #0
2001385c:	d1c2      	bne.n	200137e4 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
2001385e:	68fb      	ldr	r3, [r7, #12]
20013860:	2220      	movs	r2, #32
20013862:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
20013866:	2300      	movs	r3, #0
20013868:	e000      	b.n	2001386c <HAL_UART_Receive+0x1a6>
  }
  else
  {
    return HAL_BUSY;
2001386a:	2302      	movs	r3, #2
  }
}
2001386c:	4618      	mov	r0, r3
2001386e:	3720      	adds	r7, #32
20013870:	46bd      	mov	sp, r7
20013872:	bd80      	pop	{r7, pc}

20013874 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
20013874:	b480      	push	{r7}
20013876:	b091      	sub	sp, #68	@ 0x44
20013878:	af00      	add	r7, sp, #0
2001387a:	60f8      	str	r0, [r7, #12]
2001387c:	60b9      	str	r1, [r7, #8]
2001387e:	4613      	mov	r3, r2
20013880:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
20013882:	68fb      	ldr	r3, [r7, #12]
20013884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013888:	2b20      	cmp	r3, #32
2001388a:	f040 8088 	bne.w	2001399e <HAL_UART_Transmit_IT+0x12a>
  {
    if ((pData == NULL) || (Size == 0U))
2001388e:	68bb      	ldr	r3, [r7, #8]
20013890:	2b00      	cmp	r3, #0
20013892:	d002      	beq.n	2001389a <HAL_UART_Transmit_IT+0x26>
20013894:	88fb      	ldrh	r3, [r7, #6]
20013896:	2b00      	cmp	r3, #0
20013898:	d101      	bne.n	2001389e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
2001389a:	2301      	movs	r3, #1
2001389c:	e080      	b.n	200139a0 <HAL_UART_Transmit_IT+0x12c>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
2001389e:	68fb      	ldr	r3, [r7, #12]
200138a0:	681b      	ldr	r3, [r3, #0]
200138a2:	689b      	ldr	r3, [r3, #8]
200138a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200138a8:	2b80      	cmp	r3, #128	@ 0x80
200138aa:	d107      	bne.n	200138bc <HAL_UART_Transmit_IT+0x48>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
200138ac:	68fb      	ldr	r3, [r7, #12]
200138ae:	681b      	ldr	r3, [r3, #0]
200138b0:	689a      	ldr	r2, [r3, #8]
200138b2:	68fb      	ldr	r3, [r7, #12]
200138b4:	681b      	ldr	r3, [r3, #0]
200138b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
200138ba:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->pTxBuffPtr  = pData;
200138bc:	68fb      	ldr	r3, [r7, #12]
200138be:	68ba      	ldr	r2, [r7, #8]
200138c0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
200138c2:	68fb      	ldr	r3, [r7, #12]
200138c4:	88fa      	ldrh	r2, [r7, #6]
200138c6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
200138ca:	68fb      	ldr	r3, [r7, #12]
200138cc:	88fa      	ldrh	r2, [r7, #6]
200138ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
200138d2:	68fb      	ldr	r3, [r7, #12]
200138d4:	2200      	movs	r2, #0
200138d6:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
200138d8:	68fb      	ldr	r3, [r7, #12]
200138da:	2200      	movs	r2, #0
200138dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
200138e0:	68fb      	ldr	r3, [r7, #12]
200138e2:	2221      	movs	r2, #33	@ 0x21
200138e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
200138e8:	68fb      	ldr	r3, [r7, #12]
200138ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
200138ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
200138f0:	d12a      	bne.n	20013948 <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
200138f2:	68fb      	ldr	r3, [r7, #12]
200138f4:	689b      	ldr	r3, [r3, #8]
200138f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200138fa:	d107      	bne.n	2001390c <HAL_UART_Transmit_IT+0x98>
200138fc:	68fb      	ldr	r3, [r7, #12]
200138fe:	691b      	ldr	r3, [r3, #16]
20013900:	2b00      	cmp	r3, #0
20013902:	d103      	bne.n	2001390c <HAL_UART_Transmit_IT+0x98>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
20013904:	68fb      	ldr	r3, [r7, #12]
20013906:	4a29      	ldr	r2, [pc, #164]	@ (200139ac <HAL_UART_Transmit_IT+0x138>)
20013908:	679a      	str	r2, [r3, #120]	@ 0x78
2001390a:	e002      	b.n	20013912 <HAL_UART_Transmit_IT+0x9e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
2001390c:	68fb      	ldr	r3, [r7, #12]
2001390e:	4a28      	ldr	r2, [pc, #160]	@ (200139b0 <HAL_UART_Transmit_IT+0x13c>)
20013910:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
20013912:	68fb      	ldr	r3, [r7, #12]
20013914:	681b      	ldr	r3, [r3, #0]
20013916:	3308      	adds	r3, #8
20013918:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001391a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001391c:	e853 3f00 	ldrex	r3, [r3]
20013920:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013924:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
20013928:	63bb      	str	r3, [r7, #56]	@ 0x38
2001392a:	68fb      	ldr	r3, [r7, #12]
2001392c:	681b      	ldr	r3, [r3, #0]
2001392e:	3308      	adds	r3, #8
20013930:	6bba      	ldr	r2, [r7, #56]	@ 0x38
20013932:	637a      	str	r2, [r7, #52]	@ 0x34
20013934:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013936:	6b39      	ldr	r1, [r7, #48]	@ 0x30
20013938:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
2001393a:	e841 2300 	strex	r3, r2, [r1]
2001393e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
20013940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20013942:	2b00      	cmp	r3, #0
20013944:	d1e5      	bne.n	20013912 <HAL_UART_Transmit_IT+0x9e>
20013946:	e028      	b.n	2001399a <HAL_UART_Transmit_IT+0x126>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20013948:	68fb      	ldr	r3, [r7, #12]
2001394a:	689b      	ldr	r3, [r3, #8]
2001394c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20013950:	d107      	bne.n	20013962 <HAL_UART_Transmit_IT+0xee>
20013952:	68fb      	ldr	r3, [r7, #12]
20013954:	691b      	ldr	r3, [r3, #16]
20013956:	2b00      	cmp	r3, #0
20013958:	d103      	bne.n	20013962 <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
2001395a:	68fb      	ldr	r3, [r7, #12]
2001395c:	4a15      	ldr	r2, [pc, #84]	@ (200139b4 <HAL_UART_Transmit_IT+0x140>)
2001395e:	679a      	str	r2, [r3, #120]	@ 0x78
20013960:	e002      	b.n	20013968 <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
20013962:	68fb      	ldr	r3, [r7, #12]
20013964:	4a14      	ldr	r2, [pc, #80]	@ (200139b8 <HAL_UART_Transmit_IT+0x144>)
20013966:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
20013968:	68fb      	ldr	r3, [r7, #12]
2001396a:	681b      	ldr	r3, [r3, #0]
2001396c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001396e:	697b      	ldr	r3, [r7, #20]
20013970:	e853 3f00 	ldrex	r3, [r3]
20013974:	613b      	str	r3, [r7, #16]
   return(result);
20013976:	693b      	ldr	r3, [r7, #16]
20013978:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2001397c:	63fb      	str	r3, [r7, #60]	@ 0x3c
2001397e:	68fb      	ldr	r3, [r7, #12]
20013980:	681b      	ldr	r3, [r3, #0]
20013982:	461a      	mov	r2, r3
20013984:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20013986:	623b      	str	r3, [r7, #32]
20013988:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001398a:	69f9      	ldr	r1, [r7, #28]
2001398c:	6a3a      	ldr	r2, [r7, #32]
2001398e:	e841 2300 	strex	r3, r2, [r1]
20013992:	61bb      	str	r3, [r7, #24]
   return(result);
20013994:	69bb      	ldr	r3, [r7, #24]
20013996:	2b00      	cmp	r3, #0
20013998:	d1e6      	bne.n	20013968 <HAL_UART_Transmit_IT+0xf4>
    }

    return HAL_OK;
2001399a:	2300      	movs	r3, #0
2001399c:	e000      	b.n	200139a0 <HAL_UART_Transmit_IT+0x12c>
  }
  else
  {
    return HAL_BUSY;
2001399e:	2302      	movs	r3, #2
  }
}
200139a0:	4618      	mov	r0, r3
200139a2:	3744      	adds	r7, #68	@ 0x44
200139a4:	46bd      	mov	sp, r7
200139a6:	f85d 7b04 	ldr.w	r7, [sp], #4
200139aa:	4770      	bx	lr
200139ac:	200165d7 	.word	0x200165d7
200139b0:	200164f7 	.word	0x200164f7
200139b4:	20016435 	.word	0x20016435
200139b8:	2001637d 	.word	0x2001637d

200139bc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
200139bc:	b580      	push	{r7, lr}
200139be:	b08a      	sub	sp, #40	@ 0x28
200139c0:	af00      	add	r7, sp, #0
200139c2:	60f8      	str	r0, [r7, #12]
200139c4:	60b9      	str	r1, [r7, #8]
200139c6:	4613      	mov	r3, r2
200139c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
200139ca:	68fb      	ldr	r3, [r7, #12]
200139cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200139d0:	2b20      	cmp	r3, #32
200139d2:	d14b      	bne.n	20013a6c <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
200139d4:	68bb      	ldr	r3, [r7, #8]
200139d6:	2b00      	cmp	r3, #0
200139d8:	d002      	beq.n	200139e0 <HAL_UART_Receive_IT+0x24>
200139da:	88fb      	ldrh	r3, [r7, #6]
200139dc:	2b00      	cmp	r3, #0
200139de:	d101      	bne.n	200139e4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
200139e0:	2301      	movs	r3, #1
200139e2:	e044      	b.n	20013a6e <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200139e4:	68fb      	ldr	r3, [r7, #12]
200139e6:	2200      	movs	r2, #0
200139e8:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200139ea:	68fb      	ldr	r3, [r7, #12]
200139ec:	681b      	ldr	r3, [r3, #0]
200139ee:	689b      	ldr	r3, [r3, #8]
200139f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200139f4:	2b40      	cmp	r3, #64	@ 0x40
200139f6:	d107      	bne.n	20013a08 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
200139f8:	68fb      	ldr	r3, [r7, #12]
200139fa:	681b      	ldr	r3, [r3, #0]
200139fc:	689a      	ldr	r2, [r3, #8]
200139fe:	68fb      	ldr	r3, [r7, #12]
20013a00:	681b      	ldr	r3, [r3, #0]
20013a02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
20013a06:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
20013a08:	68fb      	ldr	r3, [r7, #12]
20013a0a:	681b      	ldr	r3, [r3, #0]
20013a0c:	4a1a      	ldr	r2, [pc, #104]	@ (20013a78 <HAL_UART_Receive_IT+0xbc>)
20013a0e:	4293      	cmp	r3, r2
20013a10:	d024      	beq.n	20013a5c <HAL_UART_Receive_IT+0xa0>
20013a12:	68fb      	ldr	r3, [r7, #12]
20013a14:	681b      	ldr	r3, [r3, #0]
20013a16:	4a19      	ldr	r2, [pc, #100]	@ (20013a7c <HAL_UART_Receive_IT+0xc0>)
20013a18:	4293      	cmp	r3, r2
20013a1a:	d01f      	beq.n	20013a5c <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20013a1c:	68fb      	ldr	r3, [r7, #12]
20013a1e:	681b      	ldr	r3, [r3, #0]
20013a20:	685b      	ldr	r3, [r3, #4]
20013a22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20013a26:	2b00      	cmp	r3, #0
20013a28:	d018      	beq.n	20013a5c <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20013a2a:	68fb      	ldr	r3, [r7, #12]
20013a2c:	681b      	ldr	r3, [r3, #0]
20013a2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013a30:	697b      	ldr	r3, [r7, #20]
20013a32:	e853 3f00 	ldrex	r3, [r3]
20013a36:	613b      	str	r3, [r7, #16]
   return(result);
20013a38:	693b      	ldr	r3, [r7, #16]
20013a3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
20013a3e:	627b      	str	r3, [r7, #36]	@ 0x24
20013a40:	68fb      	ldr	r3, [r7, #12]
20013a42:	681b      	ldr	r3, [r3, #0]
20013a44:	461a      	mov	r2, r3
20013a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013a48:	623b      	str	r3, [r7, #32]
20013a4a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013a4c:	69f9      	ldr	r1, [r7, #28]
20013a4e:	6a3a      	ldr	r2, [r7, #32]
20013a50:	e841 2300 	strex	r3, r2, [r1]
20013a54:	61bb      	str	r3, [r7, #24]
   return(result);
20013a56:	69bb      	ldr	r3, [r7, #24]
20013a58:	2b00      	cmp	r3, #0
20013a5a:	d1e6      	bne.n	20013a2a <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
20013a5c:	88fb      	ldrh	r3, [r7, #6]
20013a5e:	461a      	mov	r2, r3
20013a60:	68b9      	ldr	r1, [r7, #8]
20013a62:	68f8      	ldr	r0, [r7, #12]
20013a64:	f001 ff9e 	bl	200159a4 <UART_Start_Receive_IT>
20013a68:	4603      	mov	r3, r0
20013a6a:	e000      	b.n	20013a6e <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
20013a6c:	2302      	movs	r3, #2
  }
}
20013a6e:	4618      	mov	r0, r3
20013a70:	3728      	adds	r7, #40	@ 0x28
20013a72:	46bd      	mov	sp, r7
20013a74:	bd80      	pop	{r7, pc}
20013a76:	bf00      	nop
20013a78:	46002400 	.word	0x46002400
20013a7c:	56002400 	.word	0x56002400

20013a80 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
20013a80:	b580      	push	{r7, lr}
20013a82:	b08c      	sub	sp, #48	@ 0x30
20013a84:	af00      	add	r7, sp, #0
20013a86:	60f8      	str	r0, [r7, #12]
20013a88:	60b9      	str	r1, [r7, #8]
20013a8a:	4613      	mov	r3, r2
20013a8c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
20013a8e:	88fb      	ldrh	r3, [r7, #6]
20013a90:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
20013a92:	68fb      	ldr	r3, [r7, #12]
20013a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013a98:	2b20      	cmp	r3, #32
20013a9a:	f040 80ad 	bne.w	20013bf8 <HAL_UART_Transmit_DMA+0x178>
  {
    if ((pData == NULL) || (Size == 0U))
20013a9e:	68bb      	ldr	r3, [r7, #8]
20013aa0:	2b00      	cmp	r3, #0
20013aa2:	d002      	beq.n	20013aaa <HAL_UART_Transmit_DMA+0x2a>
20013aa4:	88fb      	ldrh	r3, [r7, #6]
20013aa6:	2b00      	cmp	r3, #0
20013aa8:	d101      	bne.n	20013aae <HAL_UART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
20013aaa:	2301      	movs	r3, #1
20013aac:	e0a5      	b.n	20013bfa <HAL_UART_Transmit_DMA+0x17a>
    }

    huart->pTxBuffPtr  = pData;
20013aae:	68fb      	ldr	r3, [r7, #12]
20013ab0:	68ba      	ldr	r2, [r7, #8]
20013ab2:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
20013ab4:	68fb      	ldr	r3, [r7, #12]
20013ab6:	88fa      	ldrh	r2, [r7, #6]
20013ab8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
20013abc:	68fb      	ldr	r3, [r7, #12]
20013abe:	88fa      	ldrh	r2, [r7, #6]
20013ac0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
20013ac4:	68fb      	ldr	r3, [r7, #12]
20013ac6:	2200      	movs	r2, #0
20013ac8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
20013acc:	68fb      	ldr	r3, [r7, #12]
20013ace:	2221      	movs	r2, #33	@ 0x21
20013ad0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
20013ad4:	68fb      	ldr	r3, [r7, #12]
20013ad6:	681b      	ldr	r3, [r3, #0]
20013ad8:	2240      	movs	r2, #64	@ 0x40
20013ada:	621a      	str	r2, [r3, #32]

#endif /* USART_DMAREQUESTS_SW_WA */
    if (huart->hdmatx != NULL)
20013adc:	68fb      	ldr	r3, [r7, #12]
20013ade:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013ae0:	2b00      	cmp	r3, #0
20013ae2:	d06d      	beq.n	20013bc0 <HAL_UART_Transmit_DMA+0x140>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
20013ae4:	68fb      	ldr	r3, [r7, #12]
20013ae6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013ae8:	4a46      	ldr	r2, [pc, #280]	@ (20013c04 <HAL_UART_Transmit_DMA+0x184>)
20013aea:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
20013aec:	68fb      	ldr	r3, [r7, #12]
20013aee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013af0:	4a45      	ldr	r2, [pc, #276]	@ (20013c08 <HAL_UART_Transmit_DMA+0x188>)
20013af2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
20013af4:	68fb      	ldr	r3, [r7, #12]
20013af6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013af8:	4a44      	ldr	r2, [pc, #272]	@ (20013c0c <HAL_UART_Transmit_DMA+0x18c>)
20013afa:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
20013afc:	68fb      	ldr	r3, [r7, #12]
20013afe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b00:	2200      	movs	r2, #0
20013b02:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
         should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20013b04:	68fb      	ldr	r3, [r7, #12]
20013b06:	689b      	ldr	r3, [r3, #8]
20013b08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20013b0c:	d106      	bne.n	20013b1c <HAL_UART_Transmit_DMA+0x9c>
20013b0e:	68fb      	ldr	r3, [r7, #12]
20013b10:	691b      	ldr	r3, [r3, #16]
20013b12:	2b00      	cmp	r3, #0
20013b14:	d102      	bne.n	20013b1c <HAL_UART_Transmit_DMA+0x9c>
      {
        nbByte = Size * 2U;
20013b16:	88fb      	ldrh	r3, [r7, #6]
20013b18:	005b      	lsls	r3, r3, #1
20013b1a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
      }

      /* Check linked list mode */
      if ((huart->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20013b1c:	68fb      	ldr	r3, [r7, #12]
20013b1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20013b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013b26:	2b00      	cmp	r3, #0
20013b28:	d02d      	beq.n	20013b86 <HAL_UART_Transmit_DMA+0x106>
      {
        if ((huart->hdmatx->LinkedListQueue != NULL) && (huart->hdmatx->LinkedListQueue->Head != NULL))
20013b2a:	68fb      	ldr	r3, [r7, #12]
20013b2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013b30:	2b00      	cmp	r3, #0
20013b32:	d024      	beq.n	20013b7e <HAL_UART_Transmit_DMA+0xfe>
20013b34:	68fb      	ldr	r3, [r7, #12]
20013b36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013b3a:	681b      	ldr	r3, [r3, #0]
20013b3c:	2b00      	cmp	r3, #0
20013b3e:	d01e      	beq.n	20013b7e <HAL_UART_Transmit_DMA+0xfe>
        {
          /* Set DMA data size */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
20013b40:	68fb      	ldr	r3, [r7, #12]
20013b42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013b46:	681b      	ldr	r3, [r3, #0]
20013b48:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
20013b4a:	609a      	str	r2, [r3, #8]

          /* Set DMA source address */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)huart->pTxBuffPtr;
20013b4c:	68fb      	ldr	r3, [r7, #12]
20013b4e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
20013b50:	68fb      	ldr	r3, [r7, #12]
20013b52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013b56:	681b      	ldr	r3, [r3, #0]
20013b58:	60da      	str	r2, [r3, #12]

          /* Set DMA destination address */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
            (uint32_t)&huart->Instance->TDR;
20013b5a:	68fb      	ldr	r3, [r7, #12]
20013b5c:	681b      	ldr	r3, [r3, #0]
20013b5e:	f103 0228 	add.w	r2, r3, #40	@ 0x28
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
20013b62:	68fb      	ldr	r3, [r7, #12]
20013b64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20013b68:	681b      	ldr	r3, [r3, #0]
20013b6a:	611a      	str	r2, [r3, #16]

          /* Enable the UART transmit DMA channel */
          status = HAL_DMAEx_List_Start_IT(huart->hdmatx);
20013b6c:	68fb      	ldr	r3, [r7, #12]
20013b6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013b70:	4618      	mov	r0, r3
20013b72:	f7f1 f95b 	bl	20004e2c <HAL_DMAEx_List_Start_IT>
20013b76:	4603      	mov	r3, r0
20013b78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
20013b7c:	e012      	b.n	20013ba4 <HAL_UART_Transmit_DMA+0x124>
        }
        else
        {
          /* Update status */
          status = HAL_ERROR;
20013b7e:	2301      	movs	r3, #1
20013b80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
20013b84:	e00e      	b.n	20013ba4 <HAL_UART_Transmit_DMA+0x124>
        }
      }
      else
      {
        /* Enable the UART transmit DMA channel */
        status = HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, nbByte);
20013b86:	68fb      	ldr	r3, [r7, #12]
20013b88:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
20013b8a:	68fb      	ldr	r3, [r7, #12]
20013b8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20013b8e:	4619      	mov	r1, r3
20013b90:	68fb      	ldr	r3, [r7, #12]
20013b92:	681b      	ldr	r3, [r3, #0]
20013b94:	3328      	adds	r3, #40	@ 0x28
20013b96:	461a      	mov	r2, r3
20013b98:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
20013b9a:	f7ef ff55 	bl	20003a48 <HAL_DMA_Start_IT>
20013b9e:	4603      	mov	r3, r0
20013ba0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }

      if (status != HAL_OK)
20013ba4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
20013ba8:	2b00      	cmp	r3, #0
20013baa:	d009      	beq.n	20013bc0 <HAL_UART_Transmit_DMA+0x140>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
20013bac:	68fb      	ldr	r3, [r7, #12]
20013bae:	2210      	movs	r2, #16
20013bb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
20013bb4:	68fb      	ldr	r3, [r7, #12]
20013bb6:	2220      	movs	r2, #32
20013bb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
20013bbc:	2301      	movs	r3, #1
20013bbe:	e01c      	b.n	20013bfa <HAL_UART_Transmit_DMA+0x17a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
20013bc0:	68fb      	ldr	r3, [r7, #12]
20013bc2:	681b      	ldr	r3, [r3, #0]
20013bc4:	3308      	adds	r3, #8
20013bc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013bc8:	69bb      	ldr	r3, [r7, #24]
20013bca:	e853 3f00 	ldrex	r3, [r3]
20013bce:	617b      	str	r3, [r7, #20]
   return(result);
20013bd0:	697b      	ldr	r3, [r7, #20]
20013bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20013bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
20013bd8:	68fb      	ldr	r3, [r7, #12]
20013bda:	681b      	ldr	r3, [r3, #0]
20013bdc:	3308      	adds	r3, #8
20013bde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20013be0:	627a      	str	r2, [r7, #36]	@ 0x24
20013be2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013be4:	6a39      	ldr	r1, [r7, #32]
20013be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20013be8:	e841 2300 	strex	r3, r2, [r1]
20013bec:	61fb      	str	r3, [r7, #28]
   return(result);
20013bee:	69fb      	ldr	r3, [r7, #28]
20013bf0:	2b00      	cmp	r3, #0
20013bf2:	d1e5      	bne.n	20013bc0 <HAL_UART_Transmit_DMA+0x140>

    return HAL_OK;
20013bf4:	2300      	movs	r3, #0
20013bf6:	e000      	b.n	20013bfa <HAL_UART_Transmit_DMA+0x17a>
  }
  else
  {
    return HAL_BUSY;
20013bf8:	2302      	movs	r3, #2
  }
}
20013bfa:	4618      	mov	r0, r3
20013bfc:	3730      	adds	r7, #48	@ 0x30
20013bfe:	46bd      	mov	sp, r7
20013c00:	bd80      	pop	{r7, pc}
20013c02:	bf00      	nop
20013c04:	20015f27 	.word	0x20015f27
20013c08:	20015f87 	.word	0x20015f87
20013c0c:	2001613d 	.word	0x2001613d

20013c10 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20013c10:	b580      	push	{r7, lr}
20013c12:	b08a      	sub	sp, #40	@ 0x28
20013c14:	af00      	add	r7, sp, #0
20013c16:	60f8      	str	r0, [r7, #12]
20013c18:	60b9      	str	r1, [r7, #8]
20013c1a:	4613      	mov	r3, r2
20013c1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
20013c1e:	68fb      	ldr	r3, [r7, #12]
20013c20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013c24:	2b20      	cmp	r3, #32
20013c26:	d13c      	bne.n	20013ca2 <HAL_UART_Receive_DMA+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
20013c28:	68bb      	ldr	r3, [r7, #8]
20013c2a:	2b00      	cmp	r3, #0
20013c2c:	d002      	beq.n	20013c34 <HAL_UART_Receive_DMA+0x24>
20013c2e:	88fb      	ldrh	r3, [r7, #6]
20013c30:	2b00      	cmp	r3, #0
20013c32:	d101      	bne.n	20013c38 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
20013c34:	2301      	movs	r3, #1
20013c36:	e035      	b.n	20013ca4 <HAL_UART_Receive_DMA+0x94>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20013c38:	68fb      	ldr	r3, [r7, #12]
20013c3a:	2200      	movs	r2, #0
20013c3c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
20013c3e:	68fb      	ldr	r3, [r7, #12]
20013c40:	681b      	ldr	r3, [r3, #0]
20013c42:	4a1a      	ldr	r2, [pc, #104]	@ (20013cac <HAL_UART_Receive_DMA+0x9c>)
20013c44:	4293      	cmp	r3, r2
20013c46:	d024      	beq.n	20013c92 <HAL_UART_Receive_DMA+0x82>
20013c48:	68fb      	ldr	r3, [r7, #12]
20013c4a:	681b      	ldr	r3, [r3, #0]
20013c4c:	4a18      	ldr	r2, [pc, #96]	@ (20013cb0 <HAL_UART_Receive_DMA+0xa0>)
20013c4e:	4293      	cmp	r3, r2
20013c50:	d01f      	beq.n	20013c92 <HAL_UART_Receive_DMA+0x82>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20013c52:	68fb      	ldr	r3, [r7, #12]
20013c54:	681b      	ldr	r3, [r3, #0]
20013c56:	685b      	ldr	r3, [r3, #4]
20013c58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20013c5c:	2b00      	cmp	r3, #0
20013c5e:	d018      	beq.n	20013c92 <HAL_UART_Receive_DMA+0x82>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20013c60:	68fb      	ldr	r3, [r7, #12]
20013c62:	681b      	ldr	r3, [r3, #0]
20013c64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013c66:	697b      	ldr	r3, [r7, #20]
20013c68:	e853 3f00 	ldrex	r3, [r3]
20013c6c:	613b      	str	r3, [r7, #16]
   return(result);
20013c6e:	693b      	ldr	r3, [r7, #16]
20013c70:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
20013c74:	627b      	str	r3, [r7, #36]	@ 0x24
20013c76:	68fb      	ldr	r3, [r7, #12]
20013c78:	681b      	ldr	r3, [r3, #0]
20013c7a:	461a      	mov	r2, r3
20013c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013c7e:	623b      	str	r3, [r7, #32]
20013c80:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013c82:	69f9      	ldr	r1, [r7, #28]
20013c84:	6a3a      	ldr	r2, [r7, #32]
20013c86:	e841 2300 	strex	r3, r2, [r1]
20013c8a:	61bb      	str	r3, [r7, #24]
   return(result);
20013c8c:	69bb      	ldr	r3, [r7, #24]
20013c8e:	2b00      	cmp	r3, #0
20013c90:	d1e6      	bne.n	20013c60 <HAL_UART_Receive_DMA+0x50>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
20013c92:	88fb      	ldrh	r3, [r7, #6]
20013c94:	461a      	mov	r2, r3
20013c96:	68b9      	ldr	r1, [r7, #8]
20013c98:	68f8      	ldr	r0, [r7, #12]
20013c9a:	f001 ffa5 	bl	20015be8 <UART_Start_Receive_DMA>
20013c9e:	4603      	mov	r3, r0
20013ca0:	e000      	b.n	20013ca4 <HAL_UART_Receive_DMA+0x94>
  }
  else
  {
    return HAL_BUSY;
20013ca2:	2302      	movs	r3, #2
  }
}
20013ca4:	4618      	mov	r0, r3
20013ca6:	3728      	adds	r7, #40	@ 0x28
20013ca8:	46bd      	mov	sp, r7
20013caa:	bd80      	pop	{r7, pc}
20013cac:	46002400 	.word	0x46002400
20013cb0:	56002400 	.word	0x56002400

20013cb4 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
20013cb4:	b580      	push	{r7, lr}
20013cb6:	b090      	sub	sp, #64	@ 0x40
20013cb8:	af00      	add	r7, sp, #0
20013cba:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
20013cbc:	687b      	ldr	r3, [r7, #4]
20013cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
20013cc4:	687b      	ldr	r3, [r7, #4]
20013cc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013cca:	63bb      	str	r3, [r7, #56]	@ 0x38

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
20013ccc:	687b      	ldr	r3, [r7, #4]
20013cce:	681b      	ldr	r3, [r3, #0]
20013cd0:	689b      	ldr	r3, [r3, #8]
20013cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013cd6:	2b80      	cmp	r3, #128	@ 0x80
20013cd8:	d120      	bne.n	20013d1c <HAL_UART_DMAPause+0x68>
20013cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20013cdc:	2b21      	cmp	r3, #33	@ 0x21
20013cde:	d11d      	bne.n	20013d1c <HAL_UART_DMAPause+0x68>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Suspend the UART DMA Tx channel : use blocking DMA Suspend API (no callback) */
    if (huart->hdmatx != NULL)
20013ce0:	687b      	ldr	r3, [r7, #4]
20013ce2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013ce4:	2b00      	cmp	r3, #0
20013ce6:	d019      	beq.n	20013d1c <HAL_UART_DMAPause+0x68>
    {
      /* Set the UART DMA Suspend callback to Null.
         No call back execution at end of DMA Suspend procedure */
      huart->hdmatx->XferSuspendCallback = NULL;
20013ce8:	687b      	ldr	r3, [r7, #4]
20013cea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013cec:	2200      	movs	r2, #0
20013cee:	671a      	str	r2, [r3, #112]	@ 0x70

      if (HAL_DMAEx_Suspend(huart->hdmatx) != HAL_OK)
20013cf0:	687b      	ldr	r3, [r7, #4]
20013cf2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013cf4:	4618      	mov	r0, r3
20013cf6:	f7f2 fd8c 	bl	20006812 <HAL_DMAEx_Suspend>
20013cfa:	4603      	mov	r3, r0
20013cfc:	2b00      	cmp	r3, #0
20013cfe:	d00d      	beq.n	20013d1c <HAL_UART_DMAPause+0x68>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
20013d00:	687b      	ldr	r3, [r7, #4]
20013d02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013d04:	4618      	mov	r0, r3
20013d06:	f7f0 fa93 	bl	20004230 <HAL_DMA_GetError>
20013d0a:	4603      	mov	r3, r0
20013d0c:	2b10      	cmp	r3, #16
20013d0e:	d105      	bne.n	20013d1c <HAL_UART_DMAPause+0x68>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013d10:	687b      	ldr	r3, [r7, #4]
20013d12:	2210      	movs	r2, #16
20013d14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013d18:	2303      	movs	r3, #3
20013d1a:	e05f      	b.n	20013ddc <HAL_UART_DMAPause+0x128>
        }
      }
    }
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
20013d1c:	687b      	ldr	r3, [r7, #4]
20013d1e:	681b      	ldr	r3, [r3, #0]
20013d20:	689b      	ldr	r3, [r3, #8]
20013d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20013d26:	2b40      	cmp	r3, #64	@ 0x40
20013d28:	d157      	bne.n	20013dda <HAL_UART_DMAPause+0x126>
20013d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20013d2c:	2b22      	cmp	r3, #34	@ 0x22
20013d2e:	d154      	bne.n	20013dda <HAL_UART_DMAPause+0x126>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Suspend the UART DMA Rx channel : use blocking DMA Suspend API (no callback) */
    if (huart->hdmarx != NULL)
20013d30:	687b      	ldr	r3, [r7, #4]
20013d32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013d36:	2b00      	cmp	r3, #0
20013d38:	d04f      	beq.n	20013dda <HAL_UART_DMAPause+0x126>
    {
      /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20013d3a:	687b      	ldr	r3, [r7, #4]
20013d3c:	681b      	ldr	r3, [r3, #0]
20013d3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013d40:	6a3b      	ldr	r3, [r7, #32]
20013d42:	e853 3f00 	ldrex	r3, [r3]
20013d46:	61fb      	str	r3, [r7, #28]
   return(result);
20013d48:	69fb      	ldr	r3, [r7, #28]
20013d4a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20013d4e:	637b      	str	r3, [r7, #52]	@ 0x34
20013d50:	687b      	ldr	r3, [r7, #4]
20013d52:	681b      	ldr	r3, [r3, #0]
20013d54:	461a      	mov	r2, r3
20013d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20013d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
20013d5a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013d5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013d5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013d60:	e841 2300 	strex	r3, r2, [r1]
20013d64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013d68:	2b00      	cmp	r3, #0
20013d6a:	d1e6      	bne.n	20013d3a <HAL_UART_DMAPause+0x86>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20013d6c:	687b      	ldr	r3, [r7, #4]
20013d6e:	681b      	ldr	r3, [r3, #0]
20013d70:	3308      	adds	r3, #8
20013d72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013d74:	68fb      	ldr	r3, [r7, #12]
20013d76:	e853 3f00 	ldrex	r3, [r3]
20013d7a:	60bb      	str	r3, [r7, #8]
   return(result);
20013d7c:	68bb      	ldr	r3, [r7, #8]
20013d7e:	f023 0301 	bic.w	r3, r3, #1
20013d82:	633b      	str	r3, [r7, #48]	@ 0x30
20013d84:	687b      	ldr	r3, [r7, #4]
20013d86:	681b      	ldr	r3, [r3, #0]
20013d88:	3308      	adds	r3, #8
20013d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20013d8c:	61ba      	str	r2, [r7, #24]
20013d8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013d90:	6979      	ldr	r1, [r7, #20]
20013d92:	69ba      	ldr	r2, [r7, #24]
20013d94:	e841 2300 	strex	r3, r2, [r1]
20013d98:	613b      	str	r3, [r7, #16]
   return(result);
20013d9a:	693b      	ldr	r3, [r7, #16]
20013d9c:	2b00      	cmp	r3, #0
20013d9e:	d1e5      	bne.n	20013d6c <HAL_UART_DMAPause+0xb8>

      /* Set the UART DMA Suspend callback to Null.
         No call back execution at end of DMA Suspend procedure */
      huart->hdmarx->XferSuspendCallback = NULL;
20013da0:	687b      	ldr	r3, [r7, #4]
20013da2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013da6:	2200      	movs	r2, #0
20013da8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (HAL_DMAEx_Suspend(huart->hdmarx) != HAL_OK)
20013daa:	687b      	ldr	r3, [r7, #4]
20013dac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013db0:	4618      	mov	r0, r3
20013db2:	f7f2 fd2e 	bl	20006812 <HAL_DMAEx_Suspend>
20013db6:	4603      	mov	r3, r0
20013db8:	2b00      	cmp	r3, #0
20013dba:	d00e      	beq.n	20013dda <HAL_UART_DMAPause+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
20013dbc:	687b      	ldr	r3, [r7, #4]
20013dbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013dc2:	4618      	mov	r0, r3
20013dc4:	f7f0 fa34 	bl	20004230 <HAL_DMA_GetError>
20013dc8:	4603      	mov	r3, r0
20013dca:	2b10      	cmp	r3, #16
20013dcc:	d105      	bne.n	20013dda <HAL_UART_DMAPause+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013dce:	687b      	ldr	r3, [r7, #4]
20013dd0:	2210      	movs	r2, #16
20013dd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013dd6:	2303      	movs	r3, #3
20013dd8:	e000      	b.n	20013ddc <HAL_UART_DMAPause+0x128>
        }
      }
    }
  }

  return HAL_OK;
20013dda:	2300      	movs	r3, #0
}
20013ddc:	4618      	mov	r0, r3
20013dde:	3740      	adds	r7, #64	@ 0x40
20013de0:	46bd      	mov	sp, r7
20013de2:	bd80      	pop	{r7, pc}

20013de4 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
20013de4:	b580      	push	{r7, lr}
20013de6:	b08e      	sub	sp, #56	@ 0x38
20013de8:	af00      	add	r7, sp, #0
20013dea:	6078      	str	r0, [r7, #4]
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
20013dec:	687b      	ldr	r3, [r7, #4]
20013dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013df2:	2b21      	cmp	r3, #33	@ 0x21
20013df4:	d111      	bne.n	20013e1a <HAL_UART_DMAResume+0x36>
  {
    /* Resume the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
20013df6:	687b      	ldr	r3, [r7, #4]
20013df8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013dfa:	2b00      	cmp	r3, #0
20013dfc:	d00d      	beq.n	20013e1a <HAL_UART_DMAResume+0x36>
    {
      if (HAL_DMAEx_Resume(huart->hdmatx) != HAL_OK)
20013dfe:	687b      	ldr	r3, [r7, #4]
20013e00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013e02:	4618      	mov	r0, r3
20013e04:	f7f2 fd79 	bl	200068fa <HAL_DMAEx_Resume>
20013e08:	4603      	mov	r3, r0
20013e0a:	2b00      	cmp	r3, #0
20013e0c:	d005      	beq.n	20013e1a <HAL_UART_DMAResume+0x36>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
20013e0e:	687b      	ldr	r3, [r7, #4]
20013e10:	2210      	movs	r2, #16
20013e12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        return HAL_ERROR;
20013e16:	2301      	movs	r3, #1
20013e18:	e054      	b.n	20013ec4 <HAL_UART_DMAResume+0xe0>
      }
    }
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
20013e1a:	687b      	ldr	r3, [r7, #4]
20013e1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013e20:	2b22      	cmp	r3, #34	@ 0x22
20013e22:	d14e      	bne.n	20013ec2 <HAL_UART_DMAResume+0xde>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
20013e24:	687b      	ldr	r3, [r7, #4]
20013e26:	681b      	ldr	r3, [r3, #0]
20013e28:	2208      	movs	r2, #8
20013e2a:	621a      	str	r2, [r3, #32]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
20013e2c:	687b      	ldr	r3, [r7, #4]
20013e2e:	691b      	ldr	r3, [r3, #16]
20013e30:	2b00      	cmp	r3, #0
20013e32:	d018      	beq.n	20013e66 <HAL_UART_DMAResume+0x82>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20013e34:	687b      	ldr	r3, [r7, #4]
20013e36:	681b      	ldr	r3, [r3, #0]
20013e38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013e3a:	6a3b      	ldr	r3, [r7, #32]
20013e3c:	e853 3f00 	ldrex	r3, [r3]
20013e40:	61fb      	str	r3, [r7, #28]
   return(result);
20013e42:	69fb      	ldr	r3, [r7, #28]
20013e44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20013e48:	637b      	str	r3, [r7, #52]	@ 0x34
20013e4a:	687b      	ldr	r3, [r7, #4]
20013e4c:	681b      	ldr	r3, [r3, #0]
20013e4e:	461a      	mov	r2, r3
20013e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20013e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
20013e54:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013e56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013e58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013e5a:	e841 2300 	strex	r3, r2, [r1]
20013e5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013e62:	2b00      	cmp	r3, #0
20013e64:	d1e6      	bne.n	20013e34 <HAL_UART_DMAResume+0x50>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
20013e66:	687b      	ldr	r3, [r7, #4]
20013e68:	681b      	ldr	r3, [r3, #0]
20013e6a:	3308      	adds	r3, #8
20013e6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013e6e:	68fb      	ldr	r3, [r7, #12]
20013e70:	e853 3f00 	ldrex	r3, [r3]
20013e74:	60bb      	str	r3, [r7, #8]
   return(result);
20013e76:	68bb      	ldr	r3, [r7, #8]
20013e78:	f043 0301 	orr.w	r3, r3, #1
20013e7c:	633b      	str	r3, [r7, #48]	@ 0x30
20013e7e:	687b      	ldr	r3, [r7, #4]
20013e80:	681b      	ldr	r3, [r3, #0]
20013e82:	3308      	adds	r3, #8
20013e84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20013e86:	61ba      	str	r2, [r7, #24]
20013e88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013e8a:	6979      	ldr	r1, [r7, #20]
20013e8c:	69ba      	ldr	r2, [r7, #24]
20013e8e:	e841 2300 	strex	r3, r2, [r1]
20013e92:	613b      	str	r3, [r7, #16]
   return(result);
20013e94:	693b      	ldr	r3, [r7, #16]
20013e96:	2b00      	cmp	r3, #0
20013e98:	d1e5      	bne.n	20013e66 <HAL_UART_DMAResume+0x82>

    /* Resume the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
20013e9a:	687b      	ldr	r3, [r7, #4]
20013e9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013ea0:	2b00      	cmp	r3, #0
20013ea2:	d00e      	beq.n	20013ec2 <HAL_UART_DMAResume+0xde>
    {
      if (HAL_DMAEx_Resume(huart->hdmarx) != HAL_OK)
20013ea4:	687b      	ldr	r3, [r7, #4]
20013ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013eaa:	4618      	mov	r0, r3
20013eac:	f7f2 fd25 	bl	200068fa <HAL_DMAEx_Resume>
20013eb0:	4603      	mov	r3, r0
20013eb2:	2b00      	cmp	r3, #0
20013eb4:	d005      	beq.n	20013ec2 <HAL_UART_DMAResume+0xde>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
20013eb6:	687b      	ldr	r3, [r7, #4]
20013eb8:	2210      	movs	r2, #16
20013eba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        return HAL_ERROR;
20013ebe:	2301      	movs	r3, #1
20013ec0:	e000      	b.n	20013ec4 <HAL_UART_DMAResume+0xe0>
      }
    }
  }

  return HAL_OK;
20013ec2:	2300      	movs	r3, #0
}
20013ec4:	4618      	mov	r0, r3
20013ec6:	3738      	adds	r7, #56	@ 0x38
20013ec8:	46bd      	mov	sp, r7
20013eca:	bd80      	pop	{r7, pc}

20013ecc <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
20013ecc:	b580      	push	{r7, lr}
20013ece:	b090      	sub	sp, #64	@ 0x40
20013ed0:	af00      	add	r7, sp, #0
20013ed2:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
20013ed4:	687b      	ldr	r3, [r7, #4]
20013ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20013eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
20013edc:	687b      	ldr	r3, [r7, #4]
20013ede:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20013ee2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
20013ee4:	687b      	ldr	r3, [r7, #4]
20013ee6:	681b      	ldr	r3, [r3, #0]
20013ee8:	689b      	ldr	r3, [r3, #8]
20013eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20013eee:	2b80      	cmp	r3, #128	@ 0x80
20013ef0:	d139      	bne.n	20013f66 <HAL_UART_DMAStop+0x9a>
20013ef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20013ef4:	2b21      	cmp	r3, #33	@ 0x21
20013ef6:	d136      	bne.n	20013f66 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
20013ef8:	687b      	ldr	r3, [r7, #4]
20013efa:	681b      	ldr	r3, [r3, #0]
20013efc:	3308      	adds	r3, #8
20013efe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013f00:	6a3b      	ldr	r3, [r7, #32]
20013f02:	e853 3f00 	ldrex	r3, [r3]
20013f06:	61fb      	str	r3, [r7, #28]
   return(result);
20013f08:	69fb      	ldr	r3, [r7, #28]
20013f0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20013f0e:	637b      	str	r3, [r7, #52]	@ 0x34
20013f10:	687b      	ldr	r3, [r7, #4]
20013f12:	681b      	ldr	r3, [r3, #0]
20013f14:	3308      	adds	r3, #8
20013f16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
20013f18:	62fa      	str	r2, [r7, #44]	@ 0x2c
20013f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013f1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20013f1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20013f20:	e841 2300 	strex	r3, r2, [r1]
20013f24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20013f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20013f28:	2b00      	cmp	r3, #0
20013f2a:	d1e5      	bne.n	20013ef8 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
20013f2c:	687b      	ldr	r3, [r7, #4]
20013f2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013f30:	2b00      	cmp	r3, #0
20013f32:	d015      	beq.n	20013f60 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
20013f34:	687b      	ldr	r3, [r7, #4]
20013f36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013f38:	4618      	mov	r0, r3
20013f3a:	f7ef fde5 	bl	20003b08 <HAL_DMA_Abort>
20013f3e:	4603      	mov	r3, r0
20013f40:	2b00      	cmp	r3, #0
20013f42:	d00d      	beq.n	20013f60 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
20013f44:	687b      	ldr	r3, [r7, #4]
20013f46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20013f48:	4618      	mov	r0, r3
20013f4a:	f7f0 f971 	bl	20004230 <HAL_DMA_GetError>
20013f4e:	4603      	mov	r3, r0
20013f50:	2b10      	cmp	r3, #16
20013f52:	d105      	bne.n	20013f60 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013f54:	687b      	ldr	r3, [r7, #4]
20013f56:	2210      	movs	r2, #16
20013f58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013f5c:	2303      	movs	r3, #3
20013f5e:	e047      	b.n	20013ff0 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
20013f60:	6878      	ldr	r0, [r7, #4]
20013f62:	f001 ff39 	bl	20015dd8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
20013f66:	687b      	ldr	r3, [r7, #4]
20013f68:	681b      	ldr	r3, [r3, #0]
20013f6a:	689b      	ldr	r3, [r3, #8]
20013f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20013f70:	2b40      	cmp	r3, #64	@ 0x40
20013f72:	d13c      	bne.n	20013fee <HAL_UART_DMAStop+0x122>
20013f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20013f76:	2b22      	cmp	r3, #34	@ 0x22
20013f78:	d139      	bne.n	20013fee <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20013f7a:	687b      	ldr	r3, [r7, #4]
20013f7c:	681b      	ldr	r3, [r3, #0]
20013f7e:	3308      	adds	r3, #8
20013f80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20013f82:	68fb      	ldr	r3, [r7, #12]
20013f84:	e853 3f00 	ldrex	r3, [r3]
20013f88:	60bb      	str	r3, [r7, #8]
   return(result);
20013f8a:	68bb      	ldr	r3, [r7, #8]
20013f8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
20013f90:	633b      	str	r3, [r7, #48]	@ 0x30
20013f92:	687b      	ldr	r3, [r7, #4]
20013f94:	681b      	ldr	r3, [r3, #0]
20013f96:	3308      	adds	r3, #8
20013f98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20013f9a:	61ba      	str	r2, [r7, #24]
20013f9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20013f9e:	6979      	ldr	r1, [r7, #20]
20013fa0:	69ba      	ldr	r2, [r7, #24]
20013fa2:	e841 2300 	strex	r3, r2, [r1]
20013fa6:	613b      	str	r3, [r7, #16]
   return(result);
20013fa8:	693b      	ldr	r3, [r7, #16]
20013faa:	2b00      	cmp	r3, #0
20013fac:	d1e5      	bne.n	20013f7a <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
20013fae:	687b      	ldr	r3, [r7, #4]
20013fb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013fb4:	2b00      	cmp	r3, #0
20013fb6:	d017      	beq.n	20013fe8 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
20013fb8:	687b      	ldr	r3, [r7, #4]
20013fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013fbe:	4618      	mov	r0, r3
20013fc0:	f7ef fda2 	bl	20003b08 <HAL_DMA_Abort>
20013fc4:	4603      	mov	r3, r0
20013fc6:	2b00      	cmp	r3, #0
20013fc8:	d00e      	beq.n	20013fe8 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
20013fca:	687b      	ldr	r3, [r7, #4]
20013fcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20013fd0:	4618      	mov	r0, r3
20013fd2:	f7f0 f92d 	bl	20004230 <HAL_DMA_GetError>
20013fd6:	4603      	mov	r3, r0
20013fd8:	2b10      	cmp	r3, #16
20013fda:	d105      	bne.n	20013fe8 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20013fdc:	687b      	ldr	r3, [r7, #4]
20013fde:	2210      	movs	r2, #16
20013fe0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20013fe4:	2303      	movs	r3, #3
20013fe6:	e003      	b.n	20013ff0 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
20013fe8:	6878      	ldr	r0, [r7, #4]
20013fea:	f001 ff36 	bl	20015e5a <UART_EndRxTransfer>
  }

  return HAL_OK;
20013fee:	2300      	movs	r3, #0
}
20013ff0:	4618      	mov	r0, r3
20013ff2:	3740      	adds	r7, #64	@ 0x40
20013ff4:	46bd      	mov	sp, r7
20013ff6:	bd80      	pop	{r7, pc}

20013ff8 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
20013ff8:	b580      	push	{r7, lr}
20013ffa:	b094      	sub	sp, #80	@ 0x50
20013ffc:	af00      	add	r7, sp, #0
20013ffe:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
20014000:	687b      	ldr	r3, [r7, #4]
20014002:	681b      	ldr	r3, [r3, #0]
20014004:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20014008:	e853 3f00 	ldrex	r3, [r3]
2001400c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
2001400e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20014010:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
20014014:	64fb      	str	r3, [r7, #76]	@ 0x4c
20014016:	687b      	ldr	r3, [r7, #4]
20014018:	681b      	ldr	r3, [r3, #0]
2001401a:	461a      	mov	r2, r3
2001401c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001401e:	643b      	str	r3, [r7, #64]	@ 0x40
20014020:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014022:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20014024:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20014026:	e841 2300 	strex	r3, r2, [r1]
2001402a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
2001402c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
2001402e:	2b00      	cmp	r3, #0
20014030:	d1e6      	bne.n	20014000 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
20014032:	687b      	ldr	r3, [r7, #4]
20014034:	681b      	ldr	r3, [r3, #0]
20014036:	3308      	adds	r3, #8
20014038:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001403a:	6a3b      	ldr	r3, [r7, #32]
2001403c:	e853 3f00 	ldrex	r3, [r3]
20014040:	61fb      	str	r3, [r7, #28]
   return(result);
20014042:	69fb      	ldr	r3, [r7, #28]
20014044:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
20014048:	f023 0301 	bic.w	r3, r3, #1
2001404c:	64bb      	str	r3, [r7, #72]	@ 0x48
2001404e:	687b      	ldr	r3, [r7, #4]
20014050:	681b      	ldr	r3, [r3, #0]
20014052:	3308      	adds	r3, #8
20014054:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20014056:	62fa      	str	r2, [r7, #44]	@ 0x2c
20014058:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001405a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
2001405c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
2001405e:	e841 2300 	strex	r3, r2, [r1]
20014062:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014066:	2b00      	cmp	r3, #0
20014068:	d1e3      	bne.n	20014032 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
2001406a:	687b      	ldr	r3, [r7, #4]
2001406c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2001406e:	2b01      	cmp	r3, #1
20014070:	d118      	bne.n	200140a4 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
20014072:	687b      	ldr	r3, [r7, #4]
20014074:	681b      	ldr	r3, [r3, #0]
20014076:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014078:	68fb      	ldr	r3, [r7, #12]
2001407a:	e853 3f00 	ldrex	r3, [r3]
2001407e:	60bb      	str	r3, [r7, #8]
   return(result);
20014080:	68bb      	ldr	r3, [r7, #8]
20014082:	f023 0310 	bic.w	r3, r3, #16
20014086:	647b      	str	r3, [r7, #68]	@ 0x44
20014088:	687b      	ldr	r3, [r7, #4]
2001408a:	681b      	ldr	r3, [r3, #0]
2001408c:	461a      	mov	r2, r3
2001408e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20014090:	61bb      	str	r3, [r7, #24]
20014092:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014094:	6979      	ldr	r1, [r7, #20]
20014096:	69ba      	ldr	r2, [r7, #24]
20014098:	e841 2300 	strex	r3, r2, [r1]
2001409c:	613b      	str	r3, [r7, #16]
   return(result);
2001409e:	693b      	ldr	r3, [r7, #16]
200140a0:	2b00      	cmp	r3, #0
200140a2:	d1e6      	bne.n	20014072 <HAL_UART_Abort+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
200140a4:	687b      	ldr	r3, [r7, #4]
200140a6:	681b      	ldr	r3, [r3, #0]
200140a8:	689b      	ldr	r3, [r3, #8]
200140aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200140ae:	2b80      	cmp	r3, #128	@ 0x80
200140b0:	d11d      	bne.n	200140ee <HAL_UART_Abort+0xf6>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
200140b2:	687b      	ldr	r3, [r7, #4]
200140b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200140b6:	2b00      	cmp	r3, #0
200140b8:	d019      	beq.n	200140ee <HAL_UART_Abort+0xf6>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
200140ba:	687b      	ldr	r3, [r7, #4]
200140bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200140be:	2200      	movs	r2, #0
200140c0:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
200140c2:	687b      	ldr	r3, [r7, #4]
200140c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200140c6:	4618      	mov	r0, r3
200140c8:	f7ef fd1e 	bl	20003b08 <HAL_DMA_Abort>
200140cc:	4603      	mov	r3, r0
200140ce:	2b00      	cmp	r3, #0
200140d0:	d00d      	beq.n	200140ee <HAL_UART_Abort+0xf6>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
200140d2:	687b      	ldr	r3, [r7, #4]
200140d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200140d6:	4618      	mov	r0, r3
200140d8:	f7f0 f8aa 	bl	20004230 <HAL_DMA_GetError>
200140dc:	4603      	mov	r3, r0
200140de:	2b10      	cmp	r3, #16
200140e0:	d105      	bne.n	200140ee <HAL_UART_Abort+0xf6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
200140e2:	687b      	ldr	r3, [r7, #4]
200140e4:	2210      	movs	r2, #16
200140e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
200140ea:	2303      	movs	r3, #3
200140ec:	e059      	b.n	200141a2 <HAL_UART_Abort+0x1aa>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200140ee:	687b      	ldr	r3, [r7, #4]
200140f0:	681b      	ldr	r3, [r3, #0]
200140f2:	689b      	ldr	r3, [r3, #8]
200140f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200140f8:	2b40      	cmp	r3, #64	@ 0x40
200140fa:	d121      	bne.n	20014140 <HAL_UART_Abort+0x148>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
200140fc:	687b      	ldr	r3, [r7, #4]
200140fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014102:	2b00      	cmp	r3, #0
20014104:	d01c      	beq.n	20014140 <HAL_UART_Abort+0x148>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
20014106:	687b      	ldr	r3, [r7, #4]
20014108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001410c:	2200      	movs	r2, #0
2001410e:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
20014110:	687b      	ldr	r3, [r7, #4]
20014112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014116:	4618      	mov	r0, r3
20014118:	f7ef fcf6 	bl	20003b08 <HAL_DMA_Abort>
2001411c:	4603      	mov	r3, r0
2001411e:	2b00      	cmp	r3, #0
20014120:	d00e      	beq.n	20014140 <HAL_UART_Abort+0x148>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
20014122:	687b      	ldr	r3, [r7, #4]
20014124:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014128:	4618      	mov	r0, r3
2001412a:	f7f0 f881 	bl	20004230 <HAL_DMA_GetError>
2001412e:	4603      	mov	r3, r0
20014130:	2b10      	cmp	r3, #16
20014132:	d105      	bne.n	20014140 <HAL_UART_Abort+0x148>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20014134:	687b      	ldr	r3, [r7, #4]
20014136:	2210      	movs	r2, #16
20014138:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
2001413c:	2303      	movs	r3, #3
2001413e:	e030      	b.n	200141a2 <HAL_UART_Abort+0x1aa>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
20014140:	687b      	ldr	r3, [r7, #4]
20014142:	2200      	movs	r2, #0
20014144:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
20014148:	687b      	ldr	r3, [r7, #4]
2001414a:	2200      	movs	r2, #0
2001414c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
20014150:	687b      	ldr	r3, [r7, #4]
20014152:	681b      	ldr	r3, [r3, #0]
20014154:	220f      	movs	r2, #15
20014156:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20014158:	687b      	ldr	r3, [r7, #4]
2001415a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2001415c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20014160:	d107      	bne.n	20014172 <HAL_UART_Abort+0x17a>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20014162:	687b      	ldr	r3, [r7, #4]
20014164:	681b      	ldr	r3, [r3, #0]
20014166:	699a      	ldr	r2, [r3, #24]
20014168:	687b      	ldr	r3, [r7, #4]
2001416a:	681b      	ldr	r3, [r3, #0]
2001416c:	f042 0210 	orr.w	r2, r2, #16
20014170:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20014172:	687b      	ldr	r3, [r7, #4]
20014174:	681b      	ldr	r3, [r3, #0]
20014176:	699a      	ldr	r2, [r3, #24]
20014178:	687b      	ldr	r3, [r7, #4]
2001417a:	681b      	ldr	r3, [r3, #0]
2001417c:	f042 0208 	orr.w	r2, r2, #8
20014180:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
20014182:	687b      	ldr	r3, [r7, #4]
20014184:	2220      	movs	r2, #32
20014186:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
2001418a:	687b      	ldr	r3, [r7, #4]
2001418c:	2220      	movs	r2, #32
2001418e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014192:	687b      	ldr	r3, [r7, #4]
20014194:	2200      	movs	r2, #0
20014196:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
20014198:	687b      	ldr	r3, [r7, #4]
2001419a:	2200      	movs	r2, #0
2001419c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
200141a0:	2300      	movs	r3, #0
}
200141a2:	4618      	mov	r0, r3
200141a4:	3750      	adds	r7, #80	@ 0x50
200141a6:	46bd      	mov	sp, r7
200141a8:	bd80      	pop	{r7, pc}

200141aa <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
200141aa:	b580      	push	{r7, lr}
200141ac:	b08e      	sub	sp, #56	@ 0x38
200141ae:	af00      	add	r7, sp, #0
200141b0:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
200141b2:	687b      	ldr	r3, [r7, #4]
200141b4:	681b      	ldr	r3, [r3, #0]
200141b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200141b8:	6a3b      	ldr	r3, [r7, #32]
200141ba:	e853 3f00 	ldrex	r3, [r3]
200141be:	61fb      	str	r3, [r7, #28]
   return(result);
200141c0:	69fb      	ldr	r3, [r7, #28]
200141c2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
200141c6:	637b      	str	r3, [r7, #52]	@ 0x34
200141c8:	687b      	ldr	r3, [r7, #4]
200141ca:	681b      	ldr	r3, [r3, #0]
200141cc:	461a      	mov	r2, r3
200141ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200141d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
200141d2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200141d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200141d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200141d8:	e841 2300 	strex	r3, r2, [r1]
200141dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
200141de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200141e0:	2b00      	cmp	r3, #0
200141e2:	d1e6      	bne.n	200141b2 <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
200141e4:	687b      	ldr	r3, [r7, #4]
200141e6:	681b      	ldr	r3, [r3, #0]
200141e8:	3308      	adds	r3, #8
200141ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200141ec:	68fb      	ldr	r3, [r7, #12]
200141ee:	e853 3f00 	ldrex	r3, [r3]
200141f2:	60bb      	str	r3, [r7, #8]
   return(result);
200141f4:	68bb      	ldr	r3, [r7, #8]
200141f6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
200141fa:	633b      	str	r3, [r7, #48]	@ 0x30
200141fc:	687b      	ldr	r3, [r7, #4]
200141fe:	681b      	ldr	r3, [r3, #0]
20014200:	3308      	adds	r3, #8
20014202:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20014204:	61ba      	str	r2, [r7, #24]
20014206:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014208:	6979      	ldr	r1, [r7, #20]
2001420a:	69ba      	ldr	r2, [r7, #24]
2001420c:	e841 2300 	strex	r3, r2, [r1]
20014210:	613b      	str	r3, [r7, #16]
   return(result);
20014212:	693b      	ldr	r3, [r7, #16]
20014214:	2b00      	cmp	r3, #0
20014216:	d1e5      	bne.n	200141e4 <HAL_UART_AbortTransmit+0x3a>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
20014218:	687b      	ldr	r3, [r7, #4]
2001421a:	681b      	ldr	r3, [r3, #0]
2001421c:	689b      	ldr	r3, [r3, #8]
2001421e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20014222:	2b80      	cmp	r3, #128	@ 0x80
20014224:	d11d      	bne.n	20014262 <HAL_UART_AbortTransmit+0xb8>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
20014226:	687b      	ldr	r3, [r7, #4]
20014228:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001422a:	2b00      	cmp	r3, #0
2001422c:	d019      	beq.n	20014262 <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
2001422e:	687b      	ldr	r3, [r7, #4]
20014230:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014232:	2200      	movs	r2, #0
20014234:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
20014236:	687b      	ldr	r3, [r7, #4]
20014238:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001423a:	4618      	mov	r0, r3
2001423c:	f7ef fc64 	bl	20003b08 <HAL_DMA_Abort>
20014240:	4603      	mov	r3, r0
20014242:	2b00      	cmp	r3, #0
20014244:	d00d      	beq.n	20014262 <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
20014246:	687b      	ldr	r3, [r7, #4]
20014248:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
2001424a:	4618      	mov	r0, r3
2001424c:	f7ef fff0 	bl	20004230 <HAL_DMA_GetError>
20014250:	4603      	mov	r3, r0
20014252:	2b10      	cmp	r3, #16
20014254:	d105      	bne.n	20014262 <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20014256:	687b      	ldr	r3, [r7, #4]
20014258:	2210      	movs	r2, #16
2001425a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
2001425e:	2303      	movs	r3, #3
20014260:	e015      	b.n	2001428e <HAL_UART_AbortTransmit+0xe4>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
20014262:	687b      	ldr	r3, [r7, #4]
20014264:	2200      	movs	r2, #0
20014266:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
2001426a:	687b      	ldr	r3, [r7, #4]
2001426c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2001426e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20014272:	d107      	bne.n	20014284 <HAL_UART_AbortTransmit+0xda>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20014274:	687b      	ldr	r3, [r7, #4]
20014276:	681b      	ldr	r3, [r3, #0]
20014278:	699a      	ldr	r2, [r3, #24]
2001427a:	687b      	ldr	r3, [r7, #4]
2001427c:	681b      	ldr	r3, [r3, #0]
2001427e:	f042 0210 	orr.w	r2, r2, #16
20014282:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
20014284:	687b      	ldr	r3, [r7, #4]
20014286:	2220      	movs	r2, #32
20014288:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
2001428c:	2300      	movs	r3, #0
}
2001428e:	4618      	mov	r0, r3
20014290:	3738      	adds	r7, #56	@ 0x38
20014292:	46bd      	mov	sp, r7
20014294:	bd80      	pop	{r7, pc}

20014296 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
20014296:	b580      	push	{r7, lr}
20014298:	b094      	sub	sp, #80	@ 0x50
2001429a:	af00      	add	r7, sp, #0
2001429c:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
2001429e:	687b      	ldr	r3, [r7, #4]
200142a0:	681b      	ldr	r3, [r3, #0]
200142a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200142a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200142a6:	e853 3f00 	ldrex	r3, [r3]
200142aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
200142ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200142ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
200142b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
200142b4:	687b      	ldr	r3, [r7, #4]
200142b6:	681b      	ldr	r3, [r3, #0]
200142b8:	461a      	mov	r2, r3
200142ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
200142bc:	643b      	str	r3, [r7, #64]	@ 0x40
200142be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200142c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
200142c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200142c4:	e841 2300 	strex	r3, r2, [r1]
200142c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
200142ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200142cc:	2b00      	cmp	r3, #0
200142ce:	d1e6      	bne.n	2001429e <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
200142d0:	687b      	ldr	r3, [r7, #4]
200142d2:	681b      	ldr	r3, [r3, #0]
200142d4:	3308      	adds	r3, #8
200142d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200142d8:	6a3b      	ldr	r3, [r7, #32]
200142da:	e853 3f00 	ldrex	r3, [r3]
200142de:	61fb      	str	r3, [r7, #28]
   return(result);
200142e0:	69fb      	ldr	r3, [r7, #28]
200142e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
200142e6:	f023 0301 	bic.w	r3, r3, #1
200142ea:	64bb      	str	r3, [r7, #72]	@ 0x48
200142ec:	687b      	ldr	r3, [r7, #4]
200142ee:	681b      	ldr	r3, [r3, #0]
200142f0:	3308      	adds	r3, #8
200142f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
200142f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
200142f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200142f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200142fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200142fc:	e841 2300 	strex	r3, r2, [r1]
20014300:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014304:	2b00      	cmp	r3, #0
20014306:	d1e3      	bne.n	200142d0 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20014308:	687b      	ldr	r3, [r7, #4]
2001430a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2001430c:	2b01      	cmp	r3, #1
2001430e:	d118      	bne.n	20014342 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
20014310:	687b      	ldr	r3, [r7, #4]
20014312:	681b      	ldr	r3, [r3, #0]
20014314:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014316:	68fb      	ldr	r3, [r7, #12]
20014318:	e853 3f00 	ldrex	r3, [r3]
2001431c:	60bb      	str	r3, [r7, #8]
   return(result);
2001431e:	68bb      	ldr	r3, [r7, #8]
20014320:	f023 0310 	bic.w	r3, r3, #16
20014324:	647b      	str	r3, [r7, #68]	@ 0x44
20014326:	687b      	ldr	r3, [r7, #4]
20014328:	681b      	ldr	r3, [r3, #0]
2001432a:	461a      	mov	r2, r3
2001432c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
2001432e:	61bb      	str	r3, [r7, #24]
20014330:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014332:	6979      	ldr	r1, [r7, #20]
20014334:	69ba      	ldr	r2, [r7, #24]
20014336:	e841 2300 	strex	r3, r2, [r1]
2001433a:	613b      	str	r3, [r7, #16]
   return(result);
2001433c:	693b      	ldr	r3, [r7, #16]
2001433e:	2b00      	cmp	r3, #0
20014340:	d1e6      	bne.n	20014310 <HAL_UART_AbortReceive+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014342:	687b      	ldr	r3, [r7, #4]
20014344:	681b      	ldr	r3, [r3, #0]
20014346:	689b      	ldr	r3, [r3, #8]
20014348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2001434c:	2b40      	cmp	r3, #64	@ 0x40
2001434e:	d121      	bne.n	20014394 <HAL_UART_AbortReceive+0xfe>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
20014350:	687b      	ldr	r3, [r7, #4]
20014352:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014356:	2b00      	cmp	r3, #0
20014358:	d01c      	beq.n	20014394 <HAL_UART_AbortReceive+0xfe>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
2001435a:	687b      	ldr	r3, [r7, #4]
2001435c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014360:	2200      	movs	r2, #0
20014362:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
20014364:	687b      	ldr	r3, [r7, #4]
20014366:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001436a:	4618      	mov	r0, r3
2001436c:	f7ef fbcc 	bl	20003b08 <HAL_DMA_Abort>
20014370:	4603      	mov	r3, r0
20014372:	2b00      	cmp	r3, #0
20014374:	d00e      	beq.n	20014394 <HAL_UART_AbortReceive+0xfe>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
20014376:	687b      	ldr	r3, [r7, #4]
20014378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001437c:	4618      	mov	r0, r3
2001437e:	f7ef ff57 	bl	20004230 <HAL_DMA_GetError>
20014382:	4603      	mov	r3, r0
20014384:	2b10      	cmp	r3, #16
20014386:	d105      	bne.n	20014394 <HAL_UART_AbortReceive+0xfe>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
20014388:	687b      	ldr	r3, [r7, #4]
2001438a:	2210      	movs	r2, #16
2001438c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
20014390:	2303      	movs	r3, #3
20014392:	e017      	b.n	200143c4 <HAL_UART_AbortReceive+0x12e>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
20014394:	687b      	ldr	r3, [r7, #4]
20014396:	2200      	movs	r2, #0
20014398:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
2001439c:	687b      	ldr	r3, [r7, #4]
2001439e:	681b      	ldr	r3, [r3, #0]
200143a0:	220f      	movs	r2, #15
200143a2:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200143a4:	687b      	ldr	r3, [r7, #4]
200143a6:	681b      	ldr	r3, [r3, #0]
200143a8:	699a      	ldr	r2, [r3, #24]
200143aa:	687b      	ldr	r3, [r7, #4]
200143ac:	681b      	ldr	r3, [r3, #0]
200143ae:	f042 0208 	orr.w	r2, r2, #8
200143b2:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
200143b4:	687b      	ldr	r3, [r7, #4]
200143b6:	2220      	movs	r2, #32
200143b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200143bc:	687b      	ldr	r3, [r7, #4]
200143be:	2200      	movs	r2, #0
200143c0:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
200143c2:	2300      	movs	r3, #0
}
200143c4:	4618      	mov	r0, r3
200143c6:	3750      	adds	r7, #80	@ 0x50
200143c8:	46bd      	mov	sp, r7
200143ca:	bd80      	pop	{r7, pc}

200143cc <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
200143cc:	b580      	push	{r7, lr}
200143ce:	b096      	sub	sp, #88	@ 0x58
200143d0:	af00      	add	r7, sp, #0
200143d2:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt = 1U;
200143d4:	2301      	movs	r3, #1
200143d6:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
200143d8:	687b      	ldr	r3, [r7, #4]
200143da:	681b      	ldr	r3, [r3, #0]
200143dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200143de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200143e0:	e853 3f00 	ldrex	r3, [r3]
200143e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
200143e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200143e8:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
200143ec:	653b      	str	r3, [r7, #80]	@ 0x50
200143ee:	687b      	ldr	r3, [r7, #4]
200143f0:	681b      	ldr	r3, [r3, #0]
200143f2:	461a      	mov	r2, r3
200143f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
200143f6:	647b      	str	r3, [r7, #68]	@ 0x44
200143f8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200143fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
200143fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200143fe:	e841 2300 	strex	r3, r2, [r1]
20014402:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20014404:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20014406:	2b00      	cmp	r3, #0
20014408:	d1e6      	bne.n	200143d8 <HAL_UART_Abort_IT+0xc>
                                          USART_CR1_TXEIE_TXFNFIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
2001440a:	687b      	ldr	r3, [r7, #4]
2001440c:	681b      	ldr	r3, [r3, #0]
2001440e:	3308      	adds	r3, #8
20014410:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014414:	e853 3f00 	ldrex	r3, [r3]
20014418:	623b      	str	r3, [r7, #32]
   return(result);
2001441a:	6a3b      	ldr	r3, [r7, #32]
2001441c:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
20014420:	f023 0301 	bic.w	r3, r3, #1
20014424:	64fb      	str	r3, [r7, #76]	@ 0x4c
20014426:	687b      	ldr	r3, [r7, #4]
20014428:	681b      	ldr	r3, [r3, #0]
2001442a:	3308      	adds	r3, #8
2001442c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
2001442e:	633a      	str	r2, [r7, #48]	@ 0x30
20014430:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014432:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20014434:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20014436:	e841 2300 	strex	r3, r2, [r1]
2001443a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
2001443c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001443e:	2b00      	cmp	r3, #0
20014440:	d1e3      	bne.n	2001440a <HAL_UART_Abort_IT+0x3e>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20014442:	687b      	ldr	r3, [r7, #4]
20014444:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014446:	2b01      	cmp	r3, #1
20014448:	d118      	bne.n	2001447c <HAL_UART_Abort_IT+0xb0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
2001444a:	687b      	ldr	r3, [r7, #4]
2001444c:	681b      	ldr	r3, [r3, #0]
2001444e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014450:	693b      	ldr	r3, [r7, #16]
20014452:	e853 3f00 	ldrex	r3, [r3]
20014456:	60fb      	str	r3, [r7, #12]
   return(result);
20014458:	68fb      	ldr	r3, [r7, #12]
2001445a:	f023 0310 	bic.w	r3, r3, #16
2001445e:	64bb      	str	r3, [r7, #72]	@ 0x48
20014460:	687b      	ldr	r3, [r7, #4]
20014462:	681b      	ldr	r3, [r3, #0]
20014464:	461a      	mov	r2, r3
20014466:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20014468:	61fb      	str	r3, [r7, #28]
2001446a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001446c:	69b9      	ldr	r1, [r7, #24]
2001446e:	69fa      	ldr	r2, [r7, #28]
20014470:	e841 2300 	strex	r3, r2, [r1]
20014474:	617b      	str	r3, [r7, #20]
   return(result);
20014476:	697b      	ldr	r3, [r7, #20]
20014478:	2b00      	cmp	r3, #0
2001447a:	d1e6      	bne.n	2001444a <HAL_UART_Abort_IT+0x7e>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
2001447c:	687b      	ldr	r3, [r7, #4]
2001447e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014480:	2b00      	cmp	r3, #0
20014482:	d00f      	beq.n	200144a4 <HAL_UART_Abort_IT+0xd8>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
20014484:	687b      	ldr	r3, [r7, #4]
20014486:	681b      	ldr	r3, [r3, #0]
20014488:	689b      	ldr	r3, [r3, #8]
2001448a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2001448e:	2b80      	cmp	r3, #128	@ 0x80
20014490:	d104      	bne.n	2001449c <HAL_UART_Abort_IT+0xd0>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
20014492:	687b      	ldr	r3, [r7, #4]
20014494:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014496:	4a4c      	ldr	r2, [pc, #304]	@ (200145c8 <HAL_UART_Abort_IT+0x1fc>)
20014498:	66da      	str	r2, [r3, #108]	@ 0x6c
2001449a:	e003      	b.n	200144a4 <HAL_UART_Abort_IT+0xd8>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
2001449c:	687b      	ldr	r3, [r7, #4]
2001449e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200144a0:	2200      	movs	r2, #0
200144a2:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
200144a4:	687b      	ldr	r3, [r7, #4]
200144a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200144aa:	2b00      	cmp	r3, #0
200144ac:	d011      	beq.n	200144d2 <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
200144ae:	687b      	ldr	r3, [r7, #4]
200144b0:	681b      	ldr	r3, [r3, #0]
200144b2:	689b      	ldr	r3, [r3, #8]
200144b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200144b8:	2b40      	cmp	r3, #64	@ 0x40
200144ba:	d105      	bne.n	200144c8 <HAL_UART_Abort_IT+0xfc>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
200144bc:	687b      	ldr	r3, [r7, #4]
200144be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200144c2:	4a42      	ldr	r2, [pc, #264]	@ (200145cc <HAL_UART_Abort_IT+0x200>)
200144c4:	66da      	str	r2, [r3, #108]	@ 0x6c
200144c6:	e004      	b.n	200144d2 <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
200144c8:	687b      	ldr	r3, [r7, #4]
200144ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200144ce:	2200      	movs	r2, #0
200144d0:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
200144d2:	687b      	ldr	r3, [r7, #4]
200144d4:	681b      	ldr	r3, [r3, #0]
200144d6:	689b      	ldr	r3, [r3, #8]
200144d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200144dc:	2b80      	cmp	r3, #128	@ 0x80
200144de:	d112      	bne.n	20014506 <HAL_UART_Abort_IT+0x13a>
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
200144e0:	687b      	ldr	r3, [r7, #4]
200144e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200144e4:	2b00      	cmp	r3, #0
200144e6:	d00e      	beq.n	20014506 <HAL_UART_Abort_IT+0x13a>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
200144e8:	687b      	ldr	r3, [r7, #4]
200144ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200144ec:	4618      	mov	r0, r3
200144ee:	f7ef fb87 	bl	20003c00 <HAL_DMA_Abort_IT>
200144f2:	4603      	mov	r3, r0
200144f4:	2b00      	cmp	r3, #0
200144f6:	d004      	beq.n	20014502 <HAL_UART_Abort_IT+0x136>
      {
        huart->hdmatx->XferAbortCallback = NULL;
200144f8:	687b      	ldr	r3, [r7, #4]
200144fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200144fc:	2200      	movs	r2, #0
200144fe:	66da      	str	r2, [r3, #108]	@ 0x6c
20014500:	e001      	b.n	20014506 <HAL_UART_Abort_IT+0x13a>
      }
      else
      {
        abortcplt = 0U;
20014502:	2300      	movs	r3, #0
20014504:	657b      	str	r3, [r7, #84]	@ 0x54
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014506:	687b      	ldr	r3, [r7, #4]
20014508:	681b      	ldr	r3, [r3, #0]
2001450a:	689b      	ldr	r3, [r3, #8]
2001450c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014510:	2b40      	cmp	r3, #64	@ 0x40
20014512:	d117      	bne.n	20014544 <HAL_UART_Abort_IT+0x178>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
20014514:	687b      	ldr	r3, [r7, #4]
20014516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
2001451a:	2b00      	cmp	r3, #0
2001451c:	d012      	beq.n	20014544 <HAL_UART_Abort_IT+0x178>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
2001451e:	687b      	ldr	r3, [r7, #4]
20014520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014524:	4618      	mov	r0, r3
20014526:	f7ef fb6b 	bl	20003c00 <HAL_DMA_Abort_IT>
2001452a:	4603      	mov	r3, r0
2001452c:	2b00      	cmp	r3, #0
2001452e:	d007      	beq.n	20014540 <HAL_UART_Abort_IT+0x174>
      {
        huart->hdmarx->XferAbortCallback = NULL;
20014530:	687b      	ldr	r3, [r7, #4]
20014532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014536:	2200      	movs	r2, #0
20014538:	66da      	str	r2, [r3, #108]	@ 0x6c
        abortcplt = 1U;
2001453a:	2301      	movs	r3, #1
2001453c:	657b      	str	r3, [r7, #84]	@ 0x54
2001453e:	e001      	b.n	20014544 <HAL_UART_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
20014540:	2300      	movs	r3, #0
20014542:	657b      	str	r3, [r7, #84]	@ 0x54
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (abortcplt == 1U)
20014544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20014546:	2b01      	cmp	r3, #1
20014548:	d138      	bne.n	200145bc <HAL_UART_Abort_IT+0x1f0>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0U;
2001454a:	687b      	ldr	r3, [r7, #4]
2001454c:	2200      	movs	r2, #0
2001454e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->RxXferCount = 0U;
20014552:	687b      	ldr	r3, [r7, #4]
20014554:	2200      	movs	r2, #0
20014556:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear ISR function pointers */
    huart->RxISR = NULL;
2001455a:	687b      	ldr	r3, [r7, #4]
2001455c:	2200      	movs	r2, #0
2001455e:	675a      	str	r2, [r3, #116]	@ 0x74
    huart->TxISR = NULL;
20014560:	687b      	ldr	r3, [r7, #4]
20014562:	2200      	movs	r2, #0
20014564:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Reset errorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
20014566:	687b      	ldr	r3, [r7, #4]
20014568:	2200      	movs	r2, #0
2001456a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
2001456e:	687b      	ldr	r3, [r7, #4]
20014570:	681b      	ldr	r3, [r3, #0]
20014572:	220f      	movs	r2, #15
20014574:	621a      	str	r2, [r3, #32]

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20014576:	687b      	ldr	r3, [r7, #4]
20014578:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2001457a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
2001457e:	d107      	bne.n	20014590 <HAL_UART_Abort_IT+0x1c4>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20014580:	687b      	ldr	r3, [r7, #4]
20014582:	681b      	ldr	r3, [r3, #0]
20014584:	699a      	ldr	r2, [r3, #24]
20014586:	687b      	ldr	r3, [r7, #4]
20014588:	681b      	ldr	r3, [r3, #0]
2001458a:	f042 0210 	orr.w	r2, r2, #16
2001458e:	619a      	str	r2, [r3, #24]
    }

    /* Discard the received data */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20014590:	687b      	ldr	r3, [r7, #4]
20014592:	681b      	ldr	r3, [r3, #0]
20014594:	699a      	ldr	r2, [r3, #24]
20014596:	687b      	ldr	r3, [r7, #4]
20014598:	681b      	ldr	r3, [r3, #0]
2001459a:	f042 0208 	orr.w	r2, r2, #8
2001459e:	619a      	str	r2, [r3, #24]

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
200145a0:	687b      	ldr	r3, [r7, #4]
200145a2:	2220      	movs	r2, #32
200145a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    huart->RxState = HAL_UART_STATE_READY;
200145a8:	687b      	ldr	r3, [r7, #4]
200145aa:	2220      	movs	r2, #32
200145ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200145b0:	687b      	ldr	r3, [r7, #4]
200145b2:	2200      	movs	r2, #0
200145b4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
200145b6:	6878      	ldr	r0, [r7, #4]
200145b8:	f000 fc50 	bl	20014e5c <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
200145bc:	2300      	movs	r3, #0
}
200145be:	4618      	mov	r0, r3
200145c0:	3758      	adds	r7, #88	@ 0x58
200145c2:	46bd      	mov	sp, r7
200145c4:	bd80      	pop	{r7, pc}
200145c6:	bf00      	nop
200145c8:	200161e1 	.word	0x200161e1
200145cc:	2001626d 	.word	0x2001626d

200145d0 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
200145d0:	b580      	push	{r7, lr}
200145d2:	b08e      	sub	sp, #56	@ 0x38
200145d4:	af00      	add	r7, sp, #0
200145d6:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
200145d8:	687b      	ldr	r3, [r7, #4]
200145da:	681b      	ldr	r3, [r3, #0]
200145dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200145de:	6a3b      	ldr	r3, [r7, #32]
200145e0:	e853 3f00 	ldrex	r3, [r3]
200145e4:	61fb      	str	r3, [r7, #28]
   return(result);
200145e6:	69fb      	ldr	r3, [r7, #28]
200145e8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
200145ec:	637b      	str	r3, [r7, #52]	@ 0x34
200145ee:	687b      	ldr	r3, [r7, #4]
200145f0:	681b      	ldr	r3, [r3, #0]
200145f2:	461a      	mov	r2, r3
200145f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200145f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
200145f8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200145fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200145fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200145fe:	e841 2300 	strex	r3, r2, [r1]
20014602:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20014604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014606:	2b00      	cmp	r3, #0
20014608:	d1e6      	bne.n	200145d8 <HAL_UART_AbortTransmit_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
2001460a:	687b      	ldr	r3, [r7, #4]
2001460c:	681b      	ldr	r3, [r3, #0]
2001460e:	3308      	adds	r3, #8
20014610:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014612:	68fb      	ldr	r3, [r7, #12]
20014614:	e853 3f00 	ldrex	r3, [r3]
20014618:	60bb      	str	r3, [r7, #8]
   return(result);
2001461a:	68bb      	ldr	r3, [r7, #8]
2001461c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20014620:	633b      	str	r3, [r7, #48]	@ 0x30
20014622:	687b      	ldr	r3, [r7, #4]
20014624:	681b      	ldr	r3, [r3, #0]
20014626:	3308      	adds	r3, #8
20014628:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2001462a:	61ba      	str	r2, [r7, #24]
2001462c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001462e:	6979      	ldr	r1, [r7, #20]
20014630:	69ba      	ldr	r2, [r7, #24]
20014632:	e841 2300 	strex	r3, r2, [r1]
20014636:	613b      	str	r3, [r7, #16]
   return(result);
20014638:	693b      	ldr	r3, [r7, #16]
2001463a:	2b00      	cmp	r3, #0
2001463c:	d1e5      	bne.n	2001460a <HAL_UART_AbortTransmit_IT+0x3a>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
2001463e:	687b      	ldr	r3, [r7, #4]
20014640:	681b      	ldr	r3, [r3, #0]
20014642:	689b      	ldr	r3, [r3, #8]
20014644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20014648:	2b80      	cmp	r3, #128	@ 0x80
2001464a:	d126      	bne.n	2001469a <HAL_UART_AbortTransmit_IT+0xca>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
2001464c:	687b      	ldr	r3, [r7, #4]
2001464e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014650:	2b00      	cmp	r3, #0
20014652:	d013      	beq.n	2001467c <HAL_UART_AbortTransmit_IT+0xac>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
20014654:	687b      	ldr	r3, [r7, #4]
20014656:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014658:	4a20      	ldr	r2, [pc, #128]	@ (200146dc <HAL_UART_AbortTransmit_IT+0x10c>)
2001465a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
2001465c:	687b      	ldr	r3, [r7, #4]
2001465e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014660:	4618      	mov	r0, r3
20014662:	f7ef facd 	bl	20003c00 <HAL_DMA_Abort_IT>
20014666:	4603      	mov	r3, r0
20014668:	2b00      	cmp	r3, #0
2001466a:	d031      	beq.n	200146d0 <HAL_UART_AbortTransmit_IT+0x100>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
2001466c:	687b      	ldr	r3, [r7, #4]
2001466e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20014670:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014672:	687a      	ldr	r2, [r7, #4]
20014674:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
20014676:	4610      	mov	r0, r2
20014678:	4798      	blx	r3
2001467a:	e029      	b.n	200146d0 <HAL_UART_AbortTransmit_IT+0x100>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
2001467c:	687b      	ldr	r3, [r7, #4]
2001467e:	2200      	movs	r2, #0
20014680:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
20014684:	687b      	ldr	r3, [r7, #4]
20014686:	2200      	movs	r2, #0
20014688:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
2001468a:	687b      	ldr	r3, [r7, #4]
2001468c:	2220      	movs	r2, #32
2001468e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
20014692:	6878      	ldr	r0, [r7, #4]
20014694:	f000 fbec 	bl	20014e70 <HAL_UART_AbortTransmitCpltCallback>
20014698:	e01a      	b.n	200146d0 <HAL_UART_AbortTransmit_IT+0x100>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
2001469a:	687b      	ldr	r3, [r7, #4]
2001469c:	2200      	movs	r2, #0
2001469e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
200146a2:	687b      	ldr	r3, [r7, #4]
200146a4:	2200      	movs	r2, #0
200146a6:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
200146a8:	687b      	ldr	r3, [r7, #4]
200146aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
200146ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
200146b0:	d107      	bne.n	200146c2 <HAL_UART_AbortTransmit_IT+0xf2>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
200146b2:	687b      	ldr	r3, [r7, #4]
200146b4:	681b      	ldr	r3, [r3, #0]
200146b6:	699a      	ldr	r2, [r3, #24]
200146b8:	687b      	ldr	r3, [r7, #4]
200146ba:	681b      	ldr	r3, [r3, #0]
200146bc:	f042 0210 	orr.w	r2, r2, #16
200146c0:	619a      	str	r2, [r3, #24]
    }

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
200146c2:	687b      	ldr	r3, [r7, #4]
200146c4:	2220      	movs	r2, #32
200146c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
200146ca:	6878      	ldr	r0, [r7, #4]
200146cc:	f000 fbd0 	bl	20014e70 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
200146d0:	2300      	movs	r3, #0
}
200146d2:	4618      	mov	r0, r3
200146d4:	3738      	adds	r7, #56	@ 0x38
200146d6:	46bd      	mov	sp, r7
200146d8:	bd80      	pop	{r7, pc}
200146da:	bf00      	nop
200146dc:	200162ed 	.word	0x200162ed

200146e0 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
200146e0:	b580      	push	{r7, lr}
200146e2:	b094      	sub	sp, #80	@ 0x50
200146e4:	af00      	add	r7, sp, #0
200146e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
200146e8:	687b      	ldr	r3, [r7, #4]
200146ea:	681b      	ldr	r3, [r3, #0]
200146ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200146ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200146f0:	e853 3f00 	ldrex	r3, [r3]
200146f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
200146f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200146f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
200146fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
200146fe:	687b      	ldr	r3, [r7, #4]
20014700:	681b      	ldr	r3, [r3, #0]
20014702:	461a      	mov	r2, r3
20014704:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20014706:	643b      	str	r3, [r7, #64]	@ 0x40
20014708:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001470a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
2001470c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
2001470e:	e841 2300 	strex	r3, r2, [r1]
20014712:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20014714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20014716:	2b00      	cmp	r3, #0
20014718:	d1e6      	bne.n	200146e8 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
2001471a:	687b      	ldr	r3, [r7, #4]
2001471c:	681b      	ldr	r3, [r3, #0]
2001471e:	3308      	adds	r3, #8
20014720:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014722:	6a3b      	ldr	r3, [r7, #32]
20014724:	e853 3f00 	ldrex	r3, [r3]
20014728:	61fb      	str	r3, [r7, #28]
   return(result);
2001472a:	69fb      	ldr	r3, [r7, #28]
2001472c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20014730:	f023 0301 	bic.w	r3, r3, #1
20014734:	64bb      	str	r3, [r7, #72]	@ 0x48
20014736:	687b      	ldr	r3, [r7, #4]
20014738:	681b      	ldr	r3, [r3, #0]
2001473a:	3308      	adds	r3, #8
2001473c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2001473e:	62fa      	str	r2, [r7, #44]	@ 0x2c
20014740:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014742:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20014744:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20014746:	e841 2300 	strex	r3, r2, [r1]
2001474a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
2001474c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001474e:	2b00      	cmp	r3, #0
20014750:	d1e3      	bne.n	2001471a <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20014752:	687b      	ldr	r3, [r7, #4]
20014754:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014756:	2b01      	cmp	r3, #1
20014758:	d118      	bne.n	2001478c <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
2001475a:	687b      	ldr	r3, [r7, #4]
2001475c:	681b      	ldr	r3, [r3, #0]
2001475e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014760:	68fb      	ldr	r3, [r7, #12]
20014762:	e853 3f00 	ldrex	r3, [r3]
20014766:	60bb      	str	r3, [r7, #8]
   return(result);
20014768:	68bb      	ldr	r3, [r7, #8]
2001476a:	f023 0310 	bic.w	r3, r3, #16
2001476e:	647b      	str	r3, [r7, #68]	@ 0x44
20014770:	687b      	ldr	r3, [r7, #4]
20014772:	681b      	ldr	r3, [r3, #0]
20014774:	461a      	mov	r2, r3
20014776:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20014778:	61bb      	str	r3, [r7, #24]
2001477a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001477c:	6979      	ldr	r1, [r7, #20]
2001477e:	69ba      	ldr	r2, [r7, #24]
20014780:	e841 2300 	strex	r3, r2, [r1]
20014784:	613b      	str	r3, [r7, #16]
   return(result);
20014786:	693b      	ldr	r3, [r7, #16]
20014788:	2b00      	cmp	r3, #0
2001478a:	d1e6      	bne.n	2001475a <HAL_UART_AbortReceive_IT+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
2001478c:	687b      	ldr	r3, [r7, #4]
2001478e:	681b      	ldr	r3, [r3, #0]
20014790:	689b      	ldr	r3, [r3, #8]
20014792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014796:	2b40      	cmp	r3, #64	@ 0x40
20014798:	d13a      	bne.n	20014810 <HAL_UART_AbortReceive_IT+0x130>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
2001479a:	687b      	ldr	r3, [r7, #4]
2001479c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147a0:	2b00      	cmp	r3, #0
200147a2:	d017      	beq.n	200147d4 <HAL_UART_AbortReceive_IT+0xf4>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
200147a4:	687b      	ldr	r3, [r7, #4]
200147a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147aa:	4a26      	ldr	r2, [pc, #152]	@ (20014844 <HAL_UART_AbortReceive_IT+0x164>)
200147ac:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
200147ae:	687b      	ldr	r3, [r7, #4]
200147b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147b4:	4618      	mov	r0, r3
200147b6:	f7ef fa23 	bl	20003c00 <HAL_DMA_Abort_IT>
200147ba:	4603      	mov	r3, r0
200147bc:	2b00      	cmp	r3, #0
200147be:	d03c      	beq.n	2001483a <HAL_UART_AbortReceive_IT+0x15a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
200147c0:	687b      	ldr	r3, [r7, #4]
200147c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200147c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200147c8:	687a      	ldr	r2, [r7, #4]
200147ca:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
200147ce:	4610      	mov	r0, r2
200147d0:	4798      	blx	r3
200147d2:	e032      	b.n	2001483a <HAL_UART_AbortReceive_IT+0x15a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
200147d4:	687b      	ldr	r3, [r7, #4]
200147d6:	2200      	movs	r2, #0
200147d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
200147dc:	687b      	ldr	r3, [r7, #4]
200147de:	2200      	movs	r2, #0
200147e0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
200147e2:	687b      	ldr	r3, [r7, #4]
200147e4:	681b      	ldr	r3, [r3, #0]
200147e6:	220f      	movs	r2, #15
200147e8:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200147ea:	687b      	ldr	r3, [r7, #4]
200147ec:	681b      	ldr	r3, [r3, #0]
200147ee:	699a      	ldr	r2, [r3, #24]
200147f0:	687b      	ldr	r3, [r7, #4]
200147f2:	681b      	ldr	r3, [r3, #0]
200147f4:	f042 0208 	orr.w	r2, r2, #8
200147f8:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
200147fa:	687b      	ldr	r3, [r7, #4]
200147fc:	2220      	movs	r2, #32
200147fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014802:	687b      	ldr	r3, [r7, #4]
20014804:	2200      	movs	r2, #0
20014806:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
20014808:	6878      	ldr	r0, [r7, #4]
2001480a:	f000 fb3b 	bl	20014e84 <HAL_UART_AbortReceiveCpltCallback>
2001480e:	e014      	b.n	2001483a <HAL_UART_AbortReceive_IT+0x15a>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
20014810:	687b      	ldr	r3, [r7, #4]
20014812:	2200      	movs	r2, #0
20014814:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
20014818:	687b      	ldr	r3, [r7, #4]
2001481a:	2200      	movs	r2, #0
2001481c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
2001481e:	687b      	ldr	r3, [r7, #4]
20014820:	681b      	ldr	r3, [r3, #0]
20014822:	220f      	movs	r2, #15
20014824:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
20014826:	687b      	ldr	r3, [r7, #4]
20014828:	2220      	movs	r2, #32
2001482a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
2001482e:	687b      	ldr	r3, [r7, #4]
20014830:	2200      	movs	r2, #0
20014832:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
20014834:	6878      	ldr	r0, [r7, #4]
20014836:	f000 fb25 	bl	20014e84 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
2001483a:	2300      	movs	r3, #0
}
2001483c:	4618      	mov	r0, r3
2001483e:	3750      	adds	r7, #80	@ 0x50
20014840:	46bd      	mov	sp, r7
20014842:	bd80      	pop	{r7, pc}
20014844:	20016333 	.word	0x20016333

20014848 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
20014848:	b580      	push	{r7, lr}
2001484a:	b0ae      	sub	sp, #184	@ 0xb8
2001484c:	af00      	add	r7, sp, #0
2001484e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
20014850:	687b      	ldr	r3, [r7, #4]
20014852:	681b      	ldr	r3, [r3, #0]
20014854:	69db      	ldr	r3, [r3, #28]
20014856:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
2001485a:	687b      	ldr	r3, [r7, #4]
2001485c:	681b      	ldr	r3, [r3, #0]
2001485e:	681b      	ldr	r3, [r3, #0]
20014860:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
20014864:	687b      	ldr	r3, [r7, #4]
20014866:	681b      	ldr	r3, [r3, #0]
20014868:	689b      	ldr	r3, [r3, #8]
2001486a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
2001486e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
20014872:	f640 030f 	movw	r3, #2063	@ 0x80f
20014876:	4013      	ands	r3, r2
20014878:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
2001487c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
20014880:	2b00      	cmp	r3, #0
20014882:	d11b      	bne.n	200148bc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
20014884:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014888:	f003 0320 	and.w	r3, r3, #32
2001488c:	2b00      	cmp	r3, #0
2001488e:	d015      	beq.n	200148bc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
20014890:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014894:	f003 0320 	and.w	r3, r3, #32
20014898:	2b00      	cmp	r3, #0
2001489a:	d105      	bne.n	200148a8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
2001489c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
200148a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
200148a4:	2b00      	cmp	r3, #0
200148a6:	d009      	beq.n	200148bc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
200148a8:	687b      	ldr	r3, [r7, #4]
200148aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200148ac:	2b00      	cmp	r3, #0
200148ae:	f000 8297 	beq.w	20014de0 <HAL_UART_IRQHandler+0x598>
      {
        huart->RxISR(huart);
200148b2:	687b      	ldr	r3, [r7, #4]
200148b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200148b6:	6878      	ldr	r0, [r7, #4]
200148b8:	4798      	blx	r3
      }
      return;
200148ba:	e291      	b.n	20014de0 <HAL_UART_IRQHandler+0x598>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
200148bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
200148c0:	2b00      	cmp	r3, #0
200148c2:	f000 80fd 	beq.w	20014ac0 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
200148c6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
200148ca:	4b7a      	ldr	r3, [pc, #488]	@ (20014ab4 <HAL_UART_IRQHandler+0x26c>)
200148cc:	4013      	ands	r3, r2
200148ce:	2b00      	cmp	r3, #0
200148d0:	d106      	bne.n	200148e0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
200148d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
200148d6:	4b78      	ldr	r3, [pc, #480]	@ (20014ab8 <HAL_UART_IRQHandler+0x270>)
200148d8:	4013      	ands	r3, r2
200148da:	2b00      	cmp	r3, #0
200148dc:	f000 80f0 	beq.w	20014ac0 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
200148e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
200148e4:	f003 0301 	and.w	r3, r3, #1
200148e8:	2b00      	cmp	r3, #0
200148ea:	d011      	beq.n	20014910 <HAL_UART_IRQHandler+0xc8>
200148ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
200148f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
200148f4:	2b00      	cmp	r3, #0
200148f6:	d00b      	beq.n	20014910 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
200148f8:	687b      	ldr	r3, [r7, #4]
200148fa:	681b      	ldr	r3, [r3, #0]
200148fc:	2201      	movs	r2, #1
200148fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
20014900:	687b      	ldr	r3, [r7, #4]
20014902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014906:	f043 0201 	orr.w	r2, r3, #1
2001490a:	687b      	ldr	r3, [r7, #4]
2001490c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20014910:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014914:	f003 0302 	and.w	r3, r3, #2
20014918:	2b00      	cmp	r3, #0
2001491a:	d011      	beq.n	20014940 <HAL_UART_IRQHandler+0xf8>
2001491c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014920:	f003 0301 	and.w	r3, r3, #1
20014924:	2b00      	cmp	r3, #0
20014926:	d00b      	beq.n	20014940 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
20014928:	687b      	ldr	r3, [r7, #4]
2001492a:	681b      	ldr	r3, [r3, #0]
2001492c:	2202      	movs	r2, #2
2001492e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
20014930:	687b      	ldr	r3, [r7, #4]
20014932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014936:	f043 0204 	orr.w	r2, r3, #4
2001493a:	687b      	ldr	r3, [r7, #4]
2001493c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20014940:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014944:	f003 0304 	and.w	r3, r3, #4
20014948:	2b00      	cmp	r3, #0
2001494a:	d011      	beq.n	20014970 <HAL_UART_IRQHandler+0x128>
2001494c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014950:	f003 0301 	and.w	r3, r3, #1
20014954:	2b00      	cmp	r3, #0
20014956:	d00b      	beq.n	20014970 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
20014958:	687b      	ldr	r3, [r7, #4]
2001495a:	681b      	ldr	r3, [r3, #0]
2001495c:	2204      	movs	r2, #4
2001495e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
20014960:	687b      	ldr	r3, [r7, #4]
20014962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014966:	f043 0202 	orr.w	r2, r3, #2
2001496a:	687b      	ldr	r3, [r7, #4]
2001496c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
20014970:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014974:	f003 0308 	and.w	r3, r3, #8
20014978:	2b00      	cmp	r3, #0
2001497a:	d017      	beq.n	200149ac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
2001497c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014980:	f003 0320 	and.w	r3, r3, #32
20014984:	2b00      	cmp	r3, #0
20014986:	d105      	bne.n	20014994 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
20014988:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
2001498c:	4b49      	ldr	r3, [pc, #292]	@ (20014ab4 <HAL_UART_IRQHandler+0x26c>)
2001498e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
20014990:	2b00      	cmp	r3, #0
20014992:	d00b      	beq.n	200149ac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
20014994:	687b      	ldr	r3, [r7, #4]
20014996:	681b      	ldr	r3, [r3, #0]
20014998:	2208      	movs	r2, #8
2001499a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
2001499c:	687b      	ldr	r3, [r7, #4]
2001499e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200149a2:	f043 0208 	orr.w	r2, r3, #8
200149a6:	687b      	ldr	r3, [r7, #4]
200149a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
200149ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
200149b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
200149b4:	2b00      	cmp	r3, #0
200149b6:	d012      	beq.n	200149de <HAL_UART_IRQHandler+0x196>
200149b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
200149bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
200149c0:	2b00      	cmp	r3, #0
200149c2:	d00c      	beq.n	200149de <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
200149c4:	687b      	ldr	r3, [r7, #4]
200149c6:	681b      	ldr	r3, [r3, #0]
200149c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
200149cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
200149ce:	687b      	ldr	r3, [r7, #4]
200149d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200149d4:	f043 0220 	orr.w	r2, r3, #32
200149d8:	687b      	ldr	r3, [r7, #4]
200149da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
200149de:	687b      	ldr	r3, [r7, #4]
200149e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200149e4:	2b00      	cmp	r3, #0
200149e6:	f000 81fd 	beq.w	20014de4 <HAL_UART_IRQHandler+0x59c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
200149ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
200149ee:	f003 0320 	and.w	r3, r3, #32
200149f2:	2b00      	cmp	r3, #0
200149f4:	d013      	beq.n	20014a1e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
200149f6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
200149fa:	f003 0320 	and.w	r3, r3, #32
200149fe:	2b00      	cmp	r3, #0
20014a00:	d105      	bne.n	20014a0e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
20014a02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20014a0a:	2b00      	cmp	r3, #0
20014a0c:	d007      	beq.n	20014a1e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
20014a0e:	687b      	ldr	r3, [r7, #4]
20014a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20014a12:	2b00      	cmp	r3, #0
20014a14:	d003      	beq.n	20014a1e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
20014a16:	687b      	ldr	r3, [r7, #4]
20014a18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20014a1a:	6878      	ldr	r0, [r7, #4]
20014a1c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
20014a1e:	687b      	ldr	r3, [r7, #4]
20014a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20014a24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
20014a28:	687b      	ldr	r3, [r7, #4]
20014a2a:	681b      	ldr	r3, [r3, #0]
20014a2c:	689b      	ldr	r3, [r3, #8]
20014a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014a32:	2b40      	cmp	r3, #64	@ 0x40
20014a34:	d005      	beq.n	20014a42 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
20014a36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
20014a3a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
20014a3e:	2b00      	cmp	r3, #0
20014a40:	d02e      	beq.n	20014aa0 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
20014a42:	6878      	ldr	r0, [r7, #4]
20014a44:	f001 fa09 	bl	20015e5a <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014a48:	687b      	ldr	r3, [r7, #4]
20014a4a:	681b      	ldr	r3, [r3, #0]
20014a4c:	689b      	ldr	r3, [r3, #8]
20014a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014a52:	2b40      	cmp	r3, #64	@ 0x40
20014a54:	d120      	bne.n	20014a98 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
20014a56:	687b      	ldr	r3, [r7, #4]
20014a58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014a5c:	2b00      	cmp	r3, #0
20014a5e:	d017      	beq.n	20014a90 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
20014a60:	687b      	ldr	r3, [r7, #4]
20014a62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014a66:	4a15      	ldr	r2, [pc, #84]	@ (20014abc <HAL_UART_IRQHandler+0x274>)
20014a68:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
20014a6a:	687b      	ldr	r3, [r7, #4]
20014a6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014a70:	4618      	mov	r0, r3
20014a72:	f7ef f8c5 	bl	20003c00 <HAL_DMA_Abort_IT>
20014a76:	4603      	mov	r3, r0
20014a78:	2b00      	cmp	r3, #0
20014a7a:	d019      	beq.n	20014ab0 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
20014a7c:	687b      	ldr	r3, [r7, #4]
20014a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014a84:	687a      	ldr	r2, [r7, #4]
20014a86:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
20014a8a:	4610      	mov	r0, r2
20014a8c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014a8e:	e00f      	b.n	20014ab0 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
20014a90:	6878      	ldr	r0, [r7, #4]
20014a92:	f000 f9d9 	bl	20014e48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014a96:	e00b      	b.n	20014ab0 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
20014a98:	6878      	ldr	r0, [r7, #4]
20014a9a:	f000 f9d5 	bl	20014e48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014a9e:	e007      	b.n	20014ab0 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
20014aa0:	6878      	ldr	r0, [r7, #4]
20014aa2:	f000 f9d1 	bl	20014e48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
20014aa6:	687b      	ldr	r3, [r7, #4]
20014aa8:	2200      	movs	r2, #0
20014aaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
20014aae:	e199      	b.n	20014de4 <HAL_UART_IRQHandler+0x59c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014ab0:	bf00      	nop
    return;
20014ab2:	e197      	b.n	20014de4 <HAL_UART_IRQHandler+0x59c>
20014ab4:	10000001 	.word	0x10000001
20014ab8:	04000120 	.word	0x04000120
20014abc:	200161bd 	.word	0x200161bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20014ac0:	687b      	ldr	r3, [r7, #4]
20014ac2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20014ac4:	2b01      	cmp	r3, #1
20014ac6:	f040 8142 	bne.w	20014d4e <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
20014aca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014ace:	f003 0310 	and.w	r3, r3, #16
20014ad2:	2b00      	cmp	r3, #0
20014ad4:	f000 813b 	beq.w	20014d4e <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
20014ad8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014adc:	f003 0310 	and.w	r3, r3, #16
20014ae0:	2b00      	cmp	r3, #0
20014ae2:	f000 8134 	beq.w	20014d4e <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20014ae6:	687b      	ldr	r3, [r7, #4]
20014ae8:	681b      	ldr	r3, [r3, #0]
20014aea:	2210      	movs	r2, #16
20014aec:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20014aee:	687b      	ldr	r3, [r7, #4]
20014af0:	681b      	ldr	r3, [r3, #0]
20014af2:	689b      	ldr	r3, [r3, #8]
20014af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014af8:	2b40      	cmp	r3, #64	@ 0x40
20014afa:	f040 80aa 	bne.w	20014c52 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
20014afe:	687b      	ldr	r3, [r7, #4]
20014b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014b04:	681b      	ldr	r3, [r3, #0]
20014b06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20014b08:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
20014b0c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
20014b10:	2b00      	cmp	r3, #0
20014b12:	f000 8084 	beq.w	20014c1e <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
20014b16:	687b      	ldr	r3, [r7, #4]
20014b18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20014b1c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
20014b20:	429a      	cmp	r2, r3
20014b22:	d27c      	bcs.n	20014c1e <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
20014b24:	687b      	ldr	r3, [r7, #4]
20014b26:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
20014b2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
20014b2e:	687b      	ldr	r3, [r7, #4]
20014b30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20014b36:	2b81      	cmp	r3, #129	@ 0x81
20014b38:	d060      	beq.n	20014bfc <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20014b3a:	687b      	ldr	r3, [r7, #4]
20014b3c:	681b      	ldr	r3, [r3, #0]
20014b3e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014b40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
20014b42:	e853 3f00 	ldrex	r3, [r3]
20014b46:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
20014b48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
20014b4a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20014b4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
20014b52:	687b      	ldr	r3, [r7, #4]
20014b54:	681b      	ldr	r3, [r3, #0]
20014b56:	461a      	mov	r2, r3
20014b58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
20014b5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20014b60:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014b62:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
20014b64:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
20014b68:	e841 2300 	strex	r3, r2, [r1]
20014b6c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
20014b6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
20014b70:	2b00      	cmp	r3, #0
20014b72:	d1e2      	bne.n	20014b3a <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20014b74:	687b      	ldr	r3, [r7, #4]
20014b76:	681b      	ldr	r3, [r3, #0]
20014b78:	3308      	adds	r3, #8
20014b7a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014b7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
20014b7e:	e853 3f00 	ldrex	r3, [r3]
20014b82:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
20014b84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
20014b86:	f023 0301 	bic.w	r3, r3, #1
20014b8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
20014b8e:	687b      	ldr	r3, [r7, #4]
20014b90:	681b      	ldr	r3, [r3, #0]
20014b92:	3308      	adds	r3, #8
20014b94:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
20014b98:	66fa      	str	r2, [r7, #108]	@ 0x6c
20014b9a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014b9c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
20014b9e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
20014ba0:	e841 2300 	strex	r3, r2, [r1]
20014ba4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
20014ba6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20014ba8:	2b00      	cmp	r3, #0
20014baa:	d1e3      	bne.n	20014b74 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
20014bac:	687b      	ldr	r3, [r7, #4]
20014bae:	2220      	movs	r2, #32
20014bb0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014bb4:	687b      	ldr	r3, [r7, #4]
20014bb6:	2200      	movs	r2, #0
20014bb8:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20014bba:	687b      	ldr	r3, [r7, #4]
20014bbc:	681b      	ldr	r3, [r3, #0]
20014bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014bc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20014bc2:	e853 3f00 	ldrex	r3, [r3]
20014bc6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
20014bc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20014bca:	f023 0310 	bic.w	r3, r3, #16
20014bce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20014bd2:	687b      	ldr	r3, [r7, #4]
20014bd4:	681b      	ldr	r3, [r3, #0]
20014bd6:	461a      	mov	r2, r3
20014bd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
20014bdc:	65bb      	str	r3, [r7, #88]	@ 0x58
20014bde:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014be0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
20014be2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
20014be4:	e841 2300 	strex	r3, r2, [r1]
20014be8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
20014bea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20014bec:	2b00      	cmp	r3, #0
20014bee:	d1e4      	bne.n	20014bba <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
20014bf0:	687b      	ldr	r3, [r7, #4]
20014bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014bf6:	4618      	mov	r0, r3
20014bf8:	f7ee ff86 	bl	20003b08 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
20014bfc:	687b      	ldr	r3, [r7, #4]
20014bfe:	2202      	movs	r2, #2
20014c00:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
20014c02:	687b      	ldr	r3, [r7, #4]
20014c04:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
20014c08:	687b      	ldr	r3, [r7, #4]
20014c0a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20014c0e:	b29b      	uxth	r3, r3
20014c10:	1ad3      	subs	r3, r2, r3
20014c12:	b29b      	uxth	r3, r3
20014c14:	4619      	mov	r1, r3
20014c16:	6878      	ldr	r0, [r7, #4]
20014c18:	f000 f93e 	bl	20014e98 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
20014c1c:	e0e4      	b.n	20014de8 <HAL_UART_IRQHandler+0x5a0>
        if (nb_remaining_rx_data == huart->RxXferSize)
20014c1e:	687b      	ldr	r3, [r7, #4]
20014c20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20014c24:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
20014c28:	429a      	cmp	r2, r3
20014c2a:	f040 80dd 	bne.w	20014de8 <HAL_UART_IRQHandler+0x5a0>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
20014c2e:	687b      	ldr	r3, [r7, #4]
20014c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20014c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20014c36:	2b81      	cmp	r3, #129	@ 0x81
20014c38:	f040 80d6 	bne.w	20014de8 <HAL_UART_IRQHandler+0x5a0>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
20014c3c:	687b      	ldr	r3, [r7, #4]
20014c3e:	2202      	movs	r2, #2
20014c40:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
20014c42:	687b      	ldr	r3, [r7, #4]
20014c44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20014c48:	4619      	mov	r1, r3
20014c4a:	6878      	ldr	r0, [r7, #4]
20014c4c:	f000 f924 	bl	20014e98 <HAL_UARTEx_RxEventCallback>
      return;
20014c50:	e0ca      	b.n	20014de8 <HAL_UART_IRQHandler+0x5a0>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
20014c52:	687b      	ldr	r3, [r7, #4]
20014c54:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
20014c58:	687b      	ldr	r3, [r7, #4]
20014c5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20014c5e:	b29b      	uxth	r3, r3
20014c60:	1ad3      	subs	r3, r2, r3
20014c62:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
20014c66:	687b      	ldr	r3, [r7, #4]
20014c68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20014c6c:	b29b      	uxth	r3, r3
20014c6e:	2b00      	cmp	r3, #0
20014c70:	f000 80bc 	beq.w	20014dec <HAL_UART_IRQHandler+0x5a4>
          && (nb_rx_data > 0U))
20014c74:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
20014c78:	2b00      	cmp	r3, #0
20014c7a:	f000 80b7 	beq.w	20014dec <HAL_UART_IRQHandler+0x5a4>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20014c7e:	687b      	ldr	r3, [r7, #4]
20014c80:	681b      	ldr	r3, [r3, #0]
20014c82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20014c86:	e853 3f00 	ldrex	r3, [r3]
20014c8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
20014c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20014c8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20014c92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
20014c96:	687b      	ldr	r3, [r7, #4]
20014c98:	681b      	ldr	r3, [r3, #0]
20014c9a:	461a      	mov	r2, r3
20014c9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
20014ca0:	647b      	str	r3, [r7, #68]	@ 0x44
20014ca2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014ca4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
20014ca6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20014ca8:	e841 2300 	strex	r3, r2, [r1]
20014cac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20014cae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20014cb0:	2b00      	cmp	r3, #0
20014cb2:	d1e4      	bne.n	20014c7e <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20014cb4:	687b      	ldr	r3, [r7, #4]
20014cb6:	681b      	ldr	r3, [r3, #0]
20014cb8:	3308      	adds	r3, #8
20014cba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20014cbe:	e853 3f00 	ldrex	r3, [r3]
20014cc2:	623b      	str	r3, [r7, #32]
   return(result);
20014cc4:	6a3b      	ldr	r3, [r7, #32]
20014cc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20014cca:	f023 0301 	bic.w	r3, r3, #1
20014cce:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
20014cd2:	687b      	ldr	r3, [r7, #4]
20014cd4:	681b      	ldr	r3, [r3, #0]
20014cd6:	3308      	adds	r3, #8
20014cd8:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
20014cdc:	633a      	str	r2, [r7, #48]	@ 0x30
20014cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014ce0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20014ce2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20014ce4:	e841 2300 	strex	r3, r2, [r1]
20014ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20014cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20014cec:	2b00      	cmp	r3, #0
20014cee:	d1e1      	bne.n	20014cb4 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
20014cf0:	687b      	ldr	r3, [r7, #4]
20014cf2:	2220      	movs	r2, #32
20014cf4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20014cf8:	687b      	ldr	r3, [r7, #4]
20014cfa:	2200      	movs	r2, #0
20014cfc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
20014cfe:	687b      	ldr	r3, [r7, #4]
20014d00:	2200      	movs	r2, #0
20014d02:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20014d04:	687b      	ldr	r3, [r7, #4]
20014d06:	681b      	ldr	r3, [r3, #0]
20014d08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20014d0a:	693b      	ldr	r3, [r7, #16]
20014d0c:	e853 3f00 	ldrex	r3, [r3]
20014d10:	60fb      	str	r3, [r7, #12]
   return(result);
20014d12:	68fb      	ldr	r3, [r7, #12]
20014d14:	f023 0310 	bic.w	r3, r3, #16
20014d18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
20014d1c:	687b      	ldr	r3, [r7, #4]
20014d1e:	681b      	ldr	r3, [r3, #0]
20014d20:	461a      	mov	r2, r3
20014d22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
20014d26:	61fb      	str	r3, [r7, #28]
20014d28:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20014d2a:	69b9      	ldr	r1, [r7, #24]
20014d2c:	69fa      	ldr	r2, [r7, #28]
20014d2e:	e841 2300 	strex	r3, r2, [r1]
20014d32:	617b      	str	r3, [r7, #20]
   return(result);
20014d34:	697b      	ldr	r3, [r7, #20]
20014d36:	2b00      	cmp	r3, #0
20014d38:	d1e4      	bne.n	20014d04 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
20014d3a:	687b      	ldr	r3, [r7, #4]
20014d3c:	2202      	movs	r2, #2
20014d3e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
20014d40:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
20014d44:	4619      	mov	r1, r3
20014d46:	6878      	ldr	r0, [r7, #4]
20014d48:	f000 f8a6 	bl	20014e98 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
20014d4c:	e04e      	b.n	20014dec <HAL_UART_IRQHandler+0x5a4>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
20014d4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20014d56:	2b00      	cmp	r3, #0
20014d58:	d014      	beq.n	20014d84 <HAL_UART_IRQHandler+0x53c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
20014d5a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20014d62:	2b00      	cmp	r3, #0
20014d64:	d105      	bne.n	20014d72 <HAL_UART_IRQHandler+0x52a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
20014d66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20014d6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20014d6e:	2b00      	cmp	r3, #0
20014d70:	d008      	beq.n	20014d84 <HAL_UART_IRQHandler+0x53c>
  {
    if (huart->TxISR != NULL)
20014d72:	687b      	ldr	r3, [r7, #4]
20014d74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
20014d76:	2b00      	cmp	r3, #0
20014d78:	d03a      	beq.n	20014df0 <HAL_UART_IRQHandler+0x5a8>
    {
      huart->TxISR(huart);
20014d7a:	687b      	ldr	r3, [r7, #4]
20014d7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
20014d7e:	6878      	ldr	r0, [r7, #4]
20014d80:	4798      	blx	r3
    }
    return;
20014d82:	e035      	b.n	20014df0 <HAL_UART_IRQHandler+0x5a8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
20014d84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014d8c:	2b00      	cmp	r3, #0
20014d8e:	d009      	beq.n	20014da4 <HAL_UART_IRQHandler+0x55c>
20014d90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20014d98:	2b00      	cmp	r3, #0
20014d9a:	d003      	beq.n	20014da4 <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
20014d9c:	6878      	ldr	r0, [r7, #4]
20014d9e:	f001 fc8f 	bl	200166c0 <UART_EndTransmit_IT>
    return;
20014da2:	e026      	b.n	20014df2 <HAL_UART_IRQHandler+0x5aa>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
20014da4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014da8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20014dac:	2b00      	cmp	r3, #0
20014dae:	d009      	beq.n	20014dc4 <HAL_UART_IRQHandler+0x57c>
20014db0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014db4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
20014db8:	2b00      	cmp	r3, #0
20014dba:	d003      	beq.n	20014dc4 <HAL_UART_IRQHandler+0x57c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
20014dbc:	6878      	ldr	r0, [r7, #4]
20014dbe:	f002 fa56 	bl	2001726e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
20014dc2:	e016      	b.n	20014df2 <HAL_UART_IRQHandler+0x5aa>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
20014dc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20014dc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
20014dcc:	2b00      	cmp	r3, #0
20014dce:	d010      	beq.n	20014df2 <HAL_UART_IRQHandler+0x5aa>
20014dd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
20014dd4:	2b00      	cmp	r3, #0
20014dd6:	da0c      	bge.n	20014df2 <HAL_UART_IRQHandler+0x5aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
20014dd8:	6878      	ldr	r0, [r7, #4]
20014dda:	f002 fa3e 	bl	2001725a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
20014dde:	e008      	b.n	20014df2 <HAL_UART_IRQHandler+0x5aa>
      return;
20014de0:	bf00      	nop
20014de2:	e006      	b.n	20014df2 <HAL_UART_IRQHandler+0x5aa>
    return;
20014de4:	bf00      	nop
20014de6:	e004      	b.n	20014df2 <HAL_UART_IRQHandler+0x5aa>
      return;
20014de8:	bf00      	nop
20014dea:	e002      	b.n	20014df2 <HAL_UART_IRQHandler+0x5aa>
      return;
20014dec:	bf00      	nop
20014dee:	e000      	b.n	20014df2 <HAL_UART_IRQHandler+0x5aa>
    return;
20014df0:	bf00      	nop
  }
}
20014df2:	37b8      	adds	r7, #184	@ 0xb8
20014df4:	46bd      	mov	sp, r7
20014df6:	bd80      	pop	{r7, pc}

20014df8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
20014df8:	b480      	push	{r7}
20014dfa:	b083      	sub	sp, #12
20014dfc:	af00      	add	r7, sp, #0
20014dfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
20014e00:	bf00      	nop
20014e02:	370c      	adds	r7, #12
20014e04:	46bd      	mov	sp, r7
20014e06:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e0a:	4770      	bx	lr

20014e0c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
20014e0c:	b480      	push	{r7}
20014e0e:	b083      	sub	sp, #12
20014e10:	af00      	add	r7, sp, #0
20014e12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
20014e14:	bf00      	nop
20014e16:	370c      	adds	r7, #12
20014e18:	46bd      	mov	sp, r7
20014e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e1e:	4770      	bx	lr

20014e20 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
20014e20:	b480      	push	{r7}
20014e22:	b083      	sub	sp, #12
20014e24:	af00      	add	r7, sp, #0
20014e26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
20014e28:	bf00      	nop
20014e2a:	370c      	adds	r7, #12
20014e2c:	46bd      	mov	sp, r7
20014e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e32:	4770      	bx	lr

20014e34 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
20014e34:	b480      	push	{r7}
20014e36:	b083      	sub	sp, #12
20014e38:	af00      	add	r7, sp, #0
20014e3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
20014e3c:	bf00      	nop
20014e3e:	370c      	adds	r7, #12
20014e40:	46bd      	mov	sp, r7
20014e42:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e46:	4770      	bx	lr

20014e48 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
20014e48:	b480      	push	{r7}
20014e4a:	b083      	sub	sp, #12
20014e4c:	af00      	add	r7, sp, #0
20014e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
20014e50:	bf00      	nop
20014e52:	370c      	adds	r7, #12
20014e54:	46bd      	mov	sp, r7
20014e56:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e5a:	4770      	bx	lr

20014e5c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
20014e5c:	b480      	push	{r7}
20014e5e:	b083      	sub	sp, #12
20014e60:	af00      	add	r7, sp, #0
20014e62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
20014e64:	bf00      	nop
20014e66:	370c      	adds	r7, #12
20014e68:	46bd      	mov	sp, r7
20014e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e6e:	4770      	bx	lr

20014e70 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
20014e70:	b480      	push	{r7}
20014e72:	b083      	sub	sp, #12
20014e74:	af00      	add	r7, sp, #0
20014e76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
20014e78:	bf00      	nop
20014e7a:	370c      	adds	r7, #12
20014e7c:	46bd      	mov	sp, r7
20014e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e82:	4770      	bx	lr

20014e84 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
20014e84:	b480      	push	{r7}
20014e86:	b083      	sub	sp, #12
20014e88:	af00      	add	r7, sp, #0
20014e8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
20014e8c:	bf00      	nop
20014e8e:	370c      	adds	r7, #12
20014e90:	46bd      	mov	sp, r7
20014e92:	f85d 7b04 	ldr.w	r7, [sp], #4
20014e96:	4770      	bx	lr

20014e98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
20014e98:	b480      	push	{r7}
20014e9a:	b083      	sub	sp, #12
20014e9c:	af00      	add	r7, sp, #0
20014e9e:	6078      	str	r0, [r7, #4]
20014ea0:	460b      	mov	r3, r1
20014ea2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
20014ea4:	bf00      	nop
20014ea6:	370c      	adds	r7, #12
20014ea8:	46bd      	mov	sp, r7
20014eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
20014eae:	4770      	bx	lr

20014eb0 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
20014eb0:	b480      	push	{r7}
20014eb2:	b083      	sub	sp, #12
20014eb4:	af00      	add	r7, sp, #0
20014eb6:	6078      	str	r0, [r7, #4]
20014eb8:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
20014eba:	687b      	ldr	r3, [r7, #4]
20014ebc:	681b      	ldr	r3, [r3, #0]
20014ebe:	4a0c      	ldr	r2, [pc, #48]	@ (20014ef0 <HAL_UART_ReceiverTimeout_Config+0x40>)
20014ec0:	4293      	cmp	r3, r2
20014ec2:	d00e      	beq.n	20014ee2 <HAL_UART_ReceiverTimeout_Config+0x32>
20014ec4:	687b      	ldr	r3, [r7, #4]
20014ec6:	681b      	ldr	r3, [r3, #0]
20014ec8:	4a0a      	ldr	r2, [pc, #40]	@ (20014ef4 <HAL_UART_ReceiverTimeout_Config+0x44>)
20014eca:	4293      	cmp	r3, r2
20014ecc:	d009      	beq.n	20014ee2 <HAL_UART_ReceiverTimeout_Config+0x32>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
20014ece:	687b      	ldr	r3, [r7, #4]
20014ed0:	681b      	ldr	r3, [r3, #0]
20014ed2:	695b      	ldr	r3, [r3, #20]
20014ed4:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
20014ed8:	687b      	ldr	r3, [r7, #4]
20014eda:	681b      	ldr	r3, [r3, #0]
20014edc:	683a      	ldr	r2, [r7, #0]
20014ede:	430a      	orrs	r2, r1
20014ee0:	615a      	str	r2, [r3, #20]
  }
}
20014ee2:	bf00      	nop
20014ee4:	370c      	adds	r7, #12
20014ee6:	46bd      	mov	sp, r7
20014ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
20014eec:	4770      	bx	lr
20014eee:	bf00      	nop
20014ef0:	46002400 	.word	0x46002400
20014ef4:	56002400 	.word	0x56002400

20014ef8 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
20014ef8:	b480      	push	{r7}
20014efa:	b083      	sub	sp, #12
20014efc:	af00      	add	r7, sp, #0
20014efe:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
20014f00:	687b      	ldr	r3, [r7, #4]
20014f02:	681b      	ldr	r3, [r3, #0]
20014f04:	4a1b      	ldr	r2, [pc, #108]	@ (20014f74 <HAL_UART_EnableReceiverTimeout+0x7c>)
20014f06:	4293      	cmp	r3, r2
20014f08:	d02c      	beq.n	20014f64 <HAL_UART_EnableReceiverTimeout+0x6c>
20014f0a:	687b      	ldr	r3, [r7, #4]
20014f0c:	681b      	ldr	r3, [r3, #0]
20014f0e:	4a1a      	ldr	r2, [pc, #104]	@ (20014f78 <HAL_UART_EnableReceiverTimeout+0x80>)
20014f10:	4293      	cmp	r3, r2
20014f12:	d027      	beq.n	20014f64 <HAL_UART_EnableReceiverTimeout+0x6c>
  {
    if (huart->gState == HAL_UART_STATE_READY)
20014f14:	687b      	ldr	r3, [r7, #4]
20014f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20014f1a:	2b20      	cmp	r3, #32
20014f1c:	d120      	bne.n	20014f60 <HAL_UART_EnableReceiverTimeout+0x68>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
20014f1e:	687b      	ldr	r3, [r7, #4]
20014f20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014f24:	2b01      	cmp	r3, #1
20014f26:	d101      	bne.n	20014f2c <HAL_UART_EnableReceiverTimeout+0x34>
20014f28:	2302      	movs	r3, #2
20014f2a:	e01c      	b.n	20014f66 <HAL_UART_EnableReceiverTimeout+0x6e>
20014f2c:	687b      	ldr	r3, [r7, #4]
20014f2e:	2201      	movs	r2, #1
20014f30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
20014f34:	687b      	ldr	r3, [r7, #4]
20014f36:	2224      	movs	r2, #36	@ 0x24
20014f38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
20014f3c:	687b      	ldr	r3, [r7, #4]
20014f3e:	681b      	ldr	r3, [r3, #0]
20014f40:	685a      	ldr	r2, [r3, #4]
20014f42:	687b      	ldr	r3, [r7, #4]
20014f44:	681b      	ldr	r3, [r3, #0]
20014f46:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
20014f4a:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
20014f4c:	687b      	ldr	r3, [r7, #4]
20014f4e:	2220      	movs	r2, #32
20014f50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
20014f54:	687b      	ldr	r3, [r7, #4]
20014f56:	2200      	movs	r2, #0
20014f58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
20014f5c:	2300      	movs	r3, #0
20014f5e:	e002      	b.n	20014f66 <HAL_UART_EnableReceiverTimeout+0x6e>
    }
    else
    {
      return HAL_BUSY;
20014f60:	2302      	movs	r3, #2
20014f62:	e000      	b.n	20014f66 <HAL_UART_EnableReceiverTimeout+0x6e>
    }
  }
  else
  {
    return HAL_ERROR;
20014f64:	2301      	movs	r3, #1
  }
}
20014f66:	4618      	mov	r0, r3
20014f68:	370c      	adds	r7, #12
20014f6a:	46bd      	mov	sp, r7
20014f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
20014f70:	4770      	bx	lr
20014f72:	bf00      	nop
20014f74:	46002400 	.word	0x46002400
20014f78:	56002400 	.word	0x56002400

20014f7c <HAL_UART_DisableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart)
{
20014f7c:	b480      	push	{r7}
20014f7e:	b083      	sub	sp, #12
20014f80:	af00      	add	r7, sp, #0
20014f82:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
20014f84:	687b      	ldr	r3, [r7, #4]
20014f86:	681b      	ldr	r3, [r3, #0]
20014f88:	4a1b      	ldr	r2, [pc, #108]	@ (20014ff8 <HAL_UART_DisableReceiverTimeout+0x7c>)
20014f8a:	4293      	cmp	r3, r2
20014f8c:	d02c      	beq.n	20014fe8 <HAL_UART_DisableReceiverTimeout+0x6c>
20014f8e:	687b      	ldr	r3, [r7, #4]
20014f90:	681b      	ldr	r3, [r3, #0]
20014f92:	4a1a      	ldr	r2, [pc, #104]	@ (20014ffc <HAL_UART_DisableReceiverTimeout+0x80>)
20014f94:	4293      	cmp	r3, r2
20014f96:	d027      	beq.n	20014fe8 <HAL_UART_DisableReceiverTimeout+0x6c>
  {
    if (huart->gState == HAL_UART_STATE_READY)
20014f98:	687b      	ldr	r3, [r7, #4]
20014f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20014f9e:	2b20      	cmp	r3, #32
20014fa0:	d120      	bne.n	20014fe4 <HAL_UART_DisableReceiverTimeout+0x68>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
20014fa2:	687b      	ldr	r3, [r7, #4]
20014fa4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20014fa8:	2b01      	cmp	r3, #1
20014faa:	d101      	bne.n	20014fb0 <HAL_UART_DisableReceiverTimeout+0x34>
20014fac:	2302      	movs	r3, #2
20014fae:	e01c      	b.n	20014fea <HAL_UART_DisableReceiverTimeout+0x6e>
20014fb0:	687b      	ldr	r3, [r7, #4]
20014fb2:	2201      	movs	r2, #1
20014fb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
20014fb8:	687b      	ldr	r3, [r7, #4]
20014fba:	2224      	movs	r2, #36	@ 0x24
20014fbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear the USART RTOEN bit */
      CLEAR_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
20014fc0:	687b      	ldr	r3, [r7, #4]
20014fc2:	681b      	ldr	r3, [r3, #0]
20014fc4:	685a      	ldr	r2, [r3, #4]
20014fc6:	687b      	ldr	r3, [r7, #4]
20014fc8:	681b      	ldr	r3, [r3, #0]
20014fca:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
20014fce:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
20014fd0:	687b      	ldr	r3, [r7, #4]
20014fd2:	2220      	movs	r2, #32
20014fd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
20014fd8:	687b      	ldr	r3, [r7, #4]
20014fda:	2200      	movs	r2, #0
20014fdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
20014fe0:	2300      	movs	r3, #0
20014fe2:	e002      	b.n	20014fea <HAL_UART_DisableReceiverTimeout+0x6e>
    }
    else
    {
      return HAL_BUSY;
20014fe4:	2302      	movs	r3, #2
20014fe6:	e000      	b.n	20014fea <HAL_UART_DisableReceiverTimeout+0x6e>
    }
  }
  else
  {
    return HAL_ERROR;
20014fe8:	2301      	movs	r3, #1
  }
}
20014fea:	4618      	mov	r0, r3
20014fec:	370c      	adds	r7, #12
20014fee:	46bd      	mov	sp, r7
20014ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
20014ff4:	4770      	bx	lr
20014ff6:	bf00      	nop
20014ff8:	46002400 	.word	0x46002400
20014ffc:	56002400 	.word	0x56002400

20015000 <HAL_MultiProcessor_EnableMuteMode>:
  *         to enter mute mode, HAL_MultiProcessor_EnterMuteMode() API must be called).
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(UART_HandleTypeDef *huart)
{
20015000:	b580      	push	{r7, lr}
20015002:	b088      	sub	sp, #32
20015004:	af00      	add	r7, sp, #0
20015006:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
20015008:	687b      	ldr	r3, [r7, #4]
2001500a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
2001500e:	2b01      	cmp	r3, #1
20015010:	d101      	bne.n	20015016 <HAL_MultiProcessor_EnableMuteMode+0x16>
20015012:	2302      	movs	r3, #2
20015014:	e028      	b.n	20015068 <HAL_MultiProcessor_EnableMuteMode+0x68>
20015016:	687b      	ldr	r3, [r7, #4]
20015018:	2201      	movs	r2, #1
2001501a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
2001501e:	687b      	ldr	r3, [r7, #4]
20015020:	2224      	movs	r2, #36	@ 0x24
20015022:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable USART mute mode by setting the MME bit in the CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_MME);
20015026:	687b      	ldr	r3, [r7, #4]
20015028:	681b      	ldr	r3, [r3, #0]
2001502a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001502c:	68fb      	ldr	r3, [r7, #12]
2001502e:	e853 3f00 	ldrex	r3, [r3]
20015032:	60bb      	str	r3, [r7, #8]
   return(result);
20015034:	68bb      	ldr	r3, [r7, #8]
20015036:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
2001503a:	61fb      	str	r3, [r7, #28]
2001503c:	687b      	ldr	r3, [r7, #4]
2001503e:	681b      	ldr	r3, [r3, #0]
20015040:	461a      	mov	r2, r3
20015042:	69fb      	ldr	r3, [r7, #28]
20015044:	61bb      	str	r3, [r7, #24]
20015046:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015048:	6979      	ldr	r1, [r7, #20]
2001504a:	69ba      	ldr	r2, [r7, #24]
2001504c:	e841 2300 	strex	r3, r2, [r1]
20015050:	613b      	str	r3, [r7, #16]
   return(result);
20015052:	693b      	ldr	r3, [r7, #16]
20015054:	2b00      	cmp	r3, #0
20015056:	d1e6      	bne.n	20015026 <HAL_MultiProcessor_EnableMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
20015058:	687b      	ldr	r3, [r7, #4]
2001505a:	2220      	movs	r2, #32
2001505c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return (UART_CheckIdleState(huart));
20015060:	6878      	ldr	r0, [r7, #4]
20015062:	f000 fb87 	bl	20015774 <UART_CheckIdleState>
20015066:	4603      	mov	r3, r0
}
20015068:	4618      	mov	r0, r3
2001506a:	3720      	adds	r7, #32
2001506c:	46bd      	mov	sp, r7
2001506e:	bd80      	pop	{r7, pc}

20015070 <HAL_MultiProcessor_DisableMuteMode>:
  *         as it may not have been in mute mode at this very moment).
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(UART_HandleTypeDef *huart)
{
20015070:	b580      	push	{r7, lr}
20015072:	b088      	sub	sp, #32
20015074:	af00      	add	r7, sp, #0
20015076:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
20015078:	687b      	ldr	r3, [r7, #4]
2001507a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
2001507e:	2b01      	cmp	r3, #1
20015080:	d101      	bne.n	20015086 <HAL_MultiProcessor_DisableMuteMode+0x16>
20015082:	2302      	movs	r3, #2
20015084:	e028      	b.n	200150d8 <HAL_MultiProcessor_DisableMuteMode+0x68>
20015086:	687b      	ldr	r3, [r7, #4]
20015088:	2201      	movs	r2, #1
2001508a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
2001508e:	687b      	ldr	r3, [r7, #4]
20015090:	2224      	movs	r2, #36	@ 0x24
20015092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable USART mute mode by clearing the MME bit in the CR1 register */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_MME);
20015096:	687b      	ldr	r3, [r7, #4]
20015098:	681b      	ldr	r3, [r3, #0]
2001509a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001509c:	68fb      	ldr	r3, [r7, #12]
2001509e:	e853 3f00 	ldrex	r3, [r3]
200150a2:	60bb      	str	r3, [r7, #8]
   return(result);
200150a4:	68bb      	ldr	r3, [r7, #8]
200150a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
200150aa:	61fb      	str	r3, [r7, #28]
200150ac:	687b      	ldr	r3, [r7, #4]
200150ae:	681b      	ldr	r3, [r3, #0]
200150b0:	461a      	mov	r2, r3
200150b2:	69fb      	ldr	r3, [r7, #28]
200150b4:	61bb      	str	r3, [r7, #24]
200150b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200150b8:	6979      	ldr	r1, [r7, #20]
200150ba:	69ba      	ldr	r2, [r7, #24]
200150bc:	e841 2300 	strex	r3, r2, [r1]
200150c0:	613b      	str	r3, [r7, #16]
   return(result);
200150c2:	693b      	ldr	r3, [r7, #16]
200150c4:	2b00      	cmp	r3, #0
200150c6:	d1e6      	bne.n	20015096 <HAL_MultiProcessor_DisableMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
200150c8:	687b      	ldr	r3, [r7, #4]
200150ca:	2220      	movs	r2, #32
200150cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return (UART_CheckIdleState(huart));
200150d0:	6878      	ldr	r0, [r7, #4]
200150d2:	f000 fb4f 	bl	20015774 <UART_CheckIdleState>
200150d6:	4603      	mov	r3, r0
}
200150d8:	4618      	mov	r0, r3
200150da:	3720      	adds	r7, #32
200150dc:	46bd      	mov	sp, r7
200150de:	bd80      	pop	{r7, pc}

200150e0 <HAL_MultiProcessor_EnterMuteMode>:
  * @note  To exit from mute mode, HAL_MultiProcessor_DisableMuteMode() API must be called.
  * @param huart UART handle.
  * @retval None
  */
void HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
200150e0:	b480      	push	{r7}
200150e2:	b083      	sub	sp, #12
200150e4:	af00      	add	r7, sp, #0
200150e6:	6078      	str	r0, [r7, #4]
  __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST);
200150e8:	687b      	ldr	r3, [r7, #4]
200150ea:	681b      	ldr	r3, [r3, #0]
200150ec:	699a      	ldr	r2, [r3, #24]
200150ee:	687b      	ldr	r3, [r7, #4]
200150f0:	681b      	ldr	r3, [r3, #0]
200150f2:	f042 0204 	orr.w	r2, r2, #4
200150f6:	619a      	str	r2, [r3, #24]
}
200150f8:	bf00      	nop
200150fa:	370c      	adds	r7, #12
200150fc:	46bd      	mov	sp, r7
200150fe:	f85d 7b04 	ldr.w	r7, [sp], #4
20015102:	4770      	bx	lr

20015104 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
20015104:	b480      	push	{r7}
20015106:	b08f      	sub	sp, #60	@ 0x3c
20015108:	af00      	add	r7, sp, #0
2001510a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
2001510c:	687b      	ldr	r3, [r7, #4]
2001510e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20015112:	2b01      	cmp	r3, #1
20015114:	d101      	bne.n	2001511a <HAL_HalfDuplex_EnableTransmitter+0x16>
20015116:	2302      	movs	r3, #2
20015118:	e042      	b.n	200151a0 <HAL_HalfDuplex_EnableTransmitter+0x9c>
2001511a:	687b      	ldr	r3, [r7, #4]
2001511c:	2201      	movs	r2, #1
2001511e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
20015122:	687b      	ldr	r3, [r7, #4]
20015124:	2224      	movs	r2, #36	@ 0x24
20015126:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
2001512a:	687b      	ldr	r3, [r7, #4]
2001512c:	681b      	ldr	r3, [r3, #0]
2001512e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015130:	6a3b      	ldr	r3, [r7, #32]
20015132:	e853 3f00 	ldrex	r3, [r3]
20015136:	61fb      	str	r3, [r7, #28]
   return(result);
20015138:	69fb      	ldr	r3, [r7, #28]
2001513a:	f023 030c 	bic.w	r3, r3, #12
2001513e:	637b      	str	r3, [r7, #52]	@ 0x34
20015140:	687b      	ldr	r3, [r7, #4]
20015142:	681b      	ldr	r3, [r3, #0]
20015144:	461a      	mov	r2, r3
20015146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015148:	62fb      	str	r3, [r7, #44]	@ 0x2c
2001514a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001514c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
2001514e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20015150:	e841 2300 	strex	r3, r2, [r1]
20015154:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015158:	2b00      	cmp	r3, #0
2001515a:	d1e6      	bne.n	2001512a <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
2001515c:	687b      	ldr	r3, [r7, #4]
2001515e:	681b      	ldr	r3, [r3, #0]
20015160:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015162:	68fb      	ldr	r3, [r7, #12]
20015164:	e853 3f00 	ldrex	r3, [r3]
20015168:	60bb      	str	r3, [r7, #8]
   return(result);
2001516a:	68bb      	ldr	r3, [r7, #8]
2001516c:	f043 0308 	orr.w	r3, r3, #8
20015170:	633b      	str	r3, [r7, #48]	@ 0x30
20015172:	687b      	ldr	r3, [r7, #4]
20015174:	681b      	ldr	r3, [r3, #0]
20015176:	461a      	mov	r2, r3
20015178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2001517a:	61bb      	str	r3, [r7, #24]
2001517c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001517e:	6979      	ldr	r1, [r7, #20]
20015180:	69ba      	ldr	r2, [r7, #24]
20015182:	e841 2300 	strex	r3, r2, [r1]
20015186:	613b      	str	r3, [r7, #16]
   return(result);
20015188:	693b      	ldr	r3, [r7, #16]
2001518a:	2b00      	cmp	r3, #0
2001518c:	d1e6      	bne.n	2001515c <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
2001518e:	687b      	ldr	r3, [r7, #4]
20015190:	2220      	movs	r2, #32
20015192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
20015196:	687b      	ldr	r3, [r7, #4]
20015198:	2200      	movs	r2, #0
2001519a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001519e:	2300      	movs	r3, #0
}
200151a0:	4618      	mov	r0, r3
200151a2:	373c      	adds	r7, #60	@ 0x3c
200151a4:	46bd      	mov	sp, r7
200151a6:	f85d 7b04 	ldr.w	r7, [sp], #4
200151aa:	4770      	bx	lr

200151ac <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
200151ac:	b480      	push	{r7}
200151ae:	b08f      	sub	sp, #60	@ 0x3c
200151b0:	af00      	add	r7, sp, #0
200151b2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
200151b4:	687b      	ldr	r3, [r7, #4]
200151b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200151ba:	2b01      	cmp	r3, #1
200151bc:	d101      	bne.n	200151c2 <HAL_HalfDuplex_EnableReceiver+0x16>
200151be:	2302      	movs	r3, #2
200151c0:	e042      	b.n	20015248 <HAL_HalfDuplex_EnableReceiver+0x9c>
200151c2:	687b      	ldr	r3, [r7, #4]
200151c4:	2201      	movs	r2, #1
200151c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
200151ca:	687b      	ldr	r3, [r7, #4]
200151cc:	2224      	movs	r2, #36	@ 0x24
200151ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
200151d2:	687b      	ldr	r3, [r7, #4]
200151d4:	681b      	ldr	r3, [r3, #0]
200151d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200151d8:	6a3b      	ldr	r3, [r7, #32]
200151da:	e853 3f00 	ldrex	r3, [r3]
200151de:	61fb      	str	r3, [r7, #28]
   return(result);
200151e0:	69fb      	ldr	r3, [r7, #28]
200151e2:	f023 030c 	bic.w	r3, r3, #12
200151e6:	637b      	str	r3, [r7, #52]	@ 0x34
200151e8:	687b      	ldr	r3, [r7, #4]
200151ea:	681b      	ldr	r3, [r3, #0]
200151ec:	461a      	mov	r2, r3
200151ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200151f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
200151f2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200151f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200151f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200151f8:	e841 2300 	strex	r3, r2, [r1]
200151fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
200151fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015200:	2b00      	cmp	r3, #0
20015202:	d1e6      	bne.n	200151d2 <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
20015204:	687b      	ldr	r3, [r7, #4]
20015206:	681b      	ldr	r3, [r3, #0]
20015208:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001520a:	68fb      	ldr	r3, [r7, #12]
2001520c:	e853 3f00 	ldrex	r3, [r3]
20015210:	60bb      	str	r3, [r7, #8]
   return(result);
20015212:	68bb      	ldr	r3, [r7, #8]
20015214:	f043 0304 	orr.w	r3, r3, #4
20015218:	633b      	str	r3, [r7, #48]	@ 0x30
2001521a:	687b      	ldr	r3, [r7, #4]
2001521c:	681b      	ldr	r3, [r3, #0]
2001521e:	461a      	mov	r2, r3
20015220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015222:	61bb      	str	r3, [r7, #24]
20015224:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015226:	6979      	ldr	r1, [r7, #20]
20015228:	69ba      	ldr	r2, [r7, #24]
2001522a:	e841 2300 	strex	r3, r2, [r1]
2001522e:	613b      	str	r3, [r7, #16]
   return(result);
20015230:	693b      	ldr	r3, [r7, #16]
20015232:	2b00      	cmp	r3, #0
20015234:	d1e6      	bne.n	20015204 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
20015236:	687b      	ldr	r3, [r7, #4]
20015238:	2220      	movs	r2, #32
2001523a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
2001523e:	687b      	ldr	r3, [r7, #4]
20015240:	2200      	movs	r2, #0
20015242:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20015246:	2300      	movs	r3, #0
}
20015248:	4618      	mov	r0, r3
2001524a:	373c      	adds	r7, #60	@ 0x3c
2001524c:	46bd      	mov	sp, r7
2001524e:	f85d 7b04 	ldr.w	r7, [sp], #4
20015252:	4770      	bx	lr

20015254 <HAL_LIN_SendBreak>:
  * @brief  Transmit break characters.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
20015254:	b480      	push	{r7}
20015256:	b083      	sub	sp, #12
20015258:	af00      	add	r7, sp, #0
2001525a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));

  __HAL_LOCK(huart);
2001525c:	687b      	ldr	r3, [r7, #4]
2001525e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20015262:	2b01      	cmp	r3, #1
20015264:	d101      	bne.n	2001526a <HAL_LIN_SendBreak+0x16>
20015266:	2302      	movs	r3, #2
20015268:	e018      	b.n	2001529c <HAL_LIN_SendBreak+0x48>
2001526a:	687b      	ldr	r3, [r7, #4]
2001526c:	2201      	movs	r2, #1
2001526e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
20015272:	687b      	ldr	r3, [r7, #4]
20015274:	2224      	movs	r2, #36	@ 0x24
20015276:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Send break characters */
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
2001527a:	687b      	ldr	r3, [r7, #4]
2001527c:	681b      	ldr	r3, [r3, #0]
2001527e:	699a      	ldr	r2, [r3, #24]
20015280:	687b      	ldr	r3, [r7, #4]
20015282:	681b      	ldr	r3, [r3, #0]
20015284:	f042 0202 	orr.w	r2, r2, #2
20015288:	619a      	str	r2, [r3, #24]

  huart->gState = HAL_UART_STATE_READY;
2001528a:	687b      	ldr	r3, [r7, #4]
2001528c:	2220      	movs	r2, #32
2001528e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
20015292:	687b      	ldr	r3, [r7, #4]
20015294:	2200      	movs	r2, #0
20015296:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001529a:	2300      	movs	r3, #0
}
2001529c:	4618      	mov	r0, r3
2001529e:	370c      	adds	r7, #12
200152a0:	46bd      	mov	sp, r7
200152a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200152a6:	4770      	bx	lr

200152a8 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
200152a8:	b480      	push	{r7}
200152aa:	b085      	sub	sp, #20
200152ac:	af00      	add	r7, sp, #0
200152ae:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
200152b0:	687b      	ldr	r3, [r7, #4]
200152b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200152b6:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
200152b8:	687b      	ldr	r3, [r7, #4]
200152ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200152be:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
200152c0:	68fa      	ldr	r2, [r7, #12]
200152c2:	68bb      	ldr	r3, [r7, #8]
200152c4:	4313      	orrs	r3, r2
}
200152c6:	4618      	mov	r0, r3
200152c8:	3714      	adds	r7, #20
200152ca:	46bd      	mov	sp, r7
200152cc:	f85d 7b04 	ldr.w	r7, [sp], #4
200152d0:	4770      	bx	lr

200152d2 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
200152d2:	b480      	push	{r7}
200152d4:	b083      	sub	sp, #12
200152d6:	af00      	add	r7, sp, #0
200152d8:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
200152da:	687b      	ldr	r3, [r7, #4]
200152dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
200152e0:	4618      	mov	r0, r3
200152e2:	370c      	adds	r7, #12
200152e4:	46bd      	mov	sp, r7
200152e6:	f85d 7b04 	ldr.w	r7, [sp], #4
200152ea:	4770      	bx	lr

200152ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
200152ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
200152f0:	b094      	sub	sp, #80	@ 0x50
200152f2:	af00      	add	r7, sp, #0
200152f4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
200152f6:	2300      	movs	r3, #0
200152f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
200152fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200152fe:	681a      	ldr	r2, [r3, #0]
20015300:	4b7e      	ldr	r3, [pc, #504]	@ (200154fc <UART_SetConfig+0x210>)
20015302:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
20015304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015306:	689a      	ldr	r2, [r3, #8]
20015308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001530a:	691b      	ldr	r3, [r3, #16]
2001530c:	431a      	orrs	r2, r3
2001530e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015310:	695b      	ldr	r3, [r3, #20]
20015312:	431a      	orrs	r2, r3
20015314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015316:	69db      	ldr	r3, [r3, #28]
20015318:	4313      	orrs	r3, r2
2001531a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
2001531c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001531e:	681b      	ldr	r3, [r3, #0]
20015320:	681b      	ldr	r3, [r3, #0]
20015322:	4977      	ldr	r1, [pc, #476]	@ (20015500 <UART_SetConfig+0x214>)
20015324:	4019      	ands	r1, r3
20015326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015328:	681a      	ldr	r2, [r3, #0]
2001532a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001532c:	430b      	orrs	r3, r1
2001532e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
20015330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015332:	681b      	ldr	r3, [r3, #0]
20015334:	685b      	ldr	r3, [r3, #4]
20015336:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
2001533a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001533c:	68d9      	ldr	r1, [r3, #12]
2001533e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015340:	681a      	ldr	r2, [r3, #0]
20015342:	ea40 0301 	orr.w	r3, r0, r1
20015346:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
20015348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001534a:	699b      	ldr	r3, [r3, #24]
2001534c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
2001534e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015350:	681a      	ldr	r2, [r3, #0]
20015352:	4b6a      	ldr	r3, [pc, #424]	@ (200154fc <UART_SetConfig+0x210>)
20015354:	429a      	cmp	r2, r3
20015356:	d009      	beq.n	2001536c <UART_SetConfig+0x80>
20015358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001535a:	681a      	ldr	r2, [r3, #0]
2001535c:	4b69      	ldr	r3, [pc, #420]	@ (20015504 <UART_SetConfig+0x218>)
2001535e:	429a      	cmp	r2, r3
20015360:	d004      	beq.n	2001536c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
20015362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015364:	6a1a      	ldr	r2, [r3, #32]
20015366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20015368:	4313      	orrs	r3, r2
2001536a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
2001536c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001536e:	681b      	ldr	r3, [r3, #0]
20015370:	689b      	ldr	r3, [r3, #8]
20015372:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
20015376:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
2001537a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001537c:	681a      	ldr	r2, [r3, #0]
2001537e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20015380:	430b      	orrs	r3, r1
20015382:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
20015384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015386:	681b      	ldr	r3, [r3, #0]
20015388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2001538a:	f023 000f 	bic.w	r0, r3, #15
2001538e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015390:	6a59      	ldr	r1, [r3, #36]	@ 0x24
20015392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015394:	681a      	ldr	r2, [r3, #0]
20015396:	ea40 0301 	orr.w	r3, r0, r1
2001539a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
2001539c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001539e:	681a      	ldr	r2, [r3, #0]
200153a0:	4b59      	ldr	r3, [pc, #356]	@ (20015508 <UART_SetConfig+0x21c>)
200153a2:	429a      	cmp	r2, r3
200153a4:	d102      	bne.n	200153ac <UART_SetConfig+0xc0>
200153a6:	2301      	movs	r3, #1
200153a8:	64bb      	str	r3, [r7, #72]	@ 0x48
200153aa:	e029      	b.n	20015400 <UART_SetConfig+0x114>
200153ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153ae:	681a      	ldr	r2, [r3, #0]
200153b0:	4b56      	ldr	r3, [pc, #344]	@ (2001550c <UART_SetConfig+0x220>)
200153b2:	429a      	cmp	r2, r3
200153b4:	d102      	bne.n	200153bc <UART_SetConfig+0xd0>
200153b6:	2302      	movs	r3, #2
200153b8:	64bb      	str	r3, [r7, #72]	@ 0x48
200153ba:	e021      	b.n	20015400 <UART_SetConfig+0x114>
200153bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153be:	681a      	ldr	r2, [r3, #0]
200153c0:	4b53      	ldr	r3, [pc, #332]	@ (20015510 <UART_SetConfig+0x224>)
200153c2:	429a      	cmp	r2, r3
200153c4:	d102      	bne.n	200153cc <UART_SetConfig+0xe0>
200153c6:	2304      	movs	r3, #4
200153c8:	64bb      	str	r3, [r7, #72]	@ 0x48
200153ca:	e019      	b.n	20015400 <UART_SetConfig+0x114>
200153cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153ce:	681a      	ldr	r2, [r3, #0]
200153d0:	4b50      	ldr	r3, [pc, #320]	@ (20015514 <UART_SetConfig+0x228>)
200153d2:	429a      	cmp	r2, r3
200153d4:	d102      	bne.n	200153dc <UART_SetConfig+0xf0>
200153d6:	2308      	movs	r3, #8
200153d8:	64bb      	str	r3, [r7, #72]	@ 0x48
200153da:	e011      	b.n	20015400 <UART_SetConfig+0x114>
200153dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153de:	681a      	ldr	r2, [r3, #0]
200153e0:	4b4d      	ldr	r3, [pc, #308]	@ (20015518 <UART_SetConfig+0x22c>)
200153e2:	429a      	cmp	r2, r3
200153e4:	d102      	bne.n	200153ec <UART_SetConfig+0x100>
200153e6:	2310      	movs	r3, #16
200153e8:	64bb      	str	r3, [r7, #72]	@ 0x48
200153ea:	e009      	b.n	20015400 <UART_SetConfig+0x114>
200153ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200153ee:	681a      	ldr	r2, [r3, #0]
200153f0:	4b42      	ldr	r3, [pc, #264]	@ (200154fc <UART_SetConfig+0x210>)
200153f2:	429a      	cmp	r2, r3
200153f4:	d102      	bne.n	200153fc <UART_SetConfig+0x110>
200153f6:	2320      	movs	r3, #32
200153f8:	64bb      	str	r3, [r7, #72]	@ 0x48
200153fa:	e001      	b.n	20015400 <UART_SetConfig+0x114>
200153fc:	2300      	movs	r3, #0
200153fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
20015400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015402:	681a      	ldr	r2, [r3, #0]
20015404:	4b3d      	ldr	r3, [pc, #244]	@ (200154fc <UART_SetConfig+0x210>)
20015406:	429a      	cmp	r2, r3
20015408:	d005      	beq.n	20015416 <UART_SetConfig+0x12a>
2001540a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001540c:	681a      	ldr	r2, [r3, #0]
2001540e:	4b3d      	ldr	r3, [pc, #244]	@ (20015504 <UART_SetConfig+0x218>)
20015410:	429a      	cmp	r2, r3
20015412:	f040 8085 	bne.w	20015520 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
20015416:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20015418:	2200      	movs	r2, #0
2001541a:	623b      	str	r3, [r7, #32]
2001541c:	627a      	str	r2, [r7, #36]	@ 0x24
2001541e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
20015422:	f7fb fdfd 	bl	20011020 <HAL_RCCEx_GetPeriphCLKFreq>
20015426:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
20015428:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2001542a:	2b00      	cmp	r3, #0
2001542c:	f000 80e8 	beq.w	20015600 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
20015430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20015434:	4a39      	ldr	r2, [pc, #228]	@ (2001551c <UART_SetConfig+0x230>)
20015436:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
2001543a:	461a      	mov	r2, r3
2001543c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2001543e:	fbb3 f3f2 	udiv	r3, r3, r2
20015442:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
20015444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015446:	685a      	ldr	r2, [r3, #4]
20015448:	4613      	mov	r3, r2
2001544a:	005b      	lsls	r3, r3, #1
2001544c:	4413      	add	r3, r2
2001544e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
20015450:	429a      	cmp	r2, r3
20015452:	d305      	bcc.n	20015460 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
20015454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015456:	685b      	ldr	r3, [r3, #4]
20015458:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
2001545a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
2001545c:	429a      	cmp	r2, r3
2001545e:	d903      	bls.n	20015468 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
20015460:	2301      	movs	r3, #1
20015462:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
20015466:	e048      	b.n	200154fa <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
20015468:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2001546a:	2200      	movs	r2, #0
2001546c:	61bb      	str	r3, [r7, #24]
2001546e:	61fa      	str	r2, [r7, #28]
20015470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20015474:	4a29      	ldr	r2, [pc, #164]	@ (2001551c <UART_SetConfig+0x230>)
20015476:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
2001547a:	b29b      	uxth	r3, r3
2001547c:	2200      	movs	r2, #0
2001547e:	613b      	str	r3, [r7, #16]
20015480:	617a      	str	r2, [r7, #20]
20015482:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
20015486:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
2001548a:	f7eb fa33 	bl	200008f4 <__aeabi_uldivmod>
2001548e:	4602      	mov	r2, r0
20015490:	460b      	mov	r3, r1
20015492:	4610      	mov	r0, r2
20015494:	4619      	mov	r1, r3
20015496:	f04f 0200 	mov.w	r2, #0
2001549a:	f04f 0300 	mov.w	r3, #0
2001549e:	020b      	lsls	r3, r1, #8
200154a0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
200154a4:	0202      	lsls	r2, r0, #8
200154a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
200154a8:	6849      	ldr	r1, [r1, #4]
200154aa:	0849      	lsrs	r1, r1, #1
200154ac:	2000      	movs	r0, #0
200154ae:	460c      	mov	r4, r1
200154b0:	4605      	mov	r5, r0
200154b2:	eb12 0804 	adds.w	r8, r2, r4
200154b6:	eb43 0905 	adc.w	r9, r3, r5
200154ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200154bc:	685b      	ldr	r3, [r3, #4]
200154be:	2200      	movs	r2, #0
200154c0:	60bb      	str	r3, [r7, #8]
200154c2:	60fa      	str	r2, [r7, #12]
200154c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
200154c8:	4640      	mov	r0, r8
200154ca:	4649      	mov	r1, r9
200154cc:	f7eb fa12 	bl	200008f4 <__aeabi_uldivmod>
200154d0:	4602      	mov	r2, r0
200154d2:	460b      	mov	r3, r1
200154d4:	4613      	mov	r3, r2
200154d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
200154d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200154da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200154de:	d308      	bcc.n	200154f2 <UART_SetConfig+0x206>
200154e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200154e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
200154e6:	d204      	bcs.n	200154f2 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
200154e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200154ea:	681b      	ldr	r3, [r3, #0]
200154ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
200154ee:	60da      	str	r2, [r3, #12]
200154f0:	e003      	b.n	200154fa <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
200154f2:	2301      	movs	r3, #1
200154f4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
200154f8:	e082      	b.n	20015600 <UART_SetConfig+0x314>
200154fa:	e081      	b.n	20015600 <UART_SetConfig+0x314>
200154fc:	46002400 	.word	0x46002400
20015500:	cfff69f3 	.word	0xcfff69f3
20015504:	56002400 	.word	0x56002400
20015508:	40013800 	.word	0x40013800
2001550c:	40004400 	.word	0x40004400
20015510:	40004800 	.word	0x40004800
20015514:	40004c00 	.word	0x40004c00
20015518:	40005000 	.word	0x40005000
2001551c:	2001887c 	.word	0x2001887c
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
20015520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015522:	69db      	ldr	r3, [r3, #28]
20015524:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20015528:	d13c      	bne.n	200155a4 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
2001552a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2001552c:	2200      	movs	r2, #0
2001552e:	603b      	str	r3, [r7, #0]
20015530:	607a      	str	r2, [r7, #4]
20015532:	e9d7 0100 	ldrd	r0, r1, [r7]
20015536:	f7fb fd73 	bl	20011020 <HAL_RCCEx_GetPeriphCLKFreq>
2001553a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
2001553c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2001553e:	2b00      	cmp	r3, #0
20015540:	d05e      	beq.n	20015600 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
20015542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20015546:	4a39      	ldr	r2, [pc, #228]	@ (2001562c <UART_SetConfig+0x340>)
20015548:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
2001554c:	461a      	mov	r2, r3
2001554e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015550:	fbb3 f3f2 	udiv	r3, r3, r2
20015554:	005a      	lsls	r2, r3, #1
20015556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015558:	685b      	ldr	r3, [r3, #4]
2001555a:	085b      	lsrs	r3, r3, #1
2001555c:	441a      	add	r2, r3
2001555e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015560:	685b      	ldr	r3, [r3, #4]
20015562:	fbb2 f3f3 	udiv	r3, r2, r3
20015566:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
20015568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2001556a:	2b0f      	cmp	r3, #15
2001556c:	d916      	bls.n	2001559c <UART_SetConfig+0x2b0>
2001556e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20015574:	d212      	bcs.n	2001559c <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
20015576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015578:	b29b      	uxth	r3, r3
2001557a:	f023 030f 	bic.w	r3, r3, #15
2001557e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
20015580:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015582:	085b      	lsrs	r3, r3, #1
20015584:	b29b      	uxth	r3, r3
20015586:	f003 0307 	and.w	r3, r3, #7
2001558a:	b29a      	uxth	r2, r3
2001558c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
2001558e:	4313      	orrs	r3, r2
20015590:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
20015592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015594:	681b      	ldr	r3, [r3, #0]
20015596:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
20015598:	60da      	str	r2, [r3, #12]
2001559a:	e031      	b.n	20015600 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
2001559c:	2301      	movs	r3, #1
2001559e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
200155a2:	e02d      	b.n	20015600 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
200155a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
200155a6:	2200      	movs	r2, #0
200155a8:	469a      	mov	sl, r3
200155aa:	4693      	mov	fp, r2
200155ac:	4650      	mov	r0, sl
200155ae:	4659      	mov	r1, fp
200155b0:	f7fb fd36 	bl	20011020 <HAL_RCCEx_GetPeriphCLKFreq>
200155b4:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
200155b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200155b8:	2b00      	cmp	r3, #0
200155ba:	d021      	beq.n	20015600 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
200155bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200155be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200155c0:	4a1a      	ldr	r2, [pc, #104]	@ (2001562c <UART_SetConfig+0x340>)
200155c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
200155c6:	461a      	mov	r2, r3
200155c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200155ca:	fbb3 f2f2 	udiv	r2, r3, r2
200155ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200155d0:	685b      	ldr	r3, [r3, #4]
200155d2:	085b      	lsrs	r3, r3, #1
200155d4:	441a      	add	r2, r3
200155d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200155d8:	685b      	ldr	r3, [r3, #4]
200155da:	fbb2 f3f3 	udiv	r3, r2, r3
200155de:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
200155e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200155e2:	2b0f      	cmp	r3, #15
200155e4:	d909      	bls.n	200155fa <UART_SetConfig+0x30e>
200155e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200155e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200155ec:	d205      	bcs.n	200155fa <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
200155ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200155f0:	b29a      	uxth	r2, r3
200155f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200155f4:	681b      	ldr	r3, [r3, #0]
200155f6:	60da      	str	r2, [r3, #12]
200155f8:	e002      	b.n	20015600 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
200155fa:	2301      	movs	r3, #1
200155fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
20015600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015602:	2201      	movs	r2, #1
20015604:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
20015608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2001560a:	2201      	movs	r2, #1
2001560c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
20015610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015612:	2200      	movs	r2, #0
20015614:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
20015616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015618:	2200      	movs	r2, #0
2001561a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
2001561c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
20015620:	4618      	mov	r0, r3
20015622:	3750      	adds	r7, #80	@ 0x50
20015624:	46bd      	mov	sp, r7
20015626:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
2001562a:	bf00      	nop
2001562c:	2001887c 	.word	0x2001887c

20015630 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
20015630:	b480      	push	{r7}
20015632:	b083      	sub	sp, #12
20015634:	af00      	add	r7, sp, #0
20015636:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
20015638:	687b      	ldr	r3, [r7, #4]
2001563a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001563c:	f003 0308 	and.w	r3, r3, #8
20015640:	2b00      	cmp	r3, #0
20015642:	d00a      	beq.n	2001565a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
20015644:	687b      	ldr	r3, [r7, #4]
20015646:	681b      	ldr	r3, [r3, #0]
20015648:	685b      	ldr	r3, [r3, #4]
2001564a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
2001564e:	687b      	ldr	r3, [r7, #4]
20015650:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
20015652:	687b      	ldr	r3, [r7, #4]
20015654:	681b      	ldr	r3, [r3, #0]
20015656:	430a      	orrs	r2, r1
20015658:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
2001565a:	687b      	ldr	r3, [r7, #4]
2001565c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001565e:	f003 0301 	and.w	r3, r3, #1
20015662:	2b00      	cmp	r3, #0
20015664:	d00a      	beq.n	2001567c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
20015666:	687b      	ldr	r3, [r7, #4]
20015668:	681b      	ldr	r3, [r3, #0]
2001566a:	685b      	ldr	r3, [r3, #4]
2001566c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
20015670:	687b      	ldr	r3, [r7, #4]
20015672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
20015674:	687b      	ldr	r3, [r7, #4]
20015676:	681b      	ldr	r3, [r3, #0]
20015678:	430a      	orrs	r2, r1
2001567a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
2001567c:	687b      	ldr	r3, [r7, #4]
2001567e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20015680:	f003 0302 	and.w	r3, r3, #2
20015684:	2b00      	cmp	r3, #0
20015686:	d00a      	beq.n	2001569e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
20015688:	687b      	ldr	r3, [r7, #4]
2001568a:	681b      	ldr	r3, [r3, #0]
2001568c:	685b      	ldr	r3, [r3, #4]
2001568e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
20015692:	687b      	ldr	r3, [r7, #4]
20015694:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
20015696:	687b      	ldr	r3, [r7, #4]
20015698:	681b      	ldr	r3, [r3, #0]
2001569a:	430a      	orrs	r2, r1
2001569c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
2001569e:	687b      	ldr	r3, [r7, #4]
200156a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200156a2:	f003 0304 	and.w	r3, r3, #4
200156a6:	2b00      	cmp	r3, #0
200156a8:	d00a      	beq.n	200156c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
200156aa:	687b      	ldr	r3, [r7, #4]
200156ac:	681b      	ldr	r3, [r3, #0]
200156ae:	685b      	ldr	r3, [r3, #4]
200156b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
200156b4:	687b      	ldr	r3, [r7, #4]
200156b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
200156b8:	687b      	ldr	r3, [r7, #4]
200156ba:	681b      	ldr	r3, [r3, #0]
200156bc:	430a      	orrs	r2, r1
200156be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
200156c0:	687b      	ldr	r3, [r7, #4]
200156c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200156c4:	f003 0310 	and.w	r3, r3, #16
200156c8:	2b00      	cmp	r3, #0
200156ca:	d00a      	beq.n	200156e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
200156cc:	687b      	ldr	r3, [r7, #4]
200156ce:	681b      	ldr	r3, [r3, #0]
200156d0:	689b      	ldr	r3, [r3, #8]
200156d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
200156d6:	687b      	ldr	r3, [r7, #4]
200156d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
200156da:	687b      	ldr	r3, [r7, #4]
200156dc:	681b      	ldr	r3, [r3, #0]
200156de:	430a      	orrs	r2, r1
200156e0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
200156e2:	687b      	ldr	r3, [r7, #4]
200156e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200156e6:	f003 0320 	and.w	r3, r3, #32
200156ea:	2b00      	cmp	r3, #0
200156ec:	d00a      	beq.n	20015704 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
200156ee:	687b      	ldr	r3, [r7, #4]
200156f0:	681b      	ldr	r3, [r3, #0]
200156f2:	689b      	ldr	r3, [r3, #8]
200156f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
200156f8:	687b      	ldr	r3, [r7, #4]
200156fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
200156fc:	687b      	ldr	r3, [r7, #4]
200156fe:	681b      	ldr	r3, [r3, #0]
20015700:	430a      	orrs	r2, r1
20015702:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
20015704:	687b      	ldr	r3, [r7, #4]
20015706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20015708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2001570c:	2b00      	cmp	r3, #0
2001570e:	d01a      	beq.n	20015746 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
20015710:	687b      	ldr	r3, [r7, #4]
20015712:	681b      	ldr	r3, [r3, #0]
20015714:	685b      	ldr	r3, [r3, #4]
20015716:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
2001571a:	687b      	ldr	r3, [r7, #4]
2001571c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
2001571e:	687b      	ldr	r3, [r7, #4]
20015720:	681b      	ldr	r3, [r3, #0]
20015722:	430a      	orrs	r2, r1
20015724:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
20015726:	687b      	ldr	r3, [r7, #4]
20015728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2001572a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2001572e:	d10a      	bne.n	20015746 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
20015730:	687b      	ldr	r3, [r7, #4]
20015732:	681b      	ldr	r3, [r3, #0]
20015734:	685b      	ldr	r3, [r3, #4]
20015736:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
2001573a:	687b      	ldr	r3, [r7, #4]
2001573c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2001573e:	687b      	ldr	r3, [r7, #4]
20015740:	681b      	ldr	r3, [r3, #0]
20015742:	430a      	orrs	r2, r1
20015744:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
20015746:	687b      	ldr	r3, [r7, #4]
20015748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2001574a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2001574e:	2b00      	cmp	r3, #0
20015750:	d00a      	beq.n	20015768 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
20015752:	687b      	ldr	r3, [r7, #4]
20015754:	681b      	ldr	r3, [r3, #0]
20015756:	685b      	ldr	r3, [r3, #4]
20015758:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
2001575c:	687b      	ldr	r3, [r7, #4]
2001575e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
20015760:	687b      	ldr	r3, [r7, #4]
20015762:	681b      	ldr	r3, [r3, #0]
20015764:	430a      	orrs	r2, r1
20015766:	605a      	str	r2, [r3, #4]
  }
}
20015768:	bf00      	nop
2001576a:	370c      	adds	r7, #12
2001576c:	46bd      	mov	sp, r7
2001576e:	f85d 7b04 	ldr.w	r7, [sp], #4
20015772:	4770      	bx	lr

20015774 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
20015774:	b580      	push	{r7, lr}
20015776:	b098      	sub	sp, #96	@ 0x60
20015778:	af02      	add	r7, sp, #8
2001577a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
2001577c:	687b      	ldr	r3, [r7, #4]
2001577e:	2200      	movs	r2, #0
20015780:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
20015784:	f7ed f8b4 	bl	200028f0 <HAL_GetTick>
20015788:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
2001578a:	687b      	ldr	r3, [r7, #4]
2001578c:	681b      	ldr	r3, [r3, #0]
2001578e:	681b      	ldr	r3, [r3, #0]
20015790:	f003 0308 	and.w	r3, r3, #8
20015794:	2b08      	cmp	r3, #8
20015796:	d12f      	bne.n	200157f8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
20015798:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
2001579c:	9300      	str	r3, [sp, #0]
2001579e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
200157a0:	2200      	movs	r2, #0
200157a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
200157a6:	6878      	ldr	r0, [r7, #4]
200157a8:	f000 f88e 	bl	200158c8 <UART_WaitOnFlagUntilTimeout>
200157ac:	4603      	mov	r3, r0
200157ae:	2b00      	cmp	r3, #0
200157b0:	d022      	beq.n	200157f8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
200157b2:	687b      	ldr	r3, [r7, #4]
200157b4:	681b      	ldr	r3, [r3, #0]
200157b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200157b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200157ba:	e853 3f00 	ldrex	r3, [r3]
200157be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
200157c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200157c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
200157c6:	653b      	str	r3, [r7, #80]	@ 0x50
200157c8:	687b      	ldr	r3, [r7, #4]
200157ca:	681b      	ldr	r3, [r3, #0]
200157cc:	461a      	mov	r2, r3
200157ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
200157d0:	647b      	str	r3, [r7, #68]	@ 0x44
200157d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200157d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
200157d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200157d8:	e841 2300 	strex	r3, r2, [r1]
200157dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
200157de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200157e0:	2b00      	cmp	r3, #0
200157e2:	d1e6      	bne.n	200157b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
200157e4:	687b      	ldr	r3, [r7, #4]
200157e6:	2220      	movs	r2, #32
200157e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
200157ec:	687b      	ldr	r3, [r7, #4]
200157ee:	2200      	movs	r2, #0
200157f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
200157f4:	2303      	movs	r3, #3
200157f6:	e063      	b.n	200158c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
200157f8:	687b      	ldr	r3, [r7, #4]
200157fa:	681b      	ldr	r3, [r3, #0]
200157fc:	681b      	ldr	r3, [r3, #0]
200157fe:	f003 0304 	and.w	r3, r3, #4
20015802:	2b04      	cmp	r3, #4
20015804:	d149      	bne.n	2001589a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
20015806:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
2001580a:	9300      	str	r3, [sp, #0]
2001580c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001580e:	2200      	movs	r2, #0
20015810:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
20015814:	6878      	ldr	r0, [r7, #4]
20015816:	f000 f857 	bl	200158c8 <UART_WaitOnFlagUntilTimeout>
2001581a:	4603      	mov	r3, r0
2001581c:	2b00      	cmp	r3, #0
2001581e:	d03c      	beq.n	2001589a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20015820:	687b      	ldr	r3, [r7, #4]
20015822:	681b      	ldr	r3, [r3, #0]
20015824:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015828:	e853 3f00 	ldrex	r3, [r3]
2001582c:	623b      	str	r3, [r7, #32]
   return(result);
2001582e:	6a3b      	ldr	r3, [r7, #32]
20015830:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20015834:	64fb      	str	r3, [r7, #76]	@ 0x4c
20015836:	687b      	ldr	r3, [r7, #4]
20015838:	681b      	ldr	r3, [r3, #0]
2001583a:	461a      	mov	r2, r3
2001583c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2001583e:	633b      	str	r3, [r7, #48]	@ 0x30
20015840:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015842:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20015844:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20015846:	e841 2300 	strex	r3, r2, [r1]
2001584a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
2001584c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001584e:	2b00      	cmp	r3, #0
20015850:	d1e6      	bne.n	20015820 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20015852:	687b      	ldr	r3, [r7, #4]
20015854:	681b      	ldr	r3, [r3, #0]
20015856:	3308      	adds	r3, #8
20015858:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001585a:	693b      	ldr	r3, [r7, #16]
2001585c:	e853 3f00 	ldrex	r3, [r3]
20015860:	60fb      	str	r3, [r7, #12]
   return(result);
20015862:	68fb      	ldr	r3, [r7, #12]
20015864:	f023 0301 	bic.w	r3, r3, #1
20015868:	64bb      	str	r3, [r7, #72]	@ 0x48
2001586a:	687b      	ldr	r3, [r7, #4]
2001586c:	681b      	ldr	r3, [r3, #0]
2001586e:	3308      	adds	r3, #8
20015870:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20015872:	61fa      	str	r2, [r7, #28]
20015874:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015876:	69b9      	ldr	r1, [r7, #24]
20015878:	69fa      	ldr	r2, [r7, #28]
2001587a:	e841 2300 	strex	r3, r2, [r1]
2001587e:	617b      	str	r3, [r7, #20]
   return(result);
20015880:	697b      	ldr	r3, [r7, #20]
20015882:	2b00      	cmp	r3, #0
20015884:	d1e5      	bne.n	20015852 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
20015886:	687b      	ldr	r3, [r7, #4]
20015888:	2220      	movs	r2, #32
2001588a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
2001588e:	687b      	ldr	r3, [r7, #4]
20015890:	2200      	movs	r2, #0
20015892:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
20015896:	2303      	movs	r3, #3
20015898:	e012      	b.n	200158c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
2001589a:	687b      	ldr	r3, [r7, #4]
2001589c:	2220      	movs	r2, #32
2001589e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
200158a2:	687b      	ldr	r3, [r7, #4]
200158a4:	2220      	movs	r2, #32
200158a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200158aa:	687b      	ldr	r3, [r7, #4]
200158ac:	2200      	movs	r2, #0
200158ae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
200158b0:	687b      	ldr	r3, [r7, #4]
200158b2:	2200      	movs	r2, #0
200158b4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
200158b6:	687b      	ldr	r3, [r7, #4]
200158b8:	2200      	movs	r2, #0
200158ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200158be:	2300      	movs	r3, #0
}
200158c0:	4618      	mov	r0, r3
200158c2:	3758      	adds	r7, #88	@ 0x58
200158c4:	46bd      	mov	sp, r7
200158c6:	bd80      	pop	{r7, pc}

200158c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
200158c8:	b580      	push	{r7, lr}
200158ca:	b084      	sub	sp, #16
200158cc:	af00      	add	r7, sp, #0
200158ce:	60f8      	str	r0, [r7, #12]
200158d0:	60b9      	str	r1, [r7, #8]
200158d2:	603b      	str	r3, [r7, #0]
200158d4:	4613      	mov	r3, r2
200158d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
200158d8:	e04f      	b.n	2001597a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
200158da:	69bb      	ldr	r3, [r7, #24]
200158dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
200158e0:	d04b      	beq.n	2001597a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
200158e2:	f7ed f805 	bl	200028f0 <HAL_GetTick>
200158e6:	4602      	mov	r2, r0
200158e8:	683b      	ldr	r3, [r7, #0]
200158ea:	1ad3      	subs	r3, r2, r3
200158ec:	69ba      	ldr	r2, [r7, #24]
200158ee:	429a      	cmp	r2, r3
200158f0:	d302      	bcc.n	200158f8 <UART_WaitOnFlagUntilTimeout+0x30>
200158f2:	69bb      	ldr	r3, [r7, #24]
200158f4:	2b00      	cmp	r3, #0
200158f6:	d101      	bne.n	200158fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
200158f8:	2303      	movs	r3, #3
200158fa:	e04e      	b.n	2001599a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
200158fc:	68fb      	ldr	r3, [r7, #12]
200158fe:	681b      	ldr	r3, [r3, #0]
20015900:	681b      	ldr	r3, [r3, #0]
20015902:	f003 0304 	and.w	r3, r3, #4
20015906:	2b00      	cmp	r3, #0
20015908:	d037      	beq.n	2001597a <UART_WaitOnFlagUntilTimeout+0xb2>
2001590a:	68bb      	ldr	r3, [r7, #8]
2001590c:	2b80      	cmp	r3, #128	@ 0x80
2001590e:	d034      	beq.n	2001597a <UART_WaitOnFlagUntilTimeout+0xb2>
20015910:	68bb      	ldr	r3, [r7, #8]
20015912:	2b40      	cmp	r3, #64	@ 0x40
20015914:	d031      	beq.n	2001597a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
20015916:	68fb      	ldr	r3, [r7, #12]
20015918:	681b      	ldr	r3, [r3, #0]
2001591a:	69db      	ldr	r3, [r3, #28]
2001591c:	f003 0308 	and.w	r3, r3, #8
20015920:	2b08      	cmp	r3, #8
20015922:	d110      	bne.n	20015946 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
20015924:	68fb      	ldr	r3, [r7, #12]
20015926:	681b      	ldr	r3, [r3, #0]
20015928:	2208      	movs	r2, #8
2001592a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
2001592c:	68f8      	ldr	r0, [r7, #12]
2001592e:	f000 fa94 	bl	20015e5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
20015932:	68fb      	ldr	r3, [r7, #12]
20015934:	2208      	movs	r2, #8
20015936:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
2001593a:	68fb      	ldr	r3, [r7, #12]
2001593c:	2200      	movs	r2, #0
2001593e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
20015942:	2301      	movs	r3, #1
20015944:	e029      	b.n	2001599a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
20015946:	68fb      	ldr	r3, [r7, #12]
20015948:	681b      	ldr	r3, [r3, #0]
2001594a:	69db      	ldr	r3, [r3, #28]
2001594c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20015950:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20015954:	d111      	bne.n	2001597a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
20015956:	68fb      	ldr	r3, [r7, #12]
20015958:	681b      	ldr	r3, [r3, #0]
2001595a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
2001595e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
20015960:	68f8      	ldr	r0, [r7, #12]
20015962:	f000 fa7a 	bl	20015e5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
20015966:	68fb      	ldr	r3, [r7, #12]
20015968:	2220      	movs	r2, #32
2001596a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
2001596e:	68fb      	ldr	r3, [r7, #12]
20015970:	2200      	movs	r2, #0
20015972:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
20015976:	2303      	movs	r3, #3
20015978:	e00f      	b.n	2001599a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
2001597a:	68fb      	ldr	r3, [r7, #12]
2001597c:	681b      	ldr	r3, [r3, #0]
2001597e:	69da      	ldr	r2, [r3, #28]
20015980:	68bb      	ldr	r3, [r7, #8]
20015982:	4013      	ands	r3, r2
20015984:	68ba      	ldr	r2, [r7, #8]
20015986:	429a      	cmp	r2, r3
20015988:	bf0c      	ite	eq
2001598a:	2301      	moveq	r3, #1
2001598c:	2300      	movne	r3, #0
2001598e:	b2db      	uxtb	r3, r3
20015990:	461a      	mov	r2, r3
20015992:	79fb      	ldrb	r3, [r7, #7]
20015994:	429a      	cmp	r2, r3
20015996:	d0a0      	beq.n	200158da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
20015998:	2300      	movs	r3, #0
}
2001599a:	4618      	mov	r0, r3
2001599c:	3710      	adds	r7, #16
2001599e:	46bd      	mov	sp, r7
200159a0:	bd80      	pop	{r7, pc}
	...

200159a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
200159a4:	b480      	push	{r7}
200159a6:	b0a3      	sub	sp, #140	@ 0x8c
200159a8:	af00      	add	r7, sp, #0
200159aa:	60f8      	str	r0, [r7, #12]
200159ac:	60b9      	str	r1, [r7, #8]
200159ae:	4613      	mov	r3, r2
200159b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
200159b2:	68fb      	ldr	r3, [r7, #12]
200159b4:	68ba      	ldr	r2, [r7, #8]
200159b6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
200159b8:	68fb      	ldr	r3, [r7, #12]
200159ba:	88fa      	ldrh	r2, [r7, #6]
200159bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
200159c0:	68fb      	ldr	r3, [r7, #12]
200159c2:	88fa      	ldrh	r2, [r7, #6]
200159c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
200159c8:	68fb      	ldr	r3, [r7, #12]
200159ca:	2200      	movs	r2, #0
200159cc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
200159ce:	68fb      	ldr	r3, [r7, #12]
200159d0:	689b      	ldr	r3, [r3, #8]
200159d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200159d6:	d10e      	bne.n	200159f6 <UART_Start_Receive_IT+0x52>
200159d8:	68fb      	ldr	r3, [r7, #12]
200159da:	691b      	ldr	r3, [r3, #16]
200159dc:	2b00      	cmp	r3, #0
200159de:	d105      	bne.n	200159ec <UART_Start_Receive_IT+0x48>
200159e0:	68fb      	ldr	r3, [r7, #12]
200159e2:	f240 12ff 	movw	r2, #511	@ 0x1ff
200159e6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200159ea:	e02d      	b.n	20015a48 <UART_Start_Receive_IT+0xa4>
200159ec:	68fb      	ldr	r3, [r7, #12]
200159ee:	22ff      	movs	r2, #255	@ 0xff
200159f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200159f4:	e028      	b.n	20015a48 <UART_Start_Receive_IT+0xa4>
200159f6:	68fb      	ldr	r3, [r7, #12]
200159f8:	689b      	ldr	r3, [r3, #8]
200159fa:	2b00      	cmp	r3, #0
200159fc:	d10d      	bne.n	20015a1a <UART_Start_Receive_IT+0x76>
200159fe:	68fb      	ldr	r3, [r7, #12]
20015a00:	691b      	ldr	r3, [r3, #16]
20015a02:	2b00      	cmp	r3, #0
20015a04:	d104      	bne.n	20015a10 <UART_Start_Receive_IT+0x6c>
20015a06:	68fb      	ldr	r3, [r7, #12]
20015a08:	22ff      	movs	r2, #255	@ 0xff
20015a0a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015a0e:	e01b      	b.n	20015a48 <UART_Start_Receive_IT+0xa4>
20015a10:	68fb      	ldr	r3, [r7, #12]
20015a12:	227f      	movs	r2, #127	@ 0x7f
20015a14:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015a18:	e016      	b.n	20015a48 <UART_Start_Receive_IT+0xa4>
20015a1a:	68fb      	ldr	r3, [r7, #12]
20015a1c:	689b      	ldr	r3, [r3, #8]
20015a1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20015a22:	d10d      	bne.n	20015a40 <UART_Start_Receive_IT+0x9c>
20015a24:	68fb      	ldr	r3, [r7, #12]
20015a26:	691b      	ldr	r3, [r3, #16]
20015a28:	2b00      	cmp	r3, #0
20015a2a:	d104      	bne.n	20015a36 <UART_Start_Receive_IT+0x92>
20015a2c:	68fb      	ldr	r3, [r7, #12]
20015a2e:	227f      	movs	r2, #127	@ 0x7f
20015a30:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015a34:	e008      	b.n	20015a48 <UART_Start_Receive_IT+0xa4>
20015a36:	68fb      	ldr	r3, [r7, #12]
20015a38:	223f      	movs	r2, #63	@ 0x3f
20015a3a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20015a3e:	e003      	b.n	20015a48 <UART_Start_Receive_IT+0xa4>
20015a40:	68fb      	ldr	r3, [r7, #12]
20015a42:	2200      	movs	r2, #0
20015a44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
20015a48:	68fb      	ldr	r3, [r7, #12]
20015a4a:	2200      	movs	r2, #0
20015a4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
20015a50:	68fb      	ldr	r3, [r7, #12]
20015a52:	2222      	movs	r2, #34	@ 0x22
20015a54:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
20015a58:	68fb      	ldr	r3, [r7, #12]
20015a5a:	681b      	ldr	r3, [r3, #0]
20015a5c:	3308      	adds	r3, #8
20015a5e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015a60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20015a62:	e853 3f00 	ldrex	r3, [r3]
20015a66:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
20015a68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
20015a6a:	f043 0301 	orr.w	r3, r3, #1
20015a6e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20015a72:	68fb      	ldr	r3, [r7, #12]
20015a74:	681b      	ldr	r3, [r3, #0]
20015a76:	3308      	adds	r3, #8
20015a78:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
20015a7c:	673a      	str	r2, [r7, #112]	@ 0x70
20015a7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015a80:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
20015a82:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
20015a84:	e841 2300 	strex	r3, r2, [r1]
20015a88:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
20015a8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
20015a8c:	2b00      	cmp	r3, #0
20015a8e:	d1e3      	bne.n	20015a58 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
20015a90:	68fb      	ldr	r3, [r7, #12]
20015a92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20015a94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20015a98:	d14f      	bne.n	20015b3a <UART_Start_Receive_IT+0x196>
20015a9a:	68fb      	ldr	r3, [r7, #12]
20015a9c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20015aa0:	88fa      	ldrh	r2, [r7, #6]
20015aa2:	429a      	cmp	r2, r3
20015aa4:	d349      	bcc.n	20015b3a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20015aa6:	68fb      	ldr	r3, [r7, #12]
20015aa8:	689b      	ldr	r3, [r3, #8]
20015aaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20015aae:	d107      	bne.n	20015ac0 <UART_Start_Receive_IT+0x11c>
20015ab0:	68fb      	ldr	r3, [r7, #12]
20015ab2:	691b      	ldr	r3, [r3, #16]
20015ab4:	2b00      	cmp	r3, #0
20015ab6:	d103      	bne.n	20015ac0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
20015ab8:	68fb      	ldr	r3, [r7, #12]
20015aba:	4a47      	ldr	r2, [pc, #284]	@ (20015bd8 <UART_Start_Receive_IT+0x234>)
20015abc:	675a      	str	r2, [r3, #116]	@ 0x74
20015abe:	e002      	b.n	20015ac6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
20015ac0:	68fb      	ldr	r3, [r7, #12]
20015ac2:	4a46      	ldr	r2, [pc, #280]	@ (20015bdc <UART_Start_Receive_IT+0x238>)
20015ac4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
20015ac6:	68fb      	ldr	r3, [r7, #12]
20015ac8:	691b      	ldr	r3, [r3, #16]
20015aca:	2b00      	cmp	r3, #0
20015acc:	d01a      	beq.n	20015b04 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20015ace:	68fb      	ldr	r3, [r7, #12]
20015ad0:	681b      	ldr	r3, [r3, #0]
20015ad2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015ad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20015ad6:	e853 3f00 	ldrex	r3, [r3]
20015ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
20015adc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20015ade:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20015ae2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20015ae6:	68fb      	ldr	r3, [r7, #12]
20015ae8:	681b      	ldr	r3, [r3, #0]
20015aea:	461a      	mov	r2, r3
20015aec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
20015af0:	65fb      	str	r3, [r7, #92]	@ 0x5c
20015af2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015af4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
20015af6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
20015af8:	e841 2300 	strex	r3, r2, [r1]
20015afc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
20015afe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015b00:	2b00      	cmp	r3, #0
20015b02:	d1e4      	bne.n	20015ace <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
20015b04:	68fb      	ldr	r3, [r7, #12]
20015b06:	681b      	ldr	r3, [r3, #0]
20015b08:	3308      	adds	r3, #8
20015b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015b0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015b0e:	e853 3f00 	ldrex	r3, [r3]
20015b12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20015b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20015b16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20015b1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
20015b1c:	68fb      	ldr	r3, [r7, #12]
20015b1e:	681b      	ldr	r3, [r3, #0]
20015b20:	3308      	adds	r3, #8
20015b22:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
20015b24:	64ba      	str	r2, [r7, #72]	@ 0x48
20015b26:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015b28:	6c79      	ldr	r1, [r7, #68]	@ 0x44
20015b2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20015b2c:	e841 2300 	strex	r3, r2, [r1]
20015b30:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
20015b32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015b34:	2b00      	cmp	r3, #0
20015b36:	d1e5      	bne.n	20015b04 <UART_Start_Receive_IT+0x160>
20015b38:	e046      	b.n	20015bc8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20015b3a:	68fb      	ldr	r3, [r7, #12]
20015b3c:	689b      	ldr	r3, [r3, #8]
20015b3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20015b42:	d107      	bne.n	20015b54 <UART_Start_Receive_IT+0x1b0>
20015b44:	68fb      	ldr	r3, [r7, #12]
20015b46:	691b      	ldr	r3, [r3, #16]
20015b48:	2b00      	cmp	r3, #0
20015b4a:	d103      	bne.n	20015b54 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
20015b4c:	68fb      	ldr	r3, [r7, #12]
20015b4e:	4a24      	ldr	r2, [pc, #144]	@ (20015be0 <UART_Start_Receive_IT+0x23c>)
20015b50:	675a      	str	r2, [r3, #116]	@ 0x74
20015b52:	e002      	b.n	20015b5a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
20015b54:	68fb      	ldr	r3, [r7, #12]
20015b56:	4a23      	ldr	r2, [pc, #140]	@ (20015be4 <UART_Start_Receive_IT+0x240>)
20015b58:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
20015b5a:	68fb      	ldr	r3, [r7, #12]
20015b5c:	691b      	ldr	r3, [r3, #16]
20015b5e:	2b00      	cmp	r3, #0
20015b60:	d019      	beq.n	20015b96 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
20015b62:	68fb      	ldr	r3, [r7, #12]
20015b64:	681b      	ldr	r3, [r3, #0]
20015b66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20015b6a:	e853 3f00 	ldrex	r3, [r3]
20015b6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015b72:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
20015b76:	677b      	str	r3, [r7, #116]	@ 0x74
20015b78:	68fb      	ldr	r3, [r7, #12]
20015b7a:	681b      	ldr	r3, [r3, #0]
20015b7c:	461a      	mov	r2, r3
20015b7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
20015b80:	637b      	str	r3, [r7, #52]	@ 0x34
20015b82:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015b84:	6b39      	ldr	r1, [r7, #48]	@ 0x30
20015b86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
20015b88:	e841 2300 	strex	r3, r2, [r1]
20015b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
20015b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015b90:	2b00      	cmp	r3, #0
20015b92:	d1e6      	bne.n	20015b62 <UART_Start_Receive_IT+0x1be>
20015b94:	e018      	b.n	20015bc8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
20015b96:	68fb      	ldr	r3, [r7, #12]
20015b98:	681b      	ldr	r3, [r3, #0]
20015b9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015b9c:	697b      	ldr	r3, [r7, #20]
20015b9e:	e853 3f00 	ldrex	r3, [r3]
20015ba2:	613b      	str	r3, [r7, #16]
   return(result);
20015ba4:	693b      	ldr	r3, [r7, #16]
20015ba6:	f043 0320 	orr.w	r3, r3, #32
20015baa:	67bb      	str	r3, [r7, #120]	@ 0x78
20015bac:	68fb      	ldr	r3, [r7, #12]
20015bae:	681b      	ldr	r3, [r3, #0]
20015bb0:	461a      	mov	r2, r3
20015bb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
20015bb4:	623b      	str	r3, [r7, #32]
20015bb6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015bb8:	69f9      	ldr	r1, [r7, #28]
20015bba:	6a3a      	ldr	r2, [r7, #32]
20015bbc:	e841 2300 	strex	r3, r2, [r1]
20015bc0:	61bb      	str	r3, [r7, #24]
   return(result);
20015bc2:	69bb      	ldr	r3, [r7, #24]
20015bc4:	2b00      	cmp	r3, #0
20015bc6:	d1e6      	bne.n	20015b96 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
20015bc8:	2300      	movs	r3, #0
}
20015bca:	4618      	mov	r0, r3
20015bcc:	378c      	adds	r7, #140	@ 0x8c
20015bce:	46bd      	mov	sp, r7
20015bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
20015bd4:	4770      	bx	lr
20015bd6:	bf00      	nop
20015bd8:	20016e11 	.word	0x20016e11
20015bdc:	20016aa1 	.word	0x20016aa1
20015be0:	200168dd 	.word	0x200168dd
20015be4:	20016719 	.word	0x20016719

20015be8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20015be8:	b580      	push	{r7, lr}
20015bea:	b098      	sub	sp, #96	@ 0x60
20015bec:	af00      	add	r7, sp, #0
20015bee:	60f8      	str	r0, [r7, #12]
20015bf0:	60b9      	str	r1, [r7, #8]
20015bf2:	4613      	mov	r3, r2
20015bf4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
20015bf6:	88fb      	ldrh	r3, [r7, #6]
20015bf8:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

  huart->pRxBuffPtr = pData;
20015bfc:	68fb      	ldr	r3, [r7, #12]
20015bfe:	68ba      	ldr	r2, [r7, #8]
20015c00:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
20015c02:	68fb      	ldr	r3, [r7, #12]
20015c04:	88fa      	ldrh	r2, [r7, #6]
20015c06:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
20015c0a:	68fb      	ldr	r3, [r7, #12]
20015c0c:	2200      	movs	r2, #0
20015c0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
20015c12:	68fb      	ldr	r3, [r7, #12]
20015c14:	2222      	movs	r2, #34	@ 0x22
20015c16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
20015c1a:	68fb      	ldr	r3, [r7, #12]
20015c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c20:	2b00      	cmp	r3, #0
20015c22:	d07c      	beq.n	20015d1e <UART_Start_Receive_DMA+0x136>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
20015c24:	68fb      	ldr	r3, [r7, #12]
20015c26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c2a:	4a68      	ldr	r2, [pc, #416]	@ (20015dcc <UART_Start_Receive_DMA+0x1e4>)
20015c2c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
20015c2e:	68fb      	ldr	r3, [r7, #12]
20015c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c34:	4a66      	ldr	r2, [pc, #408]	@ (20015dd0 <UART_Start_Receive_DMA+0x1e8>)
20015c36:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
20015c38:	68fb      	ldr	r3, [r7, #12]
20015c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c3e:	4a65      	ldr	r2, [pc, #404]	@ (20015dd4 <UART_Start_Receive_DMA+0x1ec>)
20015c40:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
20015c42:	68fb      	ldr	r3, [r7, #12]
20015c44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c48:	2200      	movs	r2, #0
20015c4a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
20015c4c:	68fb      	ldr	r3, [r7, #12]
20015c4e:	689b      	ldr	r3, [r3, #8]
20015c50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20015c54:	d107      	bne.n	20015c66 <UART_Start_Receive_DMA+0x7e>
20015c56:	68fb      	ldr	r3, [r7, #12]
20015c58:	691b      	ldr	r3, [r3, #16]
20015c5a:	2b00      	cmp	r3, #0
20015c5c:	d103      	bne.n	20015c66 <UART_Start_Receive_DMA+0x7e>
    {
      nbByte = Size * 2U;
20015c5e:	88fb      	ldrh	r3, [r7, #6]
20015c60:	005b      	lsls	r3, r3, #1
20015c62:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    }

    /* Check linked list mode */
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20015c66:	68fb      	ldr	r3, [r7, #12]
20015c68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20015c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20015c72:	2b00      	cmp	r3, #0
20015c74:	d034      	beq.n	20015ce0 <UART_Start_Receive_DMA+0xf8>
    {
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
20015c76:	68fb      	ldr	r3, [r7, #12]
20015c78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015c7e:	2b00      	cmp	r3, #0
20015c80:	d02a      	beq.n	20015cd8 <UART_Start_Receive_DMA+0xf0>
20015c82:	68fb      	ldr	r3, [r7, #12]
20015c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015c8a:	681b      	ldr	r3, [r3, #0]
20015c8c:	2b00      	cmp	r3, #0
20015c8e:	d023      	beq.n	20015cd8 <UART_Start_Receive_DMA+0xf0>
      {
        /* Set DMA data size */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
20015c90:	68fb      	ldr	r3, [r7, #12]
20015c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015c96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015c98:	681b      	ldr	r3, [r3, #0]
20015c9a:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
20015c9e:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
          (uint32_t)&huart->Instance->RDR;
20015ca0:	68fb      	ldr	r3, [r7, #12]
20015ca2:	681b      	ldr	r3, [r3, #0]
20015ca4:	f103 0224 	add.w	r2, r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
20015ca8:	68fb      	ldr	r3, [r7, #12]
20015caa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015cae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015cb0:	681b      	ldr	r3, [r3, #0]
20015cb2:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
20015cb4:	68fb      	ldr	r3, [r7, #12]
20015cb6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
20015cb8:	68fb      	ldr	r3, [r7, #12]
20015cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015cbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20015cc0:	681b      	ldr	r3, [r3, #0]
20015cc2:	611a      	str	r2, [r3, #16]

        /* Enable the UART receive DMA channel */
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
20015cc4:	68fb      	ldr	r3, [r7, #12]
20015cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20015cca:	4618      	mov	r0, r3
20015ccc:	f7ef f8ae 	bl	20004e2c <HAL_DMAEx_List_Start_IT>
20015cd0:	4603      	mov	r3, r0
20015cd2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
20015cd6:	e014      	b.n	20015d02 <UART_Start_Receive_DMA+0x11a>
      }
      else
      {
        /* Update status */
        status = HAL_ERROR;
20015cd8:	2301      	movs	r3, #1
20015cda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
20015cde:	e010      	b.n	20015d02 <UART_Start_Receive_DMA+0x11a>
      }
    }
    else
    {
      /* Enable the UART receive DMA channel */
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
20015ce0:	68fb      	ldr	r3, [r7, #12]
20015ce2:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
20015ce6:	68fb      	ldr	r3, [r7, #12]
20015ce8:	681b      	ldr	r3, [r3, #0]
20015cea:	3324      	adds	r3, #36	@ 0x24
20015cec:	4619      	mov	r1, r3
20015cee:	68fb      	ldr	r3, [r7, #12]
20015cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20015cf2:	461a      	mov	r2, r3
20015cf4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
20015cf8:	f7ed fea6 	bl	20003a48 <HAL_DMA_Start_IT>
20015cfc:	4603      	mov	r3, r0
20015cfe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }

    if (status != HAL_OK)
20015d02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
20015d06:	2b00      	cmp	r3, #0
20015d08:	d009      	beq.n	20015d1e <UART_Start_Receive_DMA+0x136>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
20015d0a:	68fb      	ldr	r3, [r7, #12]
20015d0c:	2210      	movs	r2, #16
20015d0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
20015d12:	68fb      	ldr	r3, [r7, #12]
20015d14:	2220      	movs	r2, #32
20015d16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
20015d1a:	2301      	movs	r3, #1
20015d1c:	e051      	b.n	20015dc2 <UART_Start_Receive_DMA+0x1da>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
20015d1e:	68fb      	ldr	r3, [r7, #12]
20015d20:	691b      	ldr	r3, [r3, #16]
20015d22:	2b00      	cmp	r3, #0
20015d24:	d018      	beq.n	20015d58 <UART_Start_Receive_DMA+0x170>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20015d26:	68fb      	ldr	r3, [r7, #12]
20015d28:	681b      	ldr	r3, [r3, #0]
20015d2a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015d2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20015d2e:	e853 3f00 	ldrex	r3, [r3]
20015d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20015d34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20015d36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20015d3a:	65bb      	str	r3, [r7, #88]	@ 0x58
20015d3c:	68fb      	ldr	r3, [r7, #12]
20015d3e:	681b      	ldr	r3, [r3, #0]
20015d40:	461a      	mov	r2, r3
20015d42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
20015d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
20015d46:	64ba      	str	r2, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015d48:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
20015d4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
20015d4c:	e841 2300 	strex	r3, r2, [r1]
20015d50:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
20015d52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20015d54:	2b00      	cmp	r3, #0
20015d56:	d1e6      	bne.n	20015d26 <UART_Start_Receive_DMA+0x13e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
20015d58:	68fb      	ldr	r3, [r7, #12]
20015d5a:	681b      	ldr	r3, [r3, #0]
20015d5c:	3308      	adds	r3, #8
20015d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20015d62:	e853 3f00 	ldrex	r3, [r3]
20015d66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20015d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20015d6a:	f043 0301 	orr.w	r3, r3, #1
20015d6e:	657b      	str	r3, [r7, #84]	@ 0x54
20015d70:	68fb      	ldr	r3, [r7, #12]
20015d72:	681b      	ldr	r3, [r3, #0]
20015d74:	3308      	adds	r3, #8
20015d76:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
20015d78:	63ba      	str	r2, [r7, #56]	@ 0x38
20015d7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015d7c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
20015d7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
20015d80:	e841 2300 	strex	r3, r2, [r1]
20015d84:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20015d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015d88:	2b00      	cmp	r3, #0
20015d8a:	d1e5      	bne.n	20015d58 <UART_Start_Receive_DMA+0x170>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
20015d8c:	68fb      	ldr	r3, [r7, #12]
20015d8e:	681b      	ldr	r3, [r3, #0]
20015d90:	3308      	adds	r3, #8
20015d92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015d94:	69bb      	ldr	r3, [r7, #24]
20015d96:	e853 3f00 	ldrex	r3, [r3]
20015d9a:	617b      	str	r3, [r7, #20]
   return(result);
20015d9c:	697b      	ldr	r3, [r7, #20]
20015d9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20015da2:	653b      	str	r3, [r7, #80]	@ 0x50
20015da4:	68fb      	ldr	r3, [r7, #12]
20015da6:	681b      	ldr	r3, [r3, #0]
20015da8:	3308      	adds	r3, #8
20015daa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
20015dac:	627a      	str	r2, [r7, #36]	@ 0x24
20015dae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015db0:	6a39      	ldr	r1, [r7, #32]
20015db2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20015db4:	e841 2300 	strex	r3, r2, [r1]
20015db8:	61fb      	str	r3, [r7, #28]
   return(result);
20015dba:	69fb      	ldr	r3, [r7, #28]
20015dbc:	2b00      	cmp	r3, #0
20015dbe:	d1e5      	bne.n	20015d8c <UART_Start_Receive_DMA+0x1a4>

  return HAL_OK;
20015dc0:	2300      	movs	r3, #0
}
20015dc2:	4618      	mov	r0, r3
20015dc4:	3760      	adds	r7, #96	@ 0x60
20015dc6:	46bd      	mov	sp, r7
20015dc8:	bd80      	pop	{r7, pc}
20015dca:	bf00      	nop
20015dcc:	20015fa3 	.word	0x20015fa3
20015dd0:	200160cb 	.word	0x200160cb
20015dd4:	2001613d 	.word	0x2001613d

20015dd8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
20015dd8:	b480      	push	{r7}
20015dda:	b08f      	sub	sp, #60	@ 0x3c
20015ddc:	af00      	add	r7, sp, #0
20015dde:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
20015de0:	687b      	ldr	r3, [r7, #4]
20015de2:	681b      	ldr	r3, [r3, #0]
20015de4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015de6:	6a3b      	ldr	r3, [r7, #32]
20015de8:	e853 3f00 	ldrex	r3, [r3]
20015dec:	61fb      	str	r3, [r7, #28]
   return(result);
20015dee:	69fb      	ldr	r3, [r7, #28]
20015df0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
20015df4:	637b      	str	r3, [r7, #52]	@ 0x34
20015df6:	687b      	ldr	r3, [r7, #4]
20015df8:	681b      	ldr	r3, [r3, #0]
20015dfa:	461a      	mov	r2, r3
20015dfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
20015e00:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015e02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20015e04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20015e06:	e841 2300 	strex	r3, r2, [r1]
20015e0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015e0e:	2b00      	cmp	r3, #0
20015e10:	d1e6      	bne.n	20015de0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
20015e12:	687b      	ldr	r3, [r7, #4]
20015e14:	681b      	ldr	r3, [r3, #0]
20015e16:	3308      	adds	r3, #8
20015e18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015e1a:	68fb      	ldr	r3, [r7, #12]
20015e1c:	e853 3f00 	ldrex	r3, [r3]
20015e20:	60bb      	str	r3, [r7, #8]
   return(result);
20015e22:	68bb      	ldr	r3, [r7, #8]
20015e24:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20015e28:	633b      	str	r3, [r7, #48]	@ 0x30
20015e2a:	687b      	ldr	r3, [r7, #4]
20015e2c:	681b      	ldr	r3, [r3, #0]
20015e2e:	3308      	adds	r3, #8
20015e30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20015e32:	61ba      	str	r2, [r7, #24]
20015e34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015e36:	6979      	ldr	r1, [r7, #20]
20015e38:	69ba      	ldr	r2, [r7, #24]
20015e3a:	e841 2300 	strex	r3, r2, [r1]
20015e3e:	613b      	str	r3, [r7, #16]
   return(result);
20015e40:	693b      	ldr	r3, [r7, #16]
20015e42:	2b00      	cmp	r3, #0
20015e44:	d1e5      	bne.n	20015e12 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
20015e46:	687b      	ldr	r3, [r7, #4]
20015e48:	2220      	movs	r2, #32
20015e4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
20015e4e:	bf00      	nop
20015e50:	373c      	adds	r7, #60	@ 0x3c
20015e52:	46bd      	mov	sp, r7
20015e54:	f85d 7b04 	ldr.w	r7, [sp], #4
20015e58:	4770      	bx	lr

20015e5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
20015e5a:	b480      	push	{r7}
20015e5c:	b095      	sub	sp, #84	@ 0x54
20015e5e:	af00      	add	r7, sp, #0
20015e60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20015e62:	687b      	ldr	r3, [r7, #4]
20015e64:	681b      	ldr	r3, [r3, #0]
20015e66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015e6a:	e853 3f00 	ldrex	r3, [r3]
20015e6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20015e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015e72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20015e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
20015e78:	687b      	ldr	r3, [r7, #4]
20015e7a:	681b      	ldr	r3, [r3, #0]
20015e7c:	461a      	mov	r2, r3
20015e7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20015e80:	643b      	str	r3, [r7, #64]	@ 0x40
20015e82:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015e84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20015e86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20015e88:	e841 2300 	strex	r3, r2, [r1]
20015e8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20015e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20015e90:	2b00      	cmp	r3, #0
20015e92:	d1e6      	bne.n	20015e62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20015e94:	687b      	ldr	r3, [r7, #4]
20015e96:	681b      	ldr	r3, [r3, #0]
20015e98:	3308      	adds	r3, #8
20015e9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015e9c:	6a3b      	ldr	r3, [r7, #32]
20015e9e:	e853 3f00 	ldrex	r3, [r3]
20015ea2:	61fb      	str	r3, [r7, #28]
   return(result);
20015ea4:	69fb      	ldr	r3, [r7, #28]
20015ea6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20015eaa:	f023 0301 	bic.w	r3, r3, #1
20015eae:	64bb      	str	r3, [r7, #72]	@ 0x48
20015eb0:	687b      	ldr	r3, [r7, #4]
20015eb2:	681b      	ldr	r3, [r3, #0]
20015eb4:	3308      	adds	r3, #8
20015eb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20015eb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
20015eba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015ebc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20015ebe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20015ec0:	e841 2300 	strex	r3, r2, [r1]
20015ec4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20015ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015ec8:	2b00      	cmp	r3, #0
20015eca:	d1e3      	bne.n	20015e94 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20015ecc:	687b      	ldr	r3, [r7, #4]
20015ece:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20015ed0:	2b01      	cmp	r3, #1
20015ed2:	d118      	bne.n	20015f06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20015ed4:	687b      	ldr	r3, [r7, #4]
20015ed6:	681b      	ldr	r3, [r3, #0]
20015ed8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015eda:	68fb      	ldr	r3, [r7, #12]
20015edc:	e853 3f00 	ldrex	r3, [r3]
20015ee0:	60bb      	str	r3, [r7, #8]
   return(result);
20015ee2:	68bb      	ldr	r3, [r7, #8]
20015ee4:	f023 0310 	bic.w	r3, r3, #16
20015ee8:	647b      	str	r3, [r7, #68]	@ 0x44
20015eea:	687b      	ldr	r3, [r7, #4]
20015eec:	681b      	ldr	r3, [r3, #0]
20015eee:	461a      	mov	r2, r3
20015ef0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20015ef2:	61bb      	str	r3, [r7, #24]
20015ef4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015ef6:	6979      	ldr	r1, [r7, #20]
20015ef8:	69ba      	ldr	r2, [r7, #24]
20015efa:	e841 2300 	strex	r3, r2, [r1]
20015efe:	613b      	str	r3, [r7, #16]
   return(result);
20015f00:	693b      	ldr	r3, [r7, #16]
20015f02:	2b00      	cmp	r3, #0
20015f04:	d1e6      	bne.n	20015ed4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
20015f06:	687b      	ldr	r3, [r7, #4]
20015f08:	2220      	movs	r2, #32
20015f0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20015f0e:	687b      	ldr	r3, [r7, #4]
20015f10:	2200      	movs	r2, #0
20015f12:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
20015f14:	687b      	ldr	r3, [r7, #4]
20015f16:	2200      	movs	r2, #0
20015f18:	675a      	str	r2, [r3, #116]	@ 0x74
}
20015f1a:	bf00      	nop
20015f1c:	3754      	adds	r7, #84	@ 0x54
20015f1e:	46bd      	mov	sp, r7
20015f20:	f85d 7b04 	ldr.w	r7, [sp], #4
20015f24:	4770      	bx	lr

20015f26 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
20015f26:	b580      	push	{r7, lr}
20015f28:	b08a      	sub	sp, #40	@ 0x28
20015f2a:	af00      	add	r7, sp, #0
20015f2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015f2e:	687b      	ldr	r3, [r7, #4]
20015f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015f32:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
20015f34:	687b      	ldr	r3, [r7, #4]
20015f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20015f38:	2b81      	cmp	r3, #129	@ 0x81
20015f3a:	d01d      	beq.n	20015f78 <UART_DMATransmitCplt+0x52>
  {
    huart->TxXferCount = 0U;
20015f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015f3e:	2200      	movs	r2, #0
20015f40:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20015f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015f46:	681b      	ldr	r3, [r3, #0]
20015f48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015f4a:	693b      	ldr	r3, [r7, #16]
20015f4c:	e853 3f00 	ldrex	r3, [r3]
20015f50:	60fb      	str	r3, [r7, #12]
   return(result);
20015f52:	68fb      	ldr	r3, [r7, #12]
20015f54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20015f58:	623b      	str	r3, [r7, #32]
20015f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20015f5c:	681b      	ldr	r3, [r3, #0]
20015f5e:	461a      	mov	r2, r3
20015f60:	6a3b      	ldr	r3, [r7, #32]
20015f62:	61fb      	str	r3, [r7, #28]
20015f64:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015f66:	69b9      	ldr	r1, [r7, #24]
20015f68:	69fa      	ldr	r2, [r7, #28]
20015f6a:	e841 2300 	strex	r3, r2, [r1]
20015f6e:	617b      	str	r3, [r7, #20]
   return(result);
20015f70:	697b      	ldr	r3, [r7, #20]
20015f72:	2b00      	cmp	r3, #0
20015f74:	d1e6      	bne.n	20015f44 <UART_DMATransmitCplt+0x1e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
20015f76:	e002      	b.n	20015f7e <UART_DMATransmitCplt+0x58>
    HAL_UART_TxCpltCallback(huart);
20015f78:	6a78      	ldr	r0, [r7, #36]	@ 0x24
20015f7a:	f7fe ff3d 	bl	20014df8 <HAL_UART_TxCpltCallback>
}
20015f7e:	bf00      	nop
20015f80:	3728      	adds	r7, #40	@ 0x28
20015f82:	46bd      	mov	sp, r7
20015f84:	bd80      	pop	{r7, pc}

20015f86 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
20015f86:	b580      	push	{r7, lr}
20015f88:	b084      	sub	sp, #16
20015f8a:	af00      	add	r7, sp, #0
20015f8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015f8e:	687b      	ldr	r3, [r7, #4]
20015f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015f92:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
20015f94:	68f8      	ldr	r0, [r7, #12]
20015f96:	f7fe ff39 	bl	20014e0c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20015f9a:	bf00      	nop
20015f9c:	3710      	adds	r7, #16
20015f9e:	46bd      	mov	sp, r7
20015fa0:	bd80      	pop	{r7, pc}

20015fa2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
20015fa2:	b580      	push	{r7, lr}
20015fa4:	b096      	sub	sp, #88	@ 0x58
20015fa6:	af00      	add	r7, sp, #0
20015fa8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20015faa:	687b      	ldr	r3, [r7, #4]
20015fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20015fae:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
20015fb0:	687b      	ldr	r3, [r7, #4]
20015fb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20015fb4:	2b81      	cmp	r3, #129	@ 0x81
20015fb6:	d057      	beq.n	20016068 <UART_DMAReceiveCplt+0xc6>
  {
    huart->RxXferCount = 0U;
20015fb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015fba:	2200      	movs	r2, #0
20015fbc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20015fc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015fc2:	681b      	ldr	r3, [r3, #0]
20015fc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20015fc8:	e853 3f00 	ldrex	r3, [r3]
20015fcc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20015fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20015fd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20015fd4:	653b      	str	r3, [r7, #80]	@ 0x50
20015fd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015fd8:	681b      	ldr	r3, [r3, #0]
20015fda:	461a      	mov	r2, r3
20015fdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20015fde:	643b      	str	r3, [r7, #64]	@ 0x40
20015fe0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20015fe2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20015fe4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20015fe6:	e841 2300 	strex	r3, r2, [r1]
20015fea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20015fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20015fee:	2b00      	cmp	r3, #0
20015ff0:	d1e6      	bne.n	20015fc0 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20015ff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20015ff4:	681b      	ldr	r3, [r3, #0]
20015ff6:	3308      	adds	r3, #8
20015ff8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20015ffa:	6a3b      	ldr	r3, [r7, #32]
20015ffc:	e853 3f00 	ldrex	r3, [r3]
20016000:	61fb      	str	r3, [r7, #28]
   return(result);
20016002:	69fb      	ldr	r3, [r7, #28]
20016004:	f023 0301 	bic.w	r3, r3, #1
20016008:	64fb      	str	r3, [r7, #76]	@ 0x4c
2001600a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001600c:	681b      	ldr	r3, [r3, #0]
2001600e:	3308      	adds	r3, #8
20016010:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
20016012:	62fa      	str	r2, [r7, #44]	@ 0x2c
20016014:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016016:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20016018:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
2001601a:	e841 2300 	strex	r3, r2, [r1]
2001601e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20016020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016022:	2b00      	cmp	r3, #0
20016024:	d1e5      	bne.n	20015ff2 <UART_DMAReceiveCplt+0x50>
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
20016026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016028:	2220      	movs	r2, #32
2001602a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
2001602e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016030:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016032:	2b01      	cmp	r3, #1
20016034:	d118      	bne.n	20016068 <UART_DMAReceiveCplt+0xc6>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20016036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016038:	681b      	ldr	r3, [r3, #0]
2001603a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001603c:	68fb      	ldr	r3, [r7, #12]
2001603e:	e853 3f00 	ldrex	r3, [r3]
20016042:	60bb      	str	r3, [r7, #8]
   return(result);
20016044:	68bb      	ldr	r3, [r7, #8]
20016046:	f023 0310 	bic.w	r3, r3, #16
2001604a:	64bb      	str	r3, [r7, #72]	@ 0x48
2001604c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001604e:	681b      	ldr	r3, [r3, #0]
20016050:	461a      	mov	r2, r3
20016052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20016054:	61bb      	str	r3, [r7, #24]
20016056:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016058:	6979      	ldr	r1, [r7, #20]
2001605a:	69ba      	ldr	r2, [r7, #24]
2001605c:	e841 2300 	strex	r3, r2, [r1]
20016060:	613b      	str	r3, [r7, #16]
   return(result);
20016062:	693b      	ldr	r3, [r7, #16]
20016064:	2b00      	cmp	r3, #0
20016066:	d1e6      	bne.n	20016036 <UART_DMAReceiveCplt+0x94>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
20016068:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001606a:	2200      	movs	r2, #0
2001606c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
2001606e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016072:	2b01      	cmp	r3, #1
20016074:	d122      	bne.n	200160bc <UART_DMAReceiveCplt+0x11a>
  {
    huart->RxXferCount = 0;
20016076:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016078:	2200      	movs	r2, #0
2001607a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
2001607e:	687b      	ldr	r3, [r7, #4]
20016080:	681b      	ldr	r3, [r3, #0]
20016082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20016084:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (nb_remaining_rx_data < huart->RxXferSize)
20016088:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2001608a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
2001608e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
20016092:	429a      	cmp	r2, r3
20016094:	d204      	bcs.n	200160a0 <UART_DMAReceiveCplt+0xfe>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
20016096:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20016098:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
2001609c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
200160a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
200160a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
200160a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
200160a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200160ac:	b29b      	uxth	r3, r3
200160ae:	1ad3      	subs	r3, r2, r3
200160b0:	b29b      	uxth	r3, r3
200160b2:	4619      	mov	r1, r3
200160b4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
200160b6:	f7fe feef 	bl	20014e98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
200160ba:	e002      	b.n	200160c2 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
200160bc:	6d78      	ldr	r0, [r7, #84]	@ 0x54
200160be:	f7fe feaf 	bl	20014e20 <HAL_UART_RxCpltCallback>
}
200160c2:	bf00      	nop
200160c4:	3758      	adds	r7, #88	@ 0x58
200160c6:	46bd      	mov	sp, r7
200160c8:	bd80      	pop	{r7, pc}

200160ca <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
200160ca:	b580      	push	{r7, lr}
200160cc:	b084      	sub	sp, #16
200160ce:	af00      	add	r7, sp, #0
200160d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
200160d2:	687b      	ldr	r3, [r7, #4]
200160d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200160d6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
200160d8:	68fb      	ldr	r3, [r7, #12]
200160da:	2201      	movs	r2, #1
200160dc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
200160de:	68fb      	ldr	r3, [r7, #12]
200160e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200160e2:	2b01      	cmp	r3, #1
200160e4:	d123      	bne.n	2001612e <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
200160e6:	68fb      	ldr	r3, [r7, #12]
200160e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
200160ec:	085b      	lsrs	r3, r3, #1
200160ee:	b29a      	uxth	r2, r3
200160f0:	68fb      	ldr	r3, [r7, #12]
200160f2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
200160f6:	687b      	ldr	r3, [r7, #4]
200160f8:	681b      	ldr	r3, [r3, #0]
200160fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200160fc:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
200160fe:	68fb      	ldr	r3, [r7, #12]
20016100:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20016104:	897a      	ldrh	r2, [r7, #10]
20016106:	429a      	cmp	r2, r3
20016108:	d803      	bhi.n	20016112 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
2001610a:	68fb      	ldr	r3, [r7, #12]
2001610c:	897a      	ldrh	r2, [r7, #10]
2001610e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
20016112:	68fb      	ldr	r3, [r7, #12]
20016114:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
20016118:	68fb      	ldr	r3, [r7, #12]
2001611a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001611e:	b29b      	uxth	r3, r3
20016120:	1ad3      	subs	r3, r2, r3
20016122:	b29b      	uxth	r3, r3
20016124:	4619      	mov	r1, r3
20016126:	68f8      	ldr	r0, [r7, #12]
20016128:	f7fe feb6 	bl	20014e98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
2001612c:	e002      	b.n	20016134 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
2001612e:	68f8      	ldr	r0, [r7, #12]
20016130:	f7fe fe80 	bl	20014e34 <HAL_UART_RxHalfCpltCallback>
}
20016134:	bf00      	nop
20016136:	3710      	adds	r7, #16
20016138:	46bd      	mov	sp, r7
2001613a:	bd80      	pop	{r7, pc}

2001613c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
2001613c:	b580      	push	{r7, lr}
2001613e:	b086      	sub	sp, #24
20016140:	af00      	add	r7, sp, #0
20016142:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20016144:	687b      	ldr	r3, [r7, #4]
20016146:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20016148:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
2001614a:	697b      	ldr	r3, [r7, #20]
2001614c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20016150:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
20016152:	697b      	ldr	r3, [r7, #20]
20016154:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016158:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
2001615a:	697b      	ldr	r3, [r7, #20]
2001615c:	681b      	ldr	r3, [r3, #0]
2001615e:	689b      	ldr	r3, [r3, #8]
20016160:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20016164:	2b80      	cmp	r3, #128	@ 0x80
20016166:	d109      	bne.n	2001617c <UART_DMAError+0x40>
20016168:	693b      	ldr	r3, [r7, #16]
2001616a:	2b21      	cmp	r3, #33	@ 0x21
2001616c:	d106      	bne.n	2001617c <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
2001616e:	697b      	ldr	r3, [r7, #20]
20016170:	2200      	movs	r2, #0
20016172:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
20016176:	6978      	ldr	r0, [r7, #20]
20016178:	f7ff fe2e 	bl	20015dd8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
2001617c:	697b      	ldr	r3, [r7, #20]
2001617e:	681b      	ldr	r3, [r3, #0]
20016180:	689b      	ldr	r3, [r3, #8]
20016182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20016186:	2b40      	cmp	r3, #64	@ 0x40
20016188:	d109      	bne.n	2001619e <UART_DMAError+0x62>
2001618a:	68fb      	ldr	r3, [r7, #12]
2001618c:	2b22      	cmp	r3, #34	@ 0x22
2001618e:	d106      	bne.n	2001619e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
20016190:	697b      	ldr	r3, [r7, #20]
20016192:	2200      	movs	r2, #0
20016194:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
20016198:	6978      	ldr	r0, [r7, #20]
2001619a:	f7ff fe5e 	bl	20015e5a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
2001619e:	697b      	ldr	r3, [r7, #20]
200161a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200161a4:	f043 0210 	orr.w	r2, r3, #16
200161a8:	697b      	ldr	r3, [r7, #20]
200161aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
200161ae:	6978      	ldr	r0, [r7, #20]
200161b0:	f7fe fe4a 	bl	20014e48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
200161b4:	bf00      	nop
200161b6:	3718      	adds	r7, #24
200161b8:	46bd      	mov	sp, r7
200161ba:	bd80      	pop	{r7, pc}

200161bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
200161bc:	b580      	push	{r7, lr}
200161be:	b084      	sub	sp, #16
200161c0:	af00      	add	r7, sp, #0
200161c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
200161c4:	687b      	ldr	r3, [r7, #4]
200161c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200161c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
200161ca:	68fb      	ldr	r3, [r7, #12]
200161cc:	2200      	movs	r2, #0
200161ce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
200161d2:	68f8      	ldr	r0, [r7, #12]
200161d4:	f7fe fe38 	bl	20014e48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
200161d8:	bf00      	nop
200161da:	3710      	adds	r7, #16
200161dc:	46bd      	mov	sp, r7
200161de:	bd80      	pop	{r7, pc}

200161e0 <UART_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
200161e0:	b580      	push	{r7, lr}
200161e2:	b084      	sub	sp, #16
200161e4:	af00      	add	r7, sp, #0
200161e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
200161e8:	687b      	ldr	r3, [r7, #4]
200161ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200161ec:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
200161ee:	68fb      	ldr	r3, [r7, #12]
200161f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200161f2:	2200      	movs	r2, #0
200161f4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
200161f6:	68fb      	ldr	r3, [r7, #12]
200161f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200161fc:	2b00      	cmp	r3, #0
200161fe:	d005      	beq.n	2001620c <UART_DMATxAbortCallback+0x2c>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
20016200:	68fb      	ldr	r3, [r7, #12]
20016202:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20016206:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016208:	2b00      	cmp	r3, #0
2001620a:	d12b      	bne.n	20016264 <UART_DMATxAbortCallback+0x84>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
2001620c:	68fb      	ldr	r3, [r7, #12]
2001620e:	2200      	movs	r2, #0
20016210:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
20016214:	68fb      	ldr	r3, [r7, #12]
20016216:	2200      	movs	r2, #0
20016218:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
2001621c:	68fb      	ldr	r3, [r7, #12]
2001621e:	2200      	movs	r2, #0
20016220:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
20016224:	68fb      	ldr	r3, [r7, #12]
20016226:	681b      	ldr	r3, [r3, #0]
20016228:	220f      	movs	r2, #15
2001622a:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
2001622c:	68fb      	ldr	r3, [r7, #12]
2001622e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20016230:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20016234:	d107      	bne.n	20016246 <UART_DMATxAbortCallback+0x66>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
20016236:	68fb      	ldr	r3, [r7, #12]
20016238:	681b      	ldr	r3, [r3, #0]
2001623a:	699a      	ldr	r2, [r3, #24]
2001623c:	68fb      	ldr	r3, [r7, #12]
2001623e:	681b      	ldr	r3, [r3, #0]
20016240:	f042 0210 	orr.w	r2, r2, #16
20016244:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
20016246:	68fb      	ldr	r3, [r7, #12]
20016248:	2220      	movs	r2, #32
2001624a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
2001624e:	68fb      	ldr	r3, [r7, #12]
20016250:	2220      	movs	r2, #32
20016252:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20016256:	68fb      	ldr	r3, [r7, #12]
20016258:	2200      	movs	r2, #0
2001625a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
2001625c:	68f8      	ldr	r0, [r7, #12]
2001625e:	f7fe fdfd 	bl	20014e5c <HAL_UART_AbortCpltCallback>
20016262:	e000      	b.n	20016266 <UART_DMATxAbortCallback+0x86>
      return;
20016264:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20016266:	3710      	adds	r7, #16
20016268:	46bd      	mov	sp, r7
2001626a:	bd80      	pop	{r7, pc}

2001626c <UART_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
2001626c:	b580      	push	{r7, lr}
2001626e:	b084      	sub	sp, #16
20016270:	af00      	add	r7, sp, #0
20016272:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
20016274:	687b      	ldr	r3, [r7, #4]
20016276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20016278:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
2001627a:	68fb      	ldr	r3, [r7, #12]
2001627c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20016280:	2200      	movs	r2, #0
20016282:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
20016284:	68fb      	ldr	r3, [r7, #12]
20016286:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20016288:	2b00      	cmp	r3, #0
2001628a:	d004      	beq.n	20016296 <UART_DMARxAbortCallback+0x2a>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
2001628c:	68fb      	ldr	r3, [r7, #12]
2001628e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20016290:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016292:	2b00      	cmp	r3, #0
20016294:	d126      	bne.n	200162e4 <UART_DMARxAbortCallback+0x78>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
20016296:	68fb      	ldr	r3, [r7, #12]
20016298:	2200      	movs	r2, #0
2001629a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
2001629e:	68fb      	ldr	r3, [r7, #12]
200162a0:	2200      	movs	r2, #0
200162a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
200162a6:	68fb      	ldr	r3, [r7, #12]
200162a8:	2200      	movs	r2, #0
200162aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
200162ae:	68fb      	ldr	r3, [r7, #12]
200162b0:	681b      	ldr	r3, [r3, #0]
200162b2:	220f      	movs	r2, #15
200162b4:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200162b6:	68fb      	ldr	r3, [r7, #12]
200162b8:	681b      	ldr	r3, [r3, #0]
200162ba:	699a      	ldr	r2, [r3, #24]
200162bc:	68fb      	ldr	r3, [r7, #12]
200162be:	681b      	ldr	r3, [r3, #0]
200162c0:	f042 0208 	orr.w	r2, r2, #8
200162c4:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
200162c6:	68fb      	ldr	r3, [r7, #12]
200162c8:	2220      	movs	r2, #32
200162ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
200162ce:	68fb      	ldr	r3, [r7, #12]
200162d0:	2220      	movs	r2, #32
200162d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
200162d6:	68fb      	ldr	r3, [r7, #12]
200162d8:	2200      	movs	r2, #0
200162da:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
200162dc:	68f8      	ldr	r0, [r7, #12]
200162de:	f7fe fdbd 	bl	20014e5c <HAL_UART_AbortCpltCallback>
200162e2:	e000      	b.n	200162e6 <UART_DMARxAbortCallback+0x7a>
      return;
200162e4:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
200162e6:	3710      	adds	r7, #16
200162e8:	46bd      	mov	sp, r7
200162ea:	bd80      	pop	{r7, pc}

200162ec <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
200162ec:	b580      	push	{r7, lr}
200162ee:	b084      	sub	sp, #16
200162f0:	af00      	add	r7, sp, #0
200162f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
200162f4:	687b      	ldr	r3, [r7, #4]
200162f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200162f8:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
200162fa:	68fb      	ldr	r3, [r7, #12]
200162fc:	2200      	movs	r2, #0
200162fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
20016302:	68fb      	ldr	r3, [r7, #12]
20016304:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20016306:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
2001630a:	d107      	bne.n	2001631c <UART_DMATxOnlyAbortCallback+0x30>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
2001630c:	68fb      	ldr	r3, [r7, #12]
2001630e:	681b      	ldr	r3, [r3, #0]
20016310:	699a      	ldr	r2, [r3, #24]
20016312:	68fb      	ldr	r3, [r7, #12]
20016314:	681b      	ldr	r3, [r3, #0]
20016316:	f042 0210 	orr.w	r2, r2, #16
2001631a:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
2001631c:	68fb      	ldr	r3, [r7, #12]
2001631e:	2220      	movs	r2, #32
20016320:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
20016324:	68f8      	ldr	r0, [r7, #12]
20016326:	f7fe fda3 	bl	20014e70 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
2001632a:	bf00      	nop
2001632c:	3710      	adds	r7, #16
2001632e:	46bd      	mov	sp, r7
20016330:	bd80      	pop	{r7, pc}

20016332 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
20016332:	b580      	push	{r7, lr}
20016334:	b084      	sub	sp, #16
20016336:	af00      	add	r7, sp, #0
20016338:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
2001633a:	687b      	ldr	r3, [r7, #4]
2001633c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2001633e:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
20016340:	68fb      	ldr	r3, [r7, #12]
20016342:	2200      	movs	r2, #0
20016344:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
20016348:	68fb      	ldr	r3, [r7, #12]
2001634a:	681b      	ldr	r3, [r3, #0]
2001634c:	220f      	movs	r2, #15
2001634e:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20016350:	68fb      	ldr	r3, [r7, #12]
20016352:	681b      	ldr	r3, [r3, #0]
20016354:	699a      	ldr	r2, [r3, #24]
20016356:	68fb      	ldr	r3, [r7, #12]
20016358:	681b      	ldr	r3, [r3, #0]
2001635a:	f042 0208 	orr.w	r2, r2, #8
2001635e:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
20016360:	68fb      	ldr	r3, [r7, #12]
20016362:	2220      	movs	r2, #32
20016364:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20016368:	68fb      	ldr	r3, [r7, #12]
2001636a:	2200      	movs	r2, #0
2001636c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
2001636e:	68f8      	ldr	r0, [r7, #12]
20016370:	f7fe fd88 	bl	20014e84 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
20016374:	bf00      	nop
20016376:	3710      	adds	r7, #16
20016378:	46bd      	mov	sp, r7
2001637a:	bd80      	pop	{r7, pc}

2001637c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
2001637c:	b480      	push	{r7}
2001637e:	b08f      	sub	sp, #60	@ 0x3c
20016380:	af00      	add	r7, sp, #0
20016382:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
20016384:	687b      	ldr	r3, [r7, #4]
20016386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2001638a:	2b21      	cmp	r3, #33	@ 0x21
2001638c:	d14c      	bne.n	20016428 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
2001638e:	687b      	ldr	r3, [r7, #4]
20016390:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
20016394:	b29b      	uxth	r3, r3
20016396:	2b00      	cmp	r3, #0
20016398:	d132      	bne.n	20016400 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
2001639a:	687b      	ldr	r3, [r7, #4]
2001639c:	681b      	ldr	r3, [r3, #0]
2001639e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200163a0:	6a3b      	ldr	r3, [r7, #32]
200163a2:	e853 3f00 	ldrex	r3, [r3]
200163a6:	61fb      	str	r3, [r7, #28]
   return(result);
200163a8:	69fb      	ldr	r3, [r7, #28]
200163aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
200163ae:	637b      	str	r3, [r7, #52]	@ 0x34
200163b0:	687b      	ldr	r3, [r7, #4]
200163b2:	681b      	ldr	r3, [r3, #0]
200163b4:	461a      	mov	r2, r3
200163b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200163b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
200163ba:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200163bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200163be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200163c0:	e841 2300 	strex	r3, r2, [r1]
200163c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
200163c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200163c8:	2b00      	cmp	r3, #0
200163ca:	d1e6      	bne.n	2001639a <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
200163cc:	687b      	ldr	r3, [r7, #4]
200163ce:	681b      	ldr	r3, [r3, #0]
200163d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200163d2:	68fb      	ldr	r3, [r7, #12]
200163d4:	e853 3f00 	ldrex	r3, [r3]
200163d8:	60bb      	str	r3, [r7, #8]
   return(result);
200163da:	68bb      	ldr	r3, [r7, #8]
200163dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
200163e0:	633b      	str	r3, [r7, #48]	@ 0x30
200163e2:	687b      	ldr	r3, [r7, #4]
200163e4:	681b      	ldr	r3, [r3, #0]
200163e6:	461a      	mov	r2, r3
200163e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200163ea:	61bb      	str	r3, [r7, #24]
200163ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200163ee:	6979      	ldr	r1, [r7, #20]
200163f0:	69ba      	ldr	r2, [r7, #24]
200163f2:	e841 2300 	strex	r3, r2, [r1]
200163f6:	613b      	str	r3, [r7, #16]
   return(result);
200163f8:	693b      	ldr	r3, [r7, #16]
200163fa:	2b00      	cmp	r3, #0
200163fc:	d1e6      	bne.n	200163cc <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
200163fe:	e013      	b.n	20016428 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
20016400:	687b      	ldr	r3, [r7, #4]
20016402:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20016404:	781a      	ldrb	r2, [r3, #0]
20016406:	687b      	ldr	r3, [r7, #4]
20016408:	681b      	ldr	r3, [r3, #0]
2001640a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
2001640c:	687b      	ldr	r3, [r7, #4]
2001640e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20016410:	1c5a      	adds	r2, r3, #1
20016412:	687b      	ldr	r3, [r7, #4]
20016414:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
20016416:	687b      	ldr	r3, [r7, #4]
20016418:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
2001641c:	b29b      	uxth	r3, r3
2001641e:	3b01      	subs	r3, #1
20016420:	b29a      	uxth	r2, r3
20016422:	687b      	ldr	r3, [r7, #4]
20016424:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
20016428:	bf00      	nop
2001642a:	373c      	adds	r7, #60	@ 0x3c
2001642c:	46bd      	mov	sp, r7
2001642e:	f85d 7b04 	ldr.w	r7, [sp], #4
20016432:	4770      	bx	lr

20016434 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
20016434:	b480      	push	{r7}
20016436:	b091      	sub	sp, #68	@ 0x44
20016438:	af00      	add	r7, sp, #0
2001643a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
2001643c:	687b      	ldr	r3, [r7, #4]
2001643e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20016442:	2b21      	cmp	r3, #33	@ 0x21
20016444:	d151      	bne.n	200164ea <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
20016446:	687b      	ldr	r3, [r7, #4]
20016448:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
2001644c:	b29b      	uxth	r3, r3
2001644e:	2b00      	cmp	r3, #0
20016450:	d132      	bne.n	200164b8 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
20016452:	687b      	ldr	r3, [r7, #4]
20016454:	681b      	ldr	r3, [r3, #0]
20016456:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001645a:	e853 3f00 	ldrex	r3, [r3]
2001645e:	623b      	str	r3, [r7, #32]
   return(result);
20016460:	6a3b      	ldr	r3, [r7, #32]
20016462:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20016466:	63bb      	str	r3, [r7, #56]	@ 0x38
20016468:	687b      	ldr	r3, [r7, #4]
2001646a:	681b      	ldr	r3, [r3, #0]
2001646c:	461a      	mov	r2, r3
2001646e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20016470:	633b      	str	r3, [r7, #48]	@ 0x30
20016472:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016474:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20016476:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20016478:	e841 2300 	strex	r3, r2, [r1]
2001647c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
2001647e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20016480:	2b00      	cmp	r3, #0
20016482:	d1e6      	bne.n	20016452 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20016484:	687b      	ldr	r3, [r7, #4]
20016486:	681b      	ldr	r3, [r3, #0]
20016488:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001648a:	693b      	ldr	r3, [r7, #16]
2001648c:	e853 3f00 	ldrex	r3, [r3]
20016490:	60fb      	str	r3, [r7, #12]
   return(result);
20016492:	68fb      	ldr	r3, [r7, #12]
20016494:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20016498:	637b      	str	r3, [r7, #52]	@ 0x34
2001649a:	687b      	ldr	r3, [r7, #4]
2001649c:	681b      	ldr	r3, [r3, #0]
2001649e:	461a      	mov	r2, r3
200164a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200164a2:	61fb      	str	r3, [r7, #28]
200164a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200164a6:	69b9      	ldr	r1, [r7, #24]
200164a8:	69fa      	ldr	r2, [r7, #28]
200164aa:	e841 2300 	strex	r3, r2, [r1]
200164ae:	617b      	str	r3, [r7, #20]
   return(result);
200164b0:	697b      	ldr	r3, [r7, #20]
200164b2:	2b00      	cmp	r3, #0
200164b4:	d1e6      	bne.n	20016484 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
200164b6:	e018      	b.n	200164ea <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
200164b8:	687b      	ldr	r3, [r7, #4]
200164ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200164bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
200164be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200164c0:	881b      	ldrh	r3, [r3, #0]
200164c2:	461a      	mov	r2, r3
200164c4:	687b      	ldr	r3, [r7, #4]
200164c6:	681b      	ldr	r3, [r3, #0]
200164c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
200164cc:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
200164ce:	687b      	ldr	r3, [r7, #4]
200164d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200164d2:	1c9a      	adds	r2, r3, #2
200164d4:	687b      	ldr	r3, [r7, #4]
200164d6:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
200164d8:	687b      	ldr	r3, [r7, #4]
200164da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200164de:	b29b      	uxth	r3, r3
200164e0:	3b01      	subs	r3, #1
200164e2:	b29a      	uxth	r2, r3
200164e4:	687b      	ldr	r3, [r7, #4]
200164e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
200164ea:	bf00      	nop
200164ec:	3744      	adds	r7, #68	@ 0x44
200164ee:	46bd      	mov	sp, r7
200164f0:	f85d 7b04 	ldr.w	r7, [sp], #4
200164f4:	4770      	bx	lr

200164f6 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
200164f6:	b480      	push	{r7}
200164f8:	b091      	sub	sp, #68	@ 0x44
200164fa:	af00      	add	r7, sp, #0
200164fc:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
200164fe:	687b      	ldr	r3, [r7, #4]
20016500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20016504:	2b21      	cmp	r3, #33	@ 0x21
20016506:	d160      	bne.n	200165ca <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
20016508:	687b      	ldr	r3, [r7, #4]
2001650a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
2001650e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
20016510:	e057      	b.n	200165c2 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
20016512:	687b      	ldr	r3, [r7, #4]
20016514:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
20016518:	b29b      	uxth	r3, r3
2001651a:	2b00      	cmp	r3, #0
2001651c:	d133      	bne.n	20016586 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
2001651e:	687b      	ldr	r3, [r7, #4]
20016520:	681b      	ldr	r3, [r3, #0]
20016522:	3308      	adds	r3, #8
20016524:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016528:	e853 3f00 	ldrex	r3, [r3]
2001652c:	623b      	str	r3, [r7, #32]
   return(result);
2001652e:	6a3b      	ldr	r3, [r7, #32]
20016530:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20016534:	63bb      	str	r3, [r7, #56]	@ 0x38
20016536:	687b      	ldr	r3, [r7, #4]
20016538:	681b      	ldr	r3, [r3, #0]
2001653a:	3308      	adds	r3, #8
2001653c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
2001653e:	633a      	str	r2, [r7, #48]	@ 0x30
20016540:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016542:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20016544:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20016546:	e841 2300 	strex	r3, r2, [r1]
2001654a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
2001654c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001654e:	2b00      	cmp	r3, #0
20016550:	d1e5      	bne.n	2001651e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20016552:	687b      	ldr	r3, [r7, #4]
20016554:	681b      	ldr	r3, [r3, #0]
20016556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016558:	693b      	ldr	r3, [r7, #16]
2001655a:	e853 3f00 	ldrex	r3, [r3]
2001655e:	60fb      	str	r3, [r7, #12]
   return(result);
20016560:	68fb      	ldr	r3, [r7, #12]
20016562:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20016566:	637b      	str	r3, [r7, #52]	@ 0x34
20016568:	687b      	ldr	r3, [r7, #4]
2001656a:	681b      	ldr	r3, [r3, #0]
2001656c:	461a      	mov	r2, r3
2001656e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016570:	61fb      	str	r3, [r7, #28]
20016572:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016574:	69b9      	ldr	r1, [r7, #24]
20016576:	69fa      	ldr	r2, [r7, #28]
20016578:	e841 2300 	strex	r3, r2, [r1]
2001657c:	617b      	str	r3, [r7, #20]
   return(result);
2001657e:	697b      	ldr	r3, [r7, #20]
20016580:	2b00      	cmp	r3, #0
20016582:	d1e6      	bne.n	20016552 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
20016584:	e021      	b.n	200165ca <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
20016586:	687b      	ldr	r3, [r7, #4]
20016588:	681b      	ldr	r3, [r3, #0]
2001658a:	69db      	ldr	r3, [r3, #28]
2001658c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20016590:	2b00      	cmp	r3, #0
20016592:	d013      	beq.n	200165bc <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
20016594:	687b      	ldr	r3, [r7, #4]
20016596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20016598:	781a      	ldrb	r2, [r3, #0]
2001659a:	687b      	ldr	r3, [r7, #4]
2001659c:	681b      	ldr	r3, [r3, #0]
2001659e:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
200165a0:	687b      	ldr	r3, [r7, #4]
200165a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200165a4:	1c5a      	adds	r2, r3, #1
200165a6:	687b      	ldr	r3, [r7, #4]
200165a8:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
200165aa:	687b      	ldr	r3, [r7, #4]
200165ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200165b0:	b29b      	uxth	r3, r3
200165b2:	3b01      	subs	r3, #1
200165b4:	b29a      	uxth	r2, r3
200165b6:	687b      	ldr	r3, [r7, #4]
200165b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
200165bc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
200165be:	3b01      	subs	r3, #1
200165c0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
200165c2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
200165c4:	2b00      	cmp	r3, #0
200165c6:	d1a4      	bne.n	20016512 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
200165c8:	e7ff      	b.n	200165ca <UART_TxISR_8BIT_FIFOEN+0xd4>
200165ca:	bf00      	nop
200165cc:	3744      	adds	r7, #68	@ 0x44
200165ce:	46bd      	mov	sp, r7
200165d0:	f85d 7b04 	ldr.w	r7, [sp], #4
200165d4:	4770      	bx	lr

200165d6 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
200165d6:	b480      	push	{r7}
200165d8:	b091      	sub	sp, #68	@ 0x44
200165da:	af00      	add	r7, sp, #0
200165dc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
200165de:	687b      	ldr	r3, [r7, #4]
200165e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200165e4:	2b21      	cmp	r3, #33	@ 0x21
200165e6:	d165      	bne.n	200166b4 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
200165e8:	687b      	ldr	r3, [r7, #4]
200165ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
200165ee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
200165f0:	e05c      	b.n	200166ac <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
200165f2:	687b      	ldr	r3, [r7, #4]
200165f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200165f8:	b29b      	uxth	r3, r3
200165fa:	2b00      	cmp	r3, #0
200165fc:	d133      	bne.n	20016666 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
200165fe:	687b      	ldr	r3, [r7, #4]
20016600:	681b      	ldr	r3, [r3, #0]
20016602:	3308      	adds	r3, #8
20016604:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016606:	6a3b      	ldr	r3, [r7, #32]
20016608:	e853 3f00 	ldrex	r3, [r3]
2001660c:	61fb      	str	r3, [r7, #28]
   return(result);
2001660e:	69fb      	ldr	r3, [r7, #28]
20016610:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
20016614:	637b      	str	r3, [r7, #52]	@ 0x34
20016616:	687b      	ldr	r3, [r7, #4]
20016618:	681b      	ldr	r3, [r3, #0]
2001661a:	3308      	adds	r3, #8
2001661c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
2001661e:	62fa      	str	r2, [r7, #44]	@ 0x2c
20016620:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016622:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20016624:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20016626:	e841 2300 	strex	r3, r2, [r1]
2001662a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
2001662c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2001662e:	2b00      	cmp	r3, #0
20016630:	d1e5      	bne.n	200165fe <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
20016632:	687b      	ldr	r3, [r7, #4]
20016634:	681b      	ldr	r3, [r3, #0]
20016636:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016638:	68fb      	ldr	r3, [r7, #12]
2001663a:	e853 3f00 	ldrex	r3, [r3]
2001663e:	60bb      	str	r3, [r7, #8]
   return(result);
20016640:	68bb      	ldr	r3, [r7, #8]
20016642:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20016646:	633b      	str	r3, [r7, #48]	@ 0x30
20016648:	687b      	ldr	r3, [r7, #4]
2001664a:	681b      	ldr	r3, [r3, #0]
2001664c:	461a      	mov	r2, r3
2001664e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20016650:	61bb      	str	r3, [r7, #24]
20016652:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016654:	6979      	ldr	r1, [r7, #20]
20016656:	69ba      	ldr	r2, [r7, #24]
20016658:	e841 2300 	strex	r3, r2, [r1]
2001665c:	613b      	str	r3, [r7, #16]
   return(result);
2001665e:	693b      	ldr	r3, [r7, #16]
20016660:	2b00      	cmp	r3, #0
20016662:	d1e6      	bne.n	20016632 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
20016664:	e026      	b.n	200166b4 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
20016666:	687b      	ldr	r3, [r7, #4]
20016668:	681b      	ldr	r3, [r3, #0]
2001666a:	69db      	ldr	r3, [r3, #28]
2001666c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20016670:	2b00      	cmp	r3, #0
20016672:	d018      	beq.n	200166a6 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
20016674:	687b      	ldr	r3, [r7, #4]
20016676:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20016678:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
2001667a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
2001667c:	881b      	ldrh	r3, [r3, #0]
2001667e:	461a      	mov	r2, r3
20016680:	687b      	ldr	r3, [r7, #4]
20016682:	681b      	ldr	r3, [r3, #0]
20016684:	f3c2 0208 	ubfx	r2, r2, #0, #9
20016688:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
2001668a:	687b      	ldr	r3, [r7, #4]
2001668c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2001668e:	1c9a      	adds	r2, r3, #2
20016690:	687b      	ldr	r3, [r7, #4]
20016692:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
20016694:	687b      	ldr	r3, [r7, #4]
20016696:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
2001669a:	b29b      	uxth	r3, r3
2001669c:	3b01      	subs	r3, #1
2001669e:	b29a      	uxth	r2, r3
200166a0:	687b      	ldr	r3, [r7, #4]
200166a2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
200166a6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
200166a8:	3b01      	subs	r3, #1
200166aa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
200166ac:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
200166ae:	2b00      	cmp	r3, #0
200166b0:	d19f      	bne.n	200165f2 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
200166b2:	e7ff      	b.n	200166b4 <UART_TxISR_16BIT_FIFOEN+0xde>
200166b4:	bf00      	nop
200166b6:	3744      	adds	r7, #68	@ 0x44
200166b8:	46bd      	mov	sp, r7
200166ba:	f85d 7b04 	ldr.w	r7, [sp], #4
200166be:	4770      	bx	lr

200166c0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
200166c0:	b580      	push	{r7, lr}
200166c2:	b088      	sub	sp, #32
200166c4:	af00      	add	r7, sp, #0
200166c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
200166c8:	687b      	ldr	r3, [r7, #4]
200166ca:	681b      	ldr	r3, [r3, #0]
200166cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200166ce:	68fb      	ldr	r3, [r7, #12]
200166d0:	e853 3f00 	ldrex	r3, [r3]
200166d4:	60bb      	str	r3, [r7, #8]
   return(result);
200166d6:	68bb      	ldr	r3, [r7, #8]
200166d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
200166dc:	61fb      	str	r3, [r7, #28]
200166de:	687b      	ldr	r3, [r7, #4]
200166e0:	681b      	ldr	r3, [r3, #0]
200166e2:	461a      	mov	r2, r3
200166e4:	69fb      	ldr	r3, [r7, #28]
200166e6:	61bb      	str	r3, [r7, #24]
200166e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200166ea:	6979      	ldr	r1, [r7, #20]
200166ec:	69ba      	ldr	r2, [r7, #24]
200166ee:	e841 2300 	strex	r3, r2, [r1]
200166f2:	613b      	str	r3, [r7, #16]
   return(result);
200166f4:	693b      	ldr	r3, [r7, #16]
200166f6:	2b00      	cmp	r3, #0
200166f8:	d1e6      	bne.n	200166c8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
200166fa:	687b      	ldr	r3, [r7, #4]
200166fc:	2220      	movs	r2, #32
200166fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
20016702:	687b      	ldr	r3, [r7, #4]
20016704:	2200      	movs	r2, #0
20016706:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
20016708:	6878      	ldr	r0, [r7, #4]
2001670a:	f7fe fb75 	bl	20014df8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
2001670e:	bf00      	nop
20016710:	3720      	adds	r7, #32
20016712:	46bd      	mov	sp, r7
20016714:	bd80      	pop	{r7, pc}
	...

20016718 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
20016718:	b580      	push	{r7, lr}
2001671a:	b09c      	sub	sp, #112	@ 0x70
2001671c:	af00      	add	r7, sp, #0
2001671e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
20016720:	687b      	ldr	r3, [r7, #4]
20016722:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
20016726:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
2001672a:	687b      	ldr	r3, [r7, #4]
2001672c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016730:	2b22      	cmp	r3, #34	@ 0x22
20016732:	f040 80c3 	bne.w	200168bc <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
20016736:	687b      	ldr	r3, [r7, #4]
20016738:	681b      	ldr	r3, [r3, #0]
2001673a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2001673c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
20016740:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
20016744:	b2d9      	uxtb	r1, r3
20016746:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
2001674a:	b2da      	uxtb	r2, r3
2001674c:	687b      	ldr	r3, [r7, #4]
2001674e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016750:	400a      	ands	r2, r1
20016752:	b2d2      	uxtb	r2, r2
20016754:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
20016756:	687b      	ldr	r3, [r7, #4]
20016758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2001675a:	1c5a      	adds	r2, r3, #1
2001675c:	687b      	ldr	r3, [r7, #4]
2001675e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
20016760:	687b      	ldr	r3, [r7, #4]
20016762:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016766:	b29b      	uxth	r3, r3
20016768:	3b01      	subs	r3, #1
2001676a:	b29a      	uxth	r2, r3
2001676c:	687b      	ldr	r3, [r7, #4]
2001676e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
20016772:	687b      	ldr	r3, [r7, #4]
20016774:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016778:	b29b      	uxth	r3, r3
2001677a:	2b00      	cmp	r3, #0
2001677c:	f040 80a6 	bne.w	200168cc <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20016780:	687b      	ldr	r3, [r7, #4]
20016782:	681b      	ldr	r3, [r3, #0]
20016784:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20016788:	e853 3f00 	ldrex	r3, [r3]
2001678c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
2001678e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20016790:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20016794:	66bb      	str	r3, [r7, #104]	@ 0x68
20016796:	687b      	ldr	r3, [r7, #4]
20016798:	681b      	ldr	r3, [r3, #0]
2001679a:	461a      	mov	r2, r3
2001679c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
2001679e:	65bb      	str	r3, [r7, #88]	@ 0x58
200167a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200167a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
200167a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
200167a6:	e841 2300 	strex	r3, r2, [r1]
200167aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
200167ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
200167ae:	2b00      	cmp	r3, #0
200167b0:	d1e6      	bne.n	20016780 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
200167b2:	687b      	ldr	r3, [r7, #4]
200167b4:	681b      	ldr	r3, [r3, #0]
200167b6:	3308      	adds	r3, #8
200167b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200167ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200167bc:	e853 3f00 	ldrex	r3, [r3]
200167c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
200167c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
200167c4:	f023 0301 	bic.w	r3, r3, #1
200167c8:	667b      	str	r3, [r7, #100]	@ 0x64
200167ca:	687b      	ldr	r3, [r7, #4]
200167cc:	681b      	ldr	r3, [r3, #0]
200167ce:	3308      	adds	r3, #8
200167d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
200167d2:	647a      	str	r2, [r7, #68]	@ 0x44
200167d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200167d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
200167d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200167da:	e841 2300 	strex	r3, r2, [r1]
200167de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
200167e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200167e2:	2b00      	cmp	r3, #0
200167e4:	d1e5      	bne.n	200167b2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
200167e6:	687b      	ldr	r3, [r7, #4]
200167e8:	2220      	movs	r2, #32
200167ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
200167ee:	687b      	ldr	r3, [r7, #4]
200167f0:	2200      	movs	r2, #0
200167f2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
200167f4:	687b      	ldr	r3, [r7, #4]
200167f6:	2200      	movs	r2, #0
200167f8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
200167fa:	687b      	ldr	r3, [r7, #4]
200167fc:	681b      	ldr	r3, [r3, #0]
200167fe:	4a35      	ldr	r2, [pc, #212]	@ (200168d4 <UART_RxISR_8BIT+0x1bc>)
20016800:	4293      	cmp	r3, r2
20016802:	d024      	beq.n	2001684e <UART_RxISR_8BIT+0x136>
20016804:	687b      	ldr	r3, [r7, #4]
20016806:	681b      	ldr	r3, [r3, #0]
20016808:	4a33      	ldr	r2, [pc, #204]	@ (200168d8 <UART_RxISR_8BIT+0x1c0>)
2001680a:	4293      	cmp	r3, r2
2001680c:	d01f      	beq.n	2001684e <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
2001680e:	687b      	ldr	r3, [r7, #4]
20016810:	681b      	ldr	r3, [r3, #0]
20016812:	685b      	ldr	r3, [r3, #4]
20016814:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20016818:	2b00      	cmp	r3, #0
2001681a:	d018      	beq.n	2001684e <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
2001681c:	687b      	ldr	r3, [r7, #4]
2001681e:	681b      	ldr	r3, [r3, #0]
20016820:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016824:	e853 3f00 	ldrex	r3, [r3]
20016828:	623b      	str	r3, [r7, #32]
   return(result);
2001682a:	6a3b      	ldr	r3, [r7, #32]
2001682c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20016830:	663b      	str	r3, [r7, #96]	@ 0x60
20016832:	687b      	ldr	r3, [r7, #4]
20016834:	681b      	ldr	r3, [r3, #0]
20016836:	461a      	mov	r2, r3
20016838:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
2001683a:	633b      	str	r3, [r7, #48]	@ 0x30
2001683c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001683e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20016840:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20016842:	e841 2300 	strex	r3, r2, [r1]
20016846:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20016848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001684a:	2b00      	cmp	r3, #0
2001684c:	d1e6      	bne.n	2001681c <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
2001684e:	687b      	ldr	r3, [r7, #4]
20016850:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016852:	2b01      	cmp	r3, #1
20016854:	d12e      	bne.n	200168b4 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20016856:	687b      	ldr	r3, [r7, #4]
20016858:	2200      	movs	r2, #0
2001685a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
2001685c:	687b      	ldr	r3, [r7, #4]
2001685e:	681b      	ldr	r3, [r3, #0]
20016860:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016862:	693b      	ldr	r3, [r7, #16]
20016864:	e853 3f00 	ldrex	r3, [r3]
20016868:	60fb      	str	r3, [r7, #12]
   return(result);
2001686a:	68fb      	ldr	r3, [r7, #12]
2001686c:	f023 0310 	bic.w	r3, r3, #16
20016870:	65fb      	str	r3, [r7, #92]	@ 0x5c
20016872:	687b      	ldr	r3, [r7, #4]
20016874:	681b      	ldr	r3, [r3, #0]
20016876:	461a      	mov	r2, r3
20016878:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
2001687a:	61fb      	str	r3, [r7, #28]
2001687c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001687e:	69b9      	ldr	r1, [r7, #24]
20016880:	69fa      	ldr	r2, [r7, #28]
20016882:	e841 2300 	strex	r3, r2, [r1]
20016886:	617b      	str	r3, [r7, #20]
   return(result);
20016888:	697b      	ldr	r3, [r7, #20]
2001688a:	2b00      	cmp	r3, #0
2001688c:	d1e6      	bne.n	2001685c <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
2001688e:	687b      	ldr	r3, [r7, #4]
20016890:	681b      	ldr	r3, [r3, #0]
20016892:	69db      	ldr	r3, [r3, #28]
20016894:	f003 0310 	and.w	r3, r3, #16
20016898:	2b10      	cmp	r3, #16
2001689a:	d103      	bne.n	200168a4 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
2001689c:	687b      	ldr	r3, [r7, #4]
2001689e:	681b      	ldr	r3, [r3, #0]
200168a0:	2210      	movs	r2, #16
200168a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
200168a4:	687b      	ldr	r3, [r7, #4]
200168a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
200168aa:	4619      	mov	r1, r3
200168ac:	6878      	ldr	r0, [r7, #4]
200168ae:	f7fe faf3 	bl	20014e98 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
200168b2:	e00b      	b.n	200168cc <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
200168b4:	6878      	ldr	r0, [r7, #4]
200168b6:	f7fe fab3 	bl	20014e20 <HAL_UART_RxCpltCallback>
}
200168ba:	e007      	b.n	200168cc <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
200168bc:	687b      	ldr	r3, [r7, #4]
200168be:	681b      	ldr	r3, [r3, #0]
200168c0:	699a      	ldr	r2, [r3, #24]
200168c2:	687b      	ldr	r3, [r7, #4]
200168c4:	681b      	ldr	r3, [r3, #0]
200168c6:	f042 0208 	orr.w	r2, r2, #8
200168ca:	619a      	str	r2, [r3, #24]
}
200168cc:	bf00      	nop
200168ce:	3770      	adds	r7, #112	@ 0x70
200168d0:	46bd      	mov	sp, r7
200168d2:	bd80      	pop	{r7, pc}
200168d4:	46002400 	.word	0x46002400
200168d8:	56002400 	.word	0x56002400

200168dc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
200168dc:	b580      	push	{r7, lr}
200168de:	b09c      	sub	sp, #112	@ 0x70
200168e0:	af00      	add	r7, sp, #0
200168e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
200168e4:	687b      	ldr	r3, [r7, #4]
200168e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
200168ea:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
200168ee:	687b      	ldr	r3, [r7, #4]
200168f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
200168f4:	2b22      	cmp	r3, #34	@ 0x22
200168f6:	f040 80c3 	bne.w	20016a80 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
200168fa:	687b      	ldr	r3, [r7, #4]
200168fc:	681b      	ldr	r3, [r3, #0]
200168fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20016900:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
20016904:	687b      	ldr	r3, [r7, #4]
20016906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016908:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
2001690a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
2001690e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
20016912:	4013      	ands	r3, r2
20016914:	b29a      	uxth	r2, r3
20016916:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
20016918:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
2001691a:	687b      	ldr	r3, [r7, #4]
2001691c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2001691e:	1c9a      	adds	r2, r3, #2
20016920:	687b      	ldr	r3, [r7, #4]
20016922:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
20016924:	687b      	ldr	r3, [r7, #4]
20016926:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001692a:	b29b      	uxth	r3, r3
2001692c:	3b01      	subs	r3, #1
2001692e:	b29a      	uxth	r2, r3
20016930:	687b      	ldr	r3, [r7, #4]
20016932:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
20016936:	687b      	ldr	r3, [r7, #4]
20016938:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
2001693c:	b29b      	uxth	r3, r3
2001693e:	2b00      	cmp	r3, #0
20016940:	f040 80a6 	bne.w	20016a90 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20016944:	687b      	ldr	r3, [r7, #4]
20016946:	681b      	ldr	r3, [r3, #0]
20016948:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001694a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2001694c:	e853 3f00 	ldrex	r3, [r3]
20016950:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
20016952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20016954:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20016958:	667b      	str	r3, [r7, #100]	@ 0x64
2001695a:	687b      	ldr	r3, [r7, #4]
2001695c:	681b      	ldr	r3, [r3, #0]
2001695e:	461a      	mov	r2, r3
20016960:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20016962:	657b      	str	r3, [r7, #84]	@ 0x54
20016964:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016966:	6d39      	ldr	r1, [r7, #80]	@ 0x50
20016968:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
2001696a:	e841 2300 	strex	r3, r2, [r1]
2001696e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
20016970:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20016972:	2b00      	cmp	r3, #0
20016974:	d1e6      	bne.n	20016944 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20016976:	687b      	ldr	r3, [r7, #4]
20016978:	681b      	ldr	r3, [r3, #0]
2001697a:	3308      	adds	r3, #8
2001697c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001697e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016980:	e853 3f00 	ldrex	r3, [r3]
20016984:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20016986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20016988:	f023 0301 	bic.w	r3, r3, #1
2001698c:	663b      	str	r3, [r7, #96]	@ 0x60
2001698e:	687b      	ldr	r3, [r7, #4]
20016990:	681b      	ldr	r3, [r3, #0]
20016992:	3308      	adds	r3, #8
20016994:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
20016996:	643a      	str	r2, [r7, #64]	@ 0x40
20016998:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001699a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
2001699c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
2001699e:	e841 2300 	strex	r3, r2, [r1]
200169a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
200169a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200169a6:	2b00      	cmp	r3, #0
200169a8:	d1e5      	bne.n	20016976 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
200169aa:	687b      	ldr	r3, [r7, #4]
200169ac:	2220      	movs	r2, #32
200169ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
200169b2:	687b      	ldr	r3, [r7, #4]
200169b4:	2200      	movs	r2, #0
200169b6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
200169b8:	687b      	ldr	r3, [r7, #4]
200169ba:	2200      	movs	r2, #0
200169bc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
200169be:	687b      	ldr	r3, [r7, #4]
200169c0:	681b      	ldr	r3, [r3, #0]
200169c2:	4a35      	ldr	r2, [pc, #212]	@ (20016a98 <UART_RxISR_16BIT+0x1bc>)
200169c4:	4293      	cmp	r3, r2
200169c6:	d024      	beq.n	20016a12 <UART_RxISR_16BIT+0x136>
200169c8:	687b      	ldr	r3, [r7, #4]
200169ca:	681b      	ldr	r3, [r3, #0]
200169cc:	4a33      	ldr	r2, [pc, #204]	@ (20016a9c <UART_RxISR_16BIT+0x1c0>)
200169ce:	4293      	cmp	r3, r2
200169d0:	d01f      	beq.n	20016a12 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
200169d2:	687b      	ldr	r3, [r7, #4]
200169d4:	681b      	ldr	r3, [r3, #0]
200169d6:	685b      	ldr	r3, [r3, #4]
200169d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200169dc:	2b00      	cmp	r3, #0
200169de:	d018      	beq.n	20016a12 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
200169e0:	687b      	ldr	r3, [r7, #4]
200169e2:	681b      	ldr	r3, [r3, #0]
200169e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200169e6:	6a3b      	ldr	r3, [r7, #32]
200169e8:	e853 3f00 	ldrex	r3, [r3]
200169ec:	61fb      	str	r3, [r7, #28]
   return(result);
200169ee:	69fb      	ldr	r3, [r7, #28]
200169f0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
200169f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
200169f6:	687b      	ldr	r3, [r7, #4]
200169f8:	681b      	ldr	r3, [r3, #0]
200169fa:	461a      	mov	r2, r3
200169fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
200169fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
20016a00:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016a02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20016a04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20016a06:	e841 2300 	strex	r3, r2, [r1]
20016a0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20016a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016a0e:	2b00      	cmp	r3, #0
20016a10:	d1e6      	bne.n	200169e0 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20016a12:	687b      	ldr	r3, [r7, #4]
20016a14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016a16:	2b01      	cmp	r3, #1
20016a18:	d12e      	bne.n	20016a78 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20016a1a:	687b      	ldr	r3, [r7, #4]
20016a1c:	2200      	movs	r2, #0
20016a1e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20016a20:	687b      	ldr	r3, [r7, #4]
20016a22:	681b      	ldr	r3, [r3, #0]
20016a24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016a26:	68fb      	ldr	r3, [r7, #12]
20016a28:	e853 3f00 	ldrex	r3, [r3]
20016a2c:	60bb      	str	r3, [r7, #8]
   return(result);
20016a2e:	68bb      	ldr	r3, [r7, #8]
20016a30:	f023 0310 	bic.w	r3, r3, #16
20016a34:	65bb      	str	r3, [r7, #88]	@ 0x58
20016a36:	687b      	ldr	r3, [r7, #4]
20016a38:	681b      	ldr	r3, [r3, #0]
20016a3a:	461a      	mov	r2, r3
20016a3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
20016a3e:	61bb      	str	r3, [r7, #24]
20016a40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016a42:	6979      	ldr	r1, [r7, #20]
20016a44:	69ba      	ldr	r2, [r7, #24]
20016a46:	e841 2300 	strex	r3, r2, [r1]
20016a4a:	613b      	str	r3, [r7, #16]
   return(result);
20016a4c:	693b      	ldr	r3, [r7, #16]
20016a4e:	2b00      	cmp	r3, #0
20016a50:	d1e6      	bne.n	20016a20 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
20016a52:	687b      	ldr	r3, [r7, #4]
20016a54:	681b      	ldr	r3, [r3, #0]
20016a56:	69db      	ldr	r3, [r3, #28]
20016a58:	f003 0310 	and.w	r3, r3, #16
20016a5c:	2b10      	cmp	r3, #16
20016a5e:	d103      	bne.n	20016a68 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20016a60:	687b      	ldr	r3, [r7, #4]
20016a62:	681b      	ldr	r3, [r3, #0]
20016a64:	2210      	movs	r2, #16
20016a66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
20016a68:	687b      	ldr	r3, [r7, #4]
20016a6a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20016a6e:	4619      	mov	r1, r3
20016a70:	6878      	ldr	r0, [r7, #4]
20016a72:	f7fe fa11 	bl	20014e98 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
20016a76:	e00b      	b.n	20016a90 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
20016a78:	6878      	ldr	r0, [r7, #4]
20016a7a:	f7fe f9d1 	bl	20014e20 <HAL_UART_RxCpltCallback>
}
20016a7e:	e007      	b.n	20016a90 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20016a80:	687b      	ldr	r3, [r7, #4]
20016a82:	681b      	ldr	r3, [r3, #0]
20016a84:	699a      	ldr	r2, [r3, #24]
20016a86:	687b      	ldr	r3, [r7, #4]
20016a88:	681b      	ldr	r3, [r3, #0]
20016a8a:	f042 0208 	orr.w	r2, r2, #8
20016a8e:	619a      	str	r2, [r3, #24]
}
20016a90:	bf00      	nop
20016a92:	3770      	adds	r7, #112	@ 0x70
20016a94:	46bd      	mov	sp, r7
20016a96:	bd80      	pop	{r7, pc}
20016a98:	46002400 	.word	0x46002400
20016a9c:	56002400 	.word	0x56002400

20016aa0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
20016aa0:	b580      	push	{r7, lr}
20016aa2:	b0ac      	sub	sp, #176	@ 0xb0
20016aa4:	af00      	add	r7, sp, #0
20016aa6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
20016aa8:	687b      	ldr	r3, [r7, #4]
20016aaa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
20016aae:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
20016ab2:	687b      	ldr	r3, [r7, #4]
20016ab4:	681b      	ldr	r3, [r3, #0]
20016ab6:	69db      	ldr	r3, [r3, #28]
20016ab8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
20016abc:	687b      	ldr	r3, [r7, #4]
20016abe:	681b      	ldr	r3, [r3, #0]
20016ac0:	681b      	ldr	r3, [r3, #0]
20016ac2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
20016ac6:	687b      	ldr	r3, [r7, #4]
20016ac8:	681b      	ldr	r3, [r3, #0]
20016aca:	689b      	ldr	r3, [r3, #8]
20016acc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
20016ad0:	687b      	ldr	r3, [r7, #4]
20016ad2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016ad6:	2b22      	cmp	r3, #34	@ 0x22
20016ad8:	f040 8188 	bne.w	20016dec <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
20016adc:	687b      	ldr	r3, [r7, #4]
20016ade:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20016ae2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
20016ae6:	e12b      	b.n	20016d40 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
20016ae8:	687b      	ldr	r3, [r7, #4]
20016aea:	681b      	ldr	r3, [r3, #0]
20016aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20016aee:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
20016af2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
20016af6:	b2d9      	uxtb	r1, r3
20016af8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
20016afc:	b2da      	uxtb	r2, r3
20016afe:	687b      	ldr	r3, [r7, #4]
20016b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016b02:	400a      	ands	r2, r1
20016b04:	b2d2      	uxtb	r2, r2
20016b06:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
20016b08:	687b      	ldr	r3, [r7, #4]
20016b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016b0c:	1c5a      	adds	r2, r3, #1
20016b0e:	687b      	ldr	r3, [r7, #4]
20016b10:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
20016b12:	687b      	ldr	r3, [r7, #4]
20016b14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016b18:	b29b      	uxth	r3, r3
20016b1a:	3b01      	subs	r3, #1
20016b1c:	b29a      	uxth	r2, r3
20016b1e:	687b      	ldr	r3, [r7, #4]
20016b20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
20016b24:	687b      	ldr	r3, [r7, #4]
20016b26:	681b      	ldr	r3, [r3, #0]
20016b28:	69db      	ldr	r3, [r3, #28]
20016b2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
20016b2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016b32:	f003 0307 	and.w	r3, r3, #7
20016b36:	2b00      	cmp	r3, #0
20016b38:	d053      	beq.n	20016be2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
20016b3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016b3e:	f003 0301 	and.w	r3, r3, #1
20016b42:	2b00      	cmp	r3, #0
20016b44:	d011      	beq.n	20016b6a <UART_RxISR_8BIT_FIFOEN+0xca>
20016b46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
20016b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20016b4e:	2b00      	cmp	r3, #0
20016b50:	d00b      	beq.n	20016b6a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
20016b52:	687b      	ldr	r3, [r7, #4]
20016b54:	681b      	ldr	r3, [r3, #0]
20016b56:	2201      	movs	r2, #1
20016b58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
20016b5a:	687b      	ldr	r3, [r7, #4]
20016b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016b60:	f043 0201 	orr.w	r2, r3, #1
20016b64:	687b      	ldr	r3, [r7, #4]
20016b66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20016b6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016b6e:	f003 0302 	and.w	r3, r3, #2
20016b72:	2b00      	cmp	r3, #0
20016b74:	d011      	beq.n	20016b9a <UART_RxISR_8BIT_FIFOEN+0xfa>
20016b76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
20016b7a:	f003 0301 	and.w	r3, r3, #1
20016b7e:	2b00      	cmp	r3, #0
20016b80:	d00b      	beq.n	20016b9a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
20016b82:	687b      	ldr	r3, [r7, #4]
20016b84:	681b      	ldr	r3, [r3, #0]
20016b86:	2202      	movs	r2, #2
20016b88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
20016b8a:	687b      	ldr	r3, [r7, #4]
20016b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016b90:	f043 0204 	orr.w	r2, r3, #4
20016b94:	687b      	ldr	r3, [r7, #4]
20016b96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20016b9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016b9e:	f003 0304 	and.w	r3, r3, #4
20016ba2:	2b00      	cmp	r3, #0
20016ba4:	d011      	beq.n	20016bca <UART_RxISR_8BIT_FIFOEN+0x12a>
20016ba6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
20016baa:	f003 0301 	and.w	r3, r3, #1
20016bae:	2b00      	cmp	r3, #0
20016bb0:	d00b      	beq.n	20016bca <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
20016bb2:	687b      	ldr	r3, [r7, #4]
20016bb4:	681b      	ldr	r3, [r3, #0]
20016bb6:	2204      	movs	r2, #4
20016bb8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
20016bba:	687b      	ldr	r3, [r7, #4]
20016bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016bc0:	f043 0202 	orr.w	r2, r3, #2
20016bc4:	687b      	ldr	r3, [r7, #4]
20016bc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
20016bca:	687b      	ldr	r3, [r7, #4]
20016bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016bd0:	2b00      	cmp	r3, #0
20016bd2:	d006      	beq.n	20016be2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
20016bd4:	6878      	ldr	r0, [r7, #4]
20016bd6:	f7fe f937 	bl	20014e48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
20016bda:	687b      	ldr	r3, [r7, #4]
20016bdc:	2200      	movs	r2, #0
20016bde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
20016be2:	687b      	ldr	r3, [r7, #4]
20016be4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016be8:	b29b      	uxth	r3, r3
20016bea:	2b00      	cmp	r3, #0
20016bec:	f040 80a8 	bne.w	20016d40 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20016bf0:	687b      	ldr	r3, [r7, #4]
20016bf2:	681b      	ldr	r3, [r3, #0]
20016bf4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016bf6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
20016bf8:	e853 3f00 	ldrex	r3, [r3]
20016bfc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
20016bfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
20016c00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20016c04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
20016c08:	687b      	ldr	r3, [r7, #4]
20016c0a:	681b      	ldr	r3, [r3, #0]
20016c0c:	461a      	mov	r2, r3
20016c0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
20016c12:	67fb      	str	r3, [r7, #124]	@ 0x7c
20016c14:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016c16:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
20016c18:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
20016c1a:	e841 2300 	strex	r3, r2, [r1]
20016c1e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
20016c20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
20016c22:	2b00      	cmp	r3, #0
20016c24:	d1e4      	bne.n	20016bf0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20016c26:	687b      	ldr	r3, [r7, #4]
20016c28:	681b      	ldr	r3, [r3, #0]
20016c2a:	3308      	adds	r3, #8
20016c2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016c2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
20016c30:	e853 3f00 	ldrex	r3, [r3]
20016c34:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
20016c36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
20016c38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20016c3c:	f023 0301 	bic.w	r3, r3, #1
20016c40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
20016c44:	687b      	ldr	r3, [r7, #4]
20016c46:	681b      	ldr	r3, [r3, #0]
20016c48:	3308      	adds	r3, #8
20016c4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
20016c4e:	66ba      	str	r2, [r7, #104]	@ 0x68
20016c50:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016c52:	6e79      	ldr	r1, [r7, #100]	@ 0x64
20016c54:	6eba      	ldr	r2, [r7, #104]	@ 0x68
20016c56:	e841 2300 	strex	r3, r2, [r1]
20016c5a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
20016c5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
20016c5e:	2b00      	cmp	r3, #0
20016c60:	d1e1      	bne.n	20016c26 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
20016c62:	687b      	ldr	r3, [r7, #4]
20016c64:	2220      	movs	r2, #32
20016c66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
20016c6a:	687b      	ldr	r3, [r7, #4]
20016c6c:	2200      	movs	r2, #0
20016c6e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
20016c70:	687b      	ldr	r3, [r7, #4]
20016c72:	2200      	movs	r2, #0
20016c74:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
20016c76:	687b      	ldr	r3, [r7, #4]
20016c78:	681b      	ldr	r3, [r3, #0]
20016c7a:	4a62      	ldr	r2, [pc, #392]	@ (20016e04 <UART_RxISR_8BIT_FIFOEN+0x364>)
20016c7c:	4293      	cmp	r3, r2
20016c7e:	d026      	beq.n	20016cce <UART_RxISR_8BIT_FIFOEN+0x22e>
20016c80:	687b      	ldr	r3, [r7, #4]
20016c82:	681b      	ldr	r3, [r3, #0]
20016c84:	4a60      	ldr	r2, [pc, #384]	@ (20016e08 <UART_RxISR_8BIT_FIFOEN+0x368>)
20016c86:	4293      	cmp	r3, r2
20016c88:	d021      	beq.n	20016cce <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20016c8a:	687b      	ldr	r3, [r7, #4]
20016c8c:	681b      	ldr	r3, [r3, #0]
20016c8e:	685b      	ldr	r3, [r3, #4]
20016c90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
20016c94:	2b00      	cmp	r3, #0
20016c96:	d01a      	beq.n	20016cce <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20016c98:	687b      	ldr	r3, [r7, #4]
20016c9a:	681b      	ldr	r3, [r3, #0]
20016c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20016ca0:	e853 3f00 	ldrex	r3, [r3]
20016ca4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
20016ca6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20016ca8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20016cac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
20016cb0:	687b      	ldr	r3, [r7, #4]
20016cb2:	681b      	ldr	r3, [r3, #0]
20016cb4:	461a      	mov	r2, r3
20016cb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
20016cba:	657b      	str	r3, [r7, #84]	@ 0x54
20016cbc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016cbe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
20016cc0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
20016cc2:	e841 2300 	strex	r3, r2, [r1]
20016cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
20016cc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20016cca:	2b00      	cmp	r3, #0
20016ccc:	d1e4      	bne.n	20016c98 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20016cce:	687b      	ldr	r3, [r7, #4]
20016cd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20016cd2:	2b01      	cmp	r3, #1
20016cd4:	d130      	bne.n	20016d38 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20016cd6:	687b      	ldr	r3, [r7, #4]
20016cd8:	2200      	movs	r2, #0
20016cda:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20016cdc:	687b      	ldr	r3, [r7, #4]
20016cde:	681b      	ldr	r3, [r3, #0]
20016ce0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016ce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20016ce4:	e853 3f00 	ldrex	r3, [r3]
20016ce8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20016cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20016cec:	f023 0310 	bic.w	r3, r3, #16
20016cf0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
20016cf4:	687b      	ldr	r3, [r7, #4]
20016cf6:	681b      	ldr	r3, [r3, #0]
20016cf8:	461a      	mov	r2, r3
20016cfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
20016cfe:	643b      	str	r3, [r7, #64]	@ 0x40
20016d00:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016d02:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20016d04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20016d06:	e841 2300 	strex	r3, r2, [r1]
20016d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20016d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20016d0e:	2b00      	cmp	r3, #0
20016d10:	d1e4      	bne.n	20016cdc <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
20016d12:	687b      	ldr	r3, [r7, #4]
20016d14:	681b      	ldr	r3, [r3, #0]
20016d16:	69db      	ldr	r3, [r3, #28]
20016d18:	f003 0310 	and.w	r3, r3, #16
20016d1c:	2b10      	cmp	r3, #16
20016d1e:	d103      	bne.n	20016d28 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20016d20:	687b      	ldr	r3, [r7, #4]
20016d22:	681b      	ldr	r3, [r3, #0]
20016d24:	2210      	movs	r2, #16
20016d26:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
20016d28:	687b      	ldr	r3, [r7, #4]
20016d2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
20016d2e:	4619      	mov	r1, r3
20016d30:	6878      	ldr	r0, [r7, #4]
20016d32:	f7fe f8b1 	bl	20014e98 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
20016d36:	e00e      	b.n	20016d56 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
20016d38:	6878      	ldr	r0, [r7, #4]
20016d3a:	f7fe f871 	bl	20014e20 <HAL_UART_RxCpltCallback>
        break;
20016d3e:	e00a      	b.n	20016d56 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
20016d40:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
20016d44:	2b00      	cmp	r3, #0
20016d46:	d006      	beq.n	20016d56 <UART_RxISR_8BIT_FIFOEN+0x2b6>
20016d48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016d4c:	f003 0320 	and.w	r3, r3, #32
20016d50:	2b00      	cmp	r3, #0
20016d52:	f47f aec9 	bne.w	20016ae8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
20016d56:	687b      	ldr	r3, [r7, #4]
20016d58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016d5c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
20016d60:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
20016d64:	2b00      	cmp	r3, #0
20016d66:	d049      	beq.n	20016dfc <UART_RxISR_8BIT_FIFOEN+0x35c>
20016d68:	687b      	ldr	r3, [r7, #4]
20016d6a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20016d6e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
20016d72:	429a      	cmp	r2, r3
20016d74:	d242      	bcs.n	20016dfc <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
20016d76:	687b      	ldr	r3, [r7, #4]
20016d78:	681b      	ldr	r3, [r3, #0]
20016d7a:	3308      	adds	r3, #8
20016d7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016d7e:	6a3b      	ldr	r3, [r7, #32]
20016d80:	e853 3f00 	ldrex	r3, [r3]
20016d84:	61fb      	str	r3, [r7, #28]
   return(result);
20016d86:	69fb      	ldr	r3, [r7, #28]
20016d88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20016d8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20016d90:	687b      	ldr	r3, [r7, #4]
20016d92:	681b      	ldr	r3, [r3, #0]
20016d94:	3308      	adds	r3, #8
20016d96:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
20016d9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
20016d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016d9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20016da0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20016da2:	e841 2300 	strex	r3, r2, [r1]
20016da6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20016da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20016daa:	2b00      	cmp	r3, #0
20016dac:	d1e3      	bne.n	20016d76 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
20016dae:	687b      	ldr	r3, [r7, #4]
20016db0:	4a16      	ldr	r2, [pc, #88]	@ (20016e0c <UART_RxISR_8BIT_FIFOEN+0x36c>)
20016db2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
20016db4:	687b      	ldr	r3, [r7, #4]
20016db6:	681b      	ldr	r3, [r3, #0]
20016db8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016dba:	68fb      	ldr	r3, [r7, #12]
20016dbc:	e853 3f00 	ldrex	r3, [r3]
20016dc0:	60bb      	str	r3, [r7, #8]
   return(result);
20016dc2:	68bb      	ldr	r3, [r7, #8]
20016dc4:	f043 0320 	orr.w	r3, r3, #32
20016dc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20016dcc:	687b      	ldr	r3, [r7, #4]
20016dce:	681b      	ldr	r3, [r3, #0]
20016dd0:	461a      	mov	r2, r3
20016dd2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
20016dd6:	61bb      	str	r3, [r7, #24]
20016dd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016dda:	6979      	ldr	r1, [r7, #20]
20016ddc:	69ba      	ldr	r2, [r7, #24]
20016dde:	e841 2300 	strex	r3, r2, [r1]
20016de2:	613b      	str	r3, [r7, #16]
   return(result);
20016de4:	693b      	ldr	r3, [r7, #16]
20016de6:	2b00      	cmp	r3, #0
20016de8:	d1e4      	bne.n	20016db4 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
20016dea:	e007      	b.n	20016dfc <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20016dec:	687b      	ldr	r3, [r7, #4]
20016dee:	681b      	ldr	r3, [r3, #0]
20016df0:	699a      	ldr	r2, [r3, #24]
20016df2:	687b      	ldr	r3, [r7, #4]
20016df4:	681b      	ldr	r3, [r3, #0]
20016df6:	f042 0208 	orr.w	r2, r2, #8
20016dfa:	619a      	str	r2, [r3, #24]
}
20016dfc:	bf00      	nop
20016dfe:	37b0      	adds	r7, #176	@ 0xb0
20016e00:	46bd      	mov	sp, r7
20016e02:	bd80      	pop	{r7, pc}
20016e04:	46002400 	.word	0x46002400
20016e08:	56002400 	.word	0x56002400
20016e0c:	20016719 	.word	0x20016719

20016e10 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
20016e10:	b580      	push	{r7, lr}
20016e12:	b0ae      	sub	sp, #184	@ 0xb8
20016e14:	af00      	add	r7, sp, #0
20016e16:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
20016e18:	687b      	ldr	r3, [r7, #4]
20016e1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
20016e1e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
20016e22:	687b      	ldr	r3, [r7, #4]
20016e24:	681b      	ldr	r3, [r3, #0]
20016e26:	69db      	ldr	r3, [r3, #28]
20016e28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
20016e2c:	687b      	ldr	r3, [r7, #4]
20016e2e:	681b      	ldr	r3, [r3, #0]
20016e30:	681b      	ldr	r3, [r3, #0]
20016e32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
20016e36:	687b      	ldr	r3, [r7, #4]
20016e38:	681b      	ldr	r3, [r3, #0]
20016e3a:	689b      	ldr	r3, [r3, #8]
20016e3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
20016e40:	687b      	ldr	r3, [r7, #4]
20016e42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20016e46:	2b22      	cmp	r3, #34	@ 0x22
20016e48:	f040 818c 	bne.w	20017164 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
20016e4c:	687b      	ldr	r3, [r7, #4]
20016e4e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
20016e52:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
20016e56:	e12f      	b.n	200170b8 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
20016e58:	687b      	ldr	r3, [r7, #4]
20016e5a:	681b      	ldr	r3, [r3, #0]
20016e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20016e5e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
20016e62:	687b      	ldr	r3, [r7, #4]
20016e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016e66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
20016e6a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
20016e6e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
20016e72:	4013      	ands	r3, r2
20016e74:	b29a      	uxth	r2, r3
20016e76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
20016e7a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
20016e7c:	687b      	ldr	r3, [r7, #4]
20016e7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20016e80:	1c9a      	adds	r2, r3, #2
20016e82:	687b      	ldr	r3, [r7, #4]
20016e84:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
20016e86:	687b      	ldr	r3, [r7, #4]
20016e88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016e8c:	b29b      	uxth	r3, r3
20016e8e:	3b01      	subs	r3, #1
20016e90:	b29a      	uxth	r2, r3
20016e92:	687b      	ldr	r3, [r7, #4]
20016e94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
20016e98:	687b      	ldr	r3, [r7, #4]
20016e9a:	681b      	ldr	r3, [r3, #0]
20016e9c:	69db      	ldr	r3, [r3, #28]
20016e9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
20016ea2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016ea6:	f003 0307 	and.w	r3, r3, #7
20016eaa:	2b00      	cmp	r3, #0
20016eac:	d053      	beq.n	20016f56 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
20016eae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016eb2:	f003 0301 	and.w	r3, r3, #1
20016eb6:	2b00      	cmp	r3, #0
20016eb8:	d011      	beq.n	20016ede <UART_RxISR_16BIT_FIFOEN+0xce>
20016eba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
20016ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20016ec2:	2b00      	cmp	r3, #0
20016ec4:	d00b      	beq.n	20016ede <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
20016ec6:	687b      	ldr	r3, [r7, #4]
20016ec8:	681b      	ldr	r3, [r3, #0]
20016eca:	2201      	movs	r2, #1
20016ecc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
20016ece:	687b      	ldr	r3, [r7, #4]
20016ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016ed4:	f043 0201 	orr.w	r2, r3, #1
20016ed8:	687b      	ldr	r3, [r7, #4]
20016eda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20016ede:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016ee2:	f003 0302 	and.w	r3, r3, #2
20016ee6:	2b00      	cmp	r3, #0
20016ee8:	d011      	beq.n	20016f0e <UART_RxISR_16BIT_FIFOEN+0xfe>
20016eea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
20016eee:	f003 0301 	and.w	r3, r3, #1
20016ef2:	2b00      	cmp	r3, #0
20016ef4:	d00b      	beq.n	20016f0e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
20016ef6:	687b      	ldr	r3, [r7, #4]
20016ef8:	681b      	ldr	r3, [r3, #0]
20016efa:	2202      	movs	r2, #2
20016efc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
20016efe:	687b      	ldr	r3, [r7, #4]
20016f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016f04:	f043 0204 	orr.w	r2, r3, #4
20016f08:	687b      	ldr	r3, [r7, #4]
20016f0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
20016f0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
20016f12:	f003 0304 	and.w	r3, r3, #4
20016f16:	2b00      	cmp	r3, #0
20016f18:	d011      	beq.n	20016f3e <UART_RxISR_16BIT_FIFOEN+0x12e>
20016f1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
20016f1e:	f003 0301 	and.w	r3, r3, #1
20016f22:	2b00      	cmp	r3, #0
20016f24:	d00b      	beq.n	20016f3e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
20016f26:	687b      	ldr	r3, [r7, #4]
20016f28:	681b      	ldr	r3, [r3, #0]
20016f2a:	2204      	movs	r2, #4
20016f2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
20016f2e:	687b      	ldr	r3, [r7, #4]
20016f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016f34:	f043 0202 	orr.w	r2, r3, #2
20016f38:	687b      	ldr	r3, [r7, #4]
20016f3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
20016f3e:	687b      	ldr	r3, [r7, #4]
20016f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
20016f44:	2b00      	cmp	r3, #0
20016f46:	d006      	beq.n	20016f56 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
20016f48:	6878      	ldr	r0, [r7, #4]
20016f4a:	f7fd ff7d 	bl	20014e48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
20016f4e:	687b      	ldr	r3, [r7, #4]
20016f50:	2200      	movs	r2, #0
20016f52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
20016f56:	687b      	ldr	r3, [r7, #4]
20016f58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20016f5c:	b29b      	uxth	r3, r3
20016f5e:	2b00      	cmp	r3, #0
20016f60:	f040 80aa 	bne.w	200170b8 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
20016f64:	687b      	ldr	r3, [r7, #4]
20016f66:	681b      	ldr	r3, [r3, #0]
20016f68:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016f6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
20016f6c:	e853 3f00 	ldrex	r3, [r3]
20016f70:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
20016f72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
20016f74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
20016f78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
20016f7c:	687b      	ldr	r3, [r7, #4]
20016f7e:	681b      	ldr	r3, [r3, #0]
20016f80:	461a      	mov	r2, r3
20016f82:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
20016f86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
20016f8a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016f8c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
20016f8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
20016f92:	e841 2300 	strex	r3, r2, [r1]
20016f96:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
20016f98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
20016f9a:	2b00      	cmp	r3, #0
20016f9c:	d1e2      	bne.n	20016f64 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20016f9e:	687b      	ldr	r3, [r7, #4]
20016fa0:	681b      	ldr	r3, [r3, #0]
20016fa2:	3308      	adds	r3, #8
20016fa4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20016fa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
20016fa8:	e853 3f00 	ldrex	r3, [r3]
20016fac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
20016fae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
20016fb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20016fb4:	f023 0301 	bic.w	r3, r3, #1
20016fb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
20016fbc:	687b      	ldr	r3, [r7, #4]
20016fbe:	681b      	ldr	r3, [r3, #0]
20016fc0:	3308      	adds	r3, #8
20016fc2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
20016fc6:	66fa      	str	r2, [r7, #108]	@ 0x6c
20016fc8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20016fca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
20016fcc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
20016fce:	e841 2300 	strex	r3, r2, [r1]
20016fd2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
20016fd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
20016fd6:	2b00      	cmp	r3, #0
20016fd8:	d1e1      	bne.n	20016f9e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
20016fda:	687b      	ldr	r3, [r7, #4]
20016fdc:	2220      	movs	r2, #32
20016fde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
20016fe2:	687b      	ldr	r3, [r7, #4]
20016fe4:	2200      	movs	r2, #0
20016fe6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
20016fe8:	687b      	ldr	r3, [r7, #4]
20016fea:	2200      	movs	r2, #0
20016fec:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
20016fee:	687b      	ldr	r3, [r7, #4]
20016ff0:	681b      	ldr	r3, [r3, #0]
20016ff2:	4a62      	ldr	r2, [pc, #392]	@ (2001717c <UART_RxISR_16BIT_FIFOEN+0x36c>)
20016ff4:	4293      	cmp	r3, r2
20016ff6:	d026      	beq.n	20017046 <UART_RxISR_16BIT_FIFOEN+0x236>
20016ff8:	687b      	ldr	r3, [r7, #4]
20016ffa:	681b      	ldr	r3, [r3, #0]
20016ffc:	4a60      	ldr	r2, [pc, #384]	@ (20017180 <UART_RxISR_16BIT_FIFOEN+0x370>)
20016ffe:	4293      	cmp	r3, r2
20017000:	d021      	beq.n	20017046 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
20017002:	687b      	ldr	r3, [r7, #4]
20017004:	681b      	ldr	r3, [r3, #0]
20017006:	685b      	ldr	r3, [r3, #4]
20017008:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
2001700c:	2b00      	cmp	r3, #0
2001700e:	d01a      	beq.n	20017046 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
20017010:	687b      	ldr	r3, [r7, #4]
20017012:	681b      	ldr	r3, [r3, #0]
20017014:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20017016:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20017018:	e853 3f00 	ldrex	r3, [r3]
2001701c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
2001701e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20017020:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
20017024:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
20017028:	687b      	ldr	r3, [r7, #4]
2001702a:	681b      	ldr	r3, [r3, #0]
2001702c:	461a      	mov	r2, r3
2001702e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
20017032:	65bb      	str	r3, [r7, #88]	@ 0x58
20017034:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20017036:	6d79      	ldr	r1, [r7, #84]	@ 0x54
20017038:	6dba      	ldr	r2, [r7, #88]	@ 0x58
2001703a:	e841 2300 	strex	r3, r2, [r1]
2001703e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
20017040:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20017042:	2b00      	cmp	r3, #0
20017044:	d1e4      	bne.n	20017010 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20017046:	687b      	ldr	r3, [r7, #4]
20017048:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2001704a:	2b01      	cmp	r3, #1
2001704c:	d130      	bne.n	200170b0 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
2001704e:	687b      	ldr	r3, [r7, #4]
20017050:	2200      	movs	r2, #0
20017052:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20017054:	687b      	ldr	r3, [r7, #4]
20017056:	681b      	ldr	r3, [r3, #0]
20017058:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001705a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
2001705c:	e853 3f00 	ldrex	r3, [r3]
20017060:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
20017062:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20017064:	f023 0310 	bic.w	r3, r3, #16
20017068:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
2001706c:	687b      	ldr	r3, [r7, #4]
2001706e:	681b      	ldr	r3, [r3, #0]
20017070:	461a      	mov	r2, r3
20017072:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
20017076:	647b      	str	r3, [r7, #68]	@ 0x44
20017078:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001707a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
2001707c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
2001707e:	e841 2300 	strex	r3, r2, [r1]
20017082:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20017084:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20017086:	2b00      	cmp	r3, #0
20017088:	d1e4      	bne.n	20017054 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
2001708a:	687b      	ldr	r3, [r7, #4]
2001708c:	681b      	ldr	r3, [r3, #0]
2001708e:	69db      	ldr	r3, [r3, #28]
20017090:	f003 0310 	and.w	r3, r3, #16
20017094:	2b10      	cmp	r3, #16
20017096:	d103      	bne.n	200170a0 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20017098:	687b      	ldr	r3, [r7, #4]
2001709a:	681b      	ldr	r3, [r3, #0]
2001709c:	2210      	movs	r2, #16
2001709e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
200170a0:	687b      	ldr	r3, [r7, #4]
200170a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
200170a6:	4619      	mov	r1, r3
200170a8:	6878      	ldr	r0, [r7, #4]
200170aa:	f7fd fef5 	bl	20014e98 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
200170ae:	e00e      	b.n	200170ce <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
200170b0:	6878      	ldr	r0, [r7, #4]
200170b2:	f7fd feb5 	bl	20014e20 <HAL_UART_RxCpltCallback>
        break;
200170b6:	e00a      	b.n	200170ce <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
200170b8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
200170bc:	2b00      	cmp	r3, #0
200170be:	d006      	beq.n	200170ce <UART_RxISR_16BIT_FIFOEN+0x2be>
200170c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
200170c4:	f003 0320 	and.w	r3, r3, #32
200170c8:	2b00      	cmp	r3, #0
200170ca:	f47f aec5 	bne.w	20016e58 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
200170ce:	687b      	ldr	r3, [r7, #4]
200170d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200170d4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
200170d8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
200170dc:	2b00      	cmp	r3, #0
200170de:	d049      	beq.n	20017174 <UART_RxISR_16BIT_FIFOEN+0x364>
200170e0:	687b      	ldr	r3, [r7, #4]
200170e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
200170e6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
200170ea:	429a      	cmp	r2, r3
200170ec:	d242      	bcs.n	20017174 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
200170ee:	687b      	ldr	r3, [r7, #4]
200170f0:	681b      	ldr	r3, [r3, #0]
200170f2:	3308      	adds	r3, #8
200170f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200170f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200170f8:	e853 3f00 	ldrex	r3, [r3]
200170fc:	623b      	str	r3, [r7, #32]
   return(result);
200170fe:	6a3b      	ldr	r3, [r7, #32]
20017100:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20017104:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
20017108:	687b      	ldr	r3, [r7, #4]
2001710a:	681b      	ldr	r3, [r3, #0]
2001710c:	3308      	adds	r3, #8
2001710e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
20017112:	633a      	str	r2, [r7, #48]	@ 0x30
20017114:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20017116:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20017118:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
2001711a:	e841 2300 	strex	r3, r2, [r1]
2001711e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20017120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20017122:	2b00      	cmp	r3, #0
20017124:	d1e3      	bne.n	200170ee <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
20017126:	687b      	ldr	r3, [r7, #4]
20017128:	4a16      	ldr	r2, [pc, #88]	@ (20017184 <UART_RxISR_16BIT_FIFOEN+0x374>)
2001712a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
2001712c:	687b      	ldr	r3, [r7, #4]
2001712e:	681b      	ldr	r3, [r3, #0]
20017130:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20017132:	693b      	ldr	r3, [r7, #16]
20017134:	e853 3f00 	ldrex	r3, [r3]
20017138:	60fb      	str	r3, [r7, #12]
   return(result);
2001713a:	68fb      	ldr	r3, [r7, #12]
2001713c:	f043 0320 	orr.w	r3, r3, #32
20017140:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
20017144:	687b      	ldr	r3, [r7, #4]
20017146:	681b      	ldr	r3, [r3, #0]
20017148:	461a      	mov	r2, r3
2001714a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
2001714e:	61fb      	str	r3, [r7, #28]
20017150:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20017152:	69b9      	ldr	r1, [r7, #24]
20017154:	69fa      	ldr	r2, [r7, #28]
20017156:	e841 2300 	strex	r3, r2, [r1]
2001715a:	617b      	str	r3, [r7, #20]
   return(result);
2001715c:	697b      	ldr	r3, [r7, #20]
2001715e:	2b00      	cmp	r3, #0
20017160:	d1e4      	bne.n	2001712c <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
20017162:	e007      	b.n	20017174 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
20017164:	687b      	ldr	r3, [r7, #4]
20017166:	681b      	ldr	r3, [r3, #0]
20017168:	699a      	ldr	r2, [r3, #24]
2001716a:	687b      	ldr	r3, [r7, #4]
2001716c:	681b      	ldr	r3, [r3, #0]
2001716e:	f042 0208 	orr.w	r2, r2, #8
20017172:	619a      	str	r2, [r3, #24]
}
20017174:	bf00      	nop
20017176:	37b8      	adds	r7, #184	@ 0xb8
20017178:	46bd      	mov	sp, r7
2001717a:	bd80      	pop	{r7, pc}
2001717c:	46002400 	.word	0x46002400
20017180:	56002400 	.word	0x56002400
20017184:	200168dd 	.word	0x200168dd

20017188 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
20017188:	b580      	push	{r7, lr}
2001718a:	b086      	sub	sp, #24
2001718c:	af00      	add	r7, sp, #0
2001718e:	60f8      	str	r0, [r7, #12]
20017190:	60b9      	str	r1, [r7, #8]
20017192:	607a      	str	r2, [r7, #4]
20017194:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
20017196:	68fb      	ldr	r3, [r7, #12]
20017198:	2b00      	cmp	r3, #0
2001719a:	d101      	bne.n	200171a0 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
2001719c:	2301      	movs	r3, #1
2001719e:	e058      	b.n	20017252 <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
200171a0:	68fb      	ldr	r3, [r7, #12]
200171a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200171a6:	2b00      	cmp	r3, #0
200171a8:	d106      	bne.n	200171b8 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
200171aa:	68fb      	ldr	r3, [r7, #12]
200171ac:	2200      	movs	r2, #0
200171ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
200171b2:	68f8      	ldr	r0, [r7, #12]
200171b4:	f7ea fcec 	bl	20001b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
200171b8:	68fb      	ldr	r3, [r7, #12]
200171ba:	2224      	movs	r2, #36	@ 0x24
200171bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
200171c0:	68fb      	ldr	r3, [r7, #12]
200171c2:	681b      	ldr	r3, [r3, #0]
200171c4:	681a      	ldr	r2, [r3, #0]
200171c6:	68fb      	ldr	r3, [r7, #12]
200171c8:	681b      	ldr	r3, [r3, #0]
200171ca:	f022 0201 	bic.w	r2, r2, #1
200171ce:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
200171d0:	68fb      	ldr	r3, [r7, #12]
200171d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200171d4:	2b00      	cmp	r3, #0
200171d6:	d002      	beq.n	200171de <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
200171d8:	68f8      	ldr	r0, [r7, #12]
200171da:	f7fe fa29 	bl	20015630 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
200171de:	68f8      	ldr	r0, [r7, #12]
200171e0:	f7fe f884 	bl	200152ec <UART_SetConfig>
200171e4:	4603      	mov	r3, r0
200171e6:	2b01      	cmp	r3, #1
200171e8:	d101      	bne.n	200171ee <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
200171ea:	2301      	movs	r3, #1
200171ec:	e031      	b.n	20017252 <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
200171ee:	68fb      	ldr	r3, [r7, #12]
200171f0:	681b      	ldr	r3, [r3, #0]
200171f2:	689a      	ldr	r2, [r3, #8]
200171f4:	68fb      	ldr	r3, [r7, #12]
200171f6:	681b      	ldr	r3, [r3, #0]
200171f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
200171fc:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
200171fe:	68fb      	ldr	r3, [r7, #12]
20017200:	681b      	ldr	r3, [r3, #0]
20017202:	689b      	ldr	r3, [r3, #8]
20017204:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
20017208:	68fb      	ldr	r3, [r7, #12]
2001720a:	681b      	ldr	r3, [r3, #0]
2001720c:	68ba      	ldr	r2, [r7, #8]
2001720e:	430a      	orrs	r2, r1
20017210:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
20017212:	687b      	ldr	r3, [r7, #4]
20017214:	055b      	lsls	r3, r3, #21
20017216:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
20017218:	683b      	ldr	r3, [r7, #0]
2001721a:	041b      	lsls	r3, r3, #16
2001721c:	697a      	ldr	r2, [r7, #20]
2001721e:	4313      	orrs	r3, r2
20017220:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
20017222:	68fb      	ldr	r3, [r7, #12]
20017224:	681b      	ldr	r3, [r3, #0]
20017226:	681b      	ldr	r3, [r3, #0]
20017228:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
2001722c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
20017230:	68fa      	ldr	r2, [r7, #12]
20017232:	6812      	ldr	r2, [r2, #0]
20017234:	6979      	ldr	r1, [r7, #20]
20017236:	430b      	orrs	r3, r1
20017238:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
2001723a:	68fb      	ldr	r3, [r7, #12]
2001723c:	681b      	ldr	r3, [r3, #0]
2001723e:	681a      	ldr	r2, [r3, #0]
20017240:	68fb      	ldr	r3, [r7, #12]
20017242:	681b      	ldr	r3, [r3, #0]
20017244:	f042 0201 	orr.w	r2, r2, #1
20017248:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
2001724a:	68f8      	ldr	r0, [r7, #12]
2001724c:	f7fe fa92 	bl	20015774 <UART_CheckIdleState>
20017250:	4603      	mov	r3, r0
}
20017252:	4618      	mov	r0, r3
20017254:	3718      	adds	r7, #24
20017256:	46bd      	mov	sp, r7
20017258:	bd80      	pop	{r7, pc}

2001725a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
2001725a:	b480      	push	{r7}
2001725c:	b083      	sub	sp, #12
2001725e:	af00      	add	r7, sp, #0
20017260:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
20017262:	bf00      	nop
20017264:	370c      	adds	r7, #12
20017266:	46bd      	mov	sp, r7
20017268:	f85d 7b04 	ldr.w	r7, [sp], #4
2001726c:	4770      	bx	lr

2001726e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
2001726e:	b480      	push	{r7}
20017270:	b083      	sub	sp, #12
20017272:	af00      	add	r7, sp, #0
20017274:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
20017276:	bf00      	nop
20017278:	370c      	adds	r7, #12
2001727a:	46bd      	mov	sp, r7
2001727c:	f85d 7b04 	ldr.w	r7, [sp], #4
20017280:	4770      	bx	lr

20017282 <HAL_MultiProcessorEx_AddressLength_Set>:
  *          @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address
  *          @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength)
{
20017282:	b580      	push	{r7, lr}
20017284:	b082      	sub	sp, #8
20017286:	af00      	add	r7, sp, #0
20017288:	6078      	str	r0, [r7, #4]
2001728a:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
2001728c:	687b      	ldr	r3, [r7, #4]
2001728e:	2b00      	cmp	r3, #0
20017290:	d101      	bne.n	20017296 <HAL_MultiProcessorEx_AddressLength_Set+0x14>
  {
    return HAL_ERROR;
20017292:	2301      	movs	r3, #1
20017294:	e021      	b.n	200172da <HAL_MultiProcessorEx_AddressLength_Set+0x58>
  }

  /* Check the address length parameter */
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));

  huart->gState = HAL_UART_STATE_BUSY;
20017296:	687b      	ldr	r3, [r7, #4]
20017298:	2224      	movs	r2, #36	@ 0x24
2001729a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
2001729e:	687b      	ldr	r3, [r7, #4]
200172a0:	681b      	ldr	r3, [r3, #0]
200172a2:	681a      	ldr	r2, [r3, #0]
200172a4:	687b      	ldr	r3, [r7, #4]
200172a6:	681b      	ldr	r3, [r3, #0]
200172a8:	f022 0201 	bic.w	r2, r2, #1
200172ac:	601a      	str	r2, [r3, #0]

  /* Set the address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
200172ae:	687b      	ldr	r3, [r7, #4]
200172b0:	681b      	ldr	r3, [r3, #0]
200172b2:	685b      	ldr	r3, [r3, #4]
200172b4:	f023 0110 	bic.w	r1, r3, #16
200172b8:	687b      	ldr	r3, [r7, #4]
200172ba:	681b      	ldr	r3, [r3, #0]
200172bc:	683a      	ldr	r2, [r7, #0]
200172be:	430a      	orrs	r2, r1
200172c0:	605a      	str	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
200172c2:	687b      	ldr	r3, [r7, #4]
200172c4:	681b      	ldr	r3, [r3, #0]
200172c6:	681a      	ldr	r2, [r3, #0]
200172c8:	687b      	ldr	r3, [r7, #4]
200172ca:	681b      	ldr	r3, [r3, #0]
200172cc:	f042 0201 	orr.w	r2, r2, #1
200172d0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState to Ready */
  return (UART_CheckIdleState(huart));
200172d2:	6878      	ldr	r0, [r7, #4]
200172d4:	f7fe fa4e 	bl	20015774 <UART_CheckIdleState>
200172d8:	4603      	mov	r3, r0
}
200172da:	4618      	mov	r0, r3
200172dc:	3708      	adds	r7, #8
200172de:	46bd      	mov	sp, r7
200172e0:	bd80      	pop	{r7, pc}

200172e2 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_ADDRESS
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
200172e2:	b580      	push	{r7, lr}
200172e4:	b088      	sub	sp, #32
200172e6:	af02      	add	r7, sp, #8
200172e8:	60f8      	str	r0, [r7, #12]
200172ea:	1d3b      	adds	r3, r7, #4
200172ec:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
200172f0:	2300      	movs	r3, #0
200172f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
200172f4:	68fb      	ldr	r3, [r7, #12]
200172f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200172fa:	2b01      	cmp	r3, #1
200172fc:	d101      	bne.n	20017302 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
200172fe:	2302      	movs	r3, #2
20017300:	e03c      	b.n	2001737c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9a>
20017302:	68fb      	ldr	r3, [r7, #12]
20017304:	2201      	movs	r2, #1
20017306:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
2001730a:	68fb      	ldr	r3, [r7, #12]
2001730c:	2224      	movs	r2, #36	@ 0x24
2001730e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
20017312:	68fb      	ldr	r3, [r7, #12]
20017314:	681b      	ldr	r3, [r3, #0]
20017316:	681a      	ldr	r2, [r3, #0]
20017318:	68fb      	ldr	r3, [r7, #12]
2001731a:	681b      	ldr	r3, [r3, #0]
2001731c:	f022 0201 	bic.w	r2, r2, #1
20017320:	601a      	str	r2, [r3, #0]


  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
20017322:	687b      	ldr	r3, [r7, #4]
20017324:	2b00      	cmp	r3, #0
20017326:	d105      	bne.n	20017334 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x52>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
20017328:	1d3b      	adds	r3, r7, #4
2001732a:	e893 0006 	ldmia.w	r3, {r1, r2}
2001732e:	68f8      	ldr	r0, [r7, #12]
20017330:	f000 fc14 	bl	20017b5c <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
20017334:	68fb      	ldr	r3, [r7, #12]
20017336:	681b      	ldr	r3, [r3, #0]
20017338:	681a      	ldr	r2, [r3, #0]
2001733a:	68fb      	ldr	r3, [r7, #12]
2001733c:	681b      	ldr	r3, [r3, #0]
2001733e:	f042 0201 	orr.w	r2, r2, #1
20017342:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
20017344:	f7eb fad4 	bl	200028f0 <HAL_GetTick>
20017348:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
2001734a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
2001734e:	9300      	str	r3, [sp, #0]
20017350:	693b      	ldr	r3, [r7, #16]
20017352:	2200      	movs	r2, #0
20017354:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
20017358:	68f8      	ldr	r0, [r7, #12]
2001735a:	f7fe fab5 	bl	200158c8 <UART_WaitOnFlagUntilTimeout>
2001735e:	4603      	mov	r3, r0
20017360:	2b00      	cmp	r3, #0
20017362:	d002      	beq.n	2001736a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x88>
  {
    status = HAL_TIMEOUT;
20017364:	2303      	movs	r3, #3
20017366:	75fb      	strb	r3, [r7, #23]
20017368:	e003      	b.n	20017372 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x90>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
2001736a:	68fb      	ldr	r3, [r7, #12]
2001736c:	2220      	movs	r2, #32
2001736e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
20017372:	68fb      	ldr	r3, [r7, #12]
20017374:	2200      	movs	r2, #0
20017376:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
2001737a:	7dfb      	ldrb	r3, [r7, #23]
}
2001737c:	4618      	mov	r0, r3
2001737e:	3718      	adds	r7, #24
20017380:	46bd      	mov	sp, r7
20017382:	bd80      	pop	{r7, pc}

20017384 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
20017384:	b480      	push	{r7}
20017386:	b089      	sub	sp, #36	@ 0x24
20017388:	af00      	add	r7, sp, #0
2001738a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
2001738c:	687b      	ldr	r3, [r7, #4]
2001738e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20017392:	2b01      	cmp	r3, #1
20017394:	d101      	bne.n	2001739a <HAL_UARTEx_EnableStopMode+0x16>
20017396:	2302      	movs	r3, #2
20017398:	e021      	b.n	200173de <HAL_UARTEx_EnableStopMode+0x5a>
2001739a:	687b      	ldr	r3, [r7, #4]
2001739c:	2201      	movs	r2, #1
2001739e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
200173a2:	687b      	ldr	r3, [r7, #4]
200173a4:	681b      	ldr	r3, [r3, #0]
200173a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200173a8:	68fb      	ldr	r3, [r7, #12]
200173aa:	e853 3f00 	ldrex	r3, [r3]
200173ae:	60bb      	str	r3, [r7, #8]
   return(result);
200173b0:	68bb      	ldr	r3, [r7, #8]
200173b2:	f043 0302 	orr.w	r3, r3, #2
200173b6:	61fb      	str	r3, [r7, #28]
200173b8:	687b      	ldr	r3, [r7, #4]
200173ba:	681b      	ldr	r3, [r3, #0]
200173bc:	461a      	mov	r2, r3
200173be:	69fb      	ldr	r3, [r7, #28]
200173c0:	61bb      	str	r3, [r7, #24]
200173c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200173c4:	6979      	ldr	r1, [r7, #20]
200173c6:	69ba      	ldr	r2, [r7, #24]
200173c8:	e841 2300 	strex	r3, r2, [r1]
200173cc:	613b      	str	r3, [r7, #16]
   return(result);
200173ce:	693b      	ldr	r3, [r7, #16]
200173d0:	2b00      	cmp	r3, #0
200173d2:	d1e6      	bne.n	200173a2 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
200173d4:	687b      	ldr	r3, [r7, #4]
200173d6:	2200      	movs	r2, #0
200173d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200173dc:	2300      	movs	r3, #0
}
200173de:	4618      	mov	r0, r3
200173e0:	3724      	adds	r7, #36	@ 0x24
200173e2:	46bd      	mov	sp, r7
200173e4:	f85d 7b04 	ldr.w	r7, [sp], #4
200173e8:	4770      	bx	lr

200173ea <HAL_UARTEx_DisableStopMode>:
  * @brief Disable UART Stop Mode.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart)
{
200173ea:	b480      	push	{r7}
200173ec:	b089      	sub	sp, #36	@ 0x24
200173ee:	af00      	add	r7, sp, #0
200173f0:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
200173f2:	687b      	ldr	r3, [r7, #4]
200173f4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200173f8:	2b01      	cmp	r3, #1
200173fa:	d101      	bne.n	20017400 <HAL_UARTEx_DisableStopMode+0x16>
200173fc:	2302      	movs	r3, #2
200173fe:	e021      	b.n	20017444 <HAL_UARTEx_DisableStopMode+0x5a>
20017400:	687b      	ldr	r3, [r7, #4]
20017402:	2201      	movs	r2, #1
20017404:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Clear UESM bit */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
20017408:	687b      	ldr	r3, [r7, #4]
2001740a:	681b      	ldr	r3, [r3, #0]
2001740c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2001740e:	68fb      	ldr	r3, [r7, #12]
20017410:	e853 3f00 	ldrex	r3, [r3]
20017414:	60bb      	str	r3, [r7, #8]
   return(result);
20017416:	68bb      	ldr	r3, [r7, #8]
20017418:	f023 0302 	bic.w	r3, r3, #2
2001741c:	61fb      	str	r3, [r7, #28]
2001741e:	687b      	ldr	r3, [r7, #4]
20017420:	681b      	ldr	r3, [r3, #0]
20017422:	461a      	mov	r2, r3
20017424:	69fb      	ldr	r3, [r7, #28]
20017426:	61bb      	str	r3, [r7, #24]
20017428:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2001742a:	6979      	ldr	r1, [r7, #20]
2001742c:	69ba      	ldr	r2, [r7, #24]
2001742e:	e841 2300 	strex	r3, r2, [r1]
20017432:	613b      	str	r3, [r7, #16]
   return(result);
20017434:	693b      	ldr	r3, [r7, #16]
20017436:	2b00      	cmp	r3, #0
20017438:	d1e6      	bne.n	20017408 <HAL_UARTEx_DisableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
2001743a:	687b      	ldr	r3, [r7, #4]
2001743c:	2200      	movs	r2, #0
2001743e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20017442:	2300      	movs	r3, #0
}
20017444:	4618      	mov	r0, r3
20017446:	3724      	adds	r7, #36	@ 0x24
20017448:	46bd      	mov	sp, r7
2001744a:	f85d 7b04 	ldr.w	r7, [sp], #4
2001744e:	4770      	bx	lr

20017450 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
20017450:	b580      	push	{r7, lr}
20017452:	b084      	sub	sp, #16
20017454:	af00      	add	r7, sp, #0
20017456:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
20017458:	687b      	ldr	r3, [r7, #4]
2001745a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
2001745e:	2b01      	cmp	r3, #1
20017460:	d101      	bne.n	20017466 <HAL_UARTEx_EnableFifoMode+0x16>
20017462:	2302      	movs	r3, #2
20017464:	e02b      	b.n	200174be <HAL_UARTEx_EnableFifoMode+0x6e>
20017466:	687b      	ldr	r3, [r7, #4]
20017468:	2201      	movs	r2, #1
2001746a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
2001746e:	687b      	ldr	r3, [r7, #4]
20017470:	2224      	movs	r2, #36	@ 0x24
20017472:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
20017476:	687b      	ldr	r3, [r7, #4]
20017478:	681b      	ldr	r3, [r3, #0]
2001747a:	681b      	ldr	r3, [r3, #0]
2001747c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
2001747e:	687b      	ldr	r3, [r7, #4]
20017480:	681b      	ldr	r3, [r3, #0]
20017482:	681a      	ldr	r2, [r3, #0]
20017484:	687b      	ldr	r3, [r7, #4]
20017486:	681b      	ldr	r3, [r3, #0]
20017488:	f022 0201 	bic.w	r2, r2, #1
2001748c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
2001748e:	68fb      	ldr	r3, [r7, #12]
20017490:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20017494:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
20017496:	687b      	ldr	r3, [r7, #4]
20017498:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
2001749c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
2001749e:	687b      	ldr	r3, [r7, #4]
200174a0:	681b      	ldr	r3, [r3, #0]
200174a2:	68fa      	ldr	r2, [r7, #12]
200174a4:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
200174a6:	6878      	ldr	r0, [r7, #4]
200174a8:	f000 fb7c 	bl	20017ba4 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
200174ac:	687b      	ldr	r3, [r7, #4]
200174ae:	2220      	movs	r2, #32
200174b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
200174b4:	687b      	ldr	r3, [r7, #4]
200174b6:	2200      	movs	r2, #0
200174b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200174bc:	2300      	movs	r3, #0
}
200174be:	4618      	mov	r0, r3
200174c0:	3710      	adds	r7, #16
200174c2:	46bd      	mov	sp, r7
200174c4:	bd80      	pop	{r7, pc}

200174c6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
200174c6:	b480      	push	{r7}
200174c8:	b085      	sub	sp, #20
200174ca:	af00      	add	r7, sp, #0
200174cc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
200174ce:	687b      	ldr	r3, [r7, #4]
200174d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200174d4:	2b01      	cmp	r3, #1
200174d6:	d101      	bne.n	200174dc <HAL_UARTEx_DisableFifoMode+0x16>
200174d8:	2302      	movs	r3, #2
200174da:	e027      	b.n	2001752c <HAL_UARTEx_DisableFifoMode+0x66>
200174dc:	687b      	ldr	r3, [r7, #4]
200174de:	2201      	movs	r2, #1
200174e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
200174e4:	687b      	ldr	r3, [r7, #4]
200174e6:	2224      	movs	r2, #36	@ 0x24
200174e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
200174ec:	687b      	ldr	r3, [r7, #4]
200174ee:	681b      	ldr	r3, [r3, #0]
200174f0:	681b      	ldr	r3, [r3, #0]
200174f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
200174f4:	687b      	ldr	r3, [r7, #4]
200174f6:	681b      	ldr	r3, [r3, #0]
200174f8:	681a      	ldr	r2, [r3, #0]
200174fa:	687b      	ldr	r3, [r7, #4]
200174fc:	681b      	ldr	r3, [r3, #0]
200174fe:	f022 0201 	bic.w	r2, r2, #1
20017502:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
20017504:	68fb      	ldr	r3, [r7, #12]
20017506:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
2001750a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
2001750c:	687b      	ldr	r3, [r7, #4]
2001750e:	2200      	movs	r2, #0
20017510:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
20017512:	687b      	ldr	r3, [r7, #4]
20017514:	681b      	ldr	r3, [r3, #0]
20017516:	68fa      	ldr	r2, [r7, #12]
20017518:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
2001751a:	687b      	ldr	r3, [r7, #4]
2001751c:	2220      	movs	r2, #32
2001751e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
20017522:	687b      	ldr	r3, [r7, #4]
20017524:	2200      	movs	r2, #0
20017526:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2001752a:	2300      	movs	r3, #0
}
2001752c:	4618      	mov	r0, r3
2001752e:	3714      	adds	r7, #20
20017530:	46bd      	mov	sp, r7
20017532:	f85d 7b04 	ldr.w	r7, [sp], #4
20017536:	4770      	bx	lr

20017538 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
20017538:	b580      	push	{r7, lr}
2001753a:	b084      	sub	sp, #16
2001753c:	af00      	add	r7, sp, #0
2001753e:	6078      	str	r0, [r7, #4]
20017540:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
20017542:	687b      	ldr	r3, [r7, #4]
20017544:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20017548:	2b01      	cmp	r3, #1
2001754a:	d101      	bne.n	20017550 <HAL_UARTEx_SetTxFifoThreshold+0x18>
2001754c:	2302      	movs	r3, #2
2001754e:	e02d      	b.n	200175ac <HAL_UARTEx_SetTxFifoThreshold+0x74>
20017550:	687b      	ldr	r3, [r7, #4]
20017552:	2201      	movs	r2, #1
20017554:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
20017558:	687b      	ldr	r3, [r7, #4]
2001755a:	2224      	movs	r2, #36	@ 0x24
2001755c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
20017560:	687b      	ldr	r3, [r7, #4]
20017562:	681b      	ldr	r3, [r3, #0]
20017564:	681b      	ldr	r3, [r3, #0]
20017566:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
20017568:	687b      	ldr	r3, [r7, #4]
2001756a:	681b      	ldr	r3, [r3, #0]
2001756c:	681a      	ldr	r2, [r3, #0]
2001756e:	687b      	ldr	r3, [r7, #4]
20017570:	681b      	ldr	r3, [r3, #0]
20017572:	f022 0201 	bic.w	r2, r2, #1
20017576:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
20017578:	687b      	ldr	r3, [r7, #4]
2001757a:	681b      	ldr	r3, [r3, #0]
2001757c:	689b      	ldr	r3, [r3, #8]
2001757e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
20017582:	687b      	ldr	r3, [r7, #4]
20017584:	681b      	ldr	r3, [r3, #0]
20017586:	683a      	ldr	r2, [r7, #0]
20017588:	430a      	orrs	r2, r1
2001758a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
2001758c:	6878      	ldr	r0, [r7, #4]
2001758e:	f000 fb09 	bl	20017ba4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
20017592:	687b      	ldr	r3, [r7, #4]
20017594:	681b      	ldr	r3, [r3, #0]
20017596:	68fa      	ldr	r2, [r7, #12]
20017598:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
2001759a:	687b      	ldr	r3, [r7, #4]
2001759c:	2220      	movs	r2, #32
2001759e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
200175a2:	687b      	ldr	r3, [r7, #4]
200175a4:	2200      	movs	r2, #0
200175a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200175aa:	2300      	movs	r3, #0
}
200175ac:	4618      	mov	r0, r3
200175ae:	3710      	adds	r7, #16
200175b0:	46bd      	mov	sp, r7
200175b2:	bd80      	pop	{r7, pc}

200175b4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
200175b4:	b580      	push	{r7, lr}
200175b6:	b084      	sub	sp, #16
200175b8:	af00      	add	r7, sp, #0
200175ba:	6078      	str	r0, [r7, #4]
200175bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
200175be:	687b      	ldr	r3, [r7, #4]
200175c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200175c4:	2b01      	cmp	r3, #1
200175c6:	d101      	bne.n	200175cc <HAL_UARTEx_SetRxFifoThreshold+0x18>
200175c8:	2302      	movs	r3, #2
200175ca:	e02d      	b.n	20017628 <HAL_UARTEx_SetRxFifoThreshold+0x74>
200175cc:	687b      	ldr	r3, [r7, #4]
200175ce:	2201      	movs	r2, #1
200175d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
200175d4:	687b      	ldr	r3, [r7, #4]
200175d6:	2224      	movs	r2, #36	@ 0x24
200175d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
200175dc:	687b      	ldr	r3, [r7, #4]
200175de:	681b      	ldr	r3, [r3, #0]
200175e0:	681b      	ldr	r3, [r3, #0]
200175e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
200175e4:	687b      	ldr	r3, [r7, #4]
200175e6:	681b      	ldr	r3, [r3, #0]
200175e8:	681a      	ldr	r2, [r3, #0]
200175ea:	687b      	ldr	r3, [r7, #4]
200175ec:	681b      	ldr	r3, [r3, #0]
200175ee:	f022 0201 	bic.w	r2, r2, #1
200175f2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
200175f4:	687b      	ldr	r3, [r7, #4]
200175f6:	681b      	ldr	r3, [r3, #0]
200175f8:	689b      	ldr	r3, [r3, #8]
200175fa:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
200175fe:	687b      	ldr	r3, [r7, #4]
20017600:	681b      	ldr	r3, [r3, #0]
20017602:	683a      	ldr	r2, [r7, #0]
20017604:	430a      	orrs	r2, r1
20017606:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
20017608:	6878      	ldr	r0, [r7, #4]
2001760a:	f000 facb 	bl	20017ba4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
2001760e:	687b      	ldr	r3, [r7, #4]
20017610:	681b      	ldr	r3, [r3, #0]
20017612:	68fa      	ldr	r2, [r7, #12]
20017614:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
20017616:	687b      	ldr	r3, [r7, #4]
20017618:	2220      	movs	r2, #32
2001761a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
2001761e:	687b      	ldr	r3, [r7, #4]
20017620:	2200      	movs	r2, #0
20017622:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20017626:	2300      	movs	r3, #0
}
20017628:	4618      	mov	r0, r3
2001762a:	3710      	adds	r7, #16
2001762c:	46bd      	mov	sp, r7
2001762e:	bd80      	pop	{r7, pc}

20017630 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
20017630:	b580      	push	{r7, lr}
20017632:	b088      	sub	sp, #32
20017634:	af00      	add	r7, sp, #0
20017636:	60f8      	str	r0, [r7, #12]
20017638:	60b9      	str	r1, [r7, #8]
2001763a:	603b      	str	r3, [r7, #0]
2001763c:	4613      	mov	r3, r2
2001763e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
20017640:	68fb      	ldr	r3, [r7, #12]
20017642:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20017646:	2b20      	cmp	r3, #32
20017648:	f040 80fe 	bne.w	20017848 <HAL_UARTEx_ReceiveToIdle+0x218>
  {
    if ((pData == NULL) || (Size == 0U))
2001764c:	68bb      	ldr	r3, [r7, #8]
2001764e:	2b00      	cmp	r3, #0
20017650:	d002      	beq.n	20017658 <HAL_UARTEx_ReceiveToIdle+0x28>
20017652:	88fb      	ldrh	r3, [r7, #6]
20017654:	2b00      	cmp	r3, #0
20017656:	d101      	bne.n	2001765c <HAL_UARTEx_ReceiveToIdle+0x2c>
    {
      return  HAL_ERROR;
20017658:	2301      	movs	r3, #1
2001765a:	e0f6      	b.n	2001784a <HAL_UARTEx_ReceiveToIdle+0x21a>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
2001765c:	68fb      	ldr	r3, [r7, #12]
2001765e:	681b      	ldr	r3, [r3, #0]
20017660:	689b      	ldr	r3, [r3, #8]
20017662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20017666:	2b40      	cmp	r3, #64	@ 0x40
20017668:	d107      	bne.n	2001767a <HAL_UARTEx_ReceiveToIdle+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
2001766a:	68fb      	ldr	r3, [r7, #12]
2001766c:	681b      	ldr	r3, [r3, #0]
2001766e:	689a      	ldr	r2, [r3, #8]
20017670:	68fb      	ldr	r3, [r7, #12]
20017672:	681b      	ldr	r3, [r3, #0]
20017674:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
20017678:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
2001767a:	68fb      	ldr	r3, [r7, #12]
2001767c:	2200      	movs	r2, #0
2001767e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
20017682:	68fb      	ldr	r3, [r7, #12]
20017684:	2222      	movs	r2, #34	@ 0x22
20017686:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
2001768a:	68fb      	ldr	r3, [r7, #12]
2001768c:	2201      	movs	r2, #1
2001768e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
20017690:	68fb      	ldr	r3, [r7, #12]
20017692:	2200      	movs	r2, #0
20017694:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
20017696:	f7eb f92b 	bl	200028f0 <HAL_GetTick>
2001769a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
2001769c:	68fb      	ldr	r3, [r7, #12]
2001769e:	88fa      	ldrh	r2, [r7, #6]
200176a0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
200176a4:	68fb      	ldr	r3, [r7, #12]
200176a6:	88fa      	ldrh	r2, [r7, #6]
200176a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
200176ac:	68fb      	ldr	r3, [r7, #12]
200176ae:	689b      	ldr	r3, [r3, #8]
200176b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200176b4:	d10e      	bne.n	200176d4 <HAL_UARTEx_ReceiveToIdle+0xa4>
200176b6:	68fb      	ldr	r3, [r7, #12]
200176b8:	691b      	ldr	r3, [r3, #16]
200176ba:	2b00      	cmp	r3, #0
200176bc:	d105      	bne.n	200176ca <HAL_UARTEx_ReceiveToIdle+0x9a>
200176be:	68fb      	ldr	r3, [r7, #12]
200176c0:	f240 12ff 	movw	r2, #511	@ 0x1ff
200176c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200176c8:	e02d      	b.n	20017726 <HAL_UARTEx_ReceiveToIdle+0xf6>
200176ca:	68fb      	ldr	r3, [r7, #12]
200176cc:	22ff      	movs	r2, #255	@ 0xff
200176ce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200176d2:	e028      	b.n	20017726 <HAL_UARTEx_ReceiveToIdle+0xf6>
200176d4:	68fb      	ldr	r3, [r7, #12]
200176d6:	689b      	ldr	r3, [r3, #8]
200176d8:	2b00      	cmp	r3, #0
200176da:	d10d      	bne.n	200176f8 <HAL_UARTEx_ReceiveToIdle+0xc8>
200176dc:	68fb      	ldr	r3, [r7, #12]
200176de:	691b      	ldr	r3, [r3, #16]
200176e0:	2b00      	cmp	r3, #0
200176e2:	d104      	bne.n	200176ee <HAL_UARTEx_ReceiveToIdle+0xbe>
200176e4:	68fb      	ldr	r3, [r7, #12]
200176e6:	22ff      	movs	r2, #255	@ 0xff
200176e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200176ec:	e01b      	b.n	20017726 <HAL_UARTEx_ReceiveToIdle+0xf6>
200176ee:	68fb      	ldr	r3, [r7, #12]
200176f0:	227f      	movs	r2, #127	@ 0x7f
200176f2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
200176f6:	e016      	b.n	20017726 <HAL_UARTEx_ReceiveToIdle+0xf6>
200176f8:	68fb      	ldr	r3, [r7, #12]
200176fa:	689b      	ldr	r3, [r3, #8]
200176fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20017700:	d10d      	bne.n	2001771e <HAL_UARTEx_ReceiveToIdle+0xee>
20017702:	68fb      	ldr	r3, [r7, #12]
20017704:	691b      	ldr	r3, [r3, #16]
20017706:	2b00      	cmp	r3, #0
20017708:	d104      	bne.n	20017714 <HAL_UARTEx_ReceiveToIdle+0xe4>
2001770a:	68fb      	ldr	r3, [r7, #12]
2001770c:	227f      	movs	r2, #127	@ 0x7f
2001770e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
20017712:	e008      	b.n	20017726 <HAL_UARTEx_ReceiveToIdle+0xf6>
20017714:	68fb      	ldr	r3, [r7, #12]
20017716:	223f      	movs	r2, #63	@ 0x3f
20017718:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
2001771c:	e003      	b.n	20017726 <HAL_UARTEx_ReceiveToIdle+0xf6>
2001771e:	68fb      	ldr	r3, [r7, #12]
20017720:	2200      	movs	r2, #0
20017722:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
20017726:	68fb      	ldr	r3, [r7, #12]
20017728:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
2001772c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
2001772e:	68fb      	ldr	r3, [r7, #12]
20017730:	689b      	ldr	r3, [r3, #8]
20017732:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20017736:	d108      	bne.n	2001774a <HAL_UARTEx_ReceiveToIdle+0x11a>
20017738:	68fb      	ldr	r3, [r7, #12]
2001773a:	691b      	ldr	r3, [r3, #16]
2001773c:	2b00      	cmp	r3, #0
2001773e:	d104      	bne.n	2001774a <HAL_UARTEx_ReceiveToIdle+0x11a>
    {
      pdata8bits  = NULL;
20017740:	2300      	movs	r3, #0
20017742:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
20017744:	68bb      	ldr	r3, [r7, #8]
20017746:	61bb      	str	r3, [r7, #24]
20017748:	e003      	b.n	20017752 <HAL_UARTEx_ReceiveToIdle+0x122>
    }
    else
    {
      pdata8bits  = pData;
2001774a:	68bb      	ldr	r3, [r7, #8]
2001774c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
2001774e:	2300      	movs	r3, #0
20017750:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
20017752:	683b      	ldr	r3, [r7, #0]
20017754:	2200      	movs	r2, #0
20017756:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
20017758:	e05f      	b.n	2001781a <HAL_UARTEx_ReceiveToIdle+0x1ea>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
2001775a:	68fb      	ldr	r3, [r7, #12]
2001775c:	681b      	ldr	r3, [r3, #0]
2001775e:	69db      	ldr	r3, [r3, #28]
20017760:	f003 0310 	and.w	r3, r3, #16
20017764:	2b10      	cmp	r3, #16
20017766:	d110      	bne.n	2001778a <HAL_UARTEx_ReceiveToIdle+0x15a>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20017768:	68fb      	ldr	r3, [r7, #12]
2001776a:	681b      	ldr	r3, [r3, #0]
2001776c:	2210      	movs	r2, #16
2001776e:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
20017770:	683b      	ldr	r3, [r7, #0]
20017772:	881b      	ldrh	r3, [r3, #0]
20017774:	2b00      	cmp	r3, #0
20017776:	d008      	beq.n	2001778a <HAL_UARTEx_ReceiveToIdle+0x15a>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
20017778:	68fb      	ldr	r3, [r7, #12]
2001777a:	2202      	movs	r2, #2
2001777c:	671a      	str	r2, [r3, #112]	@ 0x70
          huart->RxState = HAL_UART_STATE_READY;
2001777e:	68fb      	ldr	r3, [r7, #12]
20017780:	2220      	movs	r2, #32
20017782:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_OK;
20017786:	2300      	movs	r3, #0
20017788:	e05f      	b.n	2001784a <HAL_UARTEx_ReceiveToIdle+0x21a>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
2001778a:	68fb      	ldr	r3, [r7, #12]
2001778c:	681b      	ldr	r3, [r3, #0]
2001778e:	69db      	ldr	r3, [r3, #28]
20017790:	f003 0320 	and.w	r3, r3, #32
20017794:	2b20      	cmp	r3, #32
20017796:	d12b      	bne.n	200177f0 <HAL_UARTEx_ReceiveToIdle+0x1c0>
      {
        if (pdata8bits == NULL)
20017798:	69fb      	ldr	r3, [r7, #28]
2001779a:	2b00      	cmp	r3, #0
2001779c:	d10c      	bne.n	200177b8 <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
2001779e:	68fb      	ldr	r3, [r7, #12]
200177a0:	681b      	ldr	r3, [r3, #0]
200177a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200177a4:	b29a      	uxth	r2, r3
200177a6:	8a7b      	ldrh	r3, [r7, #18]
200177a8:	4013      	ands	r3, r2
200177aa:	b29a      	uxth	r2, r3
200177ac:	69bb      	ldr	r3, [r7, #24]
200177ae:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
200177b0:	69bb      	ldr	r3, [r7, #24]
200177b2:	3302      	adds	r3, #2
200177b4:	61bb      	str	r3, [r7, #24]
200177b6:	e00c      	b.n	200177d2 <HAL_UARTEx_ReceiveToIdle+0x1a2>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
200177b8:	68fb      	ldr	r3, [r7, #12]
200177ba:	681b      	ldr	r3, [r3, #0]
200177bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200177be:	b2da      	uxtb	r2, r3
200177c0:	8a7b      	ldrh	r3, [r7, #18]
200177c2:	b2db      	uxtb	r3, r3
200177c4:	4013      	ands	r3, r2
200177c6:	b2da      	uxtb	r2, r3
200177c8:	69fb      	ldr	r3, [r7, #28]
200177ca:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
200177cc:	69fb      	ldr	r3, [r7, #28]
200177ce:	3301      	adds	r3, #1
200177d0:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
200177d2:	683b      	ldr	r3, [r7, #0]
200177d4:	881b      	ldrh	r3, [r3, #0]
200177d6:	3301      	adds	r3, #1
200177d8:	b29a      	uxth	r2, r3
200177da:	683b      	ldr	r3, [r7, #0]
200177dc:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
200177de:	68fb      	ldr	r3, [r7, #12]
200177e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
200177e4:	b29b      	uxth	r3, r3
200177e6:	3b01      	subs	r3, #1
200177e8:	b29a      	uxth	r2, r3
200177ea:	68fb      	ldr	r3, [r7, #12]
200177ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
200177f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200177f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
200177f6:	d010      	beq.n	2001781a <HAL_UARTEx_ReceiveToIdle+0x1ea>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
200177f8:	f7eb f87a 	bl	200028f0 <HAL_GetTick>
200177fc:	4602      	mov	r2, r0
200177fe:	697b      	ldr	r3, [r7, #20]
20017800:	1ad3      	subs	r3, r2, r3
20017802:	6aba      	ldr	r2, [r7, #40]	@ 0x28
20017804:	429a      	cmp	r2, r3
20017806:	d302      	bcc.n	2001780e <HAL_UARTEx_ReceiveToIdle+0x1de>
20017808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001780a:	2b00      	cmp	r3, #0
2001780c:	d105      	bne.n	2001781a <HAL_UARTEx_ReceiveToIdle+0x1ea>
        {
          huart->RxState = HAL_UART_STATE_READY;
2001780e:	68fb      	ldr	r3, [r7, #12]
20017810:	2220      	movs	r2, #32
20017812:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_TIMEOUT;
20017816:	2303      	movs	r3, #3
20017818:	e017      	b.n	2001784a <HAL_UARTEx_ReceiveToIdle+0x21a>
    while (huart->RxXferCount > 0U)
2001781a:	68fb      	ldr	r3, [r7, #12]
2001781c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20017820:	b29b      	uxth	r3, r3
20017822:	2b00      	cmp	r3, #0
20017824:	d199      	bne.n	2001775a <HAL_UARTEx_ReceiveToIdle+0x12a>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
20017826:	68fb      	ldr	r3, [r7, #12]
20017828:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
2001782c:	68fb      	ldr	r3, [r7, #12]
2001782e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
20017832:	b29b      	uxth	r3, r3
20017834:	1ad3      	subs	r3, r2, r3
20017836:	b29a      	uxth	r2, r3
20017838:	683b      	ldr	r3, [r7, #0]
2001783a:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
2001783c:	68fb      	ldr	r3, [r7, #12]
2001783e:	2220      	movs	r2, #32
20017840:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
20017844:	2300      	movs	r3, #0
20017846:	e000      	b.n	2001784a <HAL_UARTEx_ReceiveToIdle+0x21a>
  }
  else
  {
    return HAL_BUSY;
20017848:	2302      	movs	r3, #2
  }
}
2001784a:	4618      	mov	r0, r3
2001784c:	3720      	adds	r7, #32
2001784e:	46bd      	mov	sp, r7
20017850:	bd80      	pop	{r7, pc}

20017852 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20017852:	b580      	push	{r7, lr}
20017854:	b08c      	sub	sp, #48	@ 0x30
20017856:	af00      	add	r7, sp, #0
20017858:	60f8      	str	r0, [r7, #12]
2001785a:	60b9      	str	r1, [r7, #8]
2001785c:	4613      	mov	r3, r2
2001785e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
20017860:	2300      	movs	r3, #0
20017862:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
20017866:	68fb      	ldr	r3, [r7, #12]
20017868:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
2001786c:	2b20      	cmp	r3, #32
2001786e:	d14a      	bne.n	20017906 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
20017870:	68bb      	ldr	r3, [r7, #8]
20017872:	2b00      	cmp	r3, #0
20017874:	d002      	beq.n	2001787c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
20017876:	88fb      	ldrh	r3, [r7, #6]
20017878:	2b00      	cmp	r3, #0
2001787a:	d101      	bne.n	20017880 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
2001787c:	2301      	movs	r3, #1
2001787e:	e043      	b.n	20017908 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
20017880:	68fb      	ldr	r3, [r7, #12]
20017882:	681b      	ldr	r3, [r3, #0]
20017884:	689b      	ldr	r3, [r3, #8]
20017886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2001788a:	2b40      	cmp	r3, #64	@ 0x40
2001788c:	d107      	bne.n	2001789e <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
2001788e:	68fb      	ldr	r3, [r7, #12]
20017890:	681b      	ldr	r3, [r3, #0]
20017892:	689a      	ldr	r2, [r3, #8]
20017894:	68fb      	ldr	r3, [r7, #12]
20017896:	681b      	ldr	r3, [r3, #0]
20017898:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
2001789c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
2001789e:	68fb      	ldr	r3, [r7, #12]
200178a0:	2201      	movs	r2, #1
200178a2:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
200178a4:	68fb      	ldr	r3, [r7, #12]
200178a6:	2200      	movs	r2, #0
200178a8:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
200178aa:	88fb      	ldrh	r3, [r7, #6]
200178ac:	461a      	mov	r2, r3
200178ae:	68b9      	ldr	r1, [r7, #8]
200178b0:	68f8      	ldr	r0, [r7, #12]
200178b2:	f7fe f877 	bl	200159a4 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
200178b6:	68fb      	ldr	r3, [r7, #12]
200178b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200178ba:	2b01      	cmp	r3, #1
200178bc:	d11d      	bne.n	200178fa <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
200178be:	68fb      	ldr	r3, [r7, #12]
200178c0:	681b      	ldr	r3, [r3, #0]
200178c2:	2210      	movs	r2, #16
200178c4:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
200178c6:	68fb      	ldr	r3, [r7, #12]
200178c8:	681b      	ldr	r3, [r3, #0]
200178ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200178cc:	69bb      	ldr	r3, [r7, #24]
200178ce:	e853 3f00 	ldrex	r3, [r3]
200178d2:	617b      	str	r3, [r7, #20]
   return(result);
200178d4:	697b      	ldr	r3, [r7, #20]
200178d6:	f043 0310 	orr.w	r3, r3, #16
200178da:	62bb      	str	r3, [r7, #40]	@ 0x28
200178dc:	68fb      	ldr	r3, [r7, #12]
200178de:	681b      	ldr	r3, [r3, #0]
200178e0:	461a      	mov	r2, r3
200178e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
200178e4:	627b      	str	r3, [r7, #36]	@ 0x24
200178e6:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200178e8:	6a39      	ldr	r1, [r7, #32]
200178ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
200178ec:	e841 2300 	strex	r3, r2, [r1]
200178f0:	61fb      	str	r3, [r7, #28]
   return(result);
200178f2:	69fb      	ldr	r3, [r7, #28]
200178f4:	2b00      	cmp	r3, #0
200178f6:	d1e6      	bne.n	200178c6 <HAL_UARTEx_ReceiveToIdle_IT+0x74>
200178f8:	e002      	b.n	20017900 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
200178fa:	2301      	movs	r3, #1
200178fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
20017900:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
20017904:	e000      	b.n	20017908 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
20017906:	2302      	movs	r3, #2
  }
}
20017908:	4618      	mov	r0, r3
2001790a:	3730      	adds	r7, #48	@ 0x30
2001790c:	46bd      	mov	sp, r7
2001790e:	bd80      	pop	{r7, pc}

20017910 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
20017910:	b580      	push	{r7, lr}
20017912:	b08c      	sub	sp, #48	@ 0x30
20017914:	af00      	add	r7, sp, #0
20017916:	60f8      	str	r0, [r7, #12]
20017918:	60b9      	str	r1, [r7, #8]
2001791a:	4613      	mov	r3, r2
2001791c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
2001791e:	68fb      	ldr	r3, [r7, #12]
20017920:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20017924:	2b20      	cmp	r3, #32
20017926:	d142      	bne.n	200179ae <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
20017928:	68bb      	ldr	r3, [r7, #8]
2001792a:	2b00      	cmp	r3, #0
2001792c:	d002      	beq.n	20017934 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
2001792e:	88fb      	ldrh	r3, [r7, #6]
20017930:	2b00      	cmp	r3, #0
20017932:	d101      	bne.n	20017938 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
20017934:	2301      	movs	r3, #1
20017936:	e03b      	b.n	200179b0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
20017938:	68fb      	ldr	r3, [r7, #12]
2001793a:	2201      	movs	r2, #1
2001793c:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
2001793e:	68fb      	ldr	r3, [r7, #12]
20017940:	2200      	movs	r2, #0
20017942:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
20017944:	88fb      	ldrh	r3, [r7, #6]
20017946:	461a      	mov	r2, r3
20017948:	68b9      	ldr	r1, [r7, #8]
2001794a:	68f8      	ldr	r0, [r7, #12]
2001794c:	f7fe f94c 	bl	20015be8 <UART_Start_Receive_DMA>
20017950:	4603      	mov	r3, r0
20017952:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
20017956:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
2001795a:	2b00      	cmp	r3, #0
2001795c:	d124      	bne.n	200179a8 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
2001795e:	68fb      	ldr	r3, [r7, #12]
20017960:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20017962:	2b01      	cmp	r3, #1
20017964:	d11d      	bne.n	200179a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
20017966:	68fb      	ldr	r3, [r7, #12]
20017968:	681b      	ldr	r3, [r3, #0]
2001796a:	2210      	movs	r2, #16
2001796c:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
2001796e:	68fb      	ldr	r3, [r7, #12]
20017970:	681b      	ldr	r3, [r3, #0]
20017972:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20017974:	69bb      	ldr	r3, [r7, #24]
20017976:	e853 3f00 	ldrex	r3, [r3]
2001797a:	617b      	str	r3, [r7, #20]
   return(result);
2001797c:	697b      	ldr	r3, [r7, #20]
2001797e:	f043 0310 	orr.w	r3, r3, #16
20017982:	62bb      	str	r3, [r7, #40]	@ 0x28
20017984:	68fb      	ldr	r3, [r7, #12]
20017986:	681b      	ldr	r3, [r3, #0]
20017988:	461a      	mov	r2, r3
2001798a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2001798c:	627b      	str	r3, [r7, #36]	@ 0x24
2001798e:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20017990:	6a39      	ldr	r1, [r7, #32]
20017992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20017994:	e841 2300 	strex	r3, r2, [r1]
20017998:	61fb      	str	r3, [r7, #28]
   return(result);
2001799a:	69fb      	ldr	r3, [r7, #28]
2001799c:	2b00      	cmp	r3, #0
2001799e:	d1e6      	bne.n	2001796e <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
200179a0:	e002      	b.n	200179a8 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
200179a2:	2301      	movs	r3, #1
200179a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
200179a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
200179ac:	e000      	b.n	200179b0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
200179ae:	2302      	movs	r3, #2
  }
}
200179b0:	4618      	mov	r0, r3
200179b2:	3730      	adds	r7, #48	@ 0x30
200179b4:	46bd      	mov	sp, r7
200179b6:	bd80      	pop	{r7, pc}

200179b8 <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
{
200179b8:	b480      	push	{r7}
200179ba:	b083      	sub	sp, #12
200179bc:	af00      	add	r7, sp, #0
200179be:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return (huart->RxEventType);
200179c0:	687b      	ldr	r3, [r7, #4]
200179c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
200179c4:	4618      	mov	r0, r3
200179c6:	370c      	adds	r7, #12
200179c8:	46bd      	mov	sp, r7
200179ca:	f85d 7b04 	ldr.w	r7, [sp], #4
200179ce:	4770      	bx	lr

200179d0 <HAL_UARTEx_SetConfigAutonomousMode>:
  * @param sConfig   Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetConfigAutonomousMode(UART_HandleTypeDef *huart,
                                                     const UART_AutonomousModeConfTypeDef *sConfig)
{
200179d0:	b480      	push	{r7}
200179d2:	b085      	sub	sp, #20
200179d4:	af00      	add	r7, sp, #0
200179d6:	6078      	str	r0, [r7, #4]
200179d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  if (huart->gState == HAL_UART_STATE_READY)
200179da:	687b      	ldr	r3, [r7, #4]
200179dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200179e0:	2b20      	cmp	r3, #32
200179e2:	d14c      	bne.n	20017a7e <HAL_UARTEx_SetConfigAutonomousMode+0xae>
  {
    /* Check the parameters */
    assert_param(IS_UART_TRIGGER_POLARITY(sConfig->TriggerPolarity));
    assert_param(IS_UART_IDLE_FRAME_TRANSMIT(sConfig->IdleFrame));
    assert_param(IS_UART_TX_DATA_SIZE(sConfig->DataSize));
    if (IS_LPUART_INSTANCE(huart->Instance))
200179e4:	687b      	ldr	r3, [r7, #4]
200179e6:	681b      	ldr	r3, [r3, #0]
200179e8:	4a28      	ldr	r2, [pc, #160]	@ (20017a8c <HAL_UARTEx_SetConfigAutonomousMode+0xbc>)
200179ea:	4293      	cmp	r3, r2
    {
      assert_param(IS_UART_TRIGGER_SELECTION(sConfig->TriggerSelection));
    }

    /* Process Locked */
    __HAL_LOCK(huart);
200179ec:	687b      	ldr	r3, [r7, #4]
200179ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200179f2:	2b01      	cmp	r3, #1
200179f4:	d101      	bne.n	200179fa <HAL_UARTEx_SetConfigAutonomousMode+0x2a>
200179f6:	2302      	movs	r3, #2
200179f8:	e042      	b.n	20017a80 <HAL_UARTEx_SetConfigAutonomousMode+0xb0>
200179fa:	687b      	ldr	r3, [r7, #4]
200179fc:	2201      	movs	r2, #1
200179fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    huart->gState = HAL_UART_STATE_BUSY;
20017a02:	687b      	ldr	r3, [r7, #4]
20017a04:	2224      	movs	r2, #36	@ 0x24
20017a06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Disable UART */
    __HAL_UART_DISABLE(huart);
20017a0a:	687b      	ldr	r3, [r7, #4]
20017a0c:	681b      	ldr	r3, [r3, #0]
20017a0e:	681a      	ldr	r2, [r3, #0]
20017a10:	687b      	ldr	r3, [r7, #4]
20017a12:	681b      	ldr	r3, [r3, #0]
20017a14:	f022 0201 	bic.w	r2, r2, #1
20017a18:	601a      	str	r2, [r3, #0]

    /* Disable Transmitter */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_TE);
20017a1a:	687b      	ldr	r3, [r7, #4]
20017a1c:	681b      	ldr	r3, [r3, #0]
20017a1e:	681a      	ldr	r2, [r3, #0]
20017a20:	687b      	ldr	r3, [r7, #4]
20017a22:	681b      	ldr	r3, [r3, #0]
20017a24:	f022 0208 	bic.w	r2, r2, #8
20017a28:	601a      	str	r2, [r3, #0]

    /* Clear AUTOCR register */
    CLEAR_REG(huart->Instance->AUTOCR);
20017a2a:	687b      	ldr	r3, [r7, #4]
20017a2c:	681b      	ldr	r3, [r3, #0]
20017a2e:	2200      	movs	r2, #0
20017a30:	631a      	str	r2, [r3, #48]	@ 0x30

    /* UART AUTOCR Configuration */
    tmpreg = ((sConfig->DataSize << USART_AUTOCR_TDN_Pos) | (sConfig->TriggerPolarity) | \
20017a32:	683b      	ldr	r3, [r7, #0]
20017a34:	68da      	ldr	r2, [r3, #12]
20017a36:	683b      	ldr	r3, [r7, #0]
20017a38:	689b      	ldr	r3, [r3, #8]
20017a3a:	431a      	orrs	r2, r3
              (sConfig->AutonomousModeState) | (sConfig->IdleFrame) | \
20017a3c:	683b      	ldr	r3, [r7, #0]
20017a3e:	681b      	ldr	r3, [r3, #0]
    tmpreg = ((sConfig->DataSize << USART_AUTOCR_TDN_Pos) | (sConfig->TriggerPolarity) | \
20017a40:	431a      	orrs	r2, r3
              (sConfig->AutonomousModeState) | (sConfig->IdleFrame) | \
20017a42:	683b      	ldr	r3, [r7, #0]
20017a44:	691b      	ldr	r3, [r3, #16]
20017a46:	431a      	orrs	r2, r3
              (sConfig->TriggerSelection << USART_AUTOCR_TRIGSEL_Pos));
20017a48:	683b      	ldr	r3, [r7, #0]
20017a4a:	685b      	ldr	r3, [r3, #4]
20017a4c:	04db      	lsls	r3, r3, #19
    tmpreg = ((sConfig->DataSize << USART_AUTOCR_TDN_Pos) | (sConfig->TriggerPolarity) | \
20017a4e:	4313      	orrs	r3, r2
20017a50:	60fb      	str	r3, [r7, #12]

    WRITE_REG(huart->Instance->AUTOCR, tmpreg);
20017a52:	687b      	ldr	r3, [r7, #4]
20017a54:	681b      	ldr	r3, [r3, #0]
20017a56:	68fa      	ldr	r2, [r7, #12]
20017a58:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Enable UART */
    __HAL_UART_ENABLE(huart);
20017a5a:	687b      	ldr	r3, [r7, #4]
20017a5c:	681b      	ldr	r3, [r3, #0]
20017a5e:	681a      	ldr	r2, [r3, #0]
20017a60:	687b      	ldr	r3, [r7, #4]
20017a62:	681b      	ldr	r3, [r3, #0]
20017a64:	f042 0201 	orr.w	r2, r2, #1
20017a68:	601a      	str	r2, [r3, #0]

    huart->gState = HAL_UART_STATE_READY;
20017a6a:	687b      	ldr	r3, [r7, #4]
20017a6c:	2220      	movs	r2, #32
20017a6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
20017a72:	687b      	ldr	r3, [r7, #4]
20017a74:	2200      	movs	r2, #0
20017a76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
20017a7a:	2300      	movs	r3, #0
20017a7c:	e000      	b.n	20017a80 <HAL_UARTEx_SetConfigAutonomousMode+0xb0>
  }
  else
  {
    return HAL_BUSY;
20017a7e:	2302      	movs	r3, #2
  }
}
20017a80:	4618      	mov	r0, r3
20017a82:	3714      	adds	r7, #20
20017a84:	46bd      	mov	sp, r7
20017a86:	f85d 7b04 	ldr.w	r7, [sp], #4
20017a8a:	4770      	bx	lr
20017a8c:	46002400 	.word	0x46002400

20017a90 <HAL_UARTEx_GetConfigAutonomousMode>:
  * @param sConfig   Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_GetConfigAutonomousMode(const UART_HandleTypeDef *huart,
                                                     UART_AutonomousModeConfTypeDef *sConfig)
{
20017a90:	b480      	push	{r7}
20017a92:	b085      	sub	sp, #20
20017a94:	af00      	add	r7, sp, #0
20017a96:	6078      	str	r0, [r7, #4]
20017a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Read AUTOCR register */
  tmpreg = READ_REG(huart->Instance->AUTOCR);
20017a9a:	687b      	ldr	r3, [r7, #4]
20017a9c:	681b      	ldr	r3, [r3, #0]
20017a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20017aa0:	60fb      	str	r3, [r7, #12]

  /* Fill Autonomous structure parameter */
  sConfig->AutonomousModeState = (tmpreg & USART_AUTOCR_TRIGEN);
20017aa2:	68fb      	ldr	r3, [r7, #12]
20017aa4:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
20017aa8:	683b      	ldr	r3, [r7, #0]
20017aaa:	601a      	str	r2, [r3, #0]
  sConfig->TriggerSelection = ((tmpreg & USART_AUTOCR_TRIGSEL) >> USART_AUTOCR_TRIGSEL_Pos);
20017aac:	68fb      	ldr	r3, [r7, #12]
20017aae:	0cdb      	lsrs	r3, r3, #19
20017ab0:	f003 020f 	and.w	r2, r3, #15
20017ab4:	683b      	ldr	r3, [r7, #0]
20017ab6:	605a      	str	r2, [r3, #4]
  sConfig->TriggerPolarity = (tmpreg & USART_AUTOCR_TRIGPOL);
20017ab8:	68fb      	ldr	r3, [r7, #12]
20017aba:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
20017abe:	683b      	ldr	r3, [r7, #0]
20017ac0:	609a      	str	r2, [r3, #8]
  sConfig->IdleFrame = (tmpreg & USART_AUTOCR_IDLEDIS);
20017ac2:	68fb      	ldr	r3, [r7, #12]
20017ac4:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
20017ac8:	683b      	ldr	r3, [r7, #0]
20017aca:	611a      	str	r2, [r3, #16]
  sConfig->DataSize = (tmpreg & USART_AUTOCR_TDN);
20017acc:	68fb      	ldr	r3, [r7, #12]
20017ace:	b29a      	uxth	r2, r3
20017ad0:	683b      	ldr	r3, [r7, #0]
20017ad2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
20017ad4:	2300      	movs	r3, #0
}
20017ad6:	4618      	mov	r0, r3
20017ad8:	3714      	adds	r7, #20
20017ada:	46bd      	mov	sp, r7
20017adc:	f85d 7b04 	ldr.w	r7, [sp], #4
20017ae0:	4770      	bx	lr

20017ae2 <HAL_UARTEx_ClearConfigAutonomousMode>:
  * @brief Clear autonomous mode Configuration.
  * @param huart  UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ClearConfigAutonomousMode(UART_HandleTypeDef *huart)
{
20017ae2:	b480      	push	{r7}
20017ae4:	b083      	sub	sp, #12
20017ae6:	af00      	add	r7, sp, #0
20017ae8:	6078      	str	r0, [r7, #4]
  if (huart->gState == HAL_UART_STATE_READY)
20017aea:	687b      	ldr	r3, [r7, #4]
20017aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20017af0:	2b20      	cmp	r3, #32
20017af2:	d12c      	bne.n	20017b4e <HAL_UARTEx_ClearConfigAutonomousMode+0x6c>
  {
    /* Process Locked */
    __HAL_LOCK(huart);
20017af4:	687b      	ldr	r3, [r7, #4]
20017af6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
20017afa:	2b01      	cmp	r3, #1
20017afc:	d101      	bne.n	20017b02 <HAL_UARTEx_ClearConfigAutonomousMode+0x20>
20017afe:	2302      	movs	r3, #2
20017b00:	e026      	b.n	20017b50 <HAL_UARTEx_ClearConfigAutonomousMode+0x6e>
20017b02:	687b      	ldr	r3, [r7, #4]
20017b04:	2201      	movs	r2, #1
20017b06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    huart->gState = HAL_UART_STATE_BUSY;
20017b0a:	687b      	ldr	r3, [r7, #4]
20017b0c:	2224      	movs	r2, #36	@ 0x24
20017b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Disable UART */
    __HAL_UART_DISABLE(huart);
20017b12:	687b      	ldr	r3, [r7, #4]
20017b14:	681b      	ldr	r3, [r3, #0]
20017b16:	681a      	ldr	r2, [r3, #0]
20017b18:	687b      	ldr	r3, [r7, #4]
20017b1a:	681b      	ldr	r3, [r3, #0]
20017b1c:	f022 0201 	bic.w	r2, r2, #1
20017b20:	601a      	str	r2, [r3, #0]

    /* Clear AUTOCR register */
    CLEAR_REG(huart->Instance->AUTOCR);
20017b22:	687b      	ldr	r3, [r7, #4]
20017b24:	681b      	ldr	r3, [r3, #0]
20017b26:	2200      	movs	r2, #0
20017b28:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Enable UART */
    __HAL_UART_ENABLE(huart);
20017b2a:	687b      	ldr	r3, [r7, #4]
20017b2c:	681b      	ldr	r3, [r3, #0]
20017b2e:	681a      	ldr	r2, [r3, #0]
20017b30:	687b      	ldr	r3, [r7, #4]
20017b32:	681b      	ldr	r3, [r3, #0]
20017b34:	f042 0201 	orr.w	r2, r2, #1
20017b38:	601a      	str	r2, [r3, #0]

    huart->gState = HAL_UART_STATE_READY;
20017b3a:	687b      	ldr	r3, [r7, #4]
20017b3c:	2220      	movs	r2, #32
20017b3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
20017b42:	687b      	ldr	r3, [r7, #4]
20017b44:	2200      	movs	r2, #0
20017b46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
20017b4a:	2300      	movs	r3, #0
20017b4c:	e000      	b.n	20017b50 <HAL_UARTEx_ClearConfigAutonomousMode+0x6e>
  }
  else
  {
    return HAL_BUSY;
20017b4e:	2302      	movs	r3, #2
  }
}
20017b50:	4618      	mov	r0, r3
20017b52:	370c      	adds	r7, #12
20017b54:	46bd      	mov	sp, r7
20017b56:	f85d 7b04 	ldr.w	r7, [sp], #4
20017b5a:	4770      	bx	lr

20017b5c <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
20017b5c:	b480      	push	{r7}
20017b5e:	b085      	sub	sp, #20
20017b60:	af00      	add	r7, sp, #0
20017b62:	60f8      	str	r0, [r7, #12]
20017b64:	1d3b      	adds	r3, r7, #4
20017b66:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
20017b6a:	68fb      	ldr	r3, [r7, #12]
20017b6c:	681b      	ldr	r3, [r3, #0]
20017b6e:	685b      	ldr	r3, [r3, #4]
20017b70:	f023 0210 	bic.w	r2, r3, #16
20017b74:	893b      	ldrh	r3, [r7, #8]
20017b76:	4619      	mov	r1, r3
20017b78:	68fb      	ldr	r3, [r7, #12]
20017b7a:	681b      	ldr	r3, [r3, #0]
20017b7c:	430a      	orrs	r2, r1
20017b7e:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
20017b80:	68fb      	ldr	r3, [r7, #12]
20017b82:	681b      	ldr	r3, [r3, #0]
20017b84:	685b      	ldr	r3, [r3, #4]
20017b86:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
20017b8a:	7abb      	ldrb	r3, [r7, #10]
20017b8c:	061a      	lsls	r2, r3, #24
20017b8e:	68fb      	ldr	r3, [r7, #12]
20017b90:	681b      	ldr	r3, [r3, #0]
20017b92:	430a      	orrs	r2, r1
20017b94:	605a      	str	r2, [r3, #4]
}
20017b96:	bf00      	nop
20017b98:	3714      	adds	r7, #20
20017b9a:	46bd      	mov	sp, r7
20017b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
20017ba0:	4770      	bx	lr
	...

20017ba4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
20017ba4:	b480      	push	{r7}
20017ba6:	b085      	sub	sp, #20
20017ba8:	af00      	add	r7, sp, #0
20017baa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
20017bac:	687b      	ldr	r3, [r7, #4]
20017bae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
20017bb0:	2b00      	cmp	r3, #0
20017bb2:	d108      	bne.n	20017bc6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
20017bb4:	687b      	ldr	r3, [r7, #4]
20017bb6:	2201      	movs	r2, #1
20017bb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
20017bbc:	687b      	ldr	r3, [r7, #4]
20017bbe:	2201      	movs	r2, #1
20017bc0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
20017bc4:	e031      	b.n	20017c2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
20017bc6:	2308      	movs	r3, #8
20017bc8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
20017bca:	2308      	movs	r3, #8
20017bcc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
20017bce:	687b      	ldr	r3, [r7, #4]
20017bd0:	681b      	ldr	r3, [r3, #0]
20017bd2:	689b      	ldr	r3, [r3, #8]
20017bd4:	0e5b      	lsrs	r3, r3, #25
20017bd6:	b2db      	uxtb	r3, r3
20017bd8:	f003 0307 	and.w	r3, r3, #7
20017bdc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
20017bde:	687b      	ldr	r3, [r7, #4]
20017be0:	681b      	ldr	r3, [r3, #0]
20017be2:	689b      	ldr	r3, [r3, #8]
20017be4:	0f5b      	lsrs	r3, r3, #29
20017be6:	b2db      	uxtb	r3, r3
20017be8:	f003 0307 	and.w	r3, r3, #7
20017bec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
20017bee:	7bbb      	ldrb	r3, [r7, #14]
20017bf0:	7b3a      	ldrb	r2, [r7, #12]
20017bf2:	4911      	ldr	r1, [pc, #68]	@ (20017c38 <UARTEx_SetNbDataToProcess+0x94>)
20017bf4:	5c8a      	ldrb	r2, [r1, r2]
20017bf6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
20017bfa:	7b3a      	ldrb	r2, [r7, #12]
20017bfc:	490f      	ldr	r1, [pc, #60]	@ (20017c3c <UARTEx_SetNbDataToProcess+0x98>)
20017bfe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
20017c00:	fb93 f3f2 	sdiv	r3, r3, r2
20017c04:	b29a      	uxth	r2, r3
20017c06:	687b      	ldr	r3, [r7, #4]
20017c08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
20017c0c:	7bfb      	ldrb	r3, [r7, #15]
20017c0e:	7b7a      	ldrb	r2, [r7, #13]
20017c10:	4909      	ldr	r1, [pc, #36]	@ (20017c38 <UARTEx_SetNbDataToProcess+0x94>)
20017c12:	5c8a      	ldrb	r2, [r1, r2]
20017c14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
20017c18:	7b7a      	ldrb	r2, [r7, #13]
20017c1a:	4908      	ldr	r1, [pc, #32]	@ (20017c3c <UARTEx_SetNbDataToProcess+0x98>)
20017c1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
20017c1e:	fb93 f3f2 	sdiv	r3, r3, r2
20017c22:	b29a      	uxth	r2, r3
20017c24:	687b      	ldr	r3, [r7, #4]
20017c26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
20017c2a:	bf00      	nop
20017c2c:	3714      	adds	r7, #20
20017c2e:	46bd      	mov	sp, r7
20017c30:	f85d 7b04 	ldr.w	r7, [sp], #4
20017c34:	4770      	bx	lr
20017c36:	bf00      	nop
20017c38:	20018894 	.word	0x20018894
20017c3c:	2001889c 	.word	0x2001889c

20017c40 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, const LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
20017c40:	b480      	push	{r7}
20017c42:	b083      	sub	sp, #12
20017c44:	af00      	add	r7, sp, #0
20017c46:	6078      	str	r0, [r7, #4]
20017c48:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
20017c4a:	687b      	ldr	r3, [r7, #4]
20017c4c:	681b      	ldr	r3, [r3, #0]
20017c4e:	f043 0202 	orr.w	r2, r3, #2
20017c52:	687b      	ldr	r3, [r7, #4]
20017c54:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
20017c56:	683b      	ldr	r3, [r7, #0]
20017c58:	685a      	ldr	r2, [r3, #4]
20017c5a:	683b      	ldr	r3, [r7, #0]
20017c5c:	681b      	ldr	r3, [r3, #0]
20017c5e:	021b      	lsls	r3, r3, #8
20017c60:	431a      	orrs	r2, r3
20017c62:	687b      	ldr	r3, [r7, #4]
20017c64:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
20017c66:	687b      	ldr	r3, [r7, #4]
20017c68:	681b      	ldr	r3, [r3, #0]
20017c6a:	f023 0202 	bic.w	r2, r3, #2
20017c6e:	687b      	ldr	r3, [r7, #4]
20017c70:	601a      	str	r2, [r3, #0]
}
20017c72:	bf00      	nop
20017c74:	370c      	adds	r7, #12
20017c76:	46bd      	mov	sp, r7
20017c78:	f85d 7b04 	ldr.w	r7, [sp], #4
20017c7c:	4770      	bx	lr

20017c7e <LL_DLYB_GetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is received.
  *          - ERROR: the Delay value is not received.
  */
void LL_DLYB_GetDelay(const DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
20017c7e:	b480      	push	{r7}
20017c80:	b083      	sub	sp, #12
20017c82:	af00      	add	r7, sp, #0
20017c84:	6078      	str	r0, [r7, #4]
20017c86:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Fill the DelayBlock configuration structure with SEL and UNIT value */
  pdlyb_cfg->Units = ((DLYBx->CFGR & DLYB_CFGR_UNIT) >> DLYB_CFGR_UNIT_Pos);
20017c88:	687b      	ldr	r3, [r7, #4]
20017c8a:	685b      	ldr	r3, [r3, #4]
20017c8c:	0a1b      	lsrs	r3, r3, #8
20017c8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
20017c92:	683b      	ldr	r3, [r7, #0]
20017c94:	601a      	str	r2, [r3, #0]
  pdlyb_cfg->PhaseSel = (DLYBx->CFGR & DLYB_CFGR_SEL);
20017c96:	687b      	ldr	r3, [r7, #4]
20017c98:	685b      	ldr	r3, [r3, #4]
20017c9a:	f003 020f 	and.w	r2, r3, #15
20017c9e:	683b      	ldr	r3, [r7, #0]
20017ca0:	605a      	str	r2, [r3, #4]
}
20017ca2:	bf00      	nop
20017ca4:	370c      	adds	r7, #12
20017ca6:	46bd      	mov	sp, r7
20017ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
20017cac:	4770      	bx	lr
	...

20017cb0 <LL_DLYB_GetClockPeriod>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: there is a valid period detected and stored in pdlyb_cfg.
  *          - ERROR: there is no valid period detected.
  */
uint32_t LL_DLYB_GetClockPeriod(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
20017cb0:	b580      	push	{r7, lr}
20017cb2:	b086      	sub	sp, #24
20017cb4:	af00      	add	r7, sp, #0
20017cb6:	6078      	str	r0, [r7, #4]
20017cb8:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
20017cba:	2300      	movs	r3, #0
20017cbc:	617b      	str	r3, [r7, #20]

  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
20017cbe:	687b      	ldr	r3, [r7, #4]
20017cc0:	681b      	ldr	r3, [r3, #0]
20017cc2:	f043 0202 	orr.w	r2, r3, #2
20017cc6:	687b      	ldr	r3, [r7, #4]
20017cc8:	601a      	str	r2, [r3, #0]

  /* Delay line length detection */
  while (i < DLYB_MAX_UNIT)
20017cca:	e02a      	b.n	20017d22 <LL_DLYB_GetClockPeriod+0x72>
  {
    /* Set the Delay of the UNIT(s)*/
    DLYBx->CFGR = DLYB_MAX_SELECT | (i << DLYB_CFGR_UNIT_Pos);
20017ccc:	697b      	ldr	r3, [r7, #20]
20017cce:	021b      	lsls	r3, r3, #8
20017cd0:	f043 020c 	orr.w	r2, r3, #12
20017cd4:	687b      	ldr	r3, [r7, #4]
20017cd6:	605a      	str	r2, [r3, #4]

    /* Waiting for a LNG valid value */
    tickstart =  HAL_GetTick();
20017cd8:	f7ea fe0a 	bl	200028f0 <HAL_GetTick>
20017cdc:	60f8      	str	r0, [r7, #12]
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20017cde:	e00c      	b.n	20017cfa <LL_DLYB_GetClockPeriod+0x4a>
    {
      if ((HAL_GetTick() - tickstart) >=  DLYB_TIMEOUT)
20017ce0:	f7ea fe06 	bl	200028f0 <HAL_GetTick>
20017ce4:	4602      	mov	r2, r0
20017ce6:	68fb      	ldr	r3, [r7, #12]
20017ce8:	1ad3      	subs	r3, r2, r3
20017cea:	2bfe      	cmp	r3, #254	@ 0xfe
20017cec:	d905      	bls.n	20017cfa <LL_DLYB_GetClockPeriod+0x4a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20017cee:	687b      	ldr	r3, [r7, #4]
20017cf0:	685b      	ldr	r3, [r3, #4]
20017cf2:	2b00      	cmp	r3, #0
20017cf4:	db01      	blt.n	20017cfa <LL_DLYB_GetClockPeriod+0x4a>
        {
          return (uint32_t) HAL_TIMEOUT;
20017cf6:	2303      	movs	r3, #3
20017cf8:	e048      	b.n	20017d8c <LL_DLYB_GetClockPeriod+0xdc>
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20017cfa:	687b      	ldr	r3, [r7, #4]
20017cfc:	685b      	ldr	r3, [r3, #4]
20017cfe:	2b00      	cmp	r3, #0
20017d00:	daee      	bge.n	20017ce0 <LL_DLYB_GetClockPeriod+0x30>
        }
      }
    }

    if ((DLYBx->CFGR & DLYB_LNG_10_0_MASK) != 0U)
20017d02:	687b      	ldr	r3, [r7, #4]
20017d04:	685a      	ldr	r2, [r3, #4]
20017d06:	4b23      	ldr	r3, [pc, #140]	@ (20017d94 <LL_DLYB_GetClockPeriod+0xe4>)
20017d08:	4013      	ands	r3, r2
20017d0a:	2b00      	cmp	r3, #0
20017d0c:	d006      	beq.n	20017d1c <LL_DLYB_GetClockPeriod+0x6c>
    {
      if ((DLYBx->CFGR & (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)) != DLYB_LNG_11_10_MASK)
20017d0e:	687b      	ldr	r3, [r7, #4]
20017d10:	685b      	ldr	r3, [r3, #4]
20017d12:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
20017d16:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20017d1a:	d106      	bne.n	20017d2a <LL_DLYB_GetClockPeriod+0x7a>
      {
        /* Delay line length is configured to one input clock period*/
        break;
      }
    }
    i++;
20017d1c:	697b      	ldr	r3, [r7, #20]
20017d1e:	3301      	adds	r3, #1
20017d20:	617b      	str	r3, [r7, #20]
  while (i < DLYB_MAX_UNIT)
20017d22:	697b      	ldr	r3, [r7, #20]
20017d24:	2b7f      	cmp	r3, #127	@ 0x7f
20017d26:	d9d1      	bls.n	20017ccc <LL_DLYB_GetClockPeriod+0x1c>
20017d28:	e000      	b.n	20017d2c <LL_DLYB_GetClockPeriod+0x7c>
        break;
20017d2a:	bf00      	nop
  }

  if (DLYB_MAX_UNIT != i)
20017d2c:	697b      	ldr	r3, [r7, #20]
20017d2e:	2b80      	cmp	r3, #128	@ 0x80
20017d30:	d025      	beq.n	20017d7e <LL_DLYB_GetClockPeriod+0xce>
  {
    /* Determine how many unit delays (nb) span one input clock period */
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16U;
20017d32:	687b      	ldr	r3, [r7, #4]
20017d34:	685b      	ldr	r3, [r3, #4]
20017d36:	0c1b      	lsrs	r3, r3, #16
20017d38:	f3c3 030b 	ubfx	r3, r3, #0, #12
20017d3c:	60bb      	str	r3, [r7, #8]
    nb = 10U;
20017d3e:	230a      	movs	r3, #10
20017d40:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
20017d42:	e002      	b.n	20017d4a <LL_DLYB_GetClockPeriod+0x9a>
    {
      nb--;
20017d44:	693b      	ldr	r3, [r7, #16]
20017d46:	3b01      	subs	r3, #1
20017d48:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
20017d4a:	693b      	ldr	r3, [r7, #16]
20017d4c:	2b00      	cmp	r3, #0
20017d4e:	d005      	beq.n	20017d5c <LL_DLYB_GetClockPeriod+0xac>
20017d50:	68ba      	ldr	r2, [r7, #8]
20017d52:	693b      	ldr	r3, [r7, #16]
20017d54:	fa22 f303 	lsr.w	r3, r2, r3
20017d58:	2b00      	cmp	r3, #0
20017d5a:	d0f3      	beq.n	20017d44 <LL_DLYB_GetClockPeriod+0x94>
    }
    if (nb != 0U)
20017d5c:	693b      	ldr	r3, [r7, #16]
20017d5e:	2b00      	cmp	r3, #0
20017d60:	d00d      	beq.n	20017d7e <LL_DLYB_GetClockPeriod+0xce>
    {
      pdlyb_cfg->PhaseSel = nb ;
20017d62:	683b      	ldr	r3, [r7, #0]
20017d64:	693a      	ldr	r2, [r7, #16]
20017d66:	605a      	str	r2, [r3, #4]
      pdlyb_cfg->Units = i ;
20017d68:	683b      	ldr	r3, [r7, #0]
20017d6a:	697a      	ldr	r2, [r7, #20]
20017d6c:	601a      	str	r2, [r3, #0]

      /* Disable the length sampling */
      CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
20017d6e:	687b      	ldr	r3, [r7, #4]
20017d70:	681b      	ldr	r3, [r3, #0]
20017d72:	f023 0202 	bic.w	r2, r3, #2
20017d76:	687b      	ldr	r3, [r7, #4]
20017d78:	601a      	str	r2, [r3, #0]

      return (uint32_t)SUCCESS;
20017d7a:	2300      	movs	r3, #0
20017d7c:	e006      	b.n	20017d8c <LL_DLYB_GetClockPeriod+0xdc>
    }
  }

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
20017d7e:	687b      	ldr	r3, [r7, #4]
20017d80:	681b      	ldr	r3, [r3, #0]
20017d82:	f023 0202 	bic.w	r2, r3, #2
20017d86:	687b      	ldr	r3, [r7, #4]
20017d88:	601a      	str	r2, [r3, #0]

  return (uint32_t)ERROR;
20017d8a:	2301      	movs	r3, #1

}
20017d8c:	4618      	mov	r0, r3
20017d8e:	3718      	adds	r7, #24
20017d90:	46bd      	mov	sp, r7
20017d92:	bd80      	pop	{r7, pc}
20017d94:	07ff0000 	.word	0x07ff0000

20017d98 <exit>:
20017d98:	b508      	push	{r3, lr}
20017d9a:	4b06      	ldr	r3, [pc, #24]	@ (20017db4 <exit+0x1c>)
20017d9c:	4604      	mov	r4, r0
20017d9e:	b113      	cbz	r3, 20017da6 <exit+0xe>
20017da0:	2100      	movs	r1, #0
20017da2:	f3af 8000 	nop.w
20017da6:	4b04      	ldr	r3, [pc, #16]	@ (20017db8 <exit+0x20>)
20017da8:	681b      	ldr	r3, [r3, #0]
20017daa:	b103      	cbz	r3, 20017dae <exit+0x16>
20017dac:	4798      	blx	r3
20017dae:	4620      	mov	r0, r4
20017db0:	f7e9 fc50 	bl	20001654 <_exit>
20017db4:	00000000 	.word	0x00000000
20017db8:	200007fc 	.word	0x200007fc

20017dbc <std>:
20017dbc:	2300      	movs	r3, #0
20017dbe:	b510      	push	{r4, lr}
20017dc0:	4604      	mov	r4, r0
20017dc2:	6083      	str	r3, [r0, #8]
20017dc4:	8181      	strh	r1, [r0, #12]
20017dc6:	4619      	mov	r1, r3
20017dc8:	6643      	str	r3, [r0, #100]	@ 0x64
20017dca:	81c2      	strh	r2, [r0, #14]
20017dcc:	2208      	movs	r2, #8
20017dce:	6183      	str	r3, [r0, #24]
20017dd0:	e9c0 3300 	strd	r3, r3, [r0]
20017dd4:	e9c0 3304 	strd	r3, r3, [r0, #16]
20017dd8:	305c      	adds	r0, #92	@ 0x5c
20017dda:	f000 f97c 	bl	200180d6 <memset>
20017dde:	4b0d      	ldr	r3, [pc, #52]	@ (20017e14 <std+0x58>)
20017de0:	6224      	str	r4, [r4, #32]
20017de2:	6263      	str	r3, [r4, #36]	@ 0x24
20017de4:	4b0c      	ldr	r3, [pc, #48]	@ (20017e18 <std+0x5c>)
20017de6:	62a3      	str	r3, [r4, #40]	@ 0x28
20017de8:	4b0c      	ldr	r3, [pc, #48]	@ (20017e1c <std+0x60>)
20017dea:	62e3      	str	r3, [r4, #44]	@ 0x2c
20017dec:	4b0c      	ldr	r3, [pc, #48]	@ (20017e20 <std+0x64>)
20017dee:	6323      	str	r3, [r4, #48]	@ 0x30
20017df0:	4b0c      	ldr	r3, [pc, #48]	@ (20017e24 <std+0x68>)
20017df2:	429c      	cmp	r4, r3
20017df4:	d006      	beq.n	20017e04 <std+0x48>
20017df6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
20017dfa:	4294      	cmp	r4, r2
20017dfc:	d002      	beq.n	20017e04 <std+0x48>
20017dfe:	33d0      	adds	r3, #208	@ 0xd0
20017e00:	429c      	cmp	r4, r3
20017e02:	d105      	bne.n	20017e10 <std+0x54>
20017e04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
20017e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017e0c:	f000 ba3b 	b.w	20018286 <__retarget_lock_init_recursive>
20017e10:	bd10      	pop	{r4, pc}
20017e12:	bf00      	nop
20017e14:	2001804d 	.word	0x2001804d
20017e18:	20018073 	.word	0x20018073
20017e1c:	200180ab 	.word	0x200180ab
20017e20:	200180cf 	.word	0x200180cf
20017e24:	200006c4 	.word	0x200006c4

20017e28 <stdio_exit_handler>:
20017e28:	4a02      	ldr	r2, [pc, #8]	@ (20017e34 <stdio_exit_handler+0xc>)
20017e2a:	4903      	ldr	r1, [pc, #12]	@ (20017e38 <stdio_exit_handler+0x10>)
20017e2c:	4803      	ldr	r0, [pc, #12]	@ (20017e3c <stdio_exit_handler+0x14>)
20017e2e:	f000 b8ef 	b.w	20018010 <_fwalk_sglue>
20017e32:	bf00      	nop
20017e34:	20000484 	.word	0x20000484
20017e38:	20018595 	.word	0x20018595
20017e3c:	20000494 	.word	0x20000494

20017e40 <cleanup_stdio>:
20017e40:	6841      	ldr	r1, [r0, #4]
20017e42:	4b0c      	ldr	r3, [pc, #48]	@ (20017e74 <cleanup_stdio+0x34>)
20017e44:	4299      	cmp	r1, r3
20017e46:	b510      	push	{r4, lr}
20017e48:	4604      	mov	r4, r0
20017e4a:	d001      	beq.n	20017e50 <cleanup_stdio+0x10>
20017e4c:	f000 fba2 	bl	20018594 <_fflush_r>
20017e50:	68a1      	ldr	r1, [r4, #8]
20017e52:	4b09      	ldr	r3, [pc, #36]	@ (20017e78 <cleanup_stdio+0x38>)
20017e54:	4299      	cmp	r1, r3
20017e56:	d002      	beq.n	20017e5e <cleanup_stdio+0x1e>
20017e58:	4620      	mov	r0, r4
20017e5a:	f000 fb9b 	bl	20018594 <_fflush_r>
20017e5e:	68e1      	ldr	r1, [r4, #12]
20017e60:	4b06      	ldr	r3, [pc, #24]	@ (20017e7c <cleanup_stdio+0x3c>)
20017e62:	4299      	cmp	r1, r3
20017e64:	d004      	beq.n	20017e70 <cleanup_stdio+0x30>
20017e66:	4620      	mov	r0, r4
20017e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017e6c:	f000 bb92 	b.w	20018594 <_fflush_r>
20017e70:	bd10      	pop	{r4, pc}
20017e72:	bf00      	nop
20017e74:	200006c4 	.word	0x200006c4
20017e78:	2000072c 	.word	0x2000072c
20017e7c:	20000794 	.word	0x20000794

20017e80 <__fp_lock>:
20017e80:	b508      	push	{r3, lr}
20017e82:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
20017e84:	07da      	lsls	r2, r3, #31
20017e86:	d405      	bmi.n	20017e94 <__fp_lock+0x14>
20017e88:	898b      	ldrh	r3, [r1, #12]
20017e8a:	059b      	lsls	r3, r3, #22
20017e8c:	d402      	bmi.n	20017e94 <__fp_lock+0x14>
20017e8e:	6d88      	ldr	r0, [r1, #88]	@ 0x58
20017e90:	f000 f9fd 	bl	2001828e <__retarget_lock_acquire_recursive>
20017e94:	2000      	movs	r0, #0
20017e96:	bd08      	pop	{r3, pc}

20017e98 <__fp_unlock>:
20017e98:	b508      	push	{r3, lr}
20017e9a:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
20017e9c:	07da      	lsls	r2, r3, #31
20017e9e:	d405      	bmi.n	20017eac <__fp_unlock+0x14>
20017ea0:	898b      	ldrh	r3, [r1, #12]
20017ea2:	059b      	lsls	r3, r3, #22
20017ea4:	d402      	bmi.n	20017eac <__fp_unlock+0x14>
20017ea6:	6d88      	ldr	r0, [r1, #88]	@ 0x58
20017ea8:	f000 f9f7 	bl	2001829a <__retarget_lock_release_recursive>
20017eac:	2000      	movs	r0, #0
20017eae:	bd08      	pop	{r3, pc}

20017eb0 <global_stdio_init.part.0>:
20017eb0:	b510      	push	{r4, lr}
20017eb2:	4b0b      	ldr	r3, [pc, #44]	@ (20017ee0 <global_stdio_init.part.0+0x30>)
20017eb4:	2104      	movs	r1, #4
20017eb6:	4c0b      	ldr	r4, [pc, #44]	@ (20017ee4 <global_stdio_init.part.0+0x34>)
20017eb8:	4a0b      	ldr	r2, [pc, #44]	@ (20017ee8 <global_stdio_init.part.0+0x38>)
20017eba:	4620      	mov	r0, r4
20017ebc:	601a      	str	r2, [r3, #0]
20017ebe:	2200      	movs	r2, #0
20017ec0:	f7ff ff7c 	bl	20017dbc <std>
20017ec4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
20017ec8:	2201      	movs	r2, #1
20017eca:	2109      	movs	r1, #9
20017ecc:	f7ff ff76 	bl	20017dbc <std>
20017ed0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
20017ed4:	2202      	movs	r2, #2
20017ed6:	2112      	movs	r1, #18
20017ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017edc:	f7ff bf6e 	b.w	20017dbc <std>
20017ee0:	200007fc 	.word	0x200007fc
20017ee4:	200006c4 	.word	0x200006c4
20017ee8:	20017e29 	.word	0x20017e29

20017eec <__sfp_lock_acquire>:
20017eec:	4801      	ldr	r0, [pc, #4]	@ (20017ef4 <__sfp_lock_acquire+0x8>)
20017eee:	f000 b9ce 	b.w	2001828e <__retarget_lock_acquire_recursive>
20017ef2:	bf00      	nop
20017ef4:	2000080b 	.word	0x2000080b

20017ef8 <__sfp_lock_release>:
20017ef8:	4801      	ldr	r0, [pc, #4]	@ (20017f00 <__sfp_lock_release+0x8>)
20017efa:	f000 b9ce 	b.w	2001829a <__retarget_lock_release_recursive>
20017efe:	bf00      	nop
20017f00:	2000080b 	.word	0x2000080b

20017f04 <__sfp>:
20017f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20017f06:	4607      	mov	r7, r0
20017f08:	f7ff fff0 	bl	20017eec <__sfp_lock_acquire>
20017f0c:	4b23      	ldr	r3, [pc, #140]	@ (20017f9c <__sfp+0x98>)
20017f0e:	681b      	ldr	r3, [r3, #0]
20017f10:	b90b      	cbnz	r3, 20017f16 <__sfp+0x12>
20017f12:	f7ff ffcd 	bl	20017eb0 <global_stdio_init.part.0>
20017f16:	4e22      	ldr	r6, [pc, #136]	@ (20017fa0 <__sfp+0x9c>)
20017f18:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
20017f1c:	3b01      	subs	r3, #1
20017f1e:	d50f      	bpl.n	20017f40 <__sfp+0x3c>
20017f20:	6835      	ldr	r5, [r6, #0]
20017f22:	2d00      	cmp	r5, #0
20017f24:	d138      	bne.n	20017f98 <__sfp+0x94>
20017f26:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
20017f2a:	4638      	mov	r0, r7
20017f2c:	f000 fa22 	bl	20018374 <_malloc_r>
20017f30:	4604      	mov	r4, r0
20017f32:	bb28      	cbnz	r0, 20017f80 <__sfp+0x7c>
20017f34:	6030      	str	r0, [r6, #0]
20017f36:	f7ff ffdf 	bl	20017ef8 <__sfp_lock_release>
20017f3a:	230c      	movs	r3, #12
20017f3c:	603b      	str	r3, [r7, #0]
20017f3e:	e01b      	b.n	20017f78 <__sfp+0x74>
20017f40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
20017f44:	b9d5      	cbnz	r5, 20017f7c <__sfp+0x78>
20017f46:	4b17      	ldr	r3, [pc, #92]	@ (20017fa4 <__sfp+0xa0>)
20017f48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
20017f4c:	6665      	str	r5, [r4, #100]	@ 0x64
20017f4e:	60e3      	str	r3, [r4, #12]
20017f50:	f000 f999 	bl	20018286 <__retarget_lock_init_recursive>
20017f54:	f7ff ffd0 	bl	20017ef8 <__sfp_lock_release>
20017f58:	2208      	movs	r2, #8
20017f5a:	4629      	mov	r1, r5
20017f5c:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
20017f60:	6025      	str	r5, [r4, #0]
20017f62:	61a5      	str	r5, [r4, #24]
20017f64:	e9c4 5501 	strd	r5, r5, [r4, #4]
20017f68:	e9c4 5504 	strd	r5, r5, [r4, #16]
20017f6c:	f000 f8b3 	bl	200180d6 <memset>
20017f70:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
20017f74:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
20017f78:	4620      	mov	r0, r4
20017f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20017f7c:	3468      	adds	r4, #104	@ 0x68
20017f7e:	e7cd      	b.n	20017f1c <__sfp+0x18>
20017f80:	2304      	movs	r3, #4
20017f82:	6005      	str	r5, [r0, #0]
20017f84:	300c      	adds	r0, #12
20017f86:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
20017f8a:	f840 3c08 	str.w	r3, [r0, #-8]
20017f8e:	4629      	mov	r1, r5
20017f90:	60a0      	str	r0, [r4, #8]
20017f92:	f000 f8a0 	bl	200180d6 <memset>
20017f96:	6034      	str	r4, [r6, #0]
20017f98:	6836      	ldr	r6, [r6, #0]
20017f9a:	e7bd      	b.n	20017f18 <__sfp+0x14>
20017f9c:	200007fc 	.word	0x200007fc
20017fa0:	20000484 	.word	0x20000484
20017fa4:	ffff0001 	.word	0xffff0001

20017fa8 <__sinit>:
20017fa8:	b510      	push	{r4, lr}
20017faa:	4604      	mov	r4, r0
20017fac:	f7ff ff9e 	bl	20017eec <__sfp_lock_acquire>
20017fb0:	6a23      	ldr	r3, [r4, #32]
20017fb2:	b11b      	cbz	r3, 20017fbc <__sinit+0x14>
20017fb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20017fb8:	f7ff bf9e 	b.w	20017ef8 <__sfp_lock_release>
20017fbc:	4b04      	ldr	r3, [pc, #16]	@ (20017fd0 <__sinit+0x28>)
20017fbe:	6223      	str	r3, [r4, #32]
20017fc0:	4b04      	ldr	r3, [pc, #16]	@ (20017fd4 <__sinit+0x2c>)
20017fc2:	681b      	ldr	r3, [r3, #0]
20017fc4:	2b00      	cmp	r3, #0
20017fc6:	d1f5      	bne.n	20017fb4 <__sinit+0xc>
20017fc8:	f7ff ff72 	bl	20017eb0 <global_stdio_init.part.0>
20017fcc:	e7f2      	b.n	20017fb4 <__sinit+0xc>
20017fce:	bf00      	nop
20017fd0:	20017e41 	.word	0x20017e41
20017fd4:	200007fc 	.word	0x200007fc

20017fd8 <__fp_lock_all>:
20017fd8:	b508      	push	{r3, lr}
20017fda:	f7ff ff87 	bl	20017eec <__sfp_lock_acquire>
20017fde:	4a03      	ldr	r2, [pc, #12]	@ (20017fec <__fp_lock_all+0x14>)
20017fe0:	4903      	ldr	r1, [pc, #12]	@ (20017ff0 <__fp_lock_all+0x18>)
20017fe2:	2000      	movs	r0, #0
20017fe4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
20017fe8:	f000 b812 	b.w	20018010 <_fwalk_sglue>
20017fec:	20000484 	.word	0x20000484
20017ff0:	20017e81 	.word	0x20017e81

20017ff4 <__fp_unlock_all>:
20017ff4:	b508      	push	{r3, lr}
20017ff6:	4a04      	ldr	r2, [pc, #16]	@ (20018008 <__fp_unlock_all+0x14>)
20017ff8:	2000      	movs	r0, #0
20017ffa:	4904      	ldr	r1, [pc, #16]	@ (2001800c <__fp_unlock_all+0x18>)
20017ffc:	f000 f808 	bl	20018010 <_fwalk_sglue>
20018000:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
20018004:	f7ff bf78 	b.w	20017ef8 <__sfp_lock_release>
20018008:	20000484 	.word	0x20000484
2001800c:	20017e99 	.word	0x20017e99

20018010 <_fwalk_sglue>:
20018010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
20018014:	4607      	mov	r7, r0
20018016:	4688      	mov	r8, r1
20018018:	4614      	mov	r4, r2
2001801a:	2600      	movs	r6, #0
2001801c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
20018020:	f1b9 0901 	subs.w	r9, r9, #1
20018024:	d505      	bpl.n	20018032 <_fwalk_sglue+0x22>
20018026:	6824      	ldr	r4, [r4, #0]
20018028:	2c00      	cmp	r4, #0
2001802a:	d1f7      	bne.n	2001801c <_fwalk_sglue+0xc>
2001802c:	4630      	mov	r0, r6
2001802e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
20018032:	89ab      	ldrh	r3, [r5, #12]
20018034:	2b01      	cmp	r3, #1
20018036:	d907      	bls.n	20018048 <_fwalk_sglue+0x38>
20018038:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
2001803c:	3301      	adds	r3, #1
2001803e:	d003      	beq.n	20018048 <_fwalk_sglue+0x38>
20018040:	4629      	mov	r1, r5
20018042:	4638      	mov	r0, r7
20018044:	47c0      	blx	r8
20018046:	4306      	orrs	r6, r0
20018048:	3568      	adds	r5, #104	@ 0x68
2001804a:	e7e9      	b.n	20018020 <_fwalk_sglue+0x10>

2001804c <__sread>:
2001804c:	b510      	push	{r4, lr}
2001804e:	460c      	mov	r4, r1
20018050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20018054:	f000 f8c8 	bl	200181e8 <_read_r>
20018058:	2800      	cmp	r0, #0
2001805a:	bfab      	itete	ge
2001805c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
2001805e:	89a3      	ldrhlt	r3, [r4, #12]
20018060:	181b      	addge	r3, r3, r0
20018062:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
20018066:	bfac      	ite	ge
20018068:	6563      	strge	r3, [r4, #84]	@ 0x54
2001806a:	81a3      	strhlt	r3, [r4, #12]
2001806c:	bd10      	pop	{r4, pc}

2001806e <__seofread>:
2001806e:	2000      	movs	r0, #0
20018070:	4770      	bx	lr

20018072 <__swrite>:
20018072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20018076:	461f      	mov	r7, r3
20018078:	898b      	ldrh	r3, [r1, #12]
2001807a:	4605      	mov	r5, r0
2001807c:	460c      	mov	r4, r1
2001807e:	05db      	lsls	r3, r3, #23
20018080:	4616      	mov	r6, r2
20018082:	d505      	bpl.n	20018090 <__swrite+0x1e>
20018084:	2302      	movs	r3, #2
20018086:	2200      	movs	r2, #0
20018088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2001808c:	f000 f89a 	bl	200181c4 <_lseek_r>
20018090:	89a3      	ldrh	r3, [r4, #12]
20018092:	4632      	mov	r2, r6
20018094:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20018098:	4628      	mov	r0, r5
2001809a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
2001809e:	81a3      	strh	r3, [r4, #12]
200180a0:	463b      	mov	r3, r7
200180a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200180a6:	f000 b8b1 	b.w	2001820c <_write_r>

200180aa <__sseek>:
200180aa:	b510      	push	{r4, lr}
200180ac:	460c      	mov	r4, r1
200180ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200180b2:	f000 f887 	bl	200181c4 <_lseek_r>
200180b6:	1c43      	adds	r3, r0, #1
200180b8:	89a3      	ldrh	r3, [r4, #12]
200180ba:	bf15      	itete	ne
200180bc:	6560      	strne	r0, [r4, #84]	@ 0x54
200180be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
200180c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
200180c6:	81a3      	strheq	r3, [r4, #12]
200180c8:	bf18      	it	ne
200180ca:	81a3      	strhne	r3, [r4, #12]
200180cc:	bd10      	pop	{r4, pc}

200180ce <__sclose>:
200180ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200180d2:	f000 b809 	b.w	200180e8 <_close_r>

200180d6 <memset>:
200180d6:	4402      	add	r2, r0
200180d8:	4603      	mov	r3, r0
200180da:	4293      	cmp	r3, r2
200180dc:	d100      	bne.n	200180e0 <memset+0xa>
200180de:	4770      	bx	lr
200180e0:	f803 1b01 	strb.w	r1, [r3], #1
200180e4:	e7f9      	b.n	200180da <memset+0x4>
	...

200180e8 <_close_r>:
200180e8:	b538      	push	{r3, r4, r5, lr}
200180ea:	2300      	movs	r3, #0
200180ec:	4d05      	ldr	r5, [pc, #20]	@ (20018104 <_close_r+0x1c>)
200180ee:	4604      	mov	r4, r0
200180f0:	4608      	mov	r0, r1
200180f2:	602b      	str	r3, [r5, #0]
200180f4:	f7e9 faf2 	bl	200016dc <_close>
200180f8:	1c43      	adds	r3, r0, #1
200180fa:	d102      	bne.n	20018102 <_close_r+0x1a>
200180fc:	682b      	ldr	r3, [r5, #0]
200180fe:	b103      	cbz	r3, 20018102 <_close_r+0x1a>
20018100:	6023      	str	r3, [r4, #0]
20018102:	bd38      	pop	{r3, r4, r5, pc}
20018104:	20000800 	.word	0x20000800

20018108 <_reclaim_reent>:
20018108:	4b2d      	ldr	r3, [pc, #180]	@ (200181c0 <_reclaim_reent+0xb8>)
2001810a:	681b      	ldr	r3, [r3, #0]
2001810c:	4283      	cmp	r3, r0
2001810e:	b570      	push	{r4, r5, r6, lr}
20018110:	4604      	mov	r4, r0
20018112:	d053      	beq.n	200181bc <_reclaim_reent+0xb4>
20018114:	69c3      	ldr	r3, [r0, #28]
20018116:	b31b      	cbz	r3, 20018160 <_reclaim_reent+0x58>
20018118:	68db      	ldr	r3, [r3, #12]
2001811a:	b163      	cbz	r3, 20018136 <_reclaim_reent+0x2e>
2001811c:	2500      	movs	r5, #0
2001811e:	69e3      	ldr	r3, [r4, #28]
20018120:	68db      	ldr	r3, [r3, #12]
20018122:	5959      	ldr	r1, [r3, r5]
20018124:	b9b1      	cbnz	r1, 20018154 <_reclaim_reent+0x4c>
20018126:	3504      	adds	r5, #4
20018128:	2d80      	cmp	r5, #128	@ 0x80
2001812a:	d1f8      	bne.n	2001811e <_reclaim_reent+0x16>
2001812c:	69e3      	ldr	r3, [r4, #28]
2001812e:	4620      	mov	r0, r4
20018130:	68d9      	ldr	r1, [r3, #12]
20018132:	f000 f8b3 	bl	2001829c <_free_r>
20018136:	69e3      	ldr	r3, [r4, #28]
20018138:	6819      	ldr	r1, [r3, #0]
2001813a:	b111      	cbz	r1, 20018142 <_reclaim_reent+0x3a>
2001813c:	4620      	mov	r0, r4
2001813e:	f000 f8ad 	bl	2001829c <_free_r>
20018142:	69e3      	ldr	r3, [r4, #28]
20018144:	689d      	ldr	r5, [r3, #8]
20018146:	b15d      	cbz	r5, 20018160 <_reclaim_reent+0x58>
20018148:	4629      	mov	r1, r5
2001814a:	4620      	mov	r0, r4
2001814c:	682d      	ldr	r5, [r5, #0]
2001814e:	f000 f8a5 	bl	2001829c <_free_r>
20018152:	e7f8      	b.n	20018146 <_reclaim_reent+0x3e>
20018154:	680e      	ldr	r6, [r1, #0]
20018156:	4620      	mov	r0, r4
20018158:	f000 f8a0 	bl	2001829c <_free_r>
2001815c:	4631      	mov	r1, r6
2001815e:	e7e1      	b.n	20018124 <_reclaim_reent+0x1c>
20018160:	6961      	ldr	r1, [r4, #20]
20018162:	b111      	cbz	r1, 2001816a <_reclaim_reent+0x62>
20018164:	4620      	mov	r0, r4
20018166:	f000 f899 	bl	2001829c <_free_r>
2001816a:	69e1      	ldr	r1, [r4, #28]
2001816c:	b111      	cbz	r1, 20018174 <_reclaim_reent+0x6c>
2001816e:	4620      	mov	r0, r4
20018170:	f000 f894 	bl	2001829c <_free_r>
20018174:	6b21      	ldr	r1, [r4, #48]	@ 0x30
20018176:	b111      	cbz	r1, 2001817e <_reclaim_reent+0x76>
20018178:	4620      	mov	r0, r4
2001817a:	f000 f88f 	bl	2001829c <_free_r>
2001817e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
20018180:	b111      	cbz	r1, 20018188 <_reclaim_reent+0x80>
20018182:	4620      	mov	r0, r4
20018184:	f000 f88a 	bl	2001829c <_free_r>
20018188:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
2001818a:	b111      	cbz	r1, 20018192 <_reclaim_reent+0x8a>
2001818c:	4620      	mov	r0, r4
2001818e:	f000 f885 	bl	2001829c <_free_r>
20018192:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
20018194:	b111      	cbz	r1, 2001819c <_reclaim_reent+0x94>
20018196:	4620      	mov	r0, r4
20018198:	f000 f880 	bl	2001829c <_free_r>
2001819c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
2001819e:	b111      	cbz	r1, 200181a6 <_reclaim_reent+0x9e>
200181a0:	4620      	mov	r0, r4
200181a2:	f000 f87b 	bl	2001829c <_free_r>
200181a6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
200181a8:	b111      	cbz	r1, 200181b0 <_reclaim_reent+0xa8>
200181aa:	4620      	mov	r0, r4
200181ac:	f000 f876 	bl	2001829c <_free_r>
200181b0:	6a23      	ldr	r3, [r4, #32]
200181b2:	b11b      	cbz	r3, 200181bc <_reclaim_reent+0xb4>
200181b4:	4620      	mov	r0, r4
200181b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200181ba:	4718      	bx	r3
200181bc:	bd70      	pop	{r4, r5, r6, pc}
200181be:	bf00      	nop
200181c0:	20000490 	.word	0x20000490

200181c4 <_lseek_r>:
200181c4:	b538      	push	{r3, r4, r5, lr}
200181c6:	4604      	mov	r4, r0
200181c8:	4d06      	ldr	r5, [pc, #24]	@ (200181e4 <_lseek_r+0x20>)
200181ca:	4608      	mov	r0, r1
200181cc:	4611      	mov	r1, r2
200181ce:	2200      	movs	r2, #0
200181d0:	602a      	str	r2, [r5, #0]
200181d2:	461a      	mov	r2, r3
200181d4:	f7e9 faa9 	bl	2000172a <_lseek>
200181d8:	1c43      	adds	r3, r0, #1
200181da:	d102      	bne.n	200181e2 <_lseek_r+0x1e>
200181dc:	682b      	ldr	r3, [r5, #0]
200181de:	b103      	cbz	r3, 200181e2 <_lseek_r+0x1e>
200181e0:	6023      	str	r3, [r4, #0]
200181e2:	bd38      	pop	{r3, r4, r5, pc}
200181e4:	20000800 	.word	0x20000800

200181e8 <_read_r>:
200181e8:	b538      	push	{r3, r4, r5, lr}
200181ea:	4604      	mov	r4, r0
200181ec:	4d06      	ldr	r5, [pc, #24]	@ (20018208 <_read_r+0x20>)
200181ee:	4608      	mov	r0, r1
200181f0:	4611      	mov	r1, r2
200181f2:	2200      	movs	r2, #0
200181f4:	602a      	str	r2, [r5, #0]
200181f6:	461a      	mov	r2, r3
200181f8:	f7e9 fa37 	bl	2000166a <_read>
200181fc:	1c43      	adds	r3, r0, #1
200181fe:	d102      	bne.n	20018206 <_read_r+0x1e>
20018200:	682b      	ldr	r3, [r5, #0]
20018202:	b103      	cbz	r3, 20018206 <_read_r+0x1e>
20018204:	6023      	str	r3, [r4, #0]
20018206:	bd38      	pop	{r3, r4, r5, pc}
20018208:	20000800 	.word	0x20000800

2001820c <_write_r>:
2001820c:	b538      	push	{r3, r4, r5, lr}
2001820e:	4604      	mov	r4, r0
20018210:	4d06      	ldr	r5, [pc, #24]	@ (2001822c <_write_r+0x20>)
20018212:	4608      	mov	r0, r1
20018214:	4611      	mov	r1, r2
20018216:	2200      	movs	r2, #0
20018218:	602a      	str	r2, [r5, #0]
2001821a:	461a      	mov	r2, r3
2001821c:	f7e9 fa42 	bl	200016a4 <_write>
20018220:	1c43      	adds	r3, r0, #1
20018222:	d102      	bne.n	2001822a <_write_r+0x1e>
20018224:	682b      	ldr	r3, [r5, #0]
20018226:	b103      	cbz	r3, 2001822a <_write_r+0x1e>
20018228:	6023      	str	r3, [r4, #0]
2001822a:	bd38      	pop	{r3, r4, r5, pc}
2001822c:	20000800 	.word	0x20000800

20018230 <__errno>:
20018230:	4b01      	ldr	r3, [pc, #4]	@ (20018238 <__errno+0x8>)
20018232:	6818      	ldr	r0, [r3, #0]
20018234:	4770      	bx	lr
20018236:	bf00      	nop
20018238:	20000490 	.word	0x20000490

2001823c <__libc_init_array>:
2001823c:	b570      	push	{r4, r5, r6, lr}
2001823e:	4d0d      	ldr	r5, [pc, #52]	@ (20018274 <__libc_init_array+0x38>)
20018240:	2600      	movs	r6, #0
20018242:	4c0d      	ldr	r4, [pc, #52]	@ (20018278 <__libc_init_array+0x3c>)
20018244:	1b64      	subs	r4, r4, r5
20018246:	10a4      	asrs	r4, r4, #2
20018248:	42a6      	cmp	r6, r4
2001824a:	d109      	bne.n	20018260 <__libc_init_array+0x24>
2001824c:	4d0b      	ldr	r5, [pc, #44]	@ (2001827c <__libc_init_array+0x40>)
2001824e:	2600      	movs	r6, #0
20018250:	4c0b      	ldr	r4, [pc, #44]	@ (20018280 <__libc_init_array+0x44>)
20018252:	f000 fa01 	bl	20018658 <_init>
20018256:	1b64      	subs	r4, r4, r5
20018258:	10a4      	asrs	r4, r4, #2
2001825a:	42a6      	cmp	r6, r4
2001825c:	d105      	bne.n	2001826a <__libc_init_array+0x2e>
2001825e:	bd70      	pop	{r4, r5, r6, pc}
20018260:	f855 3b04 	ldr.w	r3, [r5], #4
20018264:	3601      	adds	r6, #1
20018266:	4798      	blx	r3
20018268:	e7ee      	b.n	20018248 <__libc_init_array+0xc>
2001826a:	f855 3b04 	ldr.w	r3, [r5], #4
2001826e:	3601      	adds	r6, #1
20018270:	4798      	blx	r3
20018272:	e7f2      	b.n	2001825a <__libc_init_array+0x1e>
20018274:	20000440 	.word	0x20000440
20018278:	20000440 	.word	0x20000440
2001827c:	20000440 	.word	0x20000440
20018280:	20000444 	.word	0x20000444

20018284 <__retarget_lock_init>:
20018284:	4770      	bx	lr

20018286 <__retarget_lock_init_recursive>:
20018286:	4770      	bx	lr

20018288 <__retarget_lock_close>:
20018288:	4770      	bx	lr

2001828a <__retarget_lock_close_recursive>:
2001828a:	4770      	bx	lr

2001828c <__retarget_lock_acquire>:
2001828c:	4770      	bx	lr

2001828e <__retarget_lock_acquire_recursive>:
2001828e:	4770      	bx	lr

20018290 <__retarget_lock_try_acquire>:
20018290:	2001      	movs	r0, #1
20018292:	4770      	bx	lr

20018294 <__retarget_lock_try_acquire_recursive>:
20018294:	2001      	movs	r0, #1
20018296:	4770      	bx	lr

20018298 <__retarget_lock_release>:
20018298:	4770      	bx	lr

2001829a <__retarget_lock_release_recursive>:
2001829a:	4770      	bx	lr

2001829c <_free_r>:
2001829c:	b538      	push	{r3, r4, r5, lr}
2001829e:	4605      	mov	r5, r0
200182a0:	2900      	cmp	r1, #0
200182a2:	d041      	beq.n	20018328 <_free_r+0x8c>
200182a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
200182a8:	1f0c      	subs	r4, r1, #4
200182aa:	2b00      	cmp	r3, #0
200182ac:	bfb8      	it	lt
200182ae:	18e4      	addlt	r4, r4, r3
200182b0:	f000 f8e0 	bl	20018474 <__malloc_lock>
200182b4:	4a1d      	ldr	r2, [pc, #116]	@ (2001832c <_free_r+0x90>)
200182b6:	6813      	ldr	r3, [r2, #0]
200182b8:	b933      	cbnz	r3, 200182c8 <_free_r+0x2c>
200182ba:	6063      	str	r3, [r4, #4]
200182bc:	6014      	str	r4, [r2, #0]
200182be:	4628      	mov	r0, r5
200182c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
200182c4:	f000 b8dc 	b.w	20018480 <__malloc_unlock>
200182c8:	42a3      	cmp	r3, r4
200182ca:	d908      	bls.n	200182de <_free_r+0x42>
200182cc:	6820      	ldr	r0, [r4, #0]
200182ce:	1821      	adds	r1, r4, r0
200182d0:	428b      	cmp	r3, r1
200182d2:	bf01      	itttt	eq
200182d4:	6819      	ldreq	r1, [r3, #0]
200182d6:	685b      	ldreq	r3, [r3, #4]
200182d8:	1809      	addeq	r1, r1, r0
200182da:	6021      	streq	r1, [r4, #0]
200182dc:	e7ed      	b.n	200182ba <_free_r+0x1e>
200182de:	461a      	mov	r2, r3
200182e0:	685b      	ldr	r3, [r3, #4]
200182e2:	b10b      	cbz	r3, 200182e8 <_free_r+0x4c>
200182e4:	42a3      	cmp	r3, r4
200182e6:	d9fa      	bls.n	200182de <_free_r+0x42>
200182e8:	6811      	ldr	r1, [r2, #0]
200182ea:	1850      	adds	r0, r2, r1
200182ec:	42a0      	cmp	r0, r4
200182ee:	d10b      	bne.n	20018308 <_free_r+0x6c>
200182f0:	6820      	ldr	r0, [r4, #0]
200182f2:	4401      	add	r1, r0
200182f4:	1850      	adds	r0, r2, r1
200182f6:	6011      	str	r1, [r2, #0]
200182f8:	4283      	cmp	r3, r0
200182fa:	d1e0      	bne.n	200182be <_free_r+0x22>
200182fc:	6818      	ldr	r0, [r3, #0]
200182fe:	685b      	ldr	r3, [r3, #4]
20018300:	4408      	add	r0, r1
20018302:	6053      	str	r3, [r2, #4]
20018304:	6010      	str	r0, [r2, #0]
20018306:	e7da      	b.n	200182be <_free_r+0x22>
20018308:	d902      	bls.n	20018310 <_free_r+0x74>
2001830a:	230c      	movs	r3, #12
2001830c:	602b      	str	r3, [r5, #0]
2001830e:	e7d6      	b.n	200182be <_free_r+0x22>
20018310:	6820      	ldr	r0, [r4, #0]
20018312:	1821      	adds	r1, r4, r0
20018314:	428b      	cmp	r3, r1
20018316:	bf02      	ittt	eq
20018318:	6819      	ldreq	r1, [r3, #0]
2001831a:	685b      	ldreq	r3, [r3, #4]
2001831c:	1809      	addeq	r1, r1, r0
2001831e:	6063      	str	r3, [r4, #4]
20018320:	bf08      	it	eq
20018322:	6021      	streq	r1, [r4, #0]
20018324:	6054      	str	r4, [r2, #4]
20018326:	e7ca      	b.n	200182be <_free_r+0x22>
20018328:	bd38      	pop	{r3, r4, r5, pc}
2001832a:	bf00      	nop
2001832c:	20000810 	.word	0x20000810

20018330 <sbrk_aligned>:
20018330:	b570      	push	{r4, r5, r6, lr}
20018332:	4e0f      	ldr	r6, [pc, #60]	@ (20018370 <sbrk_aligned+0x40>)
20018334:	460c      	mov	r4, r1
20018336:	4605      	mov	r5, r0
20018338:	6831      	ldr	r1, [r6, #0]
2001833a:	b911      	cbnz	r1, 20018342 <sbrk_aligned+0x12>
2001833c:	f000 f966 	bl	2001860c <_sbrk_r>
20018340:	6030      	str	r0, [r6, #0]
20018342:	4621      	mov	r1, r4
20018344:	4628      	mov	r0, r5
20018346:	f000 f961 	bl	2001860c <_sbrk_r>
2001834a:	1c43      	adds	r3, r0, #1
2001834c:	d103      	bne.n	20018356 <sbrk_aligned+0x26>
2001834e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
20018352:	4620      	mov	r0, r4
20018354:	bd70      	pop	{r4, r5, r6, pc}
20018356:	1cc4      	adds	r4, r0, #3
20018358:	f024 0403 	bic.w	r4, r4, #3
2001835c:	42a0      	cmp	r0, r4
2001835e:	d0f8      	beq.n	20018352 <sbrk_aligned+0x22>
20018360:	1a21      	subs	r1, r4, r0
20018362:	4628      	mov	r0, r5
20018364:	f000 f952 	bl	2001860c <_sbrk_r>
20018368:	3001      	adds	r0, #1
2001836a:	d1f2      	bne.n	20018352 <sbrk_aligned+0x22>
2001836c:	e7ef      	b.n	2001834e <sbrk_aligned+0x1e>
2001836e:	bf00      	nop
20018370:	2000080c 	.word	0x2000080c

20018374 <_malloc_r>:
20018374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
20018378:	1ccd      	adds	r5, r1, #3
2001837a:	4606      	mov	r6, r0
2001837c:	f025 0503 	bic.w	r5, r5, #3
20018380:	3508      	adds	r5, #8
20018382:	2d0c      	cmp	r5, #12
20018384:	bf38      	it	cc
20018386:	250c      	movcc	r5, #12
20018388:	2d00      	cmp	r5, #0
2001838a:	db01      	blt.n	20018390 <_malloc_r+0x1c>
2001838c:	42a9      	cmp	r1, r5
2001838e:	d904      	bls.n	2001839a <_malloc_r+0x26>
20018390:	230c      	movs	r3, #12
20018392:	6033      	str	r3, [r6, #0]
20018394:	2000      	movs	r0, #0
20018396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
2001839a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 20018470 <_malloc_r+0xfc>
2001839e:	f000 f869 	bl	20018474 <__malloc_lock>
200183a2:	f8d8 3000 	ldr.w	r3, [r8]
200183a6:	461c      	mov	r4, r3
200183a8:	bb44      	cbnz	r4, 200183fc <_malloc_r+0x88>
200183aa:	4629      	mov	r1, r5
200183ac:	4630      	mov	r0, r6
200183ae:	f7ff ffbf 	bl	20018330 <sbrk_aligned>
200183b2:	1c43      	adds	r3, r0, #1
200183b4:	4604      	mov	r4, r0
200183b6:	d158      	bne.n	2001846a <_malloc_r+0xf6>
200183b8:	f8d8 4000 	ldr.w	r4, [r8]
200183bc:	4627      	mov	r7, r4
200183be:	2f00      	cmp	r7, #0
200183c0:	d143      	bne.n	2001844a <_malloc_r+0xd6>
200183c2:	2c00      	cmp	r4, #0
200183c4:	d04b      	beq.n	2001845e <_malloc_r+0xea>
200183c6:	6823      	ldr	r3, [r4, #0]
200183c8:	4639      	mov	r1, r7
200183ca:	4630      	mov	r0, r6
200183cc:	eb04 0903 	add.w	r9, r4, r3
200183d0:	f000 f91c 	bl	2001860c <_sbrk_r>
200183d4:	4581      	cmp	r9, r0
200183d6:	d142      	bne.n	2001845e <_malloc_r+0xea>
200183d8:	6821      	ldr	r1, [r4, #0]
200183da:	4630      	mov	r0, r6
200183dc:	1a6d      	subs	r5, r5, r1
200183de:	4629      	mov	r1, r5
200183e0:	f7ff ffa6 	bl	20018330 <sbrk_aligned>
200183e4:	3001      	adds	r0, #1
200183e6:	d03a      	beq.n	2001845e <_malloc_r+0xea>
200183e8:	6823      	ldr	r3, [r4, #0]
200183ea:	442b      	add	r3, r5
200183ec:	6023      	str	r3, [r4, #0]
200183ee:	f8d8 3000 	ldr.w	r3, [r8]
200183f2:	685a      	ldr	r2, [r3, #4]
200183f4:	bb62      	cbnz	r2, 20018450 <_malloc_r+0xdc>
200183f6:	f8c8 7000 	str.w	r7, [r8]
200183fa:	e00f      	b.n	2001841c <_malloc_r+0xa8>
200183fc:	6822      	ldr	r2, [r4, #0]
200183fe:	1b52      	subs	r2, r2, r5
20018400:	d420      	bmi.n	20018444 <_malloc_r+0xd0>
20018402:	2a0b      	cmp	r2, #11
20018404:	d917      	bls.n	20018436 <_malloc_r+0xc2>
20018406:	1961      	adds	r1, r4, r5
20018408:	42a3      	cmp	r3, r4
2001840a:	6025      	str	r5, [r4, #0]
2001840c:	bf18      	it	ne
2001840e:	6059      	strne	r1, [r3, #4]
20018410:	6863      	ldr	r3, [r4, #4]
20018412:	bf08      	it	eq
20018414:	f8c8 1000 	streq.w	r1, [r8]
20018418:	5162      	str	r2, [r4, r5]
2001841a:	604b      	str	r3, [r1, #4]
2001841c:	4630      	mov	r0, r6
2001841e:	f000 f82f 	bl	20018480 <__malloc_unlock>
20018422:	f104 000b 	add.w	r0, r4, #11
20018426:	1d23      	adds	r3, r4, #4
20018428:	f020 0007 	bic.w	r0, r0, #7
2001842c:	1ac2      	subs	r2, r0, r3
2001842e:	bf1c      	itt	ne
20018430:	1a1b      	subne	r3, r3, r0
20018432:	50a3      	strne	r3, [r4, r2]
20018434:	e7af      	b.n	20018396 <_malloc_r+0x22>
20018436:	6862      	ldr	r2, [r4, #4]
20018438:	42a3      	cmp	r3, r4
2001843a:	bf0c      	ite	eq
2001843c:	f8c8 2000 	streq.w	r2, [r8]
20018440:	605a      	strne	r2, [r3, #4]
20018442:	e7eb      	b.n	2001841c <_malloc_r+0xa8>
20018444:	4623      	mov	r3, r4
20018446:	6864      	ldr	r4, [r4, #4]
20018448:	e7ae      	b.n	200183a8 <_malloc_r+0x34>
2001844a:	463c      	mov	r4, r7
2001844c:	687f      	ldr	r7, [r7, #4]
2001844e:	e7b6      	b.n	200183be <_malloc_r+0x4a>
20018450:	461a      	mov	r2, r3
20018452:	685b      	ldr	r3, [r3, #4]
20018454:	42a3      	cmp	r3, r4
20018456:	d1fb      	bne.n	20018450 <_malloc_r+0xdc>
20018458:	2300      	movs	r3, #0
2001845a:	6053      	str	r3, [r2, #4]
2001845c:	e7de      	b.n	2001841c <_malloc_r+0xa8>
2001845e:	230c      	movs	r3, #12
20018460:	4630      	mov	r0, r6
20018462:	6033      	str	r3, [r6, #0]
20018464:	f000 f80c 	bl	20018480 <__malloc_unlock>
20018468:	e794      	b.n	20018394 <_malloc_r+0x20>
2001846a:	6005      	str	r5, [r0, #0]
2001846c:	e7d6      	b.n	2001841c <_malloc_r+0xa8>
2001846e:	bf00      	nop
20018470:	20000810 	.word	0x20000810

20018474 <__malloc_lock>:
20018474:	4801      	ldr	r0, [pc, #4]	@ (2001847c <__malloc_lock+0x8>)
20018476:	f7ff bf0a 	b.w	2001828e <__retarget_lock_acquire_recursive>
2001847a:	bf00      	nop
2001847c:	20000808 	.word	0x20000808

20018480 <__malloc_unlock>:
20018480:	4801      	ldr	r0, [pc, #4]	@ (20018488 <__malloc_unlock+0x8>)
20018482:	f7ff bf0a 	b.w	2001829a <__retarget_lock_release_recursive>
20018486:	bf00      	nop
20018488:	20000808 	.word	0x20000808

2001848c <__sflush_r>:
2001848c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
20018490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20018494:	0716      	lsls	r6, r2, #28
20018496:	4605      	mov	r5, r0
20018498:	460c      	mov	r4, r1
2001849a:	d454      	bmi.n	20018546 <__sflush_r+0xba>
2001849c:	684b      	ldr	r3, [r1, #4]
2001849e:	2b00      	cmp	r3, #0
200184a0:	dc02      	bgt.n	200184a8 <__sflush_r+0x1c>
200184a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
200184a4:	2b00      	cmp	r3, #0
200184a6:	dd48      	ble.n	2001853a <__sflush_r+0xae>
200184a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
200184aa:	2e00      	cmp	r6, #0
200184ac:	d045      	beq.n	2001853a <__sflush_r+0xae>
200184ae:	2300      	movs	r3, #0
200184b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
200184b4:	682f      	ldr	r7, [r5, #0]
200184b6:	6a21      	ldr	r1, [r4, #32]
200184b8:	602b      	str	r3, [r5, #0]
200184ba:	d030      	beq.n	2001851e <__sflush_r+0x92>
200184bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
200184be:	89a3      	ldrh	r3, [r4, #12]
200184c0:	0759      	lsls	r1, r3, #29
200184c2:	d505      	bpl.n	200184d0 <__sflush_r+0x44>
200184c4:	6863      	ldr	r3, [r4, #4]
200184c6:	1ad2      	subs	r2, r2, r3
200184c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
200184ca:	b10b      	cbz	r3, 200184d0 <__sflush_r+0x44>
200184cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
200184ce:	1ad2      	subs	r2, r2, r3
200184d0:	2300      	movs	r3, #0
200184d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
200184d4:	6a21      	ldr	r1, [r4, #32]
200184d6:	4628      	mov	r0, r5
200184d8:	47b0      	blx	r6
200184da:	1c43      	adds	r3, r0, #1
200184dc:	89a3      	ldrh	r3, [r4, #12]
200184de:	d106      	bne.n	200184ee <__sflush_r+0x62>
200184e0:	6829      	ldr	r1, [r5, #0]
200184e2:	291d      	cmp	r1, #29
200184e4:	d82b      	bhi.n	2001853e <__sflush_r+0xb2>
200184e6:	4a2a      	ldr	r2, [pc, #168]	@ (20018590 <__sflush_r+0x104>)
200184e8:	40ca      	lsrs	r2, r1
200184ea:	07d6      	lsls	r6, r2, #31
200184ec:	d527      	bpl.n	2001853e <__sflush_r+0xb2>
200184ee:	2200      	movs	r2, #0
200184f0:	04d9      	lsls	r1, r3, #19
200184f2:	6062      	str	r2, [r4, #4]
200184f4:	6922      	ldr	r2, [r4, #16]
200184f6:	6022      	str	r2, [r4, #0]
200184f8:	d504      	bpl.n	20018504 <__sflush_r+0x78>
200184fa:	1c42      	adds	r2, r0, #1
200184fc:	d101      	bne.n	20018502 <__sflush_r+0x76>
200184fe:	682b      	ldr	r3, [r5, #0]
20018500:	b903      	cbnz	r3, 20018504 <__sflush_r+0x78>
20018502:	6560      	str	r0, [r4, #84]	@ 0x54
20018504:	6b61      	ldr	r1, [r4, #52]	@ 0x34
20018506:	602f      	str	r7, [r5, #0]
20018508:	b1b9      	cbz	r1, 2001853a <__sflush_r+0xae>
2001850a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
2001850e:	4299      	cmp	r1, r3
20018510:	d002      	beq.n	20018518 <__sflush_r+0x8c>
20018512:	4628      	mov	r0, r5
20018514:	f7ff fec2 	bl	2001829c <_free_r>
20018518:	2300      	movs	r3, #0
2001851a:	6363      	str	r3, [r4, #52]	@ 0x34
2001851c:	e00d      	b.n	2001853a <__sflush_r+0xae>
2001851e:	2301      	movs	r3, #1
20018520:	4628      	mov	r0, r5
20018522:	47b0      	blx	r6
20018524:	4602      	mov	r2, r0
20018526:	1c50      	adds	r0, r2, #1
20018528:	d1c9      	bne.n	200184be <__sflush_r+0x32>
2001852a:	682b      	ldr	r3, [r5, #0]
2001852c:	2b00      	cmp	r3, #0
2001852e:	d0c6      	beq.n	200184be <__sflush_r+0x32>
20018530:	2b1d      	cmp	r3, #29
20018532:	d001      	beq.n	20018538 <__sflush_r+0xac>
20018534:	2b16      	cmp	r3, #22
20018536:	d11d      	bne.n	20018574 <__sflush_r+0xe8>
20018538:	602f      	str	r7, [r5, #0]
2001853a:	2000      	movs	r0, #0
2001853c:	e021      	b.n	20018582 <__sflush_r+0xf6>
2001853e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20018542:	b21b      	sxth	r3, r3
20018544:	e01a      	b.n	2001857c <__sflush_r+0xf0>
20018546:	690f      	ldr	r7, [r1, #16]
20018548:	2f00      	cmp	r7, #0
2001854a:	d0f6      	beq.n	2001853a <__sflush_r+0xae>
2001854c:	0793      	lsls	r3, r2, #30
2001854e:	680e      	ldr	r6, [r1, #0]
20018550:	600f      	str	r7, [r1, #0]
20018552:	bf0c      	ite	eq
20018554:	694b      	ldreq	r3, [r1, #20]
20018556:	2300      	movne	r3, #0
20018558:	eba6 0807 	sub.w	r8, r6, r7
2001855c:	608b      	str	r3, [r1, #8]
2001855e:	f1b8 0f00 	cmp.w	r8, #0
20018562:	ddea      	ble.n	2001853a <__sflush_r+0xae>
20018564:	4643      	mov	r3, r8
20018566:	463a      	mov	r2, r7
20018568:	6a21      	ldr	r1, [r4, #32]
2001856a:	4628      	mov	r0, r5
2001856c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
2001856e:	47b0      	blx	r6
20018570:	2800      	cmp	r0, #0
20018572:	dc08      	bgt.n	20018586 <__sflush_r+0xfa>
20018574:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20018578:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2001857c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
20018580:	81a3      	strh	r3, [r4, #12]
20018582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20018586:	4407      	add	r7, r0
20018588:	eba8 0800 	sub.w	r8, r8, r0
2001858c:	e7e7      	b.n	2001855e <__sflush_r+0xd2>
2001858e:	bf00      	nop
20018590:	20400001 	.word	0x20400001

20018594 <_fflush_r>:
20018594:	b538      	push	{r3, r4, r5, lr}
20018596:	690b      	ldr	r3, [r1, #16]
20018598:	4605      	mov	r5, r0
2001859a:	460c      	mov	r4, r1
2001859c:	b913      	cbnz	r3, 200185a4 <_fflush_r+0x10>
2001859e:	2500      	movs	r5, #0
200185a0:	4628      	mov	r0, r5
200185a2:	bd38      	pop	{r3, r4, r5, pc}
200185a4:	b118      	cbz	r0, 200185ae <_fflush_r+0x1a>
200185a6:	6a03      	ldr	r3, [r0, #32]
200185a8:	b90b      	cbnz	r3, 200185ae <_fflush_r+0x1a>
200185aa:	f7ff fcfd 	bl	20017fa8 <__sinit>
200185ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200185b2:	2b00      	cmp	r3, #0
200185b4:	d0f3      	beq.n	2001859e <_fflush_r+0xa>
200185b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
200185b8:	07d0      	lsls	r0, r2, #31
200185ba:	d404      	bmi.n	200185c6 <_fflush_r+0x32>
200185bc:	0599      	lsls	r1, r3, #22
200185be:	d402      	bmi.n	200185c6 <_fflush_r+0x32>
200185c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
200185c2:	f7ff fe64 	bl	2001828e <__retarget_lock_acquire_recursive>
200185c6:	4628      	mov	r0, r5
200185c8:	4621      	mov	r1, r4
200185ca:	f7ff ff5f 	bl	2001848c <__sflush_r>
200185ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
200185d0:	4605      	mov	r5, r0
200185d2:	07da      	lsls	r2, r3, #31
200185d4:	d4e4      	bmi.n	200185a0 <_fflush_r+0xc>
200185d6:	89a3      	ldrh	r3, [r4, #12]
200185d8:	059b      	lsls	r3, r3, #22
200185da:	d4e1      	bmi.n	200185a0 <_fflush_r+0xc>
200185dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
200185de:	f7ff fe5c 	bl	2001829a <__retarget_lock_release_recursive>
200185e2:	e7dd      	b.n	200185a0 <_fflush_r+0xc>

200185e4 <fflush>:
200185e4:	4601      	mov	r1, r0
200185e6:	b920      	cbnz	r0, 200185f2 <fflush+0xe>
200185e8:	4a04      	ldr	r2, [pc, #16]	@ (200185fc <fflush+0x18>)
200185ea:	4905      	ldr	r1, [pc, #20]	@ (20018600 <fflush+0x1c>)
200185ec:	4805      	ldr	r0, [pc, #20]	@ (20018604 <fflush+0x20>)
200185ee:	f7ff bd0f 	b.w	20018010 <_fwalk_sglue>
200185f2:	4b05      	ldr	r3, [pc, #20]	@ (20018608 <fflush+0x24>)
200185f4:	6818      	ldr	r0, [r3, #0]
200185f6:	f7ff bfcd 	b.w	20018594 <_fflush_r>
200185fa:	bf00      	nop
200185fc:	20000484 	.word	0x20000484
20018600:	20018595 	.word	0x20018595
20018604:	20000494 	.word	0x20000494
20018608:	20000490 	.word	0x20000490

2001860c <_sbrk_r>:
2001860c:	b538      	push	{r3, r4, r5, lr}
2001860e:	2300      	movs	r3, #0
20018610:	4d05      	ldr	r5, [pc, #20]	@ (20018628 <_sbrk_r+0x1c>)
20018612:	4604      	mov	r4, r0
20018614:	4608      	mov	r0, r1
20018616:	602b      	str	r3, [r5, #0]
20018618:	f7e9 f908 	bl	2000182c <_sbrk>
2001861c:	1c43      	adds	r3, r0, #1
2001861e:	d102      	bne.n	20018626 <_sbrk_r+0x1a>
20018620:	682b      	ldr	r3, [r5, #0]
20018622:	b103      	cbz	r3, 20018626 <_sbrk_r+0x1a>
20018624:	6023      	str	r3, [r4, #0]
20018626:	bd38      	pop	{r3, r4, r5, pc}
20018628:	20000800 	.word	0x20000800

2001862c <__EH_FRAME_BEGIN__>:
2001862c:	00000010 00000000 00527a01 010e7c02     .........zR..|..
2001863c:	000d0c1b 00000010 00000018 fffe829c     ................
2001864c:	00000010 00000000                       ........

20018654 <__FRAME_END__>:
20018654:	00000000                                ....

20018658 <_init>:
20018658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2001865a:	bf00      	nop
2001865c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2001865e:	bc08      	pop	{r3}
20018660:	469e      	mov	lr, r3
20018662:	4770      	bx	lr

20018664 <_fini>:
20018664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20018666:	bf00      	nop
20018668:	bcf8      	pop	{r3, r4, r5, r6, r7}
2001866a:	bc08      	pop	{r3}
2001866c:	469e      	mov	lr, r3
2001866e:	4770      	bx	lr
