// Seed: 1646927889
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2
);
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    output supply1 id_9,
    output tri id_10,
    input wor id_11,
    input tri id_12,
    input tri1 id_13,
    input tri1 id_14,
    input wor id_15,
    output supply1 id_16,
    input wor id_17,
    output uwire id_18,
    input tri id_19
);
  assign id_2 = id_1;
  wire id_21;
  module_0(
      id_0, id_9, id_7
  );
endmodule
