TOPLEVEL_LANG = vhdl
MODULE = test_counter
TOPLEVEL = app_demo_top
SIM = ghdl
VERILOG_SOURCES += 
VHDL_SOURCES += /home/arshdeep/Documents/Projects/DESY_FWK/example_desy_project/src/app_demo/hdl/app_demo_top.vhd
VHDL_LIB_ORDER = 
WAVES = 1
RANDOM_SEED = 1234567890

ifeq ($(SIM),ghdl)
  EXTRA_ARGS += --std=93
  SIM_ARGS += --wave=dump.ghw --vcd=dump.vcd
else ifneq ($(filter $(SIM),questa modelsim riviera activehdl),)
  COMPILE_ARGS += -93
endif

include $(shell cocotb-config --makefiles)/Makefile.sim
