#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 22 12:32:57 2021
# Process ID: 13680
# Current directory: C:/Users/BACJA/Verilog/UART/UART_Receiver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18968 C:\Users\BACJA\Verilog\UART\UART_Receiver\UART.xpr
# Log file: C:/Users/BACJA/Verilog/UART/UART_Receiver/vivado.log
# Journal file: C:/Users/BACJA/Verilog/UART/UART_Receiver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_Receiver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver
INFO: [VRFC 10-2458] undeclared symbol load_data_out, assumed default net type wire [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v:50]
INFO: [VRFC 10-2458] undeclared symbol state, assumed default net type wire [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_Baud16Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_Baud16Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_DataOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_DataOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_MidBitGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_MidBitGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartgen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v:13]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tx' is not allowed [C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5c45885c10844f4a3772e6c793d6997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_Receiver_tb_behav xil_defaultlib.UART_Receiver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'baudx16' on this module [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v:34]
ERROR: [VRFC 10-3180] cannot find port 'shift_en' on this module [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v:33]
ERROR: [VRFC 10-3180] cannot find port 'midbit' on this module [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v:32]
ERROR: [VRFC 10-3180] cannot find port 'state' on this module [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v:31]
ERROR: [VRFC 10-3180] cannot find port 'midbit_en' on this module [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_Receiver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver
INFO: [VRFC 10-2458] undeclared symbol load_data_out, assumed default net type wire [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_Baud16Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_Baud16Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_DataOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_DataOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_MidBitGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_MidBitGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartgen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v:13]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tx' is not allowed [C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5c45885c10844f4a3772e6c793d6997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_Receiver_tb_behav xil_defaultlib.UART_Receiver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_Receiver_Baud16Generator
Compiling module xil_defaultlib.UART_Receiver_MidBitGenerator
Compiling module xil_defaultlib.UART_Receiver_FSM
Compiling module xil_defaultlib.UART_Receiver_ShiftRegister
Compiling module xil_defaultlib.UART_Receiver_DataOutRegister
Compiling module xil_defaultlib.UART_Receiver
Compiling module xil_defaultlib.uartgen
Compiling module xil_defaultlib.UART_Receiver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_Receiver_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim/xsim.dir/UART_Receiver_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 22 12:34:34 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Receiver_tb_behav -key {Behavioral:sim_1:Functional:UART_Receiver_tb} -tclbatch {UART_Receiver_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source UART_Receiver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Receiver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 791.562 ; gain = 42.941
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_Receiver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver
INFO: [VRFC 10-2458] undeclared symbol load_data_out, assumed default net type wire [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v:50]
INFO: [VRFC 10-2458] undeclared symbol state, assumed default net type wire [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_Baud16Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_Baud16Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_DataOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_DataOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_MidBitGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_MidBitGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartgen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v:13]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tx' is not allowed [C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5c45885c10844f4a3772e6c793d6997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_Receiver_tb_behav xil_defaultlib.UART_Receiver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'baudx16' on this module [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v:34]
ERROR: [VRFC 10-3180] cannot find port 'shift_en' on this module [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v:33]
ERROR: [VRFC 10-3180] cannot find port 'midbit' on this module [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v:32]
ERROR: [VRFC 10-3180] cannot find port 'state' on this module [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v:31]
ERROR: [VRFC 10-3180] cannot find port 'midbit_en' on this module [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_Receiver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver
INFO: [VRFC 10-2458] undeclared symbol load_data_out, assumed default net type wire [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v:50]
INFO: [VRFC 10-2458] undeclared symbol state, assumed default net type wire [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_Baud16Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_Baud16Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_DataOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_DataOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_MidBitGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_MidBitGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartgen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v:13]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tx' is not allowed [C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5c45885c10844f4a3772e6c793d6997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_Receiver_tb_behav xil_defaultlib.UART_Receiver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'state' [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_Receiver_Baud16Generator
Compiling module xil_defaultlib.UART_Receiver_MidBitGenerator
Compiling module xil_defaultlib.UART_Receiver_FSM
Compiling module xil_defaultlib.UART_Receiver_ShiftRegister
Compiling module xil_defaultlib.UART_Receiver_DataOutRegister
Compiling module xil_defaultlib.UART_Receiver
Compiling module xil_defaultlib.uartgen
Compiling module xil_defaultlib.UART_Receiver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_Receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Receiver_tb_behav -key {Behavioral:sim_1:Functional:UART_Receiver_tb} -tclbatch {UART_Receiver_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source UART_Receiver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Receiver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 791.562 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 22 12:38:10 2021...
