 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYSTEM_TOP
Version: K-2015.06
Date   : Thu Aug 15 20:34:21 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: Reg_file/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  Reg_file/REG1[6] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.47 f
  ALU_RTL/REG1[6] (ALU_RTL_DATA_WIDTH8)                   0.00       0.47 f
  ALU_RTL/U92/Y (BUFX2M)                                  0.21       0.69 f
  ALU_RTL/div_22/b[6] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       0.69 f
  ALU_RTL/div_22/U71/Y (NOR2X1M)                          0.16       0.84 r
  ALU_RTL/div_22/U68/Y (AND3X1M)                          0.20       1.05 r
  ALU_RTL/div_22/U66/Y (AND2X1M)                          0.16       1.21 r
  ALU_RTL/div_22/U63/Y (AND4X1M)                          0.25       1.46 r
  ALU_RTL/div_22/U41/Y (CLKMX2X2M)                        0.24       1.70 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_RTL/div_22/U64/Y (AND3X1M)                          0.32       2.46 f
  ALU_RTL/div_22/U47/Y (CLKMX2X2M)                        0.24       2.70 r
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  ALU_RTL/div_22/U65/Y (AND2X1M)                          0.24       3.67 r
  ALU_RTL/div_22/U52/Y (CLKMX2X2M)                        0.27       3.93 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  ALU_RTL/div_22/U67/Y (AND2X1M)                          0.28       5.30 f
  ALU_RTL/div_22/U56/Y (CLKMX2X2M)                        0.24       5.54 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  ALU_RTL/div_22/U69/Y (AND3X1M)                          0.39       7.35 f
  ALU_RTL/div_22/U59/Y (CLKMX2X2M)                        0.25       7.60 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.05 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.38 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.71 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.04 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.34 f
  ALU_RTL/div_22/U70/Y (AND2X1M)                          0.32       9.67 f
  ALU_RTL/div_22/U61/Y (CLKMX2X2M)                        0.25       9.92 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.37 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.70 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.03 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.36 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.69 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      11.99 f
  ALU_RTL/div_22/U72/Y (AND2X1M)                          0.34      12.34 f
  ALU_RTL/div_22/U62/Y (CLKMX2X2M)                        0.24      12.58 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)
                                                          0.45      13.03 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)
                                                          0.33      13.36 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)
                                                          0.33      13.68 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)
                                                          0.33      14.01 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)
                                                          0.33      14.34 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)
                                                          0.33      14.67 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)
                                                          0.32      14.98 f
  ALU_RTL/div_22/quotient[0] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00      14.98 f
  ALU_RTL/U43/Y (AOI222X1M)                               0.41      15.39 r
  ALU_RTL/U40/Y (AOI31X2M)                                0.14      15.53 f
  ALU_RTL/ALU_OUT_reg[0]/D (DFFRQX2M)                     0.00      15.53 f
  data arrival time                                                 15.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[0]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.10


  Startpoint: Reg_file/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  Reg_file/REG1[6] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.47 f
  ALU_RTL/REG1[6] (ALU_RTL_DATA_WIDTH8)                   0.00       0.47 f
  ALU_RTL/U92/Y (BUFX2M)                                  0.21       0.69 f
  ALU_RTL/div_22/b[6] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       0.69 f
  ALU_RTL/div_22/U71/Y (NOR2X1M)                          0.16       0.84 r
  ALU_RTL/div_22/U68/Y (AND3X1M)                          0.20       1.05 r
  ALU_RTL/div_22/U66/Y (AND2X1M)                          0.16       1.21 r
  ALU_RTL/div_22/U63/Y (AND4X1M)                          0.25       1.46 r
  ALU_RTL/div_22/U41/Y (CLKMX2X2M)                        0.24       1.70 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_RTL/div_22/U64/Y (AND3X1M)                          0.32       2.46 f
  ALU_RTL/div_22/U47/Y (CLKMX2X2M)                        0.24       2.70 r
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  ALU_RTL/div_22/U65/Y (AND2X1M)                          0.24       3.67 r
  ALU_RTL/div_22/U52/Y (CLKMX2X2M)                        0.27       3.93 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  ALU_RTL/div_22/U67/Y (AND2X1M)                          0.28       5.30 f
  ALU_RTL/div_22/U56/Y (CLKMX2X2M)                        0.24       5.54 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  ALU_RTL/div_22/U69/Y (AND3X1M)                          0.39       7.35 f
  ALU_RTL/div_22/U59/Y (CLKMX2X2M)                        0.25       7.60 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.05 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.38 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.71 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.04 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.34 f
  ALU_RTL/div_22/U70/Y (AND2X1M)                          0.32       9.67 f
  ALU_RTL/div_22/U61/Y (CLKMX2X2M)                        0.25       9.92 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.37 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.70 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.03 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.36 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.69 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      11.99 f
  ALU_RTL/div_22/U72/Y (AND2X1M)                          0.34      12.34 f
  ALU_RTL/div_22/quotient[1] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00      12.34 f
  ALU_RTL/U47/Y (AOI222X1M)                               0.31      12.64 r
  ALU_RTL/U44/Y (AOI31X2M)                                0.14      12.78 f
  ALU_RTL/ALU_OUT_reg[1]/D (DFFRQX2M)                     0.00      12.78 f
  data arrival time                                                 12.78

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[1]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -12.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: Reg_file/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  Reg_file/REG1[6] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.47 f
  ALU_RTL/REG1[6] (ALU_RTL_DATA_WIDTH8)                   0.00       0.47 f
  ALU_RTL/U92/Y (BUFX2M)                                  0.21       0.69 f
  ALU_RTL/div_22/b[6] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       0.69 f
  ALU_RTL/div_22/U71/Y (NOR2X1M)                          0.16       0.84 r
  ALU_RTL/div_22/U68/Y (AND3X1M)                          0.20       1.05 r
  ALU_RTL/div_22/U66/Y (AND2X1M)                          0.16       1.21 r
  ALU_RTL/div_22/U63/Y (AND4X1M)                          0.25       1.46 r
  ALU_RTL/div_22/U41/Y (CLKMX2X2M)                        0.24       1.70 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_RTL/div_22/U64/Y (AND3X1M)                          0.32       2.46 f
  ALU_RTL/div_22/U47/Y (CLKMX2X2M)                        0.24       2.70 r
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  ALU_RTL/div_22/U65/Y (AND2X1M)                          0.24       3.67 r
  ALU_RTL/div_22/U52/Y (CLKMX2X2M)                        0.27       3.93 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  ALU_RTL/div_22/U67/Y (AND2X1M)                          0.28       5.30 f
  ALU_RTL/div_22/U56/Y (CLKMX2X2M)                        0.24       5.54 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  ALU_RTL/div_22/U69/Y (AND3X1M)                          0.39       7.35 f
  ALU_RTL/div_22/U59/Y (CLKMX2X2M)                        0.25       7.60 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.05 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.38 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.71 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.04 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.34 f
  ALU_RTL/div_22/U70/Y (AND2X1M)                          0.32       9.67 f
  ALU_RTL/div_22/quotient[2] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       9.67 f
  ALU_RTL/U51/Y (AOI222X1M)                               0.44      10.11 r
  ALU_RTL/U48/Y (AOI31X2M)                                0.14      10.25 f
  ALU_RTL/ALU_OUT_reg[2]/D (DFFRQX2M)                     0.00      10.25 f
  data arrival time                                                 10.25

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[2]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: Reg_file/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  Reg_file/REG1[6] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.47 f
  ALU_RTL/REG1[6] (ALU_RTL_DATA_WIDTH8)                   0.00       0.47 f
  ALU_RTL/U92/Y (BUFX2M)                                  0.21       0.69 f
  ALU_RTL/div_22/b[6] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       0.69 f
  ALU_RTL/div_22/U71/Y (NOR2X1M)                          0.16       0.84 r
  ALU_RTL/div_22/U68/Y (AND3X1M)                          0.20       1.05 r
  ALU_RTL/div_22/U66/Y (AND2X1M)                          0.16       1.21 r
  ALU_RTL/div_22/U63/Y (AND4X1M)                          0.25       1.46 r
  ALU_RTL/div_22/U41/Y (CLKMX2X2M)                        0.24       1.70 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_RTL/div_22/U64/Y (AND3X1M)                          0.32       2.46 f
  ALU_RTL/div_22/U47/Y (CLKMX2X2M)                        0.24       2.70 r
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  ALU_RTL/div_22/U65/Y (AND2X1M)                          0.24       3.67 r
  ALU_RTL/div_22/U52/Y (CLKMX2X2M)                        0.27       3.93 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  ALU_RTL/div_22/U67/Y (AND2X1M)                          0.28       5.30 f
  ALU_RTL/div_22/U56/Y (CLKMX2X2M)                        0.24       5.54 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       5.99 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.32 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.65 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.96 f
  ALU_RTL/div_22/U69/Y (AND3X1M)                          0.39       7.35 f
  ALU_RTL/div_22/quotient[3] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       7.35 f
  ALU_RTL/U55/Y (AOI222X1M)                               0.44       7.79 r
  ALU_RTL/U52/Y (AOI31X2M)                                0.14       7.93 f
  ALU_RTL/ALU_OUT_reg[3]/D (DFFRQX2M)                     0.00       7.93 f
  data arrival time                                                  7.93

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[3]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -7.93
  --------------------------------------------------------------------------
  slack (MET)                                                       11.70


  Startpoint: Reg_file/Reg_file_reg[0][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  Reg_file/REG0[0] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.38 r
  ALU_RTL/REG0[0] (ALU_RTL_DATA_WIDTH8)                   0.00       0.38 r
  ALU_RTL/U99/Y (BUFX2M)                                  0.26       0.64 r
  ALU_RTL/mult_21/A[0] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       0.64 r
  ALU_RTL/mult_21/U36/Y (INVX2M)                          0.14       0.78 f
  ALU_RTL/mult_21/U114/Y (NOR2X1M)                        0.18       0.96 r
  ALU_RTL/mult_21/U4/Y (AND2X2M)                          0.16       1.12 r
  ALU_RTL/mult_21/S2_2_2/CO (ADDFX2M)                     0.54       1.66 r
  ALU_RTL/mult_21/S2_3_2/CO (ADDFX2M)                     0.55       2.21 r
  ALU_RTL/mult_21/S2_4_2/CO (ADDFX2M)                     0.55       2.76 r
  ALU_RTL/mult_21/S2_5_2/CO (ADDFX2M)                     0.55       3.31 r
  ALU_RTL/mult_21/S2_6_2/CO (ADDFX2M)                     0.55       3.86 r
  ALU_RTL/mult_21/S4_2/S (ADDFX2M)                        0.58       4.44 f
  ALU_RTL/mult_21/U11/Y (CLKXOR2X2M)                      0.31       4.75 r
  ALU_RTL/mult_21/FS_1/A[7] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  ALU_RTL/mult_21/FS_1/U3/Y (NAND2X2M)                    0.07       4.82 f
  ALU_RTL/mult_21/FS_1/U23/Y (OA21X1M)                    0.37       5.19 f
  ALU_RTL/mult_21/FS_1/U20/Y (AOI2BB1X1M)                 0.26       5.45 f
  ALU_RTL/mult_21/FS_1/U18/Y (OA21X1M)                    0.40       5.85 f
  ALU_RTL/mult_21/FS_1/U13/Y (OAI21BX1M)                  0.25       6.10 r
  ALU_RTL/mult_21/FS_1/U11/Y (OAI21X1M)                   0.13       6.23 f
  ALU_RTL/mult_21/FS_1/U2/Y (AOI21BX2M)                   0.17       6.40 f
  ALU_RTL/mult_21/FS_1/U4/Y (XNOR2X2M)                    0.12       6.52 r
  ALU_RTL/mult_21/FS_1/SUM[13] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       6.52 r
  ALU_RTL/mult_21/PRODUCT[15] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       6.52 r
  ALU_RTL/U4/Y (OAI2BB1X2M)                               0.15       6.67 r
  ALU_RTL/ALU_OUT_reg[15]/D (DFFRQX2M)                    0.00       6.67 r
  data arrival time                                                  6.67

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[15]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.67
  --------------------------------------------------------------------------
  slack (MET)                                                       12.83


  Startpoint: Reg_file/Reg_file_reg[0][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  Reg_file/REG0[0] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.38 r
  ALU_RTL/REG0[0] (ALU_RTL_DATA_WIDTH8)                   0.00       0.38 r
  ALU_RTL/U99/Y (BUFX2M)                                  0.26       0.64 r
  ALU_RTL/mult_21/A[0] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       0.64 r
  ALU_RTL/mult_21/U36/Y (INVX2M)                          0.14       0.78 f
  ALU_RTL/mult_21/U114/Y (NOR2X1M)                        0.18       0.96 r
  ALU_RTL/mult_21/U4/Y (AND2X2M)                          0.16       1.12 r
  ALU_RTL/mult_21/S2_2_2/CO (ADDFX2M)                     0.54       1.66 r
  ALU_RTL/mult_21/S2_3_2/CO (ADDFX2M)                     0.55       2.21 r
  ALU_RTL/mult_21/S2_4_2/CO (ADDFX2M)                     0.55       2.76 r
  ALU_RTL/mult_21/S2_5_2/CO (ADDFX2M)                     0.55       3.31 r
  ALU_RTL/mult_21/S2_6_2/CO (ADDFX2M)                     0.55       3.86 r
  ALU_RTL/mult_21/S4_2/S (ADDFX2M)                        0.58       4.44 f
  ALU_RTL/mult_21/U11/Y (CLKXOR2X2M)                      0.31       4.75 r
  ALU_RTL/mult_21/FS_1/A[7] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  ALU_RTL/mult_21/FS_1/U3/Y (NAND2X2M)                    0.07       4.82 f
  ALU_RTL/mult_21/FS_1/U23/Y (OA21X1M)                    0.37       5.19 f
  ALU_RTL/mult_21/FS_1/U20/Y (AOI2BB1X1M)                 0.26       5.45 f
  ALU_RTL/mult_21/FS_1/U18/Y (OA21X1M)                    0.40       5.85 f
  ALU_RTL/mult_21/FS_1/U13/Y (OAI21BX1M)                  0.25       6.10 r
  ALU_RTL/mult_21/FS_1/U12/Y (XOR3XLM)                    0.16       6.26 r
  ALU_RTL/mult_21/FS_1/SUM[12] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       6.26 r
  ALU_RTL/mult_21/PRODUCT[14] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       6.26 r
  ALU_RTL/U7/Y (OAI2BB1X2M)                               0.13       6.39 r
  ALU_RTL/ALU_OUT_reg[14]/D (DFFRQX2M)                    0.00       6.39 r
  data arrival time                                                  6.39

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[14]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                       13.11


  Startpoint: Reg_file/Reg_file_reg[0][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  Reg_file/REG0[0] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.38 r
  ALU_RTL/REG0[0] (ALU_RTL_DATA_WIDTH8)                   0.00       0.38 r
  ALU_RTL/U99/Y (BUFX2M)                                  0.26       0.64 r
  ALU_RTL/mult_21/A[0] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       0.64 r
  ALU_RTL/mult_21/U36/Y (INVX2M)                          0.14       0.78 f
  ALU_RTL/mult_21/U114/Y (NOR2X1M)                        0.18       0.96 r
  ALU_RTL/mult_21/U4/Y (AND2X2M)                          0.16       1.12 r
  ALU_RTL/mult_21/S2_2_2/CO (ADDFX2M)                     0.54       1.66 r
  ALU_RTL/mult_21/S2_3_2/CO (ADDFX2M)                     0.55       2.21 r
  ALU_RTL/mult_21/S2_4_2/CO (ADDFX2M)                     0.55       2.76 r
  ALU_RTL/mult_21/S2_5_2/CO (ADDFX2M)                     0.55       3.31 r
  ALU_RTL/mult_21/S2_6_2/CO (ADDFX2M)                     0.55       3.86 r
  ALU_RTL/mult_21/S4_2/S (ADDFX2M)                        0.58       4.44 f
  ALU_RTL/mult_21/U11/Y (CLKXOR2X2M)                      0.31       4.75 r
  ALU_RTL/mult_21/FS_1/A[7] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  ALU_RTL/mult_21/FS_1/U3/Y (NAND2X2M)                    0.07       4.82 f
  ALU_RTL/mult_21/FS_1/U23/Y (OA21X1M)                    0.37       5.19 f
  ALU_RTL/mult_21/FS_1/U20/Y (AOI2BB1X1M)                 0.26       5.45 f
  ALU_RTL/mult_21/FS_1/U18/Y (OA21X1M)                    0.40       5.85 f
  ALU_RTL/mult_21/FS_1/U14/Y (XNOR2X1M)                   0.10       5.95 r
  ALU_RTL/mult_21/FS_1/SUM[11] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       5.95 r
  ALU_RTL/mult_21/PRODUCT[13] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       5.95 r
  ALU_RTL/U9/Y (OAI2BB1X2M)                               0.15       6.10 r
  ALU_RTL/ALU_OUT_reg[13]/D (DFFRQX2M)                    0.00       6.10 r
  data arrival time                                                  6.10

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[13]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.10
  --------------------------------------------------------------------------
  slack (MET)                                                       13.39


  Startpoint: Reg_file/Reg_file_reg[0][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  Reg_file/REG0[0] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.38 r
  ALU_RTL/REG0[0] (ALU_RTL_DATA_WIDTH8)                   0.00       0.38 r
  ALU_RTL/U99/Y (BUFX2M)                                  0.26       0.64 r
  ALU_RTL/mult_21/A[0] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       0.64 r
  ALU_RTL/mult_21/U36/Y (INVX2M)                          0.14       0.78 f
  ALU_RTL/mult_21/U114/Y (NOR2X1M)                        0.18       0.96 r
  ALU_RTL/mult_21/U4/Y (AND2X2M)                          0.16       1.12 r
  ALU_RTL/mult_21/S2_2_2/CO (ADDFX2M)                     0.54       1.66 r
  ALU_RTL/mult_21/S2_3_2/CO (ADDFX2M)                     0.55       2.21 r
  ALU_RTL/mult_21/S2_4_2/CO (ADDFX2M)                     0.55       2.76 r
  ALU_RTL/mult_21/S2_5_2/CO (ADDFX2M)                     0.55       3.31 r
  ALU_RTL/mult_21/S2_6_2/CO (ADDFX2M)                     0.55       3.86 r
  ALU_RTL/mult_21/S4_2/S (ADDFX2M)                        0.58       4.44 f
  ALU_RTL/mult_21/U11/Y (CLKXOR2X2M)                      0.31       4.75 r
  ALU_RTL/mult_21/FS_1/A[7] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  ALU_RTL/mult_21/FS_1/U3/Y (NAND2X2M)                    0.07       4.82 f
  ALU_RTL/mult_21/FS_1/U23/Y (OA21X1M)                    0.37       5.19 f
  ALU_RTL/mult_21/FS_1/U20/Y (AOI2BB1X1M)                 0.26       5.45 f
  ALU_RTL/mult_21/FS_1/U19/Y (CLKXOR2X2M)                 0.26       5.71 r
  ALU_RTL/mult_21/FS_1/SUM[10] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       5.71 r
  ALU_RTL/mult_21/PRODUCT[12] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       5.71 r
  ALU_RTL/U8/Y (OAI2BB1X2M)                               0.12       5.84 r
  ALU_RTL/ALU_OUT_reg[12]/D (DFFRQX2M)                    0.00       5.84 r
  data arrival time                                                  5.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[12]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.84
  --------------------------------------------------------------------------
  slack (MET)                                                       13.66


  Startpoint: Reg_file/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  Reg_file/REG1[6] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.47 f
  ALU_RTL/REG1[6] (ALU_RTL_DATA_WIDTH8)                   0.00       0.47 f
  ALU_RTL/U92/Y (BUFX2M)                                  0.21       0.69 f
  ALU_RTL/div_22/b[6] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       0.69 f
  ALU_RTL/div_22/U71/Y (NOR2X1M)                          0.16       0.84 r
  ALU_RTL/div_22/U68/Y (AND3X1M)                          0.20       1.05 r
  ALU_RTL/div_22/U66/Y (AND2X1M)                          0.16       1.21 r
  ALU_RTL/div_22/U63/Y (AND4X1M)                          0.25       1.46 r
  ALU_RTL/div_22/U41/Y (CLKMX2X2M)                        0.24       1.70 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_RTL/div_22/U64/Y (AND3X1M)                          0.32       2.46 f
  ALU_RTL/div_22/U47/Y (CLKMX2X2M)                        0.24       2.70 r
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.19 r
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.42 r
  ALU_RTL/div_22/U65/Y (AND2X1M)                          0.24       3.67 r
  ALU_RTL/div_22/U52/Y (CLKMX2X2M)                        0.27       3.93 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.39 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.72 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.02 f
  ALU_RTL/div_22/U67/Y (AND2X1M)                          0.28       5.30 f
  ALU_RTL/div_22/quotient[4] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       5.30 f
  ALU_RTL/U59/Y (AOI222X1M)                               0.43       5.73 r
  ALU_RTL/U56/Y (AOI31X2M)                                0.14       5.87 f
  ALU_RTL/ALU_OUT_reg[4]/D (DFFRQX2M)                     0.00       5.87 f
  data arrival time                                                  5.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[4]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -5.87
  --------------------------------------------------------------------------
  slack (MET)                                                       13.76


  Startpoint: Reg_file/Reg_file_reg[0][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  Reg_file/REG0[0] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.38 r
  ALU_RTL/REG0[0] (ALU_RTL_DATA_WIDTH8)                   0.00       0.38 r
  ALU_RTL/U99/Y (BUFX2M)                                  0.26       0.64 r
  ALU_RTL/mult_21/A[0] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       0.64 r
  ALU_RTL/mult_21/U36/Y (INVX2M)                          0.14       0.78 f
  ALU_RTL/mult_21/U114/Y (NOR2X1M)                        0.18       0.96 r
  ALU_RTL/mult_21/U4/Y (AND2X2M)                          0.16       1.12 r
  ALU_RTL/mult_21/S2_2_2/CO (ADDFX2M)                     0.54       1.66 r
  ALU_RTL/mult_21/S2_3_2/CO (ADDFX2M)                     0.55       2.21 r
  ALU_RTL/mult_21/S2_4_2/CO (ADDFX2M)                     0.55       2.76 r
  ALU_RTL/mult_21/S2_5_2/CO (ADDFX2M)                     0.55       3.31 r
  ALU_RTL/mult_21/S2_6_2/CO (ADDFX2M)                     0.55       3.86 r
  ALU_RTL/mult_21/S4_2/S (ADDFX2M)                        0.58       4.44 f
  ALU_RTL/mult_21/U11/Y (CLKXOR2X2M)                      0.31       4.75 r
  ALU_RTL/mult_21/FS_1/A[7] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  ALU_RTL/mult_21/FS_1/U3/Y (NAND2X2M)                    0.07       4.82 f
  ALU_RTL/mult_21/FS_1/U23/Y (OA21X1M)                    0.37       5.19 f
  ALU_RTL/mult_21/FS_1/U7/Y (XNOR2X1M)                    0.10       5.29 r
  ALU_RTL/mult_21/FS_1/SUM[9] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       5.29 r
  ALU_RTL/mult_21/PRODUCT[11] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       5.29 r
  ALU_RTL/U12/Y (OAI2BB1X2M)                              0.15       5.44 r
  ALU_RTL/ALU_OUT_reg[11]/D (DFFRQX2M)                    0.00       5.44 r
  data arrival time                                                  5.44

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[11]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                       14.06


  Startpoint: Reg_file/Reg_file_reg[0][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  Reg_file/REG0[0] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.38 r
  ALU_RTL/REG0[0] (ALU_RTL_DATA_WIDTH8)                   0.00       0.38 r
  ALU_RTL/U99/Y (BUFX2M)                                  0.26       0.64 r
  ALU_RTL/mult_21/A[0] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       0.64 r
  ALU_RTL/mult_21/U36/Y (INVX2M)                          0.14       0.78 f
  ALU_RTL/mult_21/U113/Y (NOR2X1M)                        0.18       0.96 r
  ALU_RTL/mult_21/U2/Y (AND2X2M)                          0.16       1.12 r
  ALU_RTL/mult_21/S2_2_3/CO (ADDFX2M)                     0.54       1.66 r
  ALU_RTL/mult_21/S2_3_3/CO (ADDFX2M)                     0.55       2.21 r
  ALU_RTL/mult_21/S2_4_3/CO (ADDFX2M)                     0.55       2.76 r
  ALU_RTL/mult_21/S2_5_3/CO (ADDFX2M)                     0.55       3.31 r
  ALU_RTL/mult_21/S2_6_3/CO (ADDFX2M)                     0.55       3.86 r
  ALU_RTL/mult_21/S4_3/S (ADDFX2M)                        0.58       4.44 f
  ALU_RTL/mult_21/U12/Y (CLKXOR2X2M)                      0.30       4.74 r
  ALU_RTL/mult_21/FS_1/A[8] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.74 r
  ALU_RTL/mult_21/FS_1/U25/Y (NOR2X1M)                    0.06       4.80 f
  ALU_RTL/mult_21/FS_1/U10/Y (NAND2BX1M)                  0.20       5.01 f
  ALU_RTL/mult_21/FS_1/U9/Y (CLKXOR2X2M)                  0.19       5.20 r
  ALU_RTL/mult_21/FS_1/SUM[8] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       5.20 r
  ALU_RTL/mult_21/PRODUCT[10] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       5.20 r
  ALU_RTL/U11/Y (OAI2BB1X2M)                              0.12       5.32 r
  ALU_RTL/ALU_OUT_reg[10]/D (DFFRQX2M)                    0.00       5.32 r
  data arrival time                                                  5.32

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[10]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                       14.18


  Startpoint: Reg_file/Reg_file_reg[0][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  Reg_file/REG0[0] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.38 r
  ALU_RTL/REG0[0] (ALU_RTL_DATA_WIDTH8)                   0.00       0.38 r
  ALU_RTL/U99/Y (BUFX2M)                                  0.26       0.64 r
  ALU_RTL/mult_21/A[0] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       0.64 r
  ALU_RTL/mult_21/U36/Y (INVX2M)                          0.14       0.78 f
  ALU_RTL/mult_21/U115/Y (NOR2X1M)                        0.18       0.96 r
  ALU_RTL/mult_21/U3/Y (AND2X2M)                          0.16       1.12 r
  ALU_RTL/mult_21/S2_2_1/CO (ADDFX2M)                     0.54       1.66 r
  ALU_RTL/mult_21/S2_3_1/CO (ADDFX2M)                     0.55       2.21 r
  ALU_RTL/mult_21/S2_4_1/CO (ADDFX2M)                     0.55       2.76 r
  ALU_RTL/mult_21/S2_5_1/CO (ADDFX2M)                     0.55       3.31 r
  ALU_RTL/mult_21/S2_6_1/CO (ADDFX2M)                     0.55       3.86 r
  ALU_RTL/mult_21/S4_1/S (ADDFX2M)                        0.59       4.45 f
  ALU_RTL/mult_21/U18/Y (AND2X2M)                         0.20       4.65 f
  ALU_RTL/mult_21/FS_1/B[7] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.65 f
  ALU_RTL/mult_21/FS_1/U6/Y (INVX2M)                      0.06       4.71 r
  ALU_RTL/mult_21/FS_1/U5/Y (XNOR2X2M)                    0.15       4.86 r
  ALU_RTL/mult_21/FS_1/SUM[7] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.86 r
  ALU_RTL/mult_21/PRODUCT[9] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       4.86 r
  ALU_RTL/U10/Y (OAI2BB1X2M)                              0.15       5.01 r
  ALU_RTL/ALU_OUT_reg[9]/D (DFFRQX2M)                     0.00       5.01 r
  data arrival time                                                  5.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[9]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (MET)                                                       14.49


  Startpoint: Reg_file/Reg_file_reg[0][0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  Reg_file/REG0[0] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.38 r
  ALU_RTL/REG0[0] (ALU_RTL_DATA_WIDTH8)                   0.00       0.38 r
  ALU_RTL/U99/Y (BUFX2M)                                  0.26       0.64 r
  ALU_RTL/mult_21/A[0] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       0.64 r
  ALU_RTL/mult_21/U36/Y (INVX2M)                          0.14       0.78 f
  ALU_RTL/mult_21/U115/Y (NOR2X1M)                        0.18       0.96 r
  ALU_RTL/mult_21/U3/Y (AND2X2M)                          0.16       1.12 r
  ALU_RTL/mult_21/S2_2_1/CO (ADDFX2M)                     0.54       1.66 r
  ALU_RTL/mult_21/S2_3_1/CO (ADDFX2M)                     0.55       2.21 r
  ALU_RTL/mult_21/S2_4_1/CO (ADDFX2M)                     0.55       2.76 r
  ALU_RTL/mult_21/S2_5_1/CO (ADDFX2M)                     0.55       3.31 r
  ALU_RTL/mult_21/S2_6_1/CO (ADDFX2M)                     0.55       3.86 r
  ALU_RTL/mult_21/S4_1/S (ADDFX2M)                        0.59       4.45 f
  ALU_RTL/mult_21/U27/Y (INVX2M)                          0.08       4.53 r
  ALU_RTL/mult_21/U42/Y (XNOR2X2M)                        0.16       4.68 r
  ALU_RTL/mult_21/FS_1/A[6] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.68 r
  ALU_RTL/mult_21/FS_1/SUM[6] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.68 r
  ALU_RTL/mult_21/PRODUCT[8] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       4.68 r
  ALU_RTL/U70/Y (AOI2BB2XLM)                              0.14       4.83 f
  ALU_RTL/U68/Y (AOI21X2M)                                0.17       5.00 r
  ALU_RTL/ALU_OUT_reg[8]/D (DFFRQX2M)                     0.00       5.00 r
  data arrival time                                                  5.00

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[8]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.00
  --------------------------------------------------------------------------
  slack (MET)                                                       14.49


  Startpoint: Reg_file/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[0][1]/Q (DFFRQX2M)                0.38       0.38 r
  Reg_file/REG0[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.38 r
  ALU_RTL/REG0[1] (ALU_RTL_DATA_WIDTH8)                   0.00       0.38 r
  ALU_RTL/U98/Y (BUFX2M)                                  0.26       0.64 r
  ALU_RTL/mult_21/A[1] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       0.64 r
  ALU_RTL/mult_21/U35/Y (INVX2M)                          0.14       0.78 f
  ALU_RTL/mult_21/U109/Y (NOR2X1M)                        0.19       0.97 r
  ALU_RTL/mult_21/U8/Y (AND2X2M)                          0.16       1.13 r
  ALU_RTL/mult_21/S1_2_0/CO (ADDFX2M)                     0.54       1.67 r
  ALU_RTL/mult_21/S1_3_0/CO (ADDFX2M)                     0.55       2.22 r
  ALU_RTL/mult_21/S1_4_0/CO (ADDFX2M)                     0.55       2.77 r
  ALU_RTL/mult_21/S1_5_0/CO (ADDFX2M)                     0.55       3.32 r
  ALU_RTL/mult_21/S1_6_0/CO (ADDFX2M)                     0.55       3.87 r
  ALU_RTL/mult_21/S4_0/S (ADDFX2M)                        0.56       4.43 f
  ALU_RTL/mult_21/FS_1/A[5] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.43 f
  ALU_RTL/mult_21/FS_1/SUM[5] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       4.43 f
  ALU_RTL/mult_21/PRODUCT[7] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       4.43 f
  ALU_RTL/U63/Y (AOI22X1M)                                0.21       4.64 r
  ALU_RTL/U60/Y (AOI31X2M)                                0.11       4.75 f
  ALU_RTL/ALU_OUT_reg[7]/D (DFFRQX2M)                     0.00       4.75 f
  data arrival time                                                  4.75

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[7]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.75
  --------------------------------------------------------------------------
  slack (MET)                                                       14.88


  Startpoint: Reg_file/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[0][1]/Q (DFFRQX2M)                0.38       0.38 r
  Reg_file/REG0[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.38 r
  ALU_RTL/REG0[1] (ALU_RTL_DATA_WIDTH8)                   0.00       0.38 r
  ALU_RTL/U98/Y (BUFX2M)                                  0.26       0.64 r
  ALU_RTL/mult_21/A[1] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       0.64 r
  ALU_RTL/mult_21/U35/Y (INVX2M)                          0.14       0.78 f
  ALU_RTL/mult_21/U109/Y (NOR2X1M)                        0.19       0.97 r
  ALU_RTL/mult_21/U8/Y (AND2X2M)                          0.16       1.13 r
  ALU_RTL/mult_21/S1_2_0/CO (ADDFX2M)                     0.54       1.67 r
  ALU_RTL/mult_21/S1_3_0/CO (ADDFX2M)                     0.55       2.22 r
  ALU_RTL/mult_21/S1_4_0/CO (ADDFX2M)                     0.55       2.77 r
  ALU_RTL/mult_21/S1_5_0/CO (ADDFX2M)                     0.55       3.32 r
  ALU_RTL/mult_21/S1_6_0/S (ADDFX2M)                      0.56       3.88 f
  ALU_RTL/mult_21/FS_1/A[4] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       3.88 f
  ALU_RTL/mult_21/FS_1/SUM[4] (ALU_RTL_DATA_WIDTH8_DW01_add_1)
                                                          0.00       3.88 f
  ALU_RTL/mult_21/PRODUCT[6] (ALU_RTL_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       3.88 f
  ALU_RTL/U78/Y (AOI222X1M)                               0.26       4.15 r
  ALU_RTL/U75/Y (AOI31X2M)                                0.14       4.29 f
  ALU_RTL/ALU_OUT_reg[6]/D (DFFRQX2M)                     0.00       4.29 f
  data arrival time                                                  4.29

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[6]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                       15.34


  Startpoint: Reg_file/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/Reg_file_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  Reg_file/Reg_file_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  Reg_file/REG1[6] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       0.47 f
  ALU_RTL/REG1[6] (ALU_RTL_DATA_WIDTH8)                   0.00       0.47 f
  ALU_RTL/U92/Y (BUFX2M)                                  0.21       0.69 f
  ALU_RTL/div_22/b[6] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       0.69 f
  ALU_RTL/div_22/U71/Y (NOR2X1M)                          0.16       0.84 r
  ALU_RTL/div_22/U68/Y (AND3X1M)                          0.20       1.05 r
  ALU_RTL/div_22/U66/Y (AND2X1M)                          0.16       1.21 r
  ALU_RTL/div_22/U63/Y (AND4X1M)                          0.25       1.46 r
  ALU_RTL/div_22/U41/Y (CLKMX2X2M)                        0.24       1.70 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.14 f
  ALU_RTL/div_22/U64/Y (AND3X1M)                          0.32       2.46 f
  ALU_RTL/div_22/U47/Y (CLKMX2X2M)                        0.22       2.68 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.46       3.14 f
  ALU_RTL/div_22/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.31       3.45 f
  ALU_RTL/div_22/U65/Y (AND2X1M)                          0.26       3.70 f
  ALU_RTL/div_22/quotient[5] (ALU_RTL_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       3.70 f
  ALU_RTL/U67/Y (AOI222X1M)                               0.42       4.12 r
  ALU_RTL/U64/Y (AOI31X2M)                                0.14       4.26 f
  ALU_RTL/ALU_OUT_reg[5]/D (DFFRQX2M)                     0.00       4.26 f
  data arrival time                                                  4.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_reg[5]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                       15.37


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: ALU_RTL/ALU_OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U37/Y (NOR3X2M)                          0.35       0.87 r
  SYSTEM_CONTROL/U39/Y (NAND2X2M)                         0.19       1.06 f
  SYSTEM_CONTROL/U33/Y (INVX2M)                           0.12       1.18 r
  SYSTEM_CONTROL/ALU_EN (SYSTEM_CONTROL_DATA_WIDTH8)      0.00       1.18 r
  ALU_RTL/ALU_EN (ALU_RTL_DATA_WIDTH8)                    0.00       1.18 r
  ALU_RTL/ALU_OUT_VALID_reg/D (DFFRQX2M)                  0.00       1.18 r
  data arrival time                                                  1.18

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_RTL/ALU_OUT_VALID_reg/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                       18.31


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  SYS_UART_TOP/RX_IN (SYS_UART_TOP_DATA_WIDTH8)           0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/RX_IN (UART_RX_TOP)            0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/FSM/RX_IN (FSM)                0.00      54.29 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U13/Y (AOI21X2M)           0.12      54.41 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U16/Y (AOI31X2M)           0.12      54.53 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U14/Y (NAND2X2M)           0.07      54.60 r
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      54.60 r
  data arrival time                                                 54.60

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -54.60
  --------------------------------------------------------------------------
  slack (MET)                                                      216.20


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.03      54.29 r
  SYS_UART_TOP/RX_IN (SYS_UART_TOP_DATA_WIDTH8)           0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/RX_IN (UART_RX_TOP)            0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/RX_IN (Data_Sampling)
                                                          0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U32/Y (CLKNAND2X2M)
                                                          0.11      54.41 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U25/Y (MXI2X1M)
                                                          0.15      54.56 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg/D (DFFRQX2M)
                                                          0.00      54.56 r
  data arrival time                                                 54.56

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                -54.56
  --------------------------------------------------------------------------
  slack (MET)                                                      216.22


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.03      54.29 r
  SYS_UART_TOP/RX_IN (SYS_UART_TOP_DATA_WIDTH8)           0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/RX_IN (UART_RX_TOP)            0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/RX_IN (Data_Sampling)
                                                          0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U32/Y (CLKNAND2X2M)
                                                          0.11      54.41 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U27/Y (MXI2X1M)
                                                          0.14      54.55 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg/D (DFFRQX2M)
                                                          0.00      54.55 r
  data arrival time                                                 54.55

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                -54.55
  --------------------------------------------------------------------------
  slack (MET)                                                      216.24


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.03      54.29 r
  SYS_UART_TOP/RX_IN (SYS_UART_TOP_DATA_WIDTH8)           0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/RX_IN (UART_RX_TOP)            0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/RX_IN (Data_Sampling)
                                                          0.00      54.29 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U32/Y (CLKNAND2X2M)
                                                          0.11      54.41 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U29/Y (MXI2X1M)
                                                          0.14      54.55 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg/D (DFFRX1M)
                                                          0.00      54.55 r
  data arrival time                                                 54.55

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                -54.55
  --------------------------------------------------------------------------
  slack (MET)                                                      216.29


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U163/Y (MX4X1M)                                0.31       3.29 f
  Reg_file/U123/Y (MX4X1M)                                0.34       3.63 f
  Reg_file/U122/Y (AO22X1M)                               0.38       4.01 f
  Reg_file/R_REG_DATA_reg[0]/D (DFFQX2M)                  0.00       4.01 f
  data arrival time                                                  4.01

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/R_REG_DATA_reg[0]/CK (DFFQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.59


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U169/Y (MX4X1M)                                0.31       3.29 f
  Reg_file/U151/Y (MX4X1M)                                0.34       3.63 f
  Reg_file/U150/Y (AO22X1M)                               0.38       4.01 f
  Reg_file/R_REG_DATA_reg[7]/D (DFFQX2M)                  0.00       4.01 f
  data arrival time                                                  4.01

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/R_REG_DATA_reg[7]/CK (DFFQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.59


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U168/Y (MX4X1M)                                0.31       3.29 f
  Reg_file/U147/Y (MX4X1M)                                0.34       3.63 f
  Reg_file/U146/Y (AO22X1M)                               0.38       4.01 f
  Reg_file/R_REG_DATA_reg[6]/D (DFFQX2M)                  0.00       4.01 f
  data arrival time                                                  4.01

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/R_REG_DATA_reg[6]/CK (DFFQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.59


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U167/Y (MX4X1M)                                0.31       3.29 f
  Reg_file/U143/Y (MX4X1M)                                0.34       3.63 f
  Reg_file/U142/Y (AO22X1M)                               0.38       4.01 f
  Reg_file/R_REG_DATA_reg[5]/D (DFFQX2M)                  0.00       4.01 f
  data arrival time                                                  4.01

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/R_REG_DATA_reg[5]/CK (DFFQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.59


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U166/Y (MX4X1M)                                0.31       3.29 f
  Reg_file/U139/Y (MX4X1M)                                0.34       3.63 f
  Reg_file/U138/Y (AO22X1M)                               0.38       4.01 f
  Reg_file/R_REG_DATA_reg[4]/D (DFFQX2M)                  0.00       4.01 f
  data arrival time                                                  4.01

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/R_REG_DATA_reg[4]/CK (DFFQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.59


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U165/Y (MX4X1M)                                0.31       3.29 f
  Reg_file/U135/Y (MX4X1M)                                0.34       3.63 f
  Reg_file/U134/Y (AO22X1M)                               0.38       4.01 f
  Reg_file/R_REG_DATA_reg[3]/D (DFFQX2M)                  0.00       4.01 f
  data arrival time                                                  4.01

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/R_REG_DATA_reg[3]/CK (DFFQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.59


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U164/Y (MX4X1M)                                0.31       3.29 f
  Reg_file/U131/Y (MX4X1M)                                0.34       3.63 f
  Reg_file/U130/Y (AO22X1M)                               0.38       4.01 f
  Reg_file/R_REG_DATA_reg[2]/D (DFFQX2M)                  0.00       4.01 f
  data arrival time                                                  4.01

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/R_REG_DATA_reg[2]/CK (DFFQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.59


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/R_REG_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U129/Y (MX4X1M)                                0.31       3.29 f
  Reg_file/U127/Y (MX4X1M)                                0.34       3.63 f
  Reg_file/U126/Y (AO22X1M)                               0.38       4.01 f
  Reg_file/R_REG_DATA_reg[1]/D (DFFQX2M)                  0.00       4.01 f
  data arrival time                                                  4.01

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/R_REG_DATA_reg[1]/CK (DFFQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.59


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[12][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U32/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U97/Y (OAI2BB2X1M)                             0.19       3.66 r
  Reg_file/Reg_file_reg[12][7]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[12][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[12][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U32/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U96/Y (OAI2BB2X1M)                             0.19       3.66 r
  Reg_file/Reg_file_reg[12][6]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[12][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[12][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U32/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U95/Y (OAI2BB2X1M)                             0.19       3.66 r
  Reg_file/Reg_file_reg[12][5]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[12][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[12][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U32/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U94/Y (OAI2BB2X1M)                             0.19       3.66 r
  Reg_file/Reg_file_reg[12][4]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[12][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[12][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U32/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U93/Y (OAI2BB2X1M)                             0.19       3.66 r
  Reg_file/Reg_file_reg[12][3]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[12][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[12][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U32/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U92/Y (OAI2BB2X1M)                             0.19       3.66 r
  Reg_file/Reg_file_reg[12][2]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[12][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[12][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U32/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U91/Y (OAI2BB2X1M)                             0.19       3.66 r
  Reg_file/Reg_file_reg[12][1]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[12][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[12][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U32/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U90/Y (OAI2BB2X1M)                             0.19       3.66 r
  Reg_file/Reg_file_reg[12][0]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[12][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[13][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U33/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U105/Y (OAI2BB2X1M)                            0.19       3.66 r
  Reg_file/Reg_file_reg[13][7]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[13][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[13][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U33/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U104/Y (OAI2BB2X1M)                            0.19       3.66 r
  Reg_file/Reg_file_reg[13][6]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[13][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[13][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U33/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U103/Y (OAI2BB2X1M)                            0.19       3.66 r
  Reg_file/Reg_file_reg[13][5]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[13][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[13][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U33/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U102/Y (OAI2BB2X1M)                            0.19       3.66 r
  Reg_file/Reg_file_reg[13][4]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[13][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[13][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U33/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U101/Y (OAI2BB2X1M)                            0.19       3.66 r
  Reg_file/Reg_file_reg[13][3]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[13][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[13][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U33/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U100/Y (OAI2BB2X1M)                            0.19       3.66 r
  Reg_file/Reg_file_reg[13][2]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[13][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[13][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U33/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U99/Y (OAI2BB2X1M)                             0.19       3.66 r
  Reg_file/Reg_file_reg[13][1]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[13][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[13][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U33/Y (NAND2X2M)                               0.27       3.47 r
  Reg_file/U98/Y (OAI2BB2X1M)                             0.19       3.66 r
  Reg_file/Reg_file_reg[13][0]/D (DFFRQX2M)               0.00       3.66 r
  data arrival time                                                  3.66

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[13][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                       15.83


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[4][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U40/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U194/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[4][7]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[4][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[4][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U40/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U193/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[4][6]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[4][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[4][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U40/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U192/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[4][5]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[4][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[4][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U40/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U191/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[4][4]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[4][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[4][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U40/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U190/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[4][3]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[4][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[4][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U40/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U189/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[4][2]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[4][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[4][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U40/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U188/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[4][1]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[4][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[4][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U40/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U187/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[4][0]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[4][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U41/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U202/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[5][7]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[5][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U41/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U201/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[5][6]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[5][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U41/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U200/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[5][5]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[5][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U41/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U199/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[5][4]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[5][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U41/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U198/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[5][3]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[5][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U41/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U197/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[5][2]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[5][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U41/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U196/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[5][1]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[5][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[5][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U5/Y (NOR2BX2M)                                0.21       3.20 f
  Reg_file/U41/Y (NAND2X2M)                               0.26       3.46 r
  Reg_file/U195/Y (OAI2BB2X1M)                            0.19       3.65 r
  Reg_file/Reg_file_reg[5][0]/D (DFFRQX2M)                0.00       3.65 r
  data arrival time                                                  3.65

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[5][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                       15.84


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[8][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U28/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U65/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[8][7]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[8][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[8][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U28/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U64/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[8][6]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[8][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[8][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U28/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U63/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[8][5]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[8][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[8][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U28/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U62/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[8][4]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[8][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[8][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U28/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U61/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[8][3]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[8][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[8][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U28/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U60/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[8][2]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[8][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[8][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U28/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U59/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[8][1]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[8][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[8][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U28/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U58/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[8][0]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[8][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U29/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U73/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[9][7]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[9][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U29/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U72/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[9][6]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[9][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U29/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U71/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[9][5]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[9][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U29/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U70/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[9][4]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[9][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U29/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U69/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[9][3]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[9][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U29/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U68/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[9][2]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[9][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U29/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U67/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[9][1]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[9][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[9][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U29/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U66/Y (OAI2BB2X1M)                             0.19       3.64 r
  Reg_file/Reg_file_reg[9][0]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[9][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[1][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U37/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U185/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[1][6]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[1][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[1][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U37/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U180/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[1][1]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[1][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[1][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U37/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U184/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[1][5]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[1][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[1][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U37/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U183/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[1][4]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[1][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[1][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U37/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U186/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[1][7]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[1][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[1][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U37/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U182/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[1][3]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[1][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[1][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U37/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U181/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[1][2]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[1][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[1][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U37/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U179/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[1][0]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[1][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[0][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U44/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U172/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[0][1]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[0][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[0][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U44/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U171/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[0][0]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[0][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[0][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U44/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U173/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[0][2]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[0][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[0][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U44/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U174/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[0][3]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[0][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[0][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U44/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U175/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[0][4]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[0][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[0][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U44/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U176/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[0][5]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[0][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[0][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U44/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U178/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[0][7]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[0][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[0][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U21/Y (BUFX2M)                                 0.19       2.34 f
  Reg_file/U10/Y (INVX2M)                                 0.65       2.99 r
  Reg_file/U8/Y (NOR2X2M)                                 0.19       3.18 f
  Reg_file/U44/Y (NAND2X2M)                               0.27       3.45 r
  Reg_file/U177/Y (OAI2BB2X1M)                            0.19       3.64 r
  Reg_file/Reg_file_reg[0][6]/D (DFFRQX2M)                0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[0][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                       15.85


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[2][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U38/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U232/Y (OAI2BB2X1M)                            0.28       2.93 f
  Reg_file/Reg_file_reg[2][0]/D (DFFSQX2M)                0.00       2.93 f
  data arrival time                                                  2.93

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[2][0]/CK (DFFSQX2M)               0.00      19.80 r
  library setup time                                     -0.26      19.54
  data required time                                                19.54
  --------------------------------------------------------------------------
  data required time                                                19.54
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.61


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[2][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U38/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U233/Y (OAI2BB2X1M)                            0.28       2.93 f
  Reg_file/Reg_file_reg[2][7]/D (DFFSQX2M)                0.00       2.93 f
  data arrival time                                                  2.93

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[2][7]/CK (DFFSQX2M)               0.00      19.80 r
  library setup time                                     -0.26      19.54
  data required time                                                19.54
  --------------------------------------------------------------------------
  data required time                                                19.54
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.61


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[3][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U39/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U234/Y (OAI2BB2X1M)                            0.28       2.93 f
  Reg_file/Reg_file_reg[3][5]/D (DFFSQX2M)                0.00       2.93 f
  data arrival time                                                  2.93

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[3][5]/CK (DFFSQX2M)               0.00      19.80 r
  library setup time                                     -0.26      19.54
  data required time                                                19.54
  --------------------------------------------------------------------------
  data required time                                                19.54
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                       16.61


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[7][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U43/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U218/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[7][7]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[7][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[7][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U43/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U217/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[7][6]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[7][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[7][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U43/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U216/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[7][5]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[7][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[7][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U43/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U215/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[7][4]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[7][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[7][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U43/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U214/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[7][3]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[7][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[7][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U43/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U213/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[7][2]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[7][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[7][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U43/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U212/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[7][1]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[7][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[7][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U43/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U211/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[7][0]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[7][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U42/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U210/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[6][7]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[6][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U42/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U209/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[6][6]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[6][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U42/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U208/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[6][5]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[6][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U42/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U207/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[6][4]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[6][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U42/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U206/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[6][3]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[6][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U42/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U205/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[6][2]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[6][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U42/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U204/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[6][1]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[6][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[6][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U6/Y (NOR2BX2M)                                0.27       2.41 r
  Reg_file/U42/Y (NAND2X2M)                               0.24       2.66 f
  Reg_file/U203/Y (OAI2BB2X1M)                            0.18       2.84 r
  Reg_file/Reg_file_reg[6][0]/D (DFFRQX2M)                0.00       2.84 r
  data arrival time                                                  2.84

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[6][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       16.65


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[3][0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U39/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U225/Y (OAI2BB2X1M)                            0.18       2.83 r
  Reg_file/Reg_file_reg[3][0]/D (DFFRQX2M)                0.00       2.83 r
  data arrival time                                                  2.83

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[3][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[2][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U38/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U219/Y (OAI2BB2X1M)                            0.18       2.83 r
  Reg_file/Reg_file_reg[2][1]/D (DFFRQX2M)                0.00       2.83 r
  data arrival time                                                  2.83

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[2][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[3][1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U39/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U226/Y (OAI2BB2X1M)                            0.18       2.83 r
  Reg_file/Reg_file_reg[3][1]/D (DFFRQX2M)                0.00       2.83 r
  data arrival time                                                  2.83

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[3][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[3][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U39/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U227/Y (OAI2BB2X1M)                            0.18       2.83 r
  Reg_file/Reg_file_reg[3][2]/D (DFFRQX2M)                0.00       2.83 r
  data arrival time                                                  2.83

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[3][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[2][4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U38/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U222/Y (OAI2BB2X1M)                            0.18       2.83 r
  Reg_file/Reg_file_reg[2][4]/D (DFFRQX2M)                0.00       2.83 r
  data arrival time                                                  2.83

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[2][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[2][2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U38/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U220/Y (OAI2BB2X1M)                            0.18       2.83 r
  Reg_file/Reg_file_reg[2][2]/D (DFFRQX2M)                0.00       2.83 r
  data arrival time                                                  2.83

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[2][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[2][3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U38/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U221/Y (OAI2BB2X1M)                            0.18       2.83 r
  Reg_file/Reg_file_reg[2][3]/D (DFFRQX2M)                0.00       2.83 r
  data arrival time                                                  2.83

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[2][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[2][5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U38/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U223/Y (OAI2BB2X1M)                            0.18       2.83 r
  Reg_file/Reg_file_reg[2][5]/D (DFFRQX2M)                0.00       2.83 r
  data arrival time                                                  2.83

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[2][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: SYSTEM_CONTROL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Endpoint: Reg_file/Reg_file_reg[2][6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_1)
  Path Group: MASTER_CLK_1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYSTEM_CONTROL/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYSTEM_CONTROL/current_state_reg[1]/Q (DFFRQX2M)        0.42       0.42 r
  SYSTEM_CONTROL/U43/Y (INVX2M)                           0.09       0.51 f
  SYSTEM_CONTROL/U36/Y (NOR3X2M)                          0.38       0.89 r
  SYSTEM_CONTROL/U42/Y (NAND2X2M)                         0.17       1.07 f
  SYSTEM_CONTROL/U86/Y (OAI22X1M)                         0.91       1.97 r
  SYSTEM_CONTROL/REG_ADDRESS[1] (SYSTEM_CONTROL_DATA_WIDTH8)
                                                          0.00       1.97 r
  Reg_file/REG_ADDRESS[1] (Reg_file_DATA_WIDTH8_ADDRESS_BITS3)
                                                          0.00       1.97 r
  Reg_file/U235/Y (INVX2M)                                0.18       2.15 f
  Reg_file/U7/Y (NOR2X2M)                                 0.26       2.41 r
  Reg_file/U38/Y (NAND2X2M)                               0.25       2.65 f
  Reg_file/U224/Y (OAI2BB2X1M)                            0.18       2.83 r
  Reg_file/Reg_file_reg[2][6]/D (DFFRQX2M)                0.00       2.83 r
  data arrival time                                                  2.83

  clock MASTER_CLK_1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/Reg_file_reg[2][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: CLK_DIV_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[0]/Q (DFFRQX2M)                  0.51       0.51 f
  CLK_DIV_TX/add_43/A[0] (CLK_DIV_0_DW01_inc_0)           0.00       0.51 f
  CLK_DIV_TX/add_43/U1_1_1/CO (ADDHX1M)                   0.21       0.72 f
  CLK_DIV_TX/add_43/U1_1_2/CO (ADDHX1M)                   0.19       0.91 f
  CLK_DIV_TX/add_43/U1_1_3/CO (ADDHX1M)                   0.19       1.11 f
  CLK_DIV_TX/add_43/U1_1_4/CO (ADDHX1M)                   0.19       1.30 f
  CLK_DIV_TX/add_43/U1_1_5/CO (ADDHX1M)                   0.19       1.49 f
  CLK_DIV_TX/add_43/U1_1_6/CO (ADDHX1M)                   0.20       1.69 f
  CLK_DIV_TX/add_43/U2/Y (CLKXOR2X2M)                     0.16       1.85 f
  CLK_DIV_TX/add_43/SUM[7] (CLK_DIV_0_DW01_inc_0)         0.00       1.85 f
  CLK_DIV_TX/U13/Y (AO2B2X1M)                             0.39       2.24 f
  CLK_DIV_TX/counter_reg[7]/D (DFFRQX2M)                  0.00       2.24 f
  data arrival time                                                  2.24

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX/counter_reg[7]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.69


  Startpoint: CLK_DIV_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[0]/Q (DFFRQX2M)                  0.51       0.51 f
  CLK_DIV_RX/add_43/A[0] (CLK_DIV_1_DW01_inc_0)           0.00       0.51 f
  CLK_DIV_RX/add_43/U1_1_1/CO (ADDHX1M)                   0.21       0.72 f
  CLK_DIV_RX/add_43/U1_1_2/CO (ADDHX1M)                   0.19       0.91 f
  CLK_DIV_RX/add_43/U1_1_3/CO (ADDHX1M)                   0.19       1.11 f
  CLK_DIV_RX/add_43/U1_1_4/CO (ADDHX1M)                   0.19       1.30 f
  CLK_DIV_RX/add_43/U1_1_5/CO (ADDHX1M)                   0.19       1.49 f
  CLK_DIV_RX/add_43/U1_1_6/CO (ADDHX1M)                   0.20       1.69 f
  CLK_DIV_RX/add_43/U2/Y (CLKXOR2X2M)                     0.16       1.85 f
  CLK_DIV_RX/add_43/SUM[7] (CLK_DIV_1_DW01_inc_0)         0.00       1.85 f
  CLK_DIV_RX/U13/Y (AO2B2X1M)                             0.39       2.24 f
  CLK_DIV_RX/counter_reg[7]/D (DFFRQX2M)                  0.00       2.24 f
  data arrival time                                                  2.24

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_RX/counter_reg[7]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.69


  Startpoint: CLK_DIV_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_TX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_TX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_TX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_TX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.12       1.36 f
  CLK_DIV_TX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_TX/U5/Y (AO2B2X1M)                              0.43       2.09 f
  CLK_DIV_TX/counter_reg[0]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX/counter_reg[0]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_TX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_TX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_TX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_TX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.12       1.36 f
  CLK_DIV_TX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_TX/U12/Y (AO2B2X1M)                             0.43       2.09 f
  CLK_DIV_TX/counter_reg[6]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_TX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_TX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_TX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_TX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.12       1.36 f
  CLK_DIV_TX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_TX/U11/Y (AO2B2X1M)                             0.43       2.09 f
  CLK_DIV_TX/counter_reg[5]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX/counter_reg[5]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_TX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_TX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_TX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_TX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.12       1.36 f
  CLK_DIV_TX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_TX/U10/Y (AO2B2X1M)                             0.43       2.09 f
  CLK_DIV_TX/counter_reg[4]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX/counter_reg[4]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_TX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_TX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_TX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_TX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.12       1.36 f
  CLK_DIV_TX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_TX/U9/Y (AO2B2X1M)                              0.43       2.09 f
  CLK_DIV_TX/counter_reg[3]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX/counter_reg[3]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_TX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_TX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_TX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_TX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.12       1.36 f
  CLK_DIV_TX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_TX/U8/Y (AO2B2X1M)                              0.43       2.09 f
  CLK_DIV_TX/counter_reg[2]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX/counter_reg[2]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_TX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_TX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_TX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_TX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.12       1.36 f
  CLK_DIV_TX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_TX/U7/Y (AO2B2X1M)                              0.43       2.09 f
  CLK_DIV_TX/counter_reg[1]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX/counter_reg[1]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_RX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_RX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_RX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_RX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_RX/U22/Y (CLKNAND2X2M)                          0.12       1.35 f
  CLK_DIV_RX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_RX/U10/Y (AO2B2X1M)                             0.43       2.09 f
  CLK_DIV_RX/counter_reg[4]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_RX/counter_reg[4]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_RX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_RX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_RX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_RX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_RX/U22/Y (CLKNAND2X2M)                          0.12       1.35 f
  CLK_DIV_RX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_RX/U5/Y (AO2B2X1M)                              0.43       2.09 f
  CLK_DIV_RX/counter_reg[0]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_RX/counter_reg[0]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_RX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_RX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_RX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_RX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_RX/U22/Y (CLKNAND2X2M)                          0.12       1.35 f
  CLK_DIV_RX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_RX/U12/Y (AO2B2X1M)                             0.43       2.09 f
  CLK_DIV_RX/counter_reg[6]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_RX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_RX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_RX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_RX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_RX/U22/Y (CLKNAND2X2M)                          0.12       1.35 f
  CLK_DIV_RX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_RX/U11/Y (AO2B2X1M)                             0.43       2.09 f
  CLK_DIV_RX/counter_reg[5]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_RX/counter_reg[5]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_RX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_RX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_RX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_RX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_RX/U22/Y (CLKNAND2X2M)                          0.12       1.35 f
  CLK_DIV_RX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_RX/U9/Y (AO2B2X1M)                              0.43       2.09 f
  CLK_DIV_RX/counter_reg[3]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_RX/counter_reg[3]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_RX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_RX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_RX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_RX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_RX/U22/Y (CLKNAND2X2M)                          0.12       1.35 f
  CLK_DIV_RX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_RX/U8/Y (AO2B2X1M)                              0.43       2.09 f
  CLK_DIV_RX/counter_reg[2]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_RX/counter_reg[2]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_RX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_RX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_RX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_RX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_RX/U22/Y (CLKNAND2X2M)                          0.12       1.35 f
  CLK_DIV_RX/U14/Y (AND3X1M)                              0.30       1.66 f
  CLK_DIV_RX/U7/Y (AO2B2X1M)                              0.43       2.09 f
  CLK_DIV_RX/counter_reg[1]/D (DFFRQX2M)                  0.00       2.09 f
  data arrival time                                                  2.09

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_RX/counter_reg[1]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: CLK_DIV_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/out_clk_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_TX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_TX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_TX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_TX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.12       1.36 f
  CLK_DIV_TX/U16/Y (AOI21BX1M)                            0.26       1.62 r
  CLK_DIV_TX/U15/Y (CLKXOR2X2M)                           0.20       1.82 r
  CLK_DIV_TX/out_clk_reg/D (DFFRQX2M)                     0.00       1.82 r
  data arrival time                                                  1.82

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX/out_clk_reg/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: CLK_DIV_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/out_clk_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_RX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_RX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_RX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_RX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_RX/U22/Y (CLKNAND2X2M)                          0.12       1.35 f
  CLK_DIV_RX/U16/Y (AOI21BX1M)                            0.26       1.62 r
  CLK_DIV_RX/U15/Y (CLKXOR2X2M)                           0.20       1.82 r
  CLK_DIV_RX/out_clk_reg/D (DFFRQX2M)                     0.00       1.82 r
  data arrival time                                                  1.82

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_RX/out_clk_reg/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: CLK_DIV_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_TX/flag_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_TX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_TX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_TX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_TX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_TX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.12       1.36 f
  CLK_DIV_TX/U19/Y (NAND2BX1M)                            0.21       1.56 f
  CLK_DIV_TX/U18/Y (XNOR2X1M)                             0.19       1.75 f
  CLK_DIV_TX/flag_reg/D (DFFSQX2M)                        0.00       1.75 f
  data arrival time                                                  1.75

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_TX/flag_reg/CK (DFFSQX2M)                       0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      269.09


  Startpoint: CLK_DIV_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: CLK_DIV_RX/flag_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  CLK_DIV_RX/counter_reg[6]/Q (DFFRQX2M)                  0.50       0.50 f
  CLK_DIV_RX/U30/Y (CLKXOR2X2M)                           0.17       0.67 f
  CLK_DIV_RX/U29/Y (NOR4X1M)                              0.27       0.95 r
  CLK_DIV_RX/U24/Y (CLKNAND2X2M)                          0.13       1.08 f
  CLK_DIV_RX/U23/Y (MXI2X1M)                              0.15       1.23 r
  CLK_DIV_RX/U22/Y (CLKNAND2X2M)                          0.12       1.35 f
  CLK_DIV_RX/U19/Y (NAND2BX1M)                            0.21       1.56 f
  CLK_DIV_RX/U18/Y (XNOR2X1M)                             0.19       1.75 f
  CLK_DIV_RX/flag_reg/D (DFFSQX2M)                        0.00       1.75 f
  data arrival time                                                  1.75

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_RX/flag_reg/CK (DFFSQX2M)                       0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      269.09


  Startpoint: RESET_SYNC_1/SYNC_BUS_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: RESET_SYNC_1/RST_SYNC_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_1/SYNC_BUS_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  RESET_SYNC_1/SYNC_BUS_reg[1]/Q (DFFRQX2M)               0.35       0.35 r
  RESET_SYNC_1/RST_SYNC_reg/D (DFFRQX2M)                  0.00       0.35 r
  data arrival time                                                  0.35

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RESET_SYNC_1/RST_SYNC_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                      270.45


  Startpoint: RESET_SYNC_1/SYNC_BUS_reg[0]/CK
              (internal path startpoint clocked by MASTER_CLK_2)
  Endpoint: RESET_SYNC_1/SYNC_BUS_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Path Group: MASTER_CLK_2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RESET_SYNC_1/SYNC_BUS_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  RESET_SYNC_1/SYNC_BUS_reg[0]/Q (DFFRQX2M)               0.35       0.35 r
  RESET_SYNC_1/SYNC_BUS_reg[1]/D (DFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock MASTER_CLK_2 (rise edge)                        271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RESET_SYNC_1/SYNC_BUS_reg[1]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                      270.45


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: Parity_error
            (output port clocked by UART_TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg/CK (DFFRQX2M)
                                                          0.00    8410.30 r
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg/Q (DFFRQX2M)
                                                          0.90    8411.19 r
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error (Parity_Check)
                                                          0.00    8411.19 r
  SYS_UART_TOP/UART_RX_TOP/Parity_error (UART_RX_TOP)     0.00    8411.19 r
  SYS_UART_TOP/Parity_error (SYS_UART_TOP_DATA_WIDTH8)
                                                          0.00    8411.19 r
  Parity_error (out)                                      0.00    8411.19 r
  data arrival time                                               8411.19

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  output external delay                                 -54.26    8627.14
  data required time                                              8627.14
  --------------------------------------------------------------------------
  data required time                                              8627.14
  data arrival time                                              -8411.19
  --------------------------------------------------------------------------
  slack (MET)                                                      215.95


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: Stop_error (output port clocked by UART_TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/CK (DFFRQX2M)
                                                          0.00    8410.30 r
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/Q (DFFRQX2M)
                                                          0.89    8411.19 r
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error (Stop_Check)
                                                          0.00    8411.19 r
  SYS_UART_TOP/UART_RX_TOP/Stop_error (UART_RX_TOP)       0.00    8411.19 r
  SYS_UART_TOP/Stop_error (SYS_UART_TOP_DATA_WIDTH8)      0.00    8411.19 r
  Stop_error (out)                                        0.00    8411.19 r
  data arrival time                                               8411.19

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  output external delay                                 -54.26    8627.14
  data required time                                              8627.14
  --------------------------------------------------------------------------
  data required time                                              8627.14
  data arrival time                                              -8411.19
  --------------------------------------------------------------------------
  slack (MET)                                                      215.95


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: Tx_OUT (output port clocked by UART_TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  SYS_UART_TOP/UART_TX_TOP/serial/U10/Y (MX4X1M)          0.38       0.93 f
  SYS_UART_TOP/UART_TX_TOP/serial/U9/Y (MX2X2M)           0.23       1.16 f
  SYS_UART_TOP/UART_TX_TOP/serial/U8/Y (NOR2BX2M)         0.14       1.30 f
  SYS_UART_TOP/UART_TX_TOP/serial/ser_data (serializer_DATA_WIDTH8)
                                                          0.00       1.30 f
  SYS_UART_TOP/UART_TX_TOP/MUX/ser_data (MUX)             0.00       1.30 f
  SYS_UART_TOP/UART_TX_TOP/MUX/U5/Y (NAND2X2M)            0.06       1.36 r
  SYS_UART_TOP/UART_TX_TOP/MUX/U3/Y (NAND3BX2M)           0.72       2.08 f
  SYS_UART_TOP/UART_TX_TOP/MUX/Tx_OUT (MUX)               0.00       2.08 f
  SYS_UART_TOP/UART_TX_TOP/Tx_OUT (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       2.08 f
  SYS_UART_TOP/Tx_OUT (SYS_UART_TOP_DATA_WIDTH8)          0.00       2.08 f
  Tx_OUT (out)                                            0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  output external delay                                 -54.26    8627.14
  data required time                                              8627.14
  --------------------------------------------------------------------------
  data required time                                              8627.14
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8625.06


  Startpoint: RESET_SYNC_1/RST_SYNC_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_1/RST_SYNC_reg/CK (DFFRQX2M)                 0.00       0.00 r
  RESET_SYNC_1/RST_SYNC_reg/Q (DFFRQX2M)                  0.36       0.36 r
  RESET_SYNC_1/RST_SYNC (RESET_SYNC_NUM_STAGES2_0)        0.00       0.36 r
  U5/Y (INVX2M)                                           0.04       0.41 f
  U1/Y (INVX2M)                                           0.80       1.20 r
  SYS_UART_TOP/RST_SYNC_1 (SYS_UART_TOP_DATA_WIDTH8)      0.00       1.20 r
  SYS_UART_TOP/U2/Y (INVX2M)                              0.11       1.31 f
  SYS_UART_TOP/U1/Y (INVX2M)                              0.44       1.75 r
  SYS_UART_TOP/UART_RX_TOP/RST (UART_RX_TOP)              0.00       1.75 r
  SYS_UART_TOP/UART_RX_TOP/U2/Y (INVX2M)                  0.09       1.84 f
  SYS_UART_TOP/UART_RX_TOP/U1/Y (INVX2M)                  0.60       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/RST (Deserializer)
                                                          0.00       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U3/Y (INVX2M)     0.10       2.54 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U17/Y (NOR3BX2M)
                                                          0.28       2.82 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U6/Y (NOR2BX2M)
                                                          0.30       3.12 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U23/Y (NAND3X2M)
                                                          0.13       3.25 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U22/Y (OAI2BB2X1M)
                                                          0.25       3.49 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[4]/D (DFFQX2M)
                                                          0.00       3.49 f
  data arrival time                                                  3.49

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[4]/CK (DFFQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                      267.41


  Startpoint: RESET_SYNC_1/RST_SYNC_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_1/RST_SYNC_reg/CK (DFFRQX2M)                 0.00       0.00 r
  RESET_SYNC_1/RST_SYNC_reg/Q (DFFRQX2M)                  0.36       0.36 r
  RESET_SYNC_1/RST_SYNC (RESET_SYNC_NUM_STAGES2_0)        0.00       0.36 r
  U5/Y (INVX2M)                                           0.04       0.41 f
  U1/Y (INVX2M)                                           0.80       1.20 r
  SYS_UART_TOP/RST_SYNC_1 (SYS_UART_TOP_DATA_WIDTH8)      0.00       1.20 r
  SYS_UART_TOP/U2/Y (INVX2M)                              0.11       1.31 f
  SYS_UART_TOP/U1/Y (INVX2M)                              0.44       1.75 r
  SYS_UART_TOP/UART_RX_TOP/RST (UART_RX_TOP)              0.00       1.75 r
  SYS_UART_TOP/UART_RX_TOP/U2/Y (INVX2M)                  0.09       1.84 f
  SYS_UART_TOP/UART_RX_TOP/U1/Y (INVX2M)                  0.60       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/RST (Deserializer)
                                                          0.00       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U3/Y (INVX2M)     0.10       2.54 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U17/Y (NOR3BX2M)
                                                          0.28       2.82 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U6/Y (NOR2BX2M)
                                                          0.30       3.12 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U27/Y (NAND3X2M)
                                                          0.13       3.25 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U26/Y (OAI2BB2X1M)
                                                          0.24       3.49 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[6]/D (DFFQX2M)
                                                          0.00       3.49 f
  data arrival time                                                  3.49

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[6]/CK (DFFQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                      267.41


  Startpoint: RESET_SYNC_1/RST_SYNC_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_1/RST_SYNC_reg/CK (DFFRQX2M)                 0.00       0.00 r
  RESET_SYNC_1/RST_SYNC_reg/Q (DFFRQX2M)                  0.36       0.36 r
  RESET_SYNC_1/RST_SYNC (RESET_SYNC_NUM_STAGES2_0)        0.00       0.36 r
  U5/Y (INVX2M)                                           0.04       0.41 f
  U1/Y (INVX2M)                                           0.80       1.20 r
  SYS_UART_TOP/RST_SYNC_1 (SYS_UART_TOP_DATA_WIDTH8)      0.00       1.20 r
  SYS_UART_TOP/U2/Y (INVX2M)                              0.11       1.31 f
  SYS_UART_TOP/U1/Y (INVX2M)                              0.44       1.75 r
  SYS_UART_TOP/UART_RX_TOP/RST (UART_RX_TOP)              0.00       1.75 r
  SYS_UART_TOP/UART_RX_TOP/U2/Y (INVX2M)                  0.09       1.84 f
  SYS_UART_TOP/UART_RX_TOP/U1/Y (INVX2M)                  0.60       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/RST (Deserializer)
                                                          0.00       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U3/Y (INVX2M)     0.10       2.54 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U17/Y (NOR3BX2M)
                                                          0.28       2.82 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U6/Y (NOR2BX2M)
                                                          0.30       3.12 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U25/Y (NAND3X2M)
                                                          0.13       3.25 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U24/Y (OAI2BB2X1M)
                                                          0.24       3.49 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[5]/D (DFFQX2M)
                                                          0.00       3.49 f
  data arrival time                                                  3.49

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[5]/CK (DFFQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                      267.41


  Startpoint: RESET_SYNC_1/RST_SYNC_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_1/RST_SYNC_reg/CK (DFFRQX2M)                 0.00       0.00 r
  RESET_SYNC_1/RST_SYNC_reg/Q (DFFRQX2M)                  0.36       0.36 r
  RESET_SYNC_1/RST_SYNC (RESET_SYNC_NUM_STAGES2_0)        0.00       0.36 r
  U5/Y (INVX2M)                                           0.04       0.41 f
  U1/Y (INVX2M)                                           0.80       1.20 r
  SYS_UART_TOP/RST_SYNC_1 (SYS_UART_TOP_DATA_WIDTH8)      0.00       1.20 r
  SYS_UART_TOP/U2/Y (INVX2M)                              0.11       1.31 f
  SYS_UART_TOP/U1/Y (INVX2M)                              0.44       1.75 r
  SYS_UART_TOP/UART_RX_TOP/RST (UART_RX_TOP)              0.00       1.75 r
  SYS_UART_TOP/UART_RX_TOP/U2/Y (INVX2M)                  0.09       1.84 f
  SYS_UART_TOP/UART_RX_TOP/U1/Y (INVX2M)                  0.60       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/RST (Deserializer)
                                                          0.00       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U3/Y (INVX2M)     0.10       2.54 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U17/Y (NOR3BX2M)
                                                          0.28       2.82 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U6/Y (NOR2BX2M)
                                                          0.30       3.12 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U29/Y (NAND3X2M)
                                                          0.13       3.25 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U28/Y (OAI2BB2X1M)
                                                          0.24       3.49 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[3]/D (DFFQX2M)
                                                          0.00       3.49 f
  data arrival time                                                  3.49

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[3]/CK (DFFQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                      267.42


  Startpoint: RESET_SYNC_1/RST_SYNC_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_1/RST_SYNC_reg/CK (DFFRQX2M)                 0.00       0.00 r
  RESET_SYNC_1/RST_SYNC_reg/Q (DFFRQX2M)                  0.36       0.36 r
  RESET_SYNC_1/RST_SYNC (RESET_SYNC_NUM_STAGES2_0)        0.00       0.36 r
  U5/Y (INVX2M)                                           0.04       0.41 f
  U1/Y (INVX2M)                                           0.80       1.20 r
  SYS_UART_TOP/RST_SYNC_1 (SYS_UART_TOP_DATA_WIDTH8)      0.00       1.20 r
  SYS_UART_TOP/U2/Y (INVX2M)                              0.11       1.31 f
  SYS_UART_TOP/U1/Y (INVX2M)                              0.44       1.75 r
  SYS_UART_TOP/UART_RX_TOP/RST (UART_RX_TOP)              0.00       1.75 r
  SYS_UART_TOP/UART_RX_TOP/U2/Y (INVX2M)                  0.09       1.84 f
  SYS_UART_TOP/UART_RX_TOP/U1/Y (INVX2M)                  0.60       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/RST (Deserializer)
                                                          0.00       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U3/Y (INVX2M)     0.10       2.54 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U17/Y (NOR3BX2M)
                                                          0.28       2.82 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U16/Y (NOR3BX2M)
                                                          0.32       3.14 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U21/Y (NAND2X2M)
                                                          0.10       3.24 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U20/Y (OAI2BB2X1M)
                                                          0.24       3.48 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[2]/D (DFFQX2M)
                                                          0.00       3.48 f
  data arrival time                                                  3.48

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[2]/CK (DFFQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                      267.42


  Startpoint: RESET_SYNC_1/RST_SYNC_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_1/RST_SYNC_reg/CK (DFFRQX2M)                 0.00       0.00 r
  RESET_SYNC_1/RST_SYNC_reg/Q (DFFRQX2M)                  0.36       0.36 r
  RESET_SYNC_1/RST_SYNC (RESET_SYNC_NUM_STAGES2_0)        0.00       0.36 r
  U5/Y (INVX2M)                                           0.04       0.41 f
  U1/Y (INVX2M)                                           0.80       1.20 r
  SYS_UART_TOP/RST_SYNC_1 (SYS_UART_TOP_DATA_WIDTH8)      0.00       1.20 r
  SYS_UART_TOP/U2/Y (INVX2M)                              0.11       1.31 f
  SYS_UART_TOP/U1/Y (INVX2M)                              0.44       1.75 r
  SYS_UART_TOP/UART_RX_TOP/RST (UART_RX_TOP)              0.00       1.75 r
  SYS_UART_TOP/UART_RX_TOP/U2/Y (INVX2M)                  0.09       1.84 f
  SYS_UART_TOP/UART_RX_TOP/U1/Y (INVX2M)                  0.60       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/RST (Deserializer)
                                                          0.00       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U3/Y (INVX2M)     0.10       2.54 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U17/Y (NOR3BX2M)
                                                          0.28       2.82 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U16/Y (NOR3BX2M)
                                                          0.32       3.14 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U19/Y (NAND2X2M)
                                                          0.10       3.24 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U18/Y (OAI2BB2X1M)
                                                          0.24       3.48 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[1]/D (DFFQX2M)
                                                          0.00       3.48 f
  data arrival time                                                  3.48

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[1]/CK (DFFQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                      267.42


  Startpoint: RESET_SYNC_1/RST_SYNC_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_1/RST_SYNC_reg/CK (DFFRQX2M)                 0.00       0.00 r
  RESET_SYNC_1/RST_SYNC_reg/Q (DFFRQX2M)                  0.36       0.36 r
  RESET_SYNC_1/RST_SYNC (RESET_SYNC_NUM_STAGES2_0)        0.00       0.36 r
  U5/Y (INVX2M)                                           0.04       0.41 f
  U1/Y (INVX2M)                                           0.80       1.20 r
  SYS_UART_TOP/RST_SYNC_1 (SYS_UART_TOP_DATA_WIDTH8)      0.00       1.20 r
  SYS_UART_TOP/U2/Y (INVX2M)                              0.11       1.31 f
  SYS_UART_TOP/U1/Y (INVX2M)                              0.44       1.75 r
  SYS_UART_TOP/UART_RX_TOP/RST (UART_RX_TOP)              0.00       1.75 r
  SYS_UART_TOP/UART_RX_TOP/U2/Y (INVX2M)                  0.09       1.84 f
  SYS_UART_TOP/UART_RX_TOP/U1/Y (INVX2M)                  0.60       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/RST (Deserializer)
                                                          0.00       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U3/Y (INVX2M)     0.10       2.54 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U17/Y (NOR3BX2M)
                                                          0.28       2.82 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U31/Y (NAND4X2M)
                                                          0.16       2.98 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U30/Y (OAI2BB2X1M)
                                                          0.26       3.24 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[0]/D (DFFQX2M)
                                                          0.00       3.24 f
  data arrival time                                                  3.24

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[0]/CK (DFFQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                      267.67


  Startpoint: RESET_SYNC_1/RST_SYNC_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK_2)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK_2 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RESET_SYNC_1/RST_SYNC_reg/CK (DFFRQX2M)                 0.00       0.00 r
  RESET_SYNC_1/RST_SYNC_reg/Q (DFFRQX2M)                  0.36       0.36 r
  RESET_SYNC_1/RST_SYNC (RESET_SYNC_NUM_STAGES2_0)        0.00       0.36 r
  U5/Y (INVX2M)                                           0.04       0.41 f
  U1/Y (INVX2M)                                           0.80       1.20 r
  SYS_UART_TOP/RST_SYNC_1 (SYS_UART_TOP_DATA_WIDTH8)      0.00       1.20 r
  SYS_UART_TOP/U2/Y (INVX2M)                              0.11       1.31 f
  SYS_UART_TOP/U1/Y (INVX2M)                              0.44       1.75 r
  SYS_UART_TOP/UART_RX_TOP/RST (UART_RX_TOP)              0.00       1.75 r
  SYS_UART_TOP/UART_RX_TOP/U2/Y (INVX2M)                  0.09       1.84 f
  SYS_UART_TOP/UART_RX_TOP/U1/Y (INVX2M)                  0.60       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/RST (Deserializer)
                                                          0.00       2.44 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U33/Y (NAND4X2M)
                                                          0.22       2.65 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U32/Y (OAI2BB2X1M)
                                                          0.28       2.94 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[7]/D (DFFQX2M)
                                                          0.00       2.94 f
  data arrival time                                                  2.94

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/DATA_reg[7]/CK (DFFQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                      267.97


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U46/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U47/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U48/Y (NAND4BX1M)
                                                          0.19       1.13 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U52/Y (NOR4X1M)
                                                          0.25       1.38 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U4/Y (NOR2X2M)     0.18       1.56 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U3/Y (INVX2M)      0.11       1.67 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U20/Y (NAND3X2M)
                                                          0.10       1.77 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U13/Y (OAI32X1M)
                                                          0.25       2.02 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       2.02 r
  data arrival time                                                  2.02

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                      268.74


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count[0] (Bit_counter)
                                                          0.00       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/edge_count[0] (Data_Sampling)
                                                          0.00       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U16/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U17/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U20/Y (NAND4BBX1M)
                                                          0.21       1.16 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U24/Y (NOR4X1M)
                                                          0.27       1.43 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U44/Y (NOR2X1M)
                                                          0.15       1.57 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U35/Y (NOR3X1M)
                                                          0.22       1.79 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U34/Y (MXI2X1M)
                                                          0.10       1.89 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U33/Y (NOR2X1M)
                                                          0.12       2.01 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg/D (DFFRQX2M)
                                                          0.00       2.01 r
  data arrival time                                                  2.01

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.78


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U46/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U47/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U48/Y (NAND4BX1M)
                                                          0.19       1.13 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U52/Y (NOR4X1M)
                                                          0.25       1.38 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U4/Y (NOR2X2M)     0.18       1.56 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U3/Y (INVX2M)      0.11       1.67 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U20/Y (NAND3X2M)
                                                          0.10       1.77 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U19/Y (OAI22X1M)
                                                          0.20       1.97 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.97 r
  data arrival time                                                  1.97

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count[0] (Bit_counter)
                                                          0.00       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/edge_count[0] (Data_Sampling)
                                                          0.00       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U16/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U17/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U20/Y (NAND4BBX1M)
                                                          0.21       1.16 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U24/Y (NOR4X1M)
                                                          0.27       1.43 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U31/Y (CLKINVX1M)
                                                          0.17       1.59 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U30/Y (AOI31X1M)
                                                          0.22       1.81 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U29/Y (MXI2X1M)
                                                          0.15       1.96 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg/D (DFFRX1M)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_3_reg/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U46/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U47/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U48/Y (NAND4BX1M)
                                                          0.19       1.13 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U52/Y (NOR4X1M)
                                                          0.25       1.38 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U4/Y (NOR2X2M)     0.18       1.56 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U12/Y (OAI32X1M)
                                                          0.30       1.86 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                      268.89


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U46/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U47/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U48/Y (NAND4BX1M)
                                                          0.19       1.13 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U52/Y (NOR4X1M)
                                                          0.25       1.38 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U16/Y (AOI32X1M)
                                                          0.20       1.59 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U15/Y (OAI22X1M)
                                                          0.20       1.79 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]/D (DFFRQX2M)
                                                          0.00       1.79 r
  data arrival time                                                  1.79

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count[0] (Bit_counter)
                                                          0.00       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/edge_count[0] (Data_Sampling)
                                                          0.00       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U16/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U17/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U20/Y (NAND4BBX1M)
                                                          0.21       1.16 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U24/Y (NOR4X1M)
                                                          0.27       1.43 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U31/Y (CLKINVX1M)
                                                          0.17       1.59 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U27/Y (MXI2X1M)
                                                          0.11       1.71 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg/D (DFFRQX2M)
                                                          0.00       1.71 r
  data arrival time                                                  1.71

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_1_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      269.08


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Deserializer/parity_flag_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count[3] (Bit_counter)
                                                          0.00       0.47 r
  SYS_UART_TOP/UART_RX_TOP/FSM/bit_count[3] (FSM)         0.00       0.47 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U21/Y (INVX2M)             0.08       0.55 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U18/Y (NOR3X2M)            0.27       0.82 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U19/Y (NAND2X2M)           0.12       0.94 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U11/Y (OAI22X1M)           0.23       1.18 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U10/Y (NAND2X2M)           0.12       1.30 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U6/Y (OAI21X2M)            0.17       1.47 r
  SYS_UART_TOP/UART_RX_TOP/FSM/desrializer_en (FSM)       0.00       1.47 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/desrializer_en (Deserializer)
                                                          0.00       1.47 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U7/Y (INVX2M)     0.08       1.54 f
  SYS_UART_TOP/UART_RX_TOP/Deserializer/U38/Y (OAI2BB2X1M)
                                                          0.14       1.68 r
  SYS_UART_TOP/UART_RX_TOP/Deserializer/parity_flag_reg/D (DFFRQX2M)
                                                          0.00       1.68 r
  data arrival time                                                  1.68

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Deserializer/parity_flag_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      269.10


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count[0] (Bit_counter)
                                                          0.00       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/edge_count[0] (Data_Sampling)
                                                          0.00       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U16/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U17/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U20/Y (NAND4BBX1M)
                                                          0.21       1.16 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U24/Y (NOR4X1M)
                                                          0.27       1.43 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U44/Y (NOR2X1M)
                                                          0.15       1.57 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/U25/Y (MXI2X1M)
                                                          0.10       1.68 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg/D (DFFRQX2M)
                                                          0.00       1.68 r
  data arrival time                                                  1.68

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/sampled_bit_2_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      269.11


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U27/CO (ADDHX1M)
                                                          0.22       0.75 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U28/CO (ADDHX1M)
                                                          0.19       0.94 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U29/CO (ADDHX1M)
                                                          0.19       1.14 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U30/CO (ADDHX1M)
                                                          0.20       1.33 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U42/Y (CLKXOR2X2M)
                                                          0.18       1.52 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U21/Y (AND2X2M)
                                                          0.12       1.63 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00       1.63 r
  data arrival time                                                  1.63

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                      269.17


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count[3] (Bit_counter)
                                                          0.00       0.47 r
  SYS_UART_TOP/UART_RX_TOP/FSM/bit_count[3] (FSM)         0.00       0.47 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U21/Y (INVX2M)             0.08       0.55 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U18/Y (NOR3X2M)            0.27       0.82 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U19/Y (NAND2X2M)           0.12       0.94 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U39/Y (OAI32X1M)           0.17       1.11 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U38/Y (NAND2X2M)           0.14       1.25 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U13/Y (AOI21X2M)           0.17       1.42 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U16/Y (AOI31X2M)           0.12       1.54 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U14/Y (NAND2X2M)           0.07       1.61 r
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       1.61 r
  data arrival time                                                  1.61

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                      269.19


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U46/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U47/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U48/Y (NAND4BX1M)
                                                          0.19       1.13 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U52/Y (NOR4X1M)
                                                          0.25       1.38 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U4/Y (NOR2X2M)     0.18       1.56 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U8/Y (AND2X2M)     0.18       1.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[3]/D (DFFRQX2M)
                                                          0.00       1.74 f
  data arrival time                                                  1.74

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                      269.20


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U46/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U47/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U48/Y (NAND4BX1M)
                                                          0.19       1.13 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U52/Y (NOR4X1M)
                                                          0.25       1.38 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U4/Y (NOR2X2M)     0.18       1.56 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U7/Y (AND2X2M)     0.18       1.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00       1.74 f
  data arrival time                                                  1.74

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                      269.20


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U46/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U47/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U48/Y (NAND4BX1M)
                                                          0.19       1.13 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U52/Y (NOR4X1M)
                                                          0.25       1.38 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U4/Y (NOR2X2M)     0.18       1.56 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U22/Y (AND2X2M)
                                                          0.18       1.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       1.74 f
  data arrival time                                                  1.74

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                      269.20


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U46/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U47/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U48/Y (NAND4BX1M)
                                                          0.19       1.13 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U52/Y (NOR4X1M)
                                                          0.25       1.38 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U4/Y (NOR2X2M)     0.18       1.56 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U9/Y (AND2X2M)     0.18       1.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00       1.74 f
  data arrival time                                                  1.74

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                      269.20


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U46/Y (NOR2BX1M)
                                                          0.21       0.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U47/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U48/Y (NAND4BX1M)
                                                          0.19       1.13 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U52/Y (NOR4X1M)
                                                          0.25       1.38 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U4/Y (NOR2X2M)     0.18       1.56 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/U6/Y (AND2X2M)     0.18       1.74 f
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.74 f
  data arrival time                                                  1.74

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                      269.20


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/Q (DFFRQX2M)
                                                          0.89       0.89 r
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error (Stop_Check)
                                                          0.00       0.89 r
  SYS_UART_TOP/UART_RX_TOP/FSM/Stop_error (FSM)           0.00       0.89 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U26/Y (INVX2M)             0.15       1.05 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U38/Y (NAND2X2M)           0.13       1.17 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U37/Y (INVX2M)             0.05       1.22 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U34/Y (OAI31X1M)           0.21       1.43 r
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.43 r
  data arrival time                                                  1.43

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                      269.34


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 r
  SYS_UART_TOP/UART_RX_TOP/Bit_counter/bit_count[0] (Bit_counter)
                                                          0.00       0.54 r
  SYS_UART_TOP/UART_RX_TOP/FSM/bit_count[0] (FSM)         0.00       0.54 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U24/Y (INVX2M)             0.12       0.66 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U32/Y (NOR3X2M)            0.28       0.94 r
  SYS_UART_TOP/UART_RX_TOP/FSM/U43/Y (NAND4BX1M)          0.21       1.15 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U42/Y (OAI211X2M)          0.12       1.26 r
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.26 r
  data arrival time                                                  1.26

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                      269.52


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit_reg/Q (DFFRQX2M)
                                                          0.50       0.50 f
  SYS_UART_TOP/UART_RX_TOP/Data_Sampling/Sampled_Bit (Data_Sampling)
                                                          0.00       0.50 f
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Sampled_Bit (Parity_Check)
                                                          0.00       0.50 f
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/U4/Y (XOR3XLM)
                                                          0.48       0.98 f
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/U3/Y (AO2B2X2M)
                                                          0.34       1.33 f
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg/D (DFFRQX2M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Parity_Check/Parity_error_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                      269.61


  Startpoint: SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/Q (DFFRQX2M)
                                                          0.89       0.89 r
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/U2/Y (OAI2BB2X1M)
                                                          0.22       1.11 r
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/D (DFFRQX2M)
                                                          0.00       1.11 r
  data arrival time                                                  1.11

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Stop_Check/Stop_error_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      269.67


  Startpoint: SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: SYS_UART_TOP/UART_RX_TOP/Start_Check/Start_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_RX_TOP/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  SYS_UART_TOP/UART_RX_TOP/FSM/U33/Y (NOR3X2M)            0.26       0.80 r
  SYS_UART_TOP/UART_RX_TOP/FSM/start_en (FSM)             0.00       0.80 r
  SYS_UART_TOP/UART_RX_TOP/Start_Check/start_en (Start_Check)
                                                          0.00       0.80 r
  SYS_UART_TOP/UART_RX_TOP/Start_Check/U3/Y (AND2X2M)     0.17       0.96 r
  SYS_UART_TOP/UART_RX_TOP/Start_Check/Start_glitch_reg/D (DFFRQX2M)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  SYS_UART_TOP/UART_RX_TOP/Start_Check/Start_glitch_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      269.84


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U3/Y (INVX2M)                          0.09       1.52 r
  FIFO_TOP/FIFO_RD/R_EMPTY (FIFO_RD_ADDRESS_BITS3)        0.00       1.52 r
  FIFO_TOP/R_EMPTY (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       1.52 r
  SYS_UART_TOP/R_EMPTY (SYS_UART_TOP_DATA_WIDTH8)         0.00       1.52 r
  SYS_UART_TOP/U3/Y (INVX2M)                              0.06       1.58 f
  SYS_UART_TOP/UART_TX_TOP/data_valid (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/data_valid (serializer_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/U5/Y (NAND4X2M)         0.14       1.72 r
  SYS_UART_TOP/UART_TX_TOP/serial/U3/Y (INVX2M)           0.10       1.82 f
  SYS_UART_TOP/UART_TX_TOP/serial/U17/Y (AO22X1M)         0.40       2.22 f
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[5]/D (DFFRQX2M)
                                                          0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.17    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U3/Y (INVX2M)                          0.09       1.52 r
  FIFO_TOP/FIFO_RD/R_EMPTY (FIFO_RD_ADDRESS_BITS3)        0.00       1.52 r
  FIFO_TOP/R_EMPTY (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       1.52 r
  SYS_UART_TOP/R_EMPTY (SYS_UART_TOP_DATA_WIDTH8)         0.00       1.52 r
  SYS_UART_TOP/U3/Y (INVX2M)                              0.06       1.58 f
  SYS_UART_TOP/UART_TX_TOP/data_valid (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/data_valid (serializer_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/U5/Y (NAND4X2M)         0.14       1.72 r
  SYS_UART_TOP/UART_TX_TOP/serial/U3/Y (INVX2M)           0.10       1.82 f
  SYS_UART_TOP/UART_TX_TOP/serial/U13/Y (AO22X1M)         0.40       2.22 f
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[1]/D (DFFRQX2M)
                                                          0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.17    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U3/Y (INVX2M)                          0.09       1.52 r
  FIFO_TOP/FIFO_RD/R_EMPTY (FIFO_RD_ADDRESS_BITS3)        0.00       1.52 r
  FIFO_TOP/R_EMPTY (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       1.52 r
  SYS_UART_TOP/R_EMPTY (SYS_UART_TOP_DATA_WIDTH8)         0.00       1.52 r
  SYS_UART_TOP/U3/Y (INVX2M)                              0.06       1.58 f
  SYS_UART_TOP/UART_TX_TOP/data_valid (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/data_valid (serializer_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/U5/Y (NAND4X2M)         0.14       1.72 r
  SYS_UART_TOP/UART_TX_TOP/serial/U3/Y (INVX2M)           0.10       1.82 f
  SYS_UART_TOP/UART_TX_TOP/serial/U19/Y (AO22X1M)         0.40       2.22 f
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[7]/D (DFFRQX2M)
                                                          0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.17    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U3/Y (INVX2M)                          0.09       1.52 r
  FIFO_TOP/FIFO_RD/R_EMPTY (FIFO_RD_ADDRESS_BITS3)        0.00       1.52 r
  FIFO_TOP/R_EMPTY (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       1.52 r
  SYS_UART_TOP/R_EMPTY (SYS_UART_TOP_DATA_WIDTH8)         0.00       1.52 r
  SYS_UART_TOP/U3/Y (INVX2M)                              0.06       1.58 f
  SYS_UART_TOP/UART_TX_TOP/data_valid (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/data_valid (serializer_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/U5/Y (NAND4X2M)         0.14       1.72 r
  SYS_UART_TOP/UART_TX_TOP/serial/U3/Y (INVX2M)           0.10       1.82 f
  SYS_UART_TOP/UART_TX_TOP/serial/U15/Y (AO22X1M)         0.40       2.22 f
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[3]/D (DFFRQX2M)
                                                          0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.17    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U3/Y (INVX2M)                          0.09       1.52 r
  FIFO_TOP/FIFO_RD/R_EMPTY (FIFO_RD_ADDRESS_BITS3)        0.00       1.52 r
  FIFO_TOP/R_EMPTY (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       1.52 r
  SYS_UART_TOP/R_EMPTY (SYS_UART_TOP_DATA_WIDTH8)         0.00       1.52 r
  SYS_UART_TOP/U3/Y (INVX2M)                              0.06       1.58 f
  SYS_UART_TOP/UART_TX_TOP/data_valid (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/data_valid (serializer_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/U5/Y (NAND4X2M)         0.14       1.72 r
  SYS_UART_TOP/UART_TX_TOP/serial/U3/Y (INVX2M)           0.10       1.82 f
  SYS_UART_TOP/UART_TX_TOP/serial/U18/Y (AO22X1M)         0.40       2.22 f
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[6]/D (DFFRQX2M)
                                                          0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.17    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U3/Y (INVX2M)                          0.09       1.52 r
  FIFO_TOP/FIFO_RD/R_EMPTY (FIFO_RD_ADDRESS_BITS3)        0.00       1.52 r
  FIFO_TOP/R_EMPTY (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       1.52 r
  SYS_UART_TOP/R_EMPTY (SYS_UART_TOP_DATA_WIDTH8)         0.00       1.52 r
  SYS_UART_TOP/U3/Y (INVX2M)                              0.06       1.58 f
  SYS_UART_TOP/UART_TX_TOP/data_valid (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/data_valid (serializer_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/U5/Y (NAND4X2M)         0.14       1.72 r
  SYS_UART_TOP/UART_TX_TOP/serial/U3/Y (INVX2M)           0.10       1.82 f
  SYS_UART_TOP/UART_TX_TOP/serial/U14/Y (AO22X1M)         0.40       2.22 f
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[2]/D (DFFRQX2M)
                                                          0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.17    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U3/Y (INVX2M)                          0.09       1.52 r
  FIFO_TOP/FIFO_RD/R_EMPTY (FIFO_RD_ADDRESS_BITS3)        0.00       1.52 r
  FIFO_TOP/R_EMPTY (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       1.52 r
  SYS_UART_TOP/R_EMPTY (SYS_UART_TOP_DATA_WIDTH8)         0.00       1.52 r
  SYS_UART_TOP/U3/Y (INVX2M)                              0.06       1.58 f
  SYS_UART_TOP/UART_TX_TOP/data_valid (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/data_valid (serializer_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/U5/Y (NAND4X2M)         0.14       1.72 r
  SYS_UART_TOP/UART_TX_TOP/serial/U3/Y (INVX2M)           0.10       1.82 f
  SYS_UART_TOP/UART_TX_TOP/serial/U16/Y (AO22X1M)         0.40       2.22 f
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[4]/D (DFFRQX2M)
                                                          0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.17    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U3/Y (INVX2M)                          0.09       1.52 r
  FIFO_TOP/FIFO_RD/R_EMPTY (FIFO_RD_ADDRESS_BITS3)        0.00       1.52 r
  FIFO_TOP/R_EMPTY (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       1.52 r
  SYS_UART_TOP/R_EMPTY (SYS_UART_TOP_DATA_WIDTH8)         0.00       1.52 r
  SYS_UART_TOP/U3/Y (INVX2M)                              0.06       1.58 f
  SYS_UART_TOP/UART_TX_TOP/data_valid (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/data_valid (serializer_DATA_WIDTH8)
                                                          0.00       1.58 f
  SYS_UART_TOP/UART_TX_TOP/serial/U5/Y (NAND4X2M)         0.14       1.72 r
  SYS_UART_TOP/UART_TX_TOP/serial/U3/Y (INVX2M)           0.10       1.82 f
  SYS_UART_TOP/UART_TX_TOP/serial/U12/Y (AO22X1M)         0.40       2.22 f
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[0]/D (DFFRQX2M)
                                                          0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/P_DATA_COMP_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.17    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U16/Y (CLKXOR2X2M)                     0.33       1.16 f
  FIFO_TOP/FIFO_RD/U4/Y (XNOR2X2M)                        0.13       1.29 f
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.10       1.39 r
  FIFO_TOP/FIFO_RD/U13/Y (NAND2X2M)                       0.09       1.48 f
  FIFO_TOP/FIFO_RD/U6/Y (NOR2X2M)                         0.13       1.61 r
  FIFO_TOP/FIFO_RD/U12/Y (NAND2X2M)                       0.09       1.70 f
  FIFO_TOP/FIFO_RD/U15/Y (NAND2BX2M)                      0.19       1.89 f
  FIFO_TOP/FIFO_RD/U14/Y (XNOR2X2M)                       0.13       2.02 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[3]/D (DFFRQX2M)           0.00       2.02 r
  data arrival time                                                  2.02

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  FIFO_TOP/FIFO_RD/add_ptrr_reg[3]/CK (DFFRQX2M)          0.00    8681.40 r
  library setup time                                     -0.32    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.05


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U13/Y (NAND2X2M)                       0.12       1.55 r
  FIFO_TOP/FIFO_RD/U6/Y (NOR2X2M)                         0.06       1.61 f
  FIFO_TOP/FIFO_RD/U12/Y (NAND2X2M)                       0.07       1.68 r
  FIFO_TOP/FIFO_RD/U7/Y (XNOR2X2M)                        0.17       1.86 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[2]/D (DFFRQX2M)           0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  FIFO_TOP/FIFO_RD/add_ptrr_reg[2]/CK (DFFRQX2M)          0.00    8681.40 r
  library setup time                                     -0.32    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.22


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U13/Y (NAND2X2M)                       0.12       1.55 r
  FIFO_TOP/FIFO_RD/U6/Y (NOR2X2M)                         0.06       1.61 f
  FIFO_TOP/FIFO_RD/U18/Y (CLKXOR2X2M)                     0.25       1.86 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/D (DFFRQX2M)           0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.24


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U16/Y (CLKXOR2X2M)                     0.33       1.16 f
  FIFO_TOP/FIFO_RD/U4/Y (XNOR2X2M)                        0.13       1.29 f
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.10       1.39 r
  FIFO_TOP/FIFO_RD/U3/Y (INVX2M)                          0.06       1.45 f
  FIFO_TOP/FIFO_RD/R_EMPTY (FIFO_RD_ADDRESS_BITS3)        0.00       1.45 f
  FIFO_TOP/R_EMPTY (FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3)
                                                          0.00       1.45 f
  SYS_UART_TOP/R_EMPTY (SYS_UART_TOP_DATA_WIDTH8)         0.00       1.45 f
  SYS_UART_TOP/U3/Y (INVX2M)                              0.09       1.53 r
  SYS_UART_TOP/UART_TX_TOP/data_valid (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       1.53 r
  SYS_UART_TOP/UART_TX_TOP/FSM/data_valid (FSM_TX)        0.00       1.53 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U13/Y (OAI21X2M)           0.09       1.62 f
  SYS_UART_TOP/UART_TX_TOP/FSM/U11/Y (AOI21X2M)           0.13       1.75 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       1.75 r
  data arrival time                                                  1.75

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.34


  Startpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/FIFO_RD/add_ptrr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[1]/Q (DFFRQX2M)           0.83       0.83 r
  FIFO_TOP/FIFO_RD/U5/Y (XNOR2X2M)                        0.28       1.11 r
  FIFO_TOP/FIFO_RD/U11/Y (XNOR2X2M)                       0.16       1.26 r
  FIFO_TOP/FIFO_RD/U8/Y (NAND4X2M)                        0.17       1.43 f
  FIFO_TOP/FIFO_RD/U13/Y (NAND2X2M)                       0.12       1.55 r
  FIFO_TOP/FIFO_RD/U19/Y (CLKXOR2X2M)                     0.21       1.76 r
  FIFO_TOP/FIFO_RD/add_ptrr_reg[0]/D (DFFRX1M)            0.00       1.76 r
  data arrival time                                                  1.76

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  FIFO_TOP/FIFO_RD/add_ptrr_reg[0]/CK (DFFRX1M)           0.00    8681.40 r
  library setup time                                     -0.24    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 r
  SYS_UART_TOP/UART_TX_TOP/serial/U23/Y (INVX2M)          0.11       0.60 f
  SYS_UART_TOP/UART_TX_TOP/serial/U7/Y (NOR2X2M)          0.17       0.77 r
  SYS_UART_TOP/UART_TX_TOP/serial/U26/Y (AND2X2M)         0.17       0.94 r
  SYS_UART_TOP/UART_TX_TOP/serial/ser_done (serializer_DATA_WIDTH8)
                                                          0.00       0.94 r
  SYS_UART_TOP/UART_TX_TOP/FSM/ser_done (FSM_TX)          0.00       0.94 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U16/Y (NAND3BX2M)          0.09       1.04 f
  SYS_UART_TOP/UART_TX_TOP/FSM/U15/Y (AOI2B1X1M)          0.12       1.16 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.93


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  SYS_UART_TOP/UART_TX_TOP/FSM/U5/Y (NOR3X2M)             0.23       0.74 r
  SYS_UART_TOP/UART_TX_TOP/FSM/ser_en (FSM_TX)            0.00       0.74 r
  SYS_UART_TOP/UART_TX_TOP/serial/ser_en (serializer_DATA_WIDTH8)
                                                          0.00       0.74 r
  SYS_UART_TOP/UART_TX_TOP/serial/U4/Y (INVX2M)           0.12       0.86 f
  SYS_UART_TOP/UART_TX_TOP/serial/U22/Y (NOR2X2M)         0.11       0.97 r
  SYS_UART_TOP/UART_TX_TOP/serial/U20/Y (OAI2BB2X1M)      0.15       1.12 r
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       1.12 r
  data arrival time                                                  1.12

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.97


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  SYS_UART_TOP/UART_TX_TOP/FSM/U5/Y (NOR3X2M)             0.23       0.74 r
  SYS_UART_TOP/UART_TX_TOP/FSM/ser_en (FSM_TX)            0.00       0.74 r
  SYS_UART_TOP/UART_TX_TOP/serial/ser_en (serializer_DATA_WIDTH8)
                                                          0.00       0.74 r
  SYS_UART_TOP/UART_TX_TOP/serial/U4/Y (INVX2M)           0.12       0.86 f
  SYS_UART_TOP/UART_TX_TOP/serial/U6/Y (AOI211X2M)        0.18       1.04 r
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       1.04 r
  data arrival time                                                  1.04

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.33    8681.07
  data required time                                              8681.07
  --------------------------------------------------------------------------
  data required time                                              8681.07
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.03


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  SYS_UART_TOP/UART_TX_TOP/FSM/U5/Y (NOR3X2M)             0.23       0.74 r
  SYS_UART_TOP/UART_TX_TOP/FSM/ser_en (FSM_TX)            0.00       0.74 r
  SYS_UART_TOP/UART_TX_TOP/serial/ser_en (serializer_DATA_WIDTH8)
                                                          0.00       0.74 r
  SYS_UART_TOP/UART_TX_TOP/serial/U4/Y (INVX2M)           0.12       0.86 f
  SYS_UART_TOP/UART_TX_TOP/serial/U22/Y (NOR2X2M)         0.11       0.97 r
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.97 r
  data arrival time                                                  0.97

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/serial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.12


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  SYS_UART_TOP/UART_TX_TOP/FSM/U7/Y (NOR2X2M)             0.18       0.69 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U6/Y (AOI21X2M)            0.07       0.76 f
  SYS_UART_TOP/UART_TX_TOP/FSM/U14/Y (OAI21BX1M)          0.14       0.90 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.90 r
  data arrival time                                                  0.90

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.18


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: PULSE_GENRATOR_BLOCK/RINC_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  SYS_UART_TOP/UART_TX_TOP/FSM/U8/Y (INVX2M)              0.13       0.60 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U4/Y (AOI22X1M)            0.16       0.76 f
  SYS_UART_TOP/UART_TX_TOP/FSM/busy (FSM_TX)              0.00       0.76 f
  SYS_UART_TOP/UART_TX_TOP/busy (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       0.76 f
  SYS_UART_TOP/PULSE_GEN (SYS_UART_TOP_DATA_WIDTH8)       0.00       0.76 f
  PULSE_GENRATOR_BLOCK/PULSE_GEN (PULSE_GENRATOR_BLOCK)
                                                          0.00       0.76 f
  PULSE_GENRATOR_BLOCK/U3/Y (NOR2BX2M)                    0.17       0.93 f
  PULSE_GENRATOR_BLOCK/RINC_reg/D (DFFQX2M)               0.00       0.93 f
  data arrival time                                                  0.93

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  PULSE_GENRATOR_BLOCK/RINC_reg/CK (DFFQX2M)              0.00    8681.40 r
  library setup time                                     -0.19    8681.21
  data required time                                              8681.21
  --------------------------------------------------------------------------
  data required time                                              8681.21
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


  Startpoint: SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: PULSE_GENRATOR_BLOCK/BEFORE_INV_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_UART_TOP/UART_TX_TOP/FSM/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  SYS_UART_TOP/UART_TX_TOP/FSM/U8/Y (INVX2M)              0.13       0.60 r
  SYS_UART_TOP/UART_TX_TOP/FSM/U4/Y (AOI22X1M)            0.16       0.76 f
  SYS_UART_TOP/UART_TX_TOP/FSM/busy (FSM_TX)              0.00       0.76 f
  SYS_UART_TOP/UART_TX_TOP/busy (UART_TX_TOP_DATA_WIDTH8)
                                                          0.00       0.76 f
  SYS_UART_TOP/PULSE_GEN (SYS_UART_TOP_DATA_WIDTH8)       0.00       0.76 f
  PULSE_GENRATOR_BLOCK/PULSE_GEN (PULSE_GENRATOR_BLOCK)
                                                          0.00       0.76 f
  PULSE_GENRATOR_BLOCK/BEFORE_INV_reg/D (DFFQX2M)         0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  PULSE_GENRATOR_BLOCK/BEFORE_INV_reg/CK (DFFQX2M)        0.00    8681.40 r
  library setup time                                     -0.22    8681.18
  data required time                                              8681.18
  --------------------------------------------------------------------------
  data required time                                              8681.18
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.42


  Startpoint: FIFO_TOP/DF_SYNC/R_SYNC_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/R_SYNC_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/R_SYNC_reg[3]/Q (DFFRQX2M)             0.35       0.35 r
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[3]/D (DFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[3]/CK (DFFRQX2M)          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.75


  Startpoint: FIFO_TOP/DF_SYNC/R_SYNC_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/R_SYNC_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/R_SYNC_reg[2]/Q (DFFRQX2M)             0.35       0.35 r
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[2]/D (DFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[2]/CK (DFFRQX2M)          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.75


  Startpoint: FIFO_TOP/DF_SYNC/R_SYNC_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/R_SYNC_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/R_SYNC_reg[1]/Q (DFFRQX2M)             0.35       0.35 r
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[1]/D (DFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[1]/CK (DFFRQX2M)          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.75


  Startpoint: FIFO_TOP/DF_SYNC/R_SYNC_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/DF_SYNC/R_SYNC_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/DF_SYNC/R_SYNC_reg[0]/Q (DFFRQX2M)             0.35       0.35 r
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[0]/D (DFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  FIFO_TOP/DF_SYNC/RQ2_WPTR_reg[0]/CK (DFFRQX2M)          0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.75


1
