Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Fri Dec  2 15:17:50 2022
| Host             : EECS-DIGITAL-54 running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file /tmp/tmp.wBmrI7/obj/routerpt_report_power.rpt
| Design           : top_level
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.342        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.244        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.053 |        5 |       --- |             --- |
| Slice Logic             |     0.027 |    57878 |       --- |             --- |
|   LUT as Logic          |     0.021 |    10955 |     63400 |           17.28 |
|   Register              |     0.003 |    24466 |    126800 |           19.29 |
|   CARRY4                |     0.002 |     3166 |     15850 |           19.97 |
|   LUT as Shift Register |    <0.001 |      352 |     19000 |            1.85 |
|   Others                |     0.000 |    15354 |       --- |             --- |
| Signals                 |     0.027 |    29654 |       --- |             --- |
| MMCM                    |     0.106 |        1 |         6 |           16.67 |
| DSPs                    |     0.017 |      114 |       240 |           47.50 |
| I/O                     |     0.014 |       53 |       210 |           25.24 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.342 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.140 |       0.125 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+------------------------------+-----------------+
| Clock            | Domain                       | Constraint (ns) |
+------------------+------------------------------+-----------------+
| clkfbout_divider | eth_clk_gen/clkfbout_divider |            10.0 |
| ethclk_divider   | eth_clk_gen/ethclk_divider   |            20.0 |
| sys_clk_pin      | clk_100mhz                   |            10.0 |
+------------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top_level                   |     0.244 |
|   eth_clk_gen               |     0.106 |
|   raycast                   |     0.123 |
|     p3_dp_dot               |     0.006 |
|       add_a_b_x_y           |     0.002 |
|       add_dir_sq_x_y_z      |     0.002 |
|       genblk1[1].mult_a_b   |     0.001 |
|     p4_add_t_dir_src        |     0.004 |
|       genblk1[0].add_x      |     0.002 |
|       genblk1[1].add_x      |     0.002 |
|     p4_mult_sq_distance     |     0.002 |
|       inst                  |     0.002 |
|     p4_mult_t_dir           |     0.003 |
|       genblk1[1].mult       |     0.001 |
|     p4_mult_t_t             |     0.001 |
|       inst                  |     0.001 |
|     quad_solver             |     0.023 |
|       s1_mult_2a_2c         |     0.002 |
|       s1_mult_b_b           |     0.002 |
|       s2_sub_b_sq_4ac       |     0.003 |
|       s3_sqrt_of_discrim    |     0.002 |
|       s4_add_t2_num         |     0.003 |
|       s4_sub_t1_num         |     0.003 |
|       s5_divide_t1          |     0.003 |
|       s5_divide_t2          |     0.003 |
|     rinv_dir                |     0.025 |
|       mult_q_rot_inv        |     0.011 |
|       mult_rot_q_rot_inv    |     0.014 |
|     rinv_src                |     0.016 |
|       mult_q_rot_inv        |     0.008 |
|       mult_rot_q_rot_inv    |     0.008 |
|     scl_dir                 |     0.003 |
|       genblk1[0].mult       |     0.001 |
|       genblk1[1].mult       |     0.001 |
|     scl_src                 |     0.002 |
|       genblk1[0].mult       |     0.001 |
|     sphere_quad             |     0.038 |
|       add_src_src_2_x_y_z_1 |     0.002 |
|       add_src_src_x_y       |     0.002 |
|       add_src_src_x_y_z_1   |     0.002 |
|       ddp_dir               |     0.014 |
|       ddp_src               |     0.013 |
|       mult_src_src          |     0.003 |
+-----------------------------+-----------+


