/**
 * \file IfxTri_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_DFT/V0.2.1.1.13
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Tri_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Tri_Registers
 * 
 */
#ifndef IFXTRI_BF_H
#define IFXTRI_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Tri_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_TRI_CLC_Bits.DISR */
#define IFX_TRI_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_TRI_CLC_Bits.DISR */
#define IFX_TRI_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_TRI_CLC_Bits.DISR */
#define IFX_TRI_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_TRI_CLC_Bits.DISS */
#define IFX_TRI_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_TRI_CLC_Bits.DISS */
#define IFX_TRI_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_TRI_CLC_Bits.DISS */
#define IFX_TRI_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_TRI_CLC_Bits.EDIS */
#define IFX_TRI_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_TRI_CLC_Bits.EDIS */
#define IFX_TRI_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_TRI_CLC_Bits.EDIS */
#define IFX_TRI_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_TRI_ID_Bits.MOD_REV */
#define IFX_TRI_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_TRI_ID_Bits.MOD_REV */
#define IFX_TRI_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_TRI_ID_Bits.MOD_REV */
#define IFX_TRI_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_TRI_ID_Bits.MOD_TYPE */
#define IFX_TRI_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_TRI_ID_Bits.MOD_TYPE */
#define IFX_TRI_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_TRI_ID_Bits.MOD_TYPE */
#define IFX_TRI_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_TRI_ID_Bits.MOD_NUM */
#define IFX_TRI_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_TRI_ID_Bits.MOD_NUM */
#define IFX_TRI_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_TRI_ID_Bits.MOD_NUM */
#define IFX_TRI_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_TRI_PROT_Bits.STATE */
#define IFX_TRI_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_TRI_PROT_Bits.STATE */
#define IFX_TRI_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_TRI_PROT_Bits.STATE */
#define IFX_TRI_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_TRI_PROT_Bits.SWEN */
#define IFX_TRI_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_TRI_PROT_Bits.SWEN */
#define IFX_TRI_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_TRI_PROT_Bits.SWEN */
#define IFX_TRI_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_TRI_PROT_Bits.VM */
#define IFX_TRI_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_TRI_PROT_Bits.VM */
#define IFX_TRI_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_TRI_PROT_Bits.VM */
#define IFX_TRI_PROT_VM_OFF (16u)

/** \brief Length for Ifx_TRI_PROT_Bits.VMEN */
#define IFX_TRI_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_TRI_PROT_Bits.VMEN */
#define IFX_TRI_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_TRI_PROT_Bits.VMEN */
#define IFX_TRI_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_TRI_PROT_Bits.PRS */
#define IFX_TRI_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_TRI_PROT_Bits.PRS */
#define IFX_TRI_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_TRI_PROT_Bits.PRS */
#define IFX_TRI_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_TRI_PROT_Bits.PRSEN */
#define IFX_TRI_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_TRI_PROT_Bits.PRSEN */
#define IFX_TRI_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_TRI_PROT_Bits.PRSEN */
#define IFX_TRI_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_TRI_PROT_Bits.TAGID */
#define IFX_TRI_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_TRI_PROT_Bits.TAGID */
#define IFX_TRI_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_TRI_PROT_Bits.TAGID */
#define IFX_TRI_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_TRI_PROT_Bits.ODEF */
#define IFX_TRI_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_TRI_PROT_Bits.ODEF */
#define IFX_TRI_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_TRI_PROT_Bits.ODEF */
#define IFX_TRI_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_TRI_PROT_Bits.OWEN */
#define IFX_TRI_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_TRI_PROT_Bits.OWEN */
#define IFX_TRI_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_TRI_PROT_Bits.OWEN */
#define IFX_TRI_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN00 */
#define IFX_TRI_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN00 */
#define IFX_TRI_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN00 */
#define IFX_TRI_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN01 */
#define IFX_TRI_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN01 */
#define IFX_TRI_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN01 */
#define IFX_TRI_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN02 */
#define IFX_TRI_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN02 */
#define IFX_TRI_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN02 */
#define IFX_TRI_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN03 */
#define IFX_TRI_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN03 */
#define IFX_TRI_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN03 */
#define IFX_TRI_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN04 */
#define IFX_TRI_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN04 */
#define IFX_TRI_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN04 */
#define IFX_TRI_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN05 */
#define IFX_TRI_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN05 */
#define IFX_TRI_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN05 */
#define IFX_TRI_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN06 */
#define IFX_TRI_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN06 */
#define IFX_TRI_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN06 */
#define IFX_TRI_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN07 */
#define IFX_TRI_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN07 */
#define IFX_TRI_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN07 */
#define IFX_TRI_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN08 */
#define IFX_TRI_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN08 */
#define IFX_TRI_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN08 */
#define IFX_TRI_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN09 */
#define IFX_TRI_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN09 */
#define IFX_TRI_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN09 */
#define IFX_TRI_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN10 */
#define IFX_TRI_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN10 */
#define IFX_TRI_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN10 */
#define IFX_TRI_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN11 */
#define IFX_TRI_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN11 */
#define IFX_TRI_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN11 */
#define IFX_TRI_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN12 */
#define IFX_TRI_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN12 */
#define IFX_TRI_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN12 */
#define IFX_TRI_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN13 */
#define IFX_TRI_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN13 */
#define IFX_TRI_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN13 */
#define IFX_TRI_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN14 */
#define IFX_TRI_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN14 */
#define IFX_TRI_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN14 */
#define IFX_TRI_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN15 */
#define IFX_TRI_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN15 */
#define IFX_TRI_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN15 */
#define IFX_TRI_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN16 */
#define IFX_TRI_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN16 */
#define IFX_TRI_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN16 */
#define IFX_TRI_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN17 */
#define IFX_TRI_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN17 */
#define IFX_TRI_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN17 */
#define IFX_TRI_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN18 */
#define IFX_TRI_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN18 */
#define IFX_TRI_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN18 */
#define IFX_TRI_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN19 */
#define IFX_TRI_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN19 */
#define IFX_TRI_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN19 */
#define IFX_TRI_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN20 */
#define IFX_TRI_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN20 */
#define IFX_TRI_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN20 */
#define IFX_TRI_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN21 */
#define IFX_TRI_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN21 */
#define IFX_TRI_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN21 */
#define IFX_TRI_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN22 */
#define IFX_TRI_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN22 */
#define IFX_TRI_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN22 */
#define IFX_TRI_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN23 */
#define IFX_TRI_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN23 */
#define IFX_TRI_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN23 */
#define IFX_TRI_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN24 */
#define IFX_TRI_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN24 */
#define IFX_TRI_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN24 */
#define IFX_TRI_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN25 */
#define IFX_TRI_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN25 */
#define IFX_TRI_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN25 */
#define IFX_TRI_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN26 */
#define IFX_TRI_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN26 */
#define IFX_TRI_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN26 */
#define IFX_TRI_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN27 */
#define IFX_TRI_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN27 */
#define IFX_TRI_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN27 */
#define IFX_TRI_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN28 */
#define IFX_TRI_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN28 */
#define IFX_TRI_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN28 */
#define IFX_TRI_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN29 */
#define IFX_TRI_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN29 */
#define IFX_TRI_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN29 */
#define IFX_TRI_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN30 */
#define IFX_TRI_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN30 */
#define IFX_TRI_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN30 */
#define IFX_TRI_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_TRI_ACCEN_WRA_Bits.EN31 */
#define IFX_TRI_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRA_Bits.EN31 */
#define IFX_TRI_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRA_Bits.EN31 */
#define IFX_TRI_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_TRI_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_TRI_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_TRI_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_TRI_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_TRI_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_TRI_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_TRI_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_TRI_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_TRI_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_TRI_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_TRI_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_TRI_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_TRI_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_TRI_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_TRI_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_TRI_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_TRI_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_TRI_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_TRI_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_TRI_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_TRI_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_TRI_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_TRI_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_TRI_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN00 */
#define IFX_TRI_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN00 */
#define IFX_TRI_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN00 */
#define IFX_TRI_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN01 */
#define IFX_TRI_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN01 */
#define IFX_TRI_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN01 */
#define IFX_TRI_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN02 */
#define IFX_TRI_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN02 */
#define IFX_TRI_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN02 */
#define IFX_TRI_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN03 */
#define IFX_TRI_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN03 */
#define IFX_TRI_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN03 */
#define IFX_TRI_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN04 */
#define IFX_TRI_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN04 */
#define IFX_TRI_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN04 */
#define IFX_TRI_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN05 */
#define IFX_TRI_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN05 */
#define IFX_TRI_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN05 */
#define IFX_TRI_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN06 */
#define IFX_TRI_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN06 */
#define IFX_TRI_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN06 */
#define IFX_TRI_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN07 */
#define IFX_TRI_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN07 */
#define IFX_TRI_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN07 */
#define IFX_TRI_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN08 */
#define IFX_TRI_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN08 */
#define IFX_TRI_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN08 */
#define IFX_TRI_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN09 */
#define IFX_TRI_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN09 */
#define IFX_TRI_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN09 */
#define IFX_TRI_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN10 */
#define IFX_TRI_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN10 */
#define IFX_TRI_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN10 */
#define IFX_TRI_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN11 */
#define IFX_TRI_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN11 */
#define IFX_TRI_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN11 */
#define IFX_TRI_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN12 */
#define IFX_TRI_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN12 */
#define IFX_TRI_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN12 */
#define IFX_TRI_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN13 */
#define IFX_TRI_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN13 */
#define IFX_TRI_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN13 */
#define IFX_TRI_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN14 */
#define IFX_TRI_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN14 */
#define IFX_TRI_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN14 */
#define IFX_TRI_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN15 */
#define IFX_TRI_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN15 */
#define IFX_TRI_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN15 */
#define IFX_TRI_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN16 */
#define IFX_TRI_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN16 */
#define IFX_TRI_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN16 */
#define IFX_TRI_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN17 */
#define IFX_TRI_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN17 */
#define IFX_TRI_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN17 */
#define IFX_TRI_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN18 */
#define IFX_TRI_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN18 */
#define IFX_TRI_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN18 */
#define IFX_TRI_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN19 */
#define IFX_TRI_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN19 */
#define IFX_TRI_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN19 */
#define IFX_TRI_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN20 */
#define IFX_TRI_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN20 */
#define IFX_TRI_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN20 */
#define IFX_TRI_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN21 */
#define IFX_TRI_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN21 */
#define IFX_TRI_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN21 */
#define IFX_TRI_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN22 */
#define IFX_TRI_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN22 */
#define IFX_TRI_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN22 */
#define IFX_TRI_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN23 */
#define IFX_TRI_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN23 */
#define IFX_TRI_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN23 */
#define IFX_TRI_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN24 */
#define IFX_TRI_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN24 */
#define IFX_TRI_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN24 */
#define IFX_TRI_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN25 */
#define IFX_TRI_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN25 */
#define IFX_TRI_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN25 */
#define IFX_TRI_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN26 */
#define IFX_TRI_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN26 */
#define IFX_TRI_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN26 */
#define IFX_TRI_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN27 */
#define IFX_TRI_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN27 */
#define IFX_TRI_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN27 */
#define IFX_TRI_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN28 */
#define IFX_TRI_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN28 */
#define IFX_TRI_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN28 */
#define IFX_TRI_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN29 */
#define IFX_TRI_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN29 */
#define IFX_TRI_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN29 */
#define IFX_TRI_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN30 */
#define IFX_TRI_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN30 */
#define IFX_TRI_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN30 */
#define IFX_TRI_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_TRI_ACCEN_RDA_Bits.EN31 */
#define IFX_TRI_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDA_Bits.EN31 */
#define IFX_TRI_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDA_Bits.EN31 */
#define IFX_TRI_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_TRI_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_TRI_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_TRI_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_TRI_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_TRI_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_TRI_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_TRI_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_TRI_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_TRI_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_TRI_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_TRI_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_TRI_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_TRI_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_TRI_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_TRI_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_TRI_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_TRI_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_TRI_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_TRI_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_TRI_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_TRI_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_TRI_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_TRI_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_TRI_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.RD00 */
#define IFX_TRI_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.RD00 */
#define IFX_TRI_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.RD00 */
#define IFX_TRI_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.RD01 */
#define IFX_TRI_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.RD01 */
#define IFX_TRI_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.RD01 */
#define IFX_TRI_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.RD02 */
#define IFX_TRI_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.RD02 */
#define IFX_TRI_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.RD02 */
#define IFX_TRI_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.RD03 */
#define IFX_TRI_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.RD03 */
#define IFX_TRI_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.RD03 */
#define IFX_TRI_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.RD04 */
#define IFX_TRI_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.RD04 */
#define IFX_TRI_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.RD04 */
#define IFX_TRI_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.RD05 */
#define IFX_TRI_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.RD05 */
#define IFX_TRI_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.RD05 */
#define IFX_TRI_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.RD06 */
#define IFX_TRI_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.RD06 */
#define IFX_TRI_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.RD06 */
#define IFX_TRI_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.RD07 */
#define IFX_TRI_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.RD07 */
#define IFX_TRI_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.RD07 */
#define IFX_TRI_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.WR00 */
#define IFX_TRI_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.WR00 */
#define IFX_TRI_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.WR00 */
#define IFX_TRI_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.WR01 */
#define IFX_TRI_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.WR01 */
#define IFX_TRI_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.WR01 */
#define IFX_TRI_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.WR02 */
#define IFX_TRI_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.WR02 */
#define IFX_TRI_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.WR02 */
#define IFX_TRI_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.WR03 */
#define IFX_TRI_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.WR03 */
#define IFX_TRI_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.WR03 */
#define IFX_TRI_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.WR04 */
#define IFX_TRI_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.WR04 */
#define IFX_TRI_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.WR04 */
#define IFX_TRI_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.WR05 */
#define IFX_TRI_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.WR05 */
#define IFX_TRI_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.WR05 */
#define IFX_TRI_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.WR06 */
#define IFX_TRI_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.WR06 */
#define IFX_TRI_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.WR06 */
#define IFX_TRI_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_TRI_ACCEN_VM_Bits.WR07 */
#define IFX_TRI_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_VM_Bits.WR07 */
#define IFX_TRI_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_VM_Bits.WR07 */
#define IFX_TRI_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.RD00 */
#define IFX_TRI_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.RD00 */
#define IFX_TRI_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.RD00 */
#define IFX_TRI_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.RD01 */
#define IFX_TRI_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.RD01 */
#define IFX_TRI_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.RD01 */
#define IFX_TRI_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.RD02 */
#define IFX_TRI_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.RD02 */
#define IFX_TRI_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.RD02 */
#define IFX_TRI_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.RD03 */
#define IFX_TRI_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.RD03 */
#define IFX_TRI_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.RD03 */
#define IFX_TRI_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.RD04 */
#define IFX_TRI_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.RD04 */
#define IFX_TRI_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.RD04 */
#define IFX_TRI_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.RD05 */
#define IFX_TRI_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.RD05 */
#define IFX_TRI_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.RD05 */
#define IFX_TRI_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.RD06 */
#define IFX_TRI_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.RD06 */
#define IFX_TRI_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.RD06 */
#define IFX_TRI_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.RD07 */
#define IFX_TRI_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.RD07 */
#define IFX_TRI_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.RD07 */
#define IFX_TRI_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.WR00 */
#define IFX_TRI_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.WR00 */
#define IFX_TRI_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.WR00 */
#define IFX_TRI_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.WR01 */
#define IFX_TRI_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.WR01 */
#define IFX_TRI_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.WR01 */
#define IFX_TRI_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.WR02 */
#define IFX_TRI_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.WR02 */
#define IFX_TRI_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.WR02 */
#define IFX_TRI_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.WR03 */
#define IFX_TRI_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.WR03 */
#define IFX_TRI_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.WR03 */
#define IFX_TRI_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.WR04 */
#define IFX_TRI_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.WR04 */
#define IFX_TRI_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.WR04 */
#define IFX_TRI_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.WR05 */
#define IFX_TRI_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.WR05 */
#define IFX_TRI_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.WR05 */
#define IFX_TRI_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.WR06 */
#define IFX_TRI_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.WR06 */
#define IFX_TRI_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.WR06 */
#define IFX_TRI_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_TRI_ACCEN_PRS_Bits.WR07 */
#define IFX_TRI_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_TRI_ACCEN_PRS_Bits.WR07 */
#define IFX_TRI_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_TRI_ACCEN_PRS_Bits.WR07 */
#define IFX_TRI_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_REQ_Bits.REQ */
#define IFX_TRI_LBIST_CTRL_REQ_REQ_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_REQ_Bits.REQ */
#define IFX_TRI_LBIST_CTRL_REQ_REQ_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_REQ_Bits.REQ */
#define IFX_TRI_LBIST_CTRL_REQ_REQ_OFF (0u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_REQ_Bits.RESET */
#define IFX_TRI_LBIST_CTRL_REQ_RESET_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_REQ_Bits.RESET */
#define IFX_TRI_LBIST_CTRL_REQ_RESET_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_REQ_Bits.RESET */
#define IFX_TRI_LBIST_CTRL_REQ_RESET_OFF (1u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_REQ_Bits.FAILCIN */
#define IFX_TRI_LBIST_CTRL_REQ_FAILCIN_LEN (3u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_REQ_Bits.FAILCIN */
#define IFX_TRI_LBIST_CTRL_REQ_FAILCIN_MSK (0x7u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_REQ_Bits.FAILCIN */
#define IFX_TRI_LBIST_CTRL_REQ_FAILCIN_OFF (13u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_REQ_Bits.ERRINJ */
#define IFX_TRI_LBIST_CTRL_REQ_ERRINJ_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_REQ_Bits.ERRINJ */
#define IFX_TRI_LBIST_CTRL_REQ_ERRINJ_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_REQ_Bits.ERRINJ */
#define IFX_TRI_LBIST_CTRL_REQ_ERRINJ_OFF (30u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_REQ_Bits.REQ_RED */
#define IFX_TRI_LBIST_CTRL_REQ_REQ_RED_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_REQ_Bits.REQ_RED */
#define IFX_TRI_LBIST_CTRL_REQ_REQ_RED_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_REQ_Bits.REQ_RED */
#define IFX_TRI_LBIST_CTRL_REQ_REQ_RED_OFF (31u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGA_Bits.PATTERNS */
#define IFX_TRI_LBIST_CTRL_CFGA_PATTERNS_LEN (18u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGA_Bits.PATTERNS */
#define IFX_TRI_LBIST_CTRL_CFGA_PATTERNS_MSK (0x3ffffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGA_Bits.PATTERNS */
#define IFX_TRI_LBIST_CTRL_CFGA_PATTERNS_OFF (0u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGA_Bits.TFREQU */
#define IFX_TRI_LBIST_CTRL_CFGA_TFREQU_LEN (2u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGA_Bits.TFREQU */
#define IFX_TRI_LBIST_CTRL_CFGA_TFREQU_MSK (0x3u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGA_Bits.TFREQU */
#define IFX_TRI_LBIST_CTRL_CFGA_TFREQU_OFF (19u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGA_Bits.SAFESEL */
#define IFX_TRI_LBIST_CTRL_CFGA_SAFESEL_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGA_Bits.SAFESEL */
#define IFX_TRI_LBIST_CTRL_CFGA_SAFESEL_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGA_Bits.SAFESEL */
#define IFX_TRI_LBIST_CTRL_CFGA_SAFESEL_OFF (21u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGA_Bits.ENPARA */
#define IFX_TRI_LBIST_CTRL_CFGA_ENPARA_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGA_Bits.ENPARA */
#define IFX_TRI_LBIST_CTRL_CFGA_ENPARA_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGA_Bits.ENPARA */
#define IFX_TRI_LBIST_CTRL_CFGA_ENPARA_OFF (22u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGA_Bits.KEYOFF */
#define IFX_TRI_LBIST_CTRL_CFGA_KEYOFF_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGA_Bits.KEYOFF */
#define IFX_TRI_LBIST_CTRL_CFGA_KEYOFF_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGA_Bits.KEYOFF */
#define IFX_TRI_LBIST_CTRL_CFGA_KEYOFF_OFF (24u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGA_Bits.SPLITSH */
#define IFX_TRI_LBIST_CTRL_CFGA_SPLITSH_LEN (2u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGA_Bits.SPLITSH */
#define IFX_TRI_LBIST_CTRL_CFGA_SPLITSH_MSK (0x3u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGA_Bits.SPLITSH */
#define IFX_TRI_LBIST_CTRL_CFGA_SPLITSH_OFF (25u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGA_Bits.FREQU */
#define IFX_TRI_LBIST_CTRL_CFGA_FREQU_LEN (4u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGA_Bits.FREQU */
#define IFX_TRI_LBIST_CTRL_CFGA_FREQU_MSK (0xfu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGA_Bits.FREQU */
#define IFX_TRI_LBIST_CTRL_CFGA_FREQU_OFF (28u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGB_Bits.LENGTH0 */
#define IFX_TRI_LBIST_CTRL_CFGB_LENGTH0_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGB_Bits.LENGTH0 */
#define IFX_TRI_LBIST_CTRL_CFGB_LENGTH0_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGB_Bits.LENGTH0 */
#define IFX_TRI_LBIST_CTRL_CFGB_LENGTH0_OFF (0u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGB_Bits.SLENGTH0 */
#define IFX_TRI_LBIST_CTRL_CFGB_SLENGTH0_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGB_Bits.SLENGTH0 */
#define IFX_TRI_LBIST_CTRL_CFGB_SLENGTH0_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGB_Bits.SLENGTH0 */
#define IFX_TRI_LBIST_CTRL_CFGB_SLENGTH0_OFF (8u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGB_Bits.LENGTH1 */
#define IFX_TRI_LBIST_CTRL_CFGB_LENGTH1_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGB_Bits.LENGTH1 */
#define IFX_TRI_LBIST_CTRL_CFGB_LENGTH1_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGB_Bits.LENGTH1 */
#define IFX_TRI_LBIST_CTRL_CFGB_LENGTH1_OFF (16u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGB_Bits.SLENGTH1 */
#define IFX_TRI_LBIST_CTRL_CFGB_SLENGTH1_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGB_Bits.SLENGTH1 */
#define IFX_TRI_LBIST_CTRL_CFGB_SLENGTH1_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGB_Bits.SLENGTH1 */
#define IFX_TRI_LBIST_CTRL_CFGB_SLENGTH1_OFF (24u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGC_Bits.LENGTH2 */
#define IFX_TRI_LBIST_CTRL_CFGC_LENGTH2_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGC_Bits.LENGTH2 */
#define IFX_TRI_LBIST_CTRL_CFGC_LENGTH2_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGC_Bits.LENGTH2 */
#define IFX_TRI_LBIST_CTRL_CFGC_LENGTH2_OFF (0u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGC_Bits.SLENGTH2 */
#define IFX_TRI_LBIST_CTRL_CFGC_SLENGTH2_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGC_Bits.SLENGTH2 */
#define IFX_TRI_LBIST_CTRL_CFGC_SLENGTH2_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGC_Bits.SLENGTH2 */
#define IFX_TRI_LBIST_CTRL_CFGC_SLENGTH2_OFF (8u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGC_Bits.LENGTH3 */
#define IFX_TRI_LBIST_CTRL_CFGC_LENGTH3_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGC_Bits.LENGTH3 */
#define IFX_TRI_LBIST_CTRL_CFGC_LENGTH3_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGC_Bits.LENGTH3 */
#define IFX_TRI_LBIST_CTRL_CFGC_LENGTH3_OFF (16u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGC_Bits.SLENGTH3 */
#define IFX_TRI_LBIST_CTRL_CFGC_SLENGTH3_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGC_Bits.SLENGTH3 */
#define IFX_TRI_LBIST_CTRL_CFGC_SLENGTH3_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGC_Bits.SLENGTH3 */
#define IFX_TRI_LBIST_CTRL_CFGC_SLENGTH3_OFF (24u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGD_Bits.LENGTH4 */
#define IFX_TRI_LBIST_CTRL_CFGD_LENGTH4_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGD_Bits.LENGTH4 */
#define IFX_TRI_LBIST_CTRL_CFGD_LENGTH4_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGD_Bits.LENGTH4 */
#define IFX_TRI_LBIST_CTRL_CFGD_LENGTH4_OFF (0u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGD_Bits.SLENGTH4 */
#define IFX_TRI_LBIST_CTRL_CFGD_SLENGTH4_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGD_Bits.SLENGTH4 */
#define IFX_TRI_LBIST_CTRL_CFGD_SLENGTH4_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGD_Bits.SLENGTH4 */
#define IFX_TRI_LBIST_CTRL_CFGD_SLENGTH4_OFF (8u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGD_Bits.LENGTH5 */
#define IFX_TRI_LBIST_CTRL_CFGD_LENGTH5_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGD_Bits.LENGTH5 */
#define IFX_TRI_LBIST_CTRL_CFGD_LENGTH5_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGD_Bits.LENGTH5 */
#define IFX_TRI_LBIST_CTRL_CFGD_LENGTH5_OFF (16u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGD_Bits.SLENGTH5 */
#define IFX_TRI_LBIST_CTRL_CFGD_SLENGTH5_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGD_Bits.SLENGTH5 */
#define IFX_TRI_LBIST_CTRL_CFGD_SLENGTH5_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGD_Bits.SLENGTH5 */
#define IFX_TRI_LBIST_CTRL_CFGD_SLENGTH5_OFF (24u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGE_Bits.LENGTH6 */
#define IFX_TRI_LBIST_CTRL_CFGE_LENGTH6_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGE_Bits.LENGTH6 */
#define IFX_TRI_LBIST_CTRL_CFGE_LENGTH6_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGE_Bits.LENGTH6 */
#define IFX_TRI_LBIST_CTRL_CFGE_LENGTH6_OFF (0u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGE_Bits.SLENGTH6 */
#define IFX_TRI_LBIST_CTRL_CFGE_SLENGTH6_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGE_Bits.SLENGTH6 */
#define IFX_TRI_LBIST_CTRL_CFGE_SLENGTH6_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGE_Bits.SLENGTH6 */
#define IFX_TRI_LBIST_CTRL_CFGE_SLENGTH6_OFF (8u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGE_Bits.LENGTH7 */
#define IFX_TRI_LBIST_CTRL_CFGE_LENGTH7_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGE_Bits.LENGTH7 */
#define IFX_TRI_LBIST_CTRL_CFGE_LENGTH7_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGE_Bits.LENGTH7 */
#define IFX_TRI_LBIST_CTRL_CFGE_LENGTH7_OFF (16u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGE_Bits.SLENGTH7 */
#define IFX_TRI_LBIST_CTRL_CFGE_SLENGTH7_LEN (8u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGE_Bits.SLENGTH7 */
#define IFX_TRI_LBIST_CTRL_CFGE_SLENGTH7_MSK (0xffu)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGE_Bits.SLENGTH7 */
#define IFX_TRI_LBIST_CTRL_CFGE_SLENGTH7_OFF (24u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGF_Bits.LBCGTRAN */
#define IFX_TRI_LBIST_CTRL_CFGF_LBCGTRAN_LEN (2u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGF_Bits.LBCGTRAN */
#define IFX_TRI_LBIST_CTRL_CFGF_LBCGTRAN_MSK (0x3u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGF_Bits.LBCGTRAN */
#define IFX_TRI_LBIST_CTRL_CFGF_LBCGTRAN_OFF (0u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGF_Bits.TPOBSDIS */
#define IFX_TRI_LBIST_CTRL_CFGF_TPOBSDIS_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGF_Bits.TPOBSDIS */
#define IFX_TRI_LBIST_CTRL_CFGF_TPOBSDIS_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGF_Bits.TPOBSDIS */
#define IFX_TRI_LBIST_CTRL_CFGF_TPOBSDIS_OFF (2u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGF_Bits.TPCTRDIS */
#define IFX_TRI_LBIST_CTRL_CFGF_TPCTRDIS_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGF_Bits.TPCTRDIS */
#define IFX_TRI_LBIST_CTRL_CFGF_TPCTRDIS_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGF_Bits.TPCTRDIS */
#define IFX_TRI_LBIST_CTRL_CFGF_TPCTRDIS_OFF (3u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_CFGF_Bits.OBSSCDIS */
#define IFX_TRI_LBIST_CTRL_CFGF_OBSSCDIS_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_CFGF_Bits.OBSSCDIS */
#define IFX_TRI_LBIST_CTRL_CFGF_OBSSCDIS_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_CFGF_Bits.OBSSCDIS */
#define IFX_TRI_LBIST_CTRL_CFGF_OBSSCDIS_OFF (4u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL0 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL0_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL0 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL0_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL0 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL0_OFF (0u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL1 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL1_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL1 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL1_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL1 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL1_OFF (1u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL2 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL2_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL2 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL2_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL2 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL2_OFF (2u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL3 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL3_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL3 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL3_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL3 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL3_OFF (3u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL4 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL4_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL4 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL4_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL4 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL4_OFF (4u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL5 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL5_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL5 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL5_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL5 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL5_OFF (5u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL6 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL6_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL6 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL6_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL6 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL6_OFF (6u)

/** \brief Length for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL7 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL7_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL7 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL7_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_CTRL_DOM_Bits.SEL7 */
#define IFX_TRI_LBIST_CTRL_DOM_SEL7_OFF (7u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.DONE */
#define IFX_TRI_LBIST_STAT_TEST_DONE_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.DONE */
#define IFX_TRI_LBIST_STAT_TEST_DONE_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.DONE */
#define IFX_TRI_LBIST_STAT_TEST_DONE_OFF (0u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.SAFEIND */
#define IFX_TRI_LBIST_STAT_TEST_SAFEIND_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.SAFEIND */
#define IFX_TRI_LBIST_STAT_TEST_SAFEIND_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.SAFEIND */
#define IFX_TRI_LBIST_STAT_TEST_SAFEIND_OFF (1u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.KEYIND */
#define IFX_TRI_LBIST_STAT_TEST_KEYIND_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.KEYIND */
#define IFX_TRI_LBIST_STAT_TEST_KEYIND_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.KEYIND */
#define IFX_TRI_LBIST_STAT_TEST_KEYIND_OFF (3u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.FAILCOUT */
#define IFX_TRI_LBIST_STAT_TEST_FAILCOUT_LEN (3u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.FAILCOUT */
#define IFX_TRI_LBIST_STAT_TEST_FAILCOUT_MSK (0x7u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.FAILCOUT */
#define IFX_TRI_LBIST_STAT_TEST_FAILCOUT_OFF (13u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE0 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE0_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE0 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE0_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE0 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE0_OFF (16u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE1 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE1_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE1 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE1_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE1 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE1_OFF (17u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE2 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE2_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE2 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE2_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE2 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE2_OFF (18u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE3 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE3_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE3 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE3_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE3 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE3_OFF (19u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE4 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE4_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE4 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE4_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE4 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE4_OFF (20u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE5 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE5_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE5 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE5_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE5 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE5_OFF (21u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE6 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE6_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE6 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE6_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE6 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE6_OFF (22u)

/** \brief Length for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE7 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE7_LEN (1u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE7 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE7_MSK (0x1u)

/** \brief Offset for Ifx_TRI_LBIST_STAT_TEST_Bits.DOMDONE7 */
#define IFX_TRI_LBIST_STAT_TEST_DOMDONE7_OFF (23u)

/** \brief Length for Ifx_TRI_LBIST_STAT_RES_SIG_Bits.SIGNATURE */
#define IFX_TRI_LBIST_STAT_RES_SIG_SIGNATURE_LEN (32u)

/** \brief Mask for Ifx_TRI_LBIST_STAT_RES_SIG_Bits.SIGNATURE */
#define IFX_TRI_LBIST_STAT_RES_SIG_SIGNATURE_MSK (0xffffffffu)

/** \brief Offset for Ifx_TRI_LBIST_STAT_RES_SIG_Bits.SIGNATURE */
#define IFX_TRI_LBIST_STAT_RES_SIG_SIGNATURE_OFF (0u)

/** \brief Length for Ifx_TRI_DXCCTR_Bits.TIC */
#define IFX_TRI_DXCCTR_TIC_LEN (4u)

/** \brief Mask for Ifx_TRI_DXCCTR_Bits.TIC */
#define IFX_TRI_DXCCTR_TIC_MSK (0xfu)

/** \brief Offset for Ifx_TRI_DXCCTR_Bits.TIC */
#define IFX_TRI_DXCCTR_TIC_OFF (0u)

/** \brief Length for Ifx_TRI_DXCCTR_Bits.DXCPLDIS */
#define IFX_TRI_DXCCTR_DXCPLDIS_LEN (1u)

/** \brief Mask for Ifx_TRI_DXCCTR_Bits.DXCPLDIS */
#define IFX_TRI_DXCCTR_DXCPLDIS_MSK (0x1u)

/** \brief Offset for Ifx_TRI_DXCCTR_Bits.DXCPLDIS */
#define IFX_TRI_DXCCTR_DXCPLDIS_OFF (4u)

/** \brief Length for Ifx_TRI_DXCCTR_Bits.ATMEN */
#define IFX_TRI_DXCCTR_ATMEN_LEN (1u)

/** \brief Mask for Ifx_TRI_DXCCTR_Bits.ATMEN */
#define IFX_TRI_DXCCTR_ATMEN_MSK (0x1u)

/** \brief Offset for Ifx_TRI_DXCCTR_Bits.ATMEN */
#define IFX_TRI_DXCCTR_ATMEN_OFF (5u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXTRI_BF_H */
