$date
	Wed Aug 27 22:37:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gate_logic $end
$var wire 1 ! notb_out $end
$var wire 1 " xor_out $end
$var wire 1 # xnor_out $end
$var wire 1 $ or_out $end
$var wire 1 % nand_out $end
$var wire 1 & and_out $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module uut $end
$var wire 1 ' a $end
$var wire 1 & and_out $end
$var wire 1 ( b $end
$var wire 1 % nand_out $end
$var wire 1 ) notb $end
$var wire 1 ! notb_out $end
$var wire 1 $ or_out $end
$var wire 1 # xnor_out $end
$var wire 1 " xor_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
0(
0'
0&
1%
0$
1#
0"
z!
$end
#10
1$
1"
0#
0)
1(
#20
1)
0(
1'
#30
1&
0"
1#
0%
0)
1(
#40
1)
0&
0$
1%
0(
0'
#50
