Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 27 21:26:01 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mlp_timing_summary_routed.rpt -pb mlp_timing_summary_routed.pb -rpx mlp_timing_summary_routed.rpx -warn_on_violation
| Design       : mlp
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1190 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 552 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.159   -82192.063                  63550               125334        0.055        0.000                      0               125334        1.232        0.000                       0                 71625  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -4.159   -82192.063                  63550               125334        0.055        0.000                      0               125334        1.232        0.000                       0                 71625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        63550  Failing Endpoints,  Worst Slack       -4.159ns,  Total Violation   -82192.062ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.159ns  (required time - arrival time)
  Source:                 bias_added_13_0_V_U/internal_empty_n_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.567ns (10.419%)  route 4.875ns (89.581%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.537     0.537    bias_added_13_0_V_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  bias_added_13_0_V_U/internal_empty_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_13_0_V_U/internal_empty_n_reg_replica/Q
                         net (fo=1, routed)           0.350     1.110    bias_added_13_0_V_U/bias_added_13_0_V_empty_n_repN
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.153 f  bias_added_13_0_V_U/weights_L1_15_V_ce0_INST_0_i_78/O
                         net (fo=1, routed)           0.542     1.694    bias_added_12_0_V_U/internal_empty_n_reg_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.043     1.737 f  bias_added_12_0_V_U/weights_L1_15_V_ce0_INST_0_i_27/O
                         net (fo=1, routed)           0.735     2.472    bias_added_10_8_V_U/internal_empty_n_reg_4
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.515 r  bias_added_10_8_V_U/weights_L1_15_V_ce0_INST_0_i_6/O
                         net (fo=1, routed)           0.465     2.980    bias_added_6_12_V_U/internal_empty_n_reg_1
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.043     3.023 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, routed)          0.463     3.487    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
    SLICE_X51Y98         LUT4 (Prop_lut4_I2_O)        0.043     3.530 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_309_reg_44829[35]_i_1/O
                         net (fo=853, routed)         0.737     4.266    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_310_reg_44834_reg[19]
    SLICE_X50Y87         LUT3 (Prop_lut3_I2_O)        0.043     4.309 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_203__14/O
                         net (fo=127, routed)         0.628     4.937    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.043     4.980 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_102__1/O
                         net (fo=1, routed)           0.544     5.524    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_102__1_n_3
    SLICE_X52Y83         LUT5 (Prop_lut5_I4_O)        0.043     5.567 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_28__2/O
                         net (fo=1, routed)           0.412     5.979    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_28__2_n_3
    DSP48_X2Y32          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -2.655     1.820    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                 -4.159    

Slack (VIOLATED) :        -4.086ns  (required time - arrival time)
  Source:                 bias_added_13_0_V_U/internal_empty_n_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.567ns (10.561%)  route 4.802ns (89.439%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.537     0.537    bias_added_13_0_V_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  bias_added_13_0_V_U/internal_empty_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_13_0_V_U/internal_empty_n_reg_replica/Q
                         net (fo=1, routed)           0.350     1.110    bias_added_13_0_V_U/bias_added_13_0_V_empty_n_repN
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.153 f  bias_added_13_0_V_U/weights_L1_15_V_ce0_INST_0_i_78/O
                         net (fo=1, routed)           0.542     1.694    bias_added_12_0_V_U/internal_empty_n_reg_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.043     1.737 f  bias_added_12_0_V_U/weights_L1_15_V_ce0_INST_0_i_27/O
                         net (fo=1, routed)           0.735     2.472    bias_added_10_8_V_U/internal_empty_n_reg_4
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.515 r  bias_added_10_8_V_U/weights_L1_15_V_ce0_INST_0_i_6/O
                         net (fo=1, routed)           0.465     2.980    bias_added_6_12_V_U/internal_empty_n_reg_1
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.043     3.023 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, routed)          0.686     3.709    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
    SLICE_X47Y90         LUT4 (Prop_lut4_I2_O)        0.043     3.752 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_234_reg_43629[35]_i_1/O
                         net (fo=852, routed)         0.925     4.678    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/grp_fu_17649_p015_out
    SLICE_X57Y92         LUT6 (Prop_lut6_I3_O)        0.043     4.721 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_215__12/O
                         net (fo=1, routed)           0.319     5.040    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_215__12_n_3
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.043     5.083 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_85__11/O
                         net (fo=1, routed)           0.441     5.524    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_85__11_n_3
    SLICE_X55Y89         LUT5 (Prop_lut5_I1_O)        0.043     5.567 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_23__11/O
                         net (fo=1, routed)           0.339     5.906    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_23__11_n_3
    DSP48_X2Y35          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -2.655     1.820    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 -4.086    

Slack (VIOLATED) :        -4.081ns  (required time - arrival time)
  Source:                 bias_added_13_0_V_U/internal_empty_n_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 0.567ns (10.570%)  route 4.797ns (89.430%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.537     0.537    bias_added_13_0_V_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  bias_added_13_0_V_U/internal_empty_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_13_0_V_U/internal_empty_n_reg_replica/Q
                         net (fo=1, routed)           0.350     1.110    bias_added_13_0_V_U/bias_added_13_0_V_empty_n_repN
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.153 f  bias_added_13_0_V_U/weights_L1_15_V_ce0_INST_0_i_78/O
                         net (fo=1, routed)           0.542     1.694    bias_added_12_0_V_U/internal_empty_n_reg_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.043     1.737 f  bias_added_12_0_V_U/weights_L1_15_V_ce0_INST_0_i_27/O
                         net (fo=1, routed)           0.735     2.472    bias_added_10_8_V_U/internal_empty_n_reg_4
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.515 r  bias_added_10_8_V_U/weights_L1_15_V_ce0_INST_0_i_6/O
                         net (fo=1, routed)           0.465     2.980    bias_added_6_12_V_U/internal_empty_n_reg_1
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.043     3.023 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, routed)          0.465     3.489    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.043     3.532 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/matrix_14_V_load_25_reg_42849[17]_i_1/O
                         net (fo=783, routed)         0.929     4.461    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/grp_fu_17649_p01
    SLICE_X60Y96         LUT6 (Prop_lut6_I3_O)        0.043     4.504 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_278__12/O
                         net (fo=1, routed)           0.474     4.977    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_278__12_n_3
    SLICE_X58Y91         LUT5 (Prop_lut5_I2_O)        0.043     5.020 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_109__11/O
                         net (fo=1, routed)           0.421     5.441    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_109__11_n_3
    SLICE_X58Y88         LUT5 (Prop_lut5_I1_O)        0.043     5.484 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_31__11/O
                         net (fo=1, routed)           0.417     5.901    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_31__11_n_3
    DSP48_X2Y35          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -2.655     1.820    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                 -4.081    

Slack (VIOLATED) :        -4.045ns  (required time - arrival time)
  Source:                 bias_added_13_0_V_U/internal_empty_n_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.567ns (10.643%)  route 4.760ns (89.357%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.537     0.537    bias_added_13_0_V_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  bias_added_13_0_V_U/internal_empty_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_13_0_V_U/internal_empty_n_reg_replica/Q
                         net (fo=1, routed)           0.350     1.110    bias_added_13_0_V_U/bias_added_13_0_V_empty_n_repN
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.153 f  bias_added_13_0_V_U/weights_L1_15_V_ce0_INST_0_i_78/O
                         net (fo=1, routed)           0.542     1.694    bias_added_12_0_V_U/internal_empty_n_reg_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.043     1.737 f  bias_added_12_0_V_U/weights_L1_15_V_ce0_INST_0_i_27/O
                         net (fo=1, routed)           0.735     2.472    bias_added_10_8_V_U/internal_empty_n_reg_4
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.515 r  bias_added_10_8_V_U/weights_L1_15_V_ce0_INST_0_i_6/O
                         net (fo=1, routed)           0.465     2.980    bias_added_6_12_V_U/internal_empty_n_reg_1
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.043     3.023 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, routed)          0.463     3.487    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
    SLICE_X51Y98         LUT4 (Prop_lut4_I2_O)        0.043     3.530 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_309_reg_44829[35]_i_1/O
                         net (fo=853, routed)         0.737     4.266    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_310_reg_44834_reg[19]
    SLICE_X50Y87         LUT3 (Prop_lut3_I2_O)        0.043     4.309 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_203__14/O
                         net (fo=127, routed)         0.567     4.876    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.043     4.919 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_93__2/O
                         net (fo=1, routed)           0.488     5.407    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_93__2_n_3
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.043     5.450 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_25__5/O
                         net (fo=1, routed)           0.415     5.864    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_25__5_n_3
    DSP48_X2Y34          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X2Y34          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -2.655     1.820    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                 -4.045    

Slack (VIOLATED) :        -4.039ns  (required time - arrival time)
  Source:                 bias_added_13_0_V_U/internal_empty_n_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.567ns (10.401%)  route 4.885ns (89.599%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.537     0.537    bias_added_13_0_V_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  bias_added_13_0_V_U/internal_empty_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_13_0_V_U/internal_empty_n_reg_replica/Q
                         net (fo=1, routed)           0.350     1.110    bias_added_13_0_V_U/bias_added_13_0_V_empty_n_repN
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.153 f  bias_added_13_0_V_U/weights_L1_15_V_ce0_INST_0_i_78/O
                         net (fo=1, routed)           0.542     1.694    bias_added_12_0_V_U/internal_empty_n_reg_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.043     1.737 f  bias_added_12_0_V_U/weights_L1_15_V_ce0_INST_0_i_27/O
                         net (fo=1, routed)           0.735     2.472    bias_added_10_8_V_U/internal_empty_n_reg_4
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.515 r  bias_added_10_8_V_U/weights_L1_15_V_ce0_INST_0_i_6/O
                         net (fo=1, routed)           0.465     2.980    bias_added_6_12_V_U/internal_empty_n_reg_1
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.043     3.023 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, routed)          0.686     3.709    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
    SLICE_X47Y90         LUT4 (Prop_lut4_I2_O)        0.043     3.752 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_234_reg_43629[35]_i_1/O
                         net (fo=852, routed)         0.797     4.550    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_223_reg_43574_reg[19]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.043     4.593 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_160__12/O
                         net (fo=1, routed)           0.320     4.912    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_160__12_n_3
    SLICE_X44Y87         LUT5 (Prop_lut5_I1_O)        0.043     4.955 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_59/O
                         net (fo=1, routed)           0.335     5.291    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_59_n_3
    SLICE_X47Y88         LUT5 (Prop_lut5_I2_O)        0.043     5.334 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_12__1/O
                         net (fo=1, routed)           0.655     5.989    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_12__1_n_3
    DSP48_X2Y37          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -2.525     1.950    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 -4.039    

Slack (VIOLATED) :        -4.008ns  (required time - arrival time)
  Source:                 bias_added_13_0_V_U/internal_empty_n_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.567ns (10.717%)  route 4.724ns (89.283%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.537     0.537    bias_added_13_0_V_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  bias_added_13_0_V_U/internal_empty_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_13_0_V_U/internal_empty_n_reg_replica/Q
                         net (fo=1, routed)           0.350     1.110    bias_added_13_0_V_U/bias_added_13_0_V_empty_n_repN
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.153 f  bias_added_13_0_V_U/weights_L1_15_V_ce0_INST_0_i_78/O
                         net (fo=1, routed)           0.542     1.694    bias_added_12_0_V_U/internal_empty_n_reg_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.043     1.737 f  bias_added_12_0_V_U/weights_L1_15_V_ce0_INST_0_i_27/O
                         net (fo=1, routed)           0.735     2.472    bias_added_10_8_V_U/internal_empty_n_reg_4
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.515 r  bias_added_10_8_V_U/weights_L1_15_V_ce0_INST_0_i_6/O
                         net (fo=1, routed)           0.465     2.980    bias_added_6_12_V_U/internal_empty_n_reg_1
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.043     3.023 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, routed)          0.738     3.761    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
    SLICE_X51Y87         LUT4 (Prop_lut4_I2_O)        0.043     3.804 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_283_reg_44369[35]_i_1/O
                         net (fo=853, routed)         0.717     4.521    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/grp_fu_17649_p018_out
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.043     4.564 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_268__12/O
                         net (fo=1, routed)           0.187     4.751    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_268__12_n_3
    SLICE_X60Y91         LUT5 (Prop_lut5_I2_O)        0.043     4.794 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_105__11/O
                         net (fo=1, routed)           0.522     5.316    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_105__11_n_3
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.043     5.359 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_29__11/O
                         net (fo=1, routed)           0.468     5.828    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_29__11_n_3
    DSP48_X2Y35          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -2.655     1.820    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                 -4.008    

Slack (VIOLATED) :        -4.008ns  (required time - arrival time)
  Source:                 bias_added_13_0_V_U/internal_empty_n_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.567ns (10.717%)  route 4.723ns (89.283%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.537     0.537    bias_added_13_0_V_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  bias_added_13_0_V_U/internal_empty_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_13_0_V_U/internal_empty_n_reg_replica/Q
                         net (fo=1, routed)           0.350     1.110    bias_added_13_0_V_U/bias_added_13_0_V_empty_n_repN
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.153 f  bias_added_13_0_V_U/weights_L1_15_V_ce0_INST_0_i_78/O
                         net (fo=1, routed)           0.542     1.694    bias_added_12_0_V_U/internal_empty_n_reg_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.043     1.737 f  bias_added_12_0_V_U/weights_L1_15_V_ce0_INST_0_i_27/O
                         net (fo=1, routed)           0.735     2.472    bias_added_10_8_V_U/internal_empty_n_reg_4
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.515 r  bias_added_10_8_V_U/weights_L1_15_V_ce0_INST_0_i_6/O
                         net (fo=1, routed)           0.465     2.980    bias_added_6_12_V_U/internal_empty_n_reg_1
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.043     3.023 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, routed)          0.469     3.493    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
    SLICE_X50Y98         LUT4 (Prop_lut4_I2_O)        0.043     3.536 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/matrix_8_V_load_21_reg_42029[17]_i_1/O
                         net (fo=781, routed)         0.631     4.167    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/grp_fu_17649_p0127_out
    SLICE_X51Y93         LUT3 (Prop_lut3_I1_O)        0.043     4.210 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_193__0/O
                         net (fo=145, routed)         0.741     4.951    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_enable_reg_pp0_iter0_reg_reg_3
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.043     4.994 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_73__5/O
                         net (fo=1, routed)           0.362     5.356    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_73__5_n_3
    SLICE_X53Y83         LUT5 (Prop_lut5_I1_O)        0.043     5.399 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__2/O
                         net (fo=13, routed)          0.429     5.827    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__2_n_3
    DSP48_X2Y32          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -2.655     1.820    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                 -4.008    

Slack (VIOLATED) :        -3.992ns  (required time - arrival time)
  Source:                 bias_added_13_0_V_U/internal_empty_n_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 0.567ns (10.749%)  route 4.708ns (89.251%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.537     0.537    bias_added_13_0_V_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  bias_added_13_0_V_U/internal_empty_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_13_0_V_U/internal_empty_n_reg_replica/Q
                         net (fo=1, routed)           0.350     1.110    bias_added_13_0_V_U/bias_added_13_0_V_empty_n_repN
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.153 f  bias_added_13_0_V_U/weights_L1_15_V_ce0_INST_0_i_78/O
                         net (fo=1, routed)           0.542     1.694    bias_added_12_0_V_U/internal_empty_n_reg_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.043     1.737 f  bias_added_12_0_V_U/weights_L1_15_V_ce0_INST_0_i_27/O
                         net (fo=1, routed)           0.735     2.472    bias_added_10_8_V_U/internal_empty_n_reg_4
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.515 r  bias_added_10_8_V_U/weights_L1_15_V_ce0_INST_0_i_6/O
                         net (fo=1, routed)           0.465     2.980    bias_added_6_12_V_U/internal_empty_n_reg_1
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.043     3.023 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, routed)          0.463     3.487    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
    SLICE_X51Y98         LUT4 (Prop_lut4_I2_O)        0.043     3.530 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_309_reg_44829[35]_i_1/O
                         net (fo=853, routed)         0.737     4.266    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_310_reg_44834_reg[19]
    SLICE_X50Y87         LUT3 (Prop_lut3_I2_O)        0.043     4.309 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_203__14/O
                         net (fo=127, routed)         0.730     5.039    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X55Y85         LUT6 (Prop_lut6_I3_O)        0.043     5.082 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_123__2/O
                         net (fo=1, routed)           0.377     5.460    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_123__2_n_3
    SLICE_X52Y85         LUT5 (Prop_lut5_I4_O)        0.043     5.503 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_35__5/O
                         net (fo=1, routed)           0.309     5.812    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_35__5_n_3
    DSP48_X2Y34          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X2Y34          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -2.655     1.820    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 -3.992    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 bias_added_13_0_V_U/internal_empty_n_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.567ns (10.753%)  route 4.706ns (89.247%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.537     0.537    bias_added_13_0_V_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  bias_added_13_0_V_U/internal_empty_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_13_0_V_U/internal_empty_n_reg_replica/Q
                         net (fo=1, routed)           0.350     1.110    bias_added_13_0_V_U/bias_added_13_0_V_empty_n_repN
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.153 f  bias_added_13_0_V_U/weights_L1_15_V_ce0_INST_0_i_78/O
                         net (fo=1, routed)           0.542     1.694    bias_added_12_0_V_U/internal_empty_n_reg_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.043     1.737 f  bias_added_12_0_V_U/weights_L1_15_V_ce0_INST_0_i_27/O
                         net (fo=1, routed)           0.735     2.472    bias_added_10_8_V_U/internal_empty_n_reg_4
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.515 r  bias_added_10_8_V_U/weights_L1_15_V_ce0_INST_0_i_6/O
                         net (fo=1, routed)           0.465     2.980    bias_added_6_12_V_U/internal_empty_n_reg_1
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.043     3.023 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, routed)          0.463     3.487    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
    SLICE_X51Y98         LUT4 (Prop_lut4_I2_O)        0.043     3.530 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_309_reg_44829[35]_i_1/O
                         net (fo=853, routed)         0.737     4.266    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_310_reg_44834_reg[19]
    SLICE_X50Y87         LUT3 (Prop_lut3_I2_O)        0.043     4.309 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_203__14/O
                         net (fo=127, routed)         0.737     5.046    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X53Y82         LUT6 (Prop_lut6_I3_O)        0.043     5.089 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_111__1/O
                         net (fo=1, routed)           0.447     5.536    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_111__1_n_3
    SLICE_X51Y81         LUT5 (Prop_lut5_I4_O)        0.043     5.579 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_31__2/O
                         net (fo=1, routed)           0.231     5.810    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_31__2_n_3
    DSP48_X2Y32          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X2Y32          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -2.655     1.820    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                 -3.990    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 bias_added_13_0_V_U/internal_empty_n_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.567ns (10.753%)  route 4.706ns (89.247%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.537     0.537    bias_added_13_0_V_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  bias_added_13_0_V_U/internal_empty_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bias_added_13_0_V_U/internal_empty_n_reg_replica/Q
                         net (fo=1, routed)           0.350     1.110    bias_added_13_0_V_U/bias_added_13_0_V_empty_n_repN
    SLICE_X44Y118        LUT4 (Prop_lut4_I0_O)        0.043     1.153 f  bias_added_13_0_V_U/weights_L1_15_V_ce0_INST_0_i_78/O
                         net (fo=1, routed)           0.542     1.694    bias_added_12_0_V_U/internal_empty_n_reg_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.043     1.737 f  bias_added_12_0_V_U/weights_L1_15_V_ce0_INST_0_i_27/O
                         net (fo=1, routed)           0.735     2.472    bias_added_10_8_V_U/internal_empty_n_reg_4
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.515 r  bias_added_10_8_V_U/weights_L1_15_V_ce0_INST_0_i_6/O
                         net (fo=1, routed)           0.465     2.980    bias_added_6_12_V_U/internal_empty_n_reg_1
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.043     3.023 r  bias_added_6_12_V_U/weights_L1_15_V_ce0_INST_0_i_3/O
                         net (fo=42, routed)          0.463     3.487    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/mvprod_layer_1_U0_ap_start
    SLICE_X51Y98         LUT4 (Prop_lut4_I2_O)        0.043     3.530 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_309_reg_44829[35]_i_1/O
                         net (fo=853, routed)         0.860     4.390    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/grp_fu_17649_p0110_out
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.043     4.433 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_188__11/O
                         net (fo=1, routed)           0.254     4.687    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_188__11_n_3
    SLICE_X60Y88         LUT5 (Prop_lut5_I2_O)        0.043     4.730 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_75__11/O
                         net (fo=1, routed)           0.440     5.170    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_75__11_n_3
    SLICE_X54Y89         LUT5 (Prop_lut5_I4_O)        0.043     5.213 r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__11/O
                         net (fo=13, routed)          0.597     5.810    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__11_n_3
    DSP48_X2Y35          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.510     4.510    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -2.655     1.820    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                 -3.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_332_reg_45109_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_332_reg_45109_pp0_iter4_reg_reg[34]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.725%)  route 0.096ns (51.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X137Y76        FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_332_reg_45109_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y76        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  mvprod_layer_1_U0/p_Val2_16_332_reg_45109_reg[34]/Q
                         net (fo=1, routed)           0.096     0.453    mvprod_layer_1_U0/p_Val2_16_332_reg_45109[34]
    SLICE_X138Y77        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_332_reg_45109_pp0_iter4_reg_reg[34]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X138Y77        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_332_reg_45109_pp0_iter4_reg_reg[34]_srl4/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X138Y77        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.398    mvprod_layer_1_U0/p_Val2_16_332_reg_45109_pp0_iter4_reg_reg[34]_srl4
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_183_reg_38699_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_183_reg_38699_pp0_iter2_reg_reg[34]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X101Y58        FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_183_reg_38699_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y58        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  mvprod_layer_1_U0/p_Val2_16_183_reg_38699_reg[34]/Q
                         net (fo=1, routed)           0.094     0.451    mvprod_layer_1_U0/p_Val2_16_183_reg_38699[34]
    SLICE_X102Y58        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_183_reg_38699_pp0_iter2_reg_reg[34]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X102Y58        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_183_reg_38699_pp0_iter2_reg_reg[34]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X102Y58        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.396    mvprod_layer_1_U0/p_Val2_16_183_reg_38699_pp0_iter2_reg_reg[34]_srl2
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_215_reg_43369_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_215_reg_43369_pp0_iter2_reg_reg[34]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X81Y77         FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_215_reg_43369_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  mvprod_layer_1_U0/p_Val2_16_215_reg_43369_reg[34]/Q
                         net (fo=1, routed)           0.094     0.451    mvprod_layer_1_U0/p_Val2_16_215_reg_43369[34]
    SLICE_X82Y77         SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_215_reg_43369_pp0_iter2_reg_reg[34]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X82Y77         SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_215_reg_43369_pp0_iter2_reg_reg[34]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X82Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.396    mvprod_layer_1_U0/p_Val2_16_215_reg_43369_pp0_iter2_reg_reg[34]_srl2
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_219_reg_43389_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_219_reg_43389_pp0_iter2_reg_reg[34]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X81Y82         FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_219_reg_43389_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  mvprod_layer_1_U0/p_Val2_16_219_reg_43389_reg[34]/Q
                         net (fo=1, routed)           0.094     0.451    mvprod_layer_1_U0/p_Val2_16_219_reg_43389[34]
    SLICE_X82Y82         SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_219_reg_43389_pp0_iter2_reg_reg[34]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X82Y82         SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_219_reg_43389_pp0_iter2_reg_reg[34]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X82Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.396    mvprod_layer_1_U0/p_Val2_16_219_reg_43389_pp0_iter2_reg_reg[34]_srl2
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_290_reg_44569_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_290_reg_44569_pp0_iter3_reg_reg[34]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X109Y73        FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_290_reg_44569_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  mvprod_layer_1_U0/p_Val2_16_290_reg_44569_reg[34]/Q
                         net (fo=1, routed)           0.094     0.451    mvprod_layer_1_U0/p_Val2_16_290_reg_44569[34]
    SLICE_X110Y73        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_290_reg_44569_pp0_iter3_reg_reg[34]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X110Y73        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_290_reg_44569_pp0_iter3_reg_reg[34]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X110Y73        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.396    mvprod_layer_1_U0/p_Val2_16_290_reg_44569_pp0_iter3_reg_reg[34]_srl3
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_245_reg_43849_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_245_reg_43849_pp0_iter3_reg_reg[34]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X91Y106        FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_245_reg_43849_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y106        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  mvprod_layer_1_U0/p_Val2_16_245_reg_43849_reg[34]/Q
                         net (fo=1, routed)           0.095     0.452    mvprod_layer_1_U0/p_Val2_16_245_reg_43849[34]
    SLICE_X90Y105        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_245_reg_43849_pp0_iter3_reg_reg[34]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X90Y105        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_245_reg_43849_pp0_iter3_reg_reg[34]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X90Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.396    mvprod_layer_1_U0/p_Val2_16_245_reg_43849_pp0_iter3_reg_reg[34]_srl3
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_294_reg_44589_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_294_reg_44589_pp0_iter3_reg_reg[34]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.346%)  route 0.097ns (51.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X100Y70        FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_294_reg_44589_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  mvprod_layer_1_U0/p_Val2_16_294_reg_44589_reg[34]/Q
                         net (fo=1, routed)           0.097     0.455    mvprod_layer_1_U0/p_Val2_16_294_reg_44589[34]
    SLICE_X102Y71        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_294_reg_44589_pp0_iter3_reg_reg[34]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X102Y71        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_294_reg_44589_pp0_iter3_reg_reg[34]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X102Y71        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.398    mvprod_layer_1_U0/p_Val2_16_294_reg_44589_pp0_iter3_reg_reg[34]_srl3
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_292_reg_44579_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_292_reg_44579_pp0_iter3_reg_reg[26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X102Y73        FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_292_reg_44579_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  mvprod_layer_1_U0/p_Val2_16_292_reg_44579_reg[26]/Q
                         net (fo=1, routed)           0.107     0.492    mvprod_layer_1_U0/p_Val2_16_292_reg_44579[26]
    SLICE_X102Y72        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_292_reg_44579_pp0_iter3_reg_reg[26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X102Y72        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_292_reg_44579_pp0_iter3_reg_reg[26]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X102Y72        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    mvprod_layer_1_U0/p_Val2_16_292_reg_44579_pp0_iter3_reg_reg[26]_srl3
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_342_reg_45324_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_342_reg_45324_pp0_iter4_reg_reg[26]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.723%)  route 0.100ns (52.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X133Y85        FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_342_reg_45324_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y85        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  mvprod_layer_1_U0/p_Val2_16_342_reg_45324_reg[26]/Q
                         net (fo=1, routed)           0.100     0.457    mvprod_layer_1_U0/p_Val2_16_342_reg_45324[26]
    SLICE_X134Y84        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_342_reg_45324_pp0_iter4_reg_reg[26]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X134Y84        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_342_reg_45324_pp0_iter4_reg_reg[26]_srl4/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X134Y84        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.398    mvprod_layer_1_U0/p_Val2_16_342_reg_45324_pp0_iter4_reg_reg[26]_srl4
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mvprod_layer_1_U0/p_Val2_16_178_reg_43034_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mvprod_layer_1_U0/p_Val2_16_178_reg_43034_pp0_iter2_reg_reg[26]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.595%)  route 0.100ns (52.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.266     0.266    mvprod_layer_1_U0/ap_clk
    SLICE_X113Y55        FDRE                                         r  mvprod_layer_1_U0/p_Val2_16_178_reg_43034_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  mvprod_layer_1_U0/p_Val2_16_178_reg_43034_reg[26]/Q
                         net (fo=1, routed)           0.100     0.457    mvprod_layer_1_U0/p_Val2_16_178_reg_43034[26]
    SLICE_X110Y54        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_178_reg_43034_pp0_iter2_reg_reg[26]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71638, unset)        0.280     0.280    mvprod_layer_1_U0/ap_clk
    SLICE_X110Y54        SRL16E                                       r  mvprod_layer_1_U0/p_Val2_16_178_reg_43034_pp0_iter2_reg_reg[26]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X110Y54        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.398    mvprod_layer_1_U0/p_Val2_16_178_reg_43034_pp0_iter2_reg_reg[26]_srl2
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X2Y37    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X2Y34    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X2Y32    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X2Y35    mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X5Y10    sigmoid_activation_L_1_U0/tmp_4_reg_274_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X5Y0     sigmoid_activation_L_U0/tmp_8_reg_272_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X127Y25  L1_activ_V_U/empty_n_reg/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X88Y139  bias_added_4_13_V_U/U_fifo_w18_d2_A_ram/SRL_SIG_reg[1][17]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X88Y137  bias_added_4_13_V_U/U_fifo_w18_d2_A_ram/SRL_SIG_reg[1][2]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X88Y137  bias_added_4_13_V_U/U_fifo_w18_d2_A_ram/SRL_SIG_reg[1][3]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y23  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y23  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y21  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y23  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.768         2.000       1.232      SLICE_X126Y23  L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_63_12_14/RAMA/CLK



