WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500057 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000057 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250058 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250058 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 11724693 heartbeat IPC: 1.487 cumulative IPC: 0.9133 (Simulation time: 00 hr 01 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_26.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 25072881 heartbeat IPC: 0.7492 cumulative IPC: 0.7969 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 38722978 heartbeat IPC: 0.7326 cumulative IPC: 0.7699 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 50437675 heartbeat IPC: 0.8536 cumulative IPC: 0.7921 (Simulation time: 00 hr 04 min 02 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_26.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 62952198 heartbeat IPC: 0.7991 cumulative IPC: 0.7936 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 76612672 heartbeat IPC: 0.732 cumulative IPC: 0.7817 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 88927790 heartbeat IPC: 0.812 cumulative IPC: 0.7862 (Simulation time: 00 hr 06 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_26.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 100792076 heartbeat IPC: 0.8429 cumulative IPC: 0.7933 (Simulation time: 00 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 114425639 heartbeat IPC: 0.7335 cumulative IPC: 0.7858 (Simulation time: 00 hr 08 min 34 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 127370950 heartbeat IPC: 0.7725 cumulative IPC: 0.7843 (Simulation time: 00 hr 09 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_26.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 125451369 cumulative IPC: 0.7971 (Simulation time: 00 hr 09 min 50 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 125451369 cumulative IPC: 0.7971 (Simulation time: 00 hr 09 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_26.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7971 instructions: 100000004 cycles: 125451369
CPU 0 Branch Prediction Accuracy: 76.63% MPKI: 47.11 Average ROB Occupancy at Mispredict: 5.676
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00177
BRANCH_INDIRECT: 35.3
BRANCH_CONDITIONAL: 6.93
BRANCH_DIRECT_CALL: 0.0017
BRANCH_INDIRECT_CALL: 4.85
BRANCH_RETURN: 0.00124

L1D TOTAL        ACCESS:   34737205 HIT:   32712492 MISS:    2024713
L1D LOAD         ACCESS:   21194084 HIT:   19352587 MISS:    1841497
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13516639 HIT:   13359240 MISS:     157399
L1D TRANSLATION  ACCESS:      26482 HIT:        665 MISS:      25817
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 9.273 cycles
L1I TOTAL        ACCESS:   10115949 HIT:    7891874 MISS:    2224075
L1I LOAD         ACCESS:   10115949 HIT:    7891874 MISS:    2224075
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.314 cycles
L2C TOTAL        ACCESS:    3650024 HIT:    3501633 MISS:     148391
L2C LOAD         ACCESS:    3277289 HIT:    3163677 MISS:     113612
L2C RFO          ACCESS:      74015 HIT:      67209 MISS:       6806
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     272921 HIT:     266167 MISS:       6754
L2C TRANSLATION  ACCESS:      25799 HIT:       4580 MISS:      21219
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 34.88 cycles
LLC TOTAL        ACCESS:     172738 HIT:     157870 MISS:      14868
LLC LOAD         ACCESS:     113612 HIT:     104046 MISS:       9566
LLC RFO          ACCESS:       6806 HIT:       5788 MISS:       1018
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      31101 HIT:      30935 MISS:        166
LLC TRANSLATION  ACCESS:      21219 HIT:      17101 MISS:       4118
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 156.6 cycles
cpu0_DTLB TOTAL        ACCESS:   28256167 HIT:   27235915 MISS:    1020252
cpu0_DTLB LOAD         ACCESS:   28256167 HIT:   27235915 MISS:    1020252
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.919 cycles
cpu0_ITLB TOTAL        ACCESS:    9075211 HIT:    8767913 MISS:     307298
cpu0_ITLB LOAD         ACCESS:    9075211 HIT:    8767913 MISS:     307298
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.618 cycles
cpu0_STLB TOTAL        ACCESS:     971186 HIT:     947794 MISS:      23392
cpu0_STLB LOAD         ACCESS:     971186 HIT:     947794 MISS:      23392
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 85.09 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2399
  ROW_BUFFER_MISS:      12303
 AVG DBUS CONGESTED CYCLE: 3.805
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          3
  FULL:        103
