// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module clefia_clefia_Pipeline_ClefiaKeySet192_label9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lk_5_address0,
        lk_5_ce0,
        lk_5_we0,
        lk_5_d0,
        lk_5_q0,
        lk_5_address1,
        lk_5_ce1,
        lk_5_we1,
        lk_5_d1,
        lk_5_q1,
        rk_address0,
        rk_ce0,
        rk_we0,
        rk_d0,
        rk_address1,
        rk_ce1,
        rk_we1,
        rk_d1,
        skey256_load_16,
        skey256_load_17,
        skey256_load_18,
        skey256_load_19,
        skey256_load_20,
        skey256_load_21,
        skey256_load_22,
        skey256_load_23,
        skey256_load_24,
        skey256_load_25,
        skey256_load_26,
        skey256_load_27,
        skey256_load_28,
        skey256_load_29,
        skey256_load_30,
        skey256_load_31,
        skey256_load,
        skey256_load_1,
        skey256_load_2,
        skey256_load_3,
        skey256_load_4,
        skey256_load_5,
        skey256_load_6,
        skey256_load_7,
        skey256_load_8,
        skey256_load_9,
        skey256_load_10,
        skey256_load_11,
        skey256_load_12,
        skey256_load_13,
        skey256_load_14,
        skey256_load_15,
        con192_address0,
        con192_ce0,
        con192_q0,
        con192_address1,
        con192_ce1,
        con192_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] lk_5_address0;
output   lk_5_ce0;
output   lk_5_we0;
output  [7:0] lk_5_d0;
input  [7:0] lk_5_q0;
output  [4:0] lk_5_address1;
output   lk_5_ce1;
output   lk_5_we1;
output  [7:0] lk_5_d1;
input  [7:0] lk_5_q1;
output  [7:0] rk_address0;
output   rk_ce0;
output   rk_we0;
output  [7:0] rk_d0;
output  [7:0] rk_address1;
output   rk_ce1;
output   rk_we1;
output  [7:0] rk_d1;
input  [7:0] skey256_load_16;
input  [7:0] skey256_load_17;
input  [7:0] skey256_load_18;
input  [7:0] skey256_load_19;
input  [7:0] skey256_load_20;
input  [7:0] skey256_load_21;
input  [7:0] skey256_load_22;
input  [7:0] skey256_load_23;
input  [7:0] skey256_load_24;
input  [7:0] skey256_load_25;
input  [7:0] skey256_load_26;
input  [7:0] skey256_load_27;
input  [7:0] skey256_load_28;
input  [7:0] skey256_load_29;
input  [7:0] skey256_load_30;
input  [7:0] skey256_load_31;
input  [7:0] skey256_load;
input  [7:0] skey256_load_1;
input  [7:0] skey256_load_2;
input  [7:0] skey256_load_3;
input  [7:0] skey256_load_4;
input  [7:0] skey256_load_5;
input  [7:0] skey256_load_6;
input  [7:0] skey256_load_7;
input  [7:0] skey256_load_8;
input  [7:0] skey256_load_9;
input  [7:0] skey256_load_10;
input  [7:0] skey256_load_11;
input  [7:0] skey256_load_12;
input  [7:0] skey256_load_13;
input  [7:0] skey256_load_14;
input  [7:0] skey256_load_15;
output  [8:0] con192_address0;
output   con192_ce0;
input  [7:0] con192_q0;
output  [8:0] con192_address1;
output   con192_ce1;
input  [7:0] con192_q1;

reg ap_idle;
reg[4:0] lk_5_address0;
reg lk_5_ce0;
reg lk_5_we0;
reg[7:0] lk_5_d0;
reg[4:0] lk_5_address1;
reg lk_5_ce1;
reg lk_5_we1;
reg[7:0] lk_5_d1;
reg[7:0] rk_address0;
reg rk_ce0;
reg rk_we0;
reg[7:0] rk_d0;
reg[7:0] rk_address1;
reg rk_ce1;
reg rk_we1;
reg[7:0] rk_d1;
reg[8:0] con192_address0;
reg con192_ce0;
reg[8:0] con192_address1;
reg con192_ce1;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln340_reg_2762;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_subdone;
reg   [7:0] reg_1409;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] tmp_reg_2775;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [7:0] reg_1413;
wire   [7:0] grp_fu_1240_p2;
reg   [7:0] reg_1417;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage7_11001;
wire   [7:0] grp_fu_1256_p2;
reg   [7:0] reg_1422;
reg   [7:0] reg_1427;
reg   [7:0] reg_1431;
reg   [7:0] reg_1435;
reg   [7:0] reg_1439;
reg   [7:0] reg_1443;
reg   [7:0] reg_1447;
reg   [7:0] reg_1451;
reg   [7:0] reg_1455;
reg   [7:0] reg_1459;
reg   [7:0] reg_1463;
reg   [7:0] reg_1467;
reg   [7:0] reg_1471;
reg   [6:0] reg_1611;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] lk_5_addr_14_reg_2742;
wire   [4:0] lk_5_addr_15_reg_2747;
wire   [4:0] lk_5_addr_30_reg_2752;
wire   [4:0] lk_5_addr_31_reg_2757;
wire   [0:0] icmp_ln340_fu_1628_p2;
wire   [3:0] add_ln340_fu_1634_p2;
reg   [3:0] add_ln340_reg_2766;
wire   [0:0] trunc_ln341_fu_1640_p1;
reg   [0:0] trunc_ln341_reg_2771;
reg   [0:0] trunc_ln341_reg_2771_pp0_iter1_reg;
wire   [0:0] tmp_fu_1644_p3;
reg   [0:0] tmp_reg_2775_pp0_iter1_reg;
wire   [8:0] zext_ln341_fu_1660_p1;
reg   [8:0] zext_ln341_reg_2779;
wire   [4:0] lk_5_addr_12_reg_2812;
wire   [4:0] lk_5_addr_13_reg_2817;
wire   [4:0] lk_5_addr_28_reg_2822;
wire   [4:0] lk_5_addr_29_reg_2827;
reg   [7:0] con192_load_16_reg_2832;
wire   [4:0] lk_5_addr_10_reg_2857;
wire   [4:0] lk_5_addr_11_reg_2862;
wire   [4:0] lk_5_addr_26_reg_2867;
wire   [4:0] lk_5_addr_27_reg_2872;
reg   [7:0] idx55_i_load_1_reg_2877;
wire   [7:0] or_ln326_fu_1706_p2;
reg   [7:0] or_ln326_reg_2887;
reg   [7:0] rk_addr_34_reg_2899;
reg   [7:0] rk_addr_35_reg_2904;
wire   [7:0] xor_ln124_201_fu_1738_p2;
reg   [7:0] xor_ln124_201_reg_2919;
wire   [7:0] xor_ln124_202_fu_1743_p2;
reg   [7:0] xor_ln124_202_reg_2924;
reg   [7:0] rk_addr_51_reg_2929;
wire   [7:0] xor_ln124_fu_1763_p2;
reg   [7:0] xor_ln124_reg_2944;
wire   [7:0] xor_ln124_186_fu_1768_p2;
reg   [7:0] xor_ln124_186_reg_2949;
wire   [4:0] lk_5_addr_8_reg_2954;
wire   [4:0] lk_5_addr_9_reg_2959;
wire   [4:0] lk_5_addr_24_reg_2964;
wire   [4:0] lk_5_addr_25_reg_2969;
reg   [7:0] rk_addr_36_reg_2974;
reg   [7:0] rk_addr_37_reg_2979;
wire   [7:0] xor_ln124_203_fu_1793_p2;
reg   [7:0] xor_ln124_203_reg_2994;
wire   [7:0] xor_ln124_204_fu_1798_p2;
reg   [7:0] xor_ln124_204_reg_2999;
reg   [7:0] rk_addr_52_reg_3004;
reg   [7:0] rk_addr_53_reg_3009;
wire   [7:0] xor_ln124_187_fu_1823_p2;
reg   [7:0] xor_ln124_187_reg_3024;
wire   [7:0] xor_ln124_188_fu_1828_p2;
reg   [7:0] xor_ln124_188_reg_3029;
wire   [4:0] lk_5_addr_6_reg_3034;
wire   [4:0] lk_5_addr_7_reg_3039;
wire   [4:0] lk_5_addr_22_reg_3044;
wire   [4:0] lk_5_addr_23_reg_3049;
reg   [7:0] rk_addr_38_reg_3054;
reg   [7:0] rk_addr_39_reg_3059;
wire   [7:0] xor_ln124_205_fu_1853_p2;
reg   [7:0] xor_ln124_205_reg_3074;
wire   [7:0] xor_ln124_206_fu_1858_p2;
reg   [7:0] xor_ln124_206_reg_3079;
reg   [7:0] rk_addr_54_reg_3084;
reg   [7:0] rk_addr_55_reg_3089;
wire   [7:0] xor_ln124_189_fu_1883_p2;
reg   [7:0] xor_ln124_189_reg_3104;
wire   [7:0] xor_ln124_190_fu_1888_p2;
reg   [7:0] xor_ln124_190_reg_3109;
wire   [4:0] lk_5_addr_4_reg_3114;
wire   [4:0] lk_5_addr_5_reg_3119;
wire   [4:0] lk_5_addr_20_reg_3124;
wire   [4:0] lk_5_addr_21_reg_3129;
reg   [7:0] rk_addr_40_reg_3134;
reg   [7:0] rk_addr_41_reg_3139;
wire   [7:0] xor_ln124_207_fu_1913_p2;
reg   [7:0] xor_ln124_207_reg_3154;
wire   [7:0] xor_ln124_208_fu_1918_p2;
reg   [7:0] xor_ln124_208_reg_3159;
reg   [7:0] rk_addr_56_reg_3164;
reg   [7:0] rk_addr_57_reg_3169;
wire   [7:0] xor_ln124_191_fu_1943_p2;
reg   [7:0] xor_ln124_191_reg_3184;
wire   [7:0] xor_ln124_192_fu_1948_p2;
reg   [7:0] xor_ln124_192_reg_3189;
wire   [4:0] lk_5_addr_2_reg_3194;
wire   [4:0] lk_5_addr_3_reg_3199;
wire   [4:0] lk_5_addr_18_reg_3204;
wire   [4:0] lk_5_addr_19_reg_3209;
reg   [7:0] rk_addr_42_reg_3214;
reg   [7:0] rk_addr_43_reg_3219;
wire   [7:0] xor_ln124_209_fu_1973_p2;
reg   [7:0] xor_ln124_209_reg_3234;
wire   [7:0] xor_ln124_210_fu_1978_p2;
reg   [7:0] xor_ln124_210_reg_3239;
reg   [7:0] rk_addr_58_reg_3244;
reg   [7:0] rk_addr_59_reg_3249;
wire   [7:0] xor_ln124_193_fu_2003_p2;
reg   [7:0] xor_ln124_193_reg_3264;
wire   [7:0] xor_ln124_194_fu_2008_p2;
reg   [7:0] xor_ln124_194_reg_3269;
wire   [4:0] lk_5_addr_reg_3274;
wire   [4:0] lk_5_addr_1_reg_3279;
wire   [4:0] lk_5_addr_16_reg_3284;
wire   [4:0] lk_5_addr_17_reg_3289;
reg   [7:0] rk_addr_44_reg_3294;
reg   [7:0] rk_addr_45_reg_3299;
wire   [7:0] xor_ln124_211_fu_2033_p2;
reg   [7:0] xor_ln124_211_reg_3314;
wire   [7:0] xor_ln124_212_fu_2038_p2;
reg   [7:0] xor_ln124_212_reg_3319;
reg   [7:0] rk_addr_60_reg_3324;
reg   [7:0] rk_addr_61_reg_3329;
wire   [7:0] xor_ln124_195_fu_2063_p2;
reg   [7:0] xor_ln124_195_reg_3344;
wire   [7:0] xor_ln124_196_fu_2068_p2;
reg   [7:0] xor_ln124_196_reg_3349;
reg   [7:0] rk_addr_46_reg_3354;
reg   [7:0] rk_addr_47_reg_3359;
wire   [6:0] trunc_ln124_4_fu_2083_p1;
reg   [6:0] trunc_ln124_4_reg_3364;
wire   [7:0] xor_ln124_213_fu_2087_p2;
reg   [7:0] xor_ln124_213_reg_3369;
wire   [7:0] xor_ln124_214_fu_2092_p2;
reg   [7:0] xor_ln124_214_reg_3374;
wire   [0:0] trunc_ln248_4_fu_2123_p1;
reg   [0:0] trunc_ln248_4_reg_3379;
reg   [0:0] tmp_65_reg_3384;
reg   [7:0] rk_addr_reg_3389;
reg   [7:0] rk_addr_62_reg_3394;
wire   [6:0] trunc_ln124_fu_2137_p1;
reg   [6:0] trunc_ln124_reg_3399;
wire   [7:0] xor_ln124_197_fu_2141_p2;
reg   [7:0] xor_ln124_197_reg_3404;
wire   [7:0] xor_ln124_198_fu_2146_p2;
reg   [7:0] xor_ln124_198_reg_3409;
wire   [0:0] trunc_ln248_fu_2177_p1;
reg   [0:0] trunc_ln248_reg_3414;
reg   [0:0] tmp_57_reg_3419;
reg   [7:0] rk_addr_48_reg_3424;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
reg   [7:0] rk_addr_49_reg_3429;
wire   [7:0] xor_ln124_215_fu_2191_p2;
reg   [7:0] xor_ln124_215_reg_3434;
wire   [7:0] xor_ln124_216_fu_2196_p2;
reg   [7:0] xor_ln124_216_reg_3439;
wire   [0:0] trunc_ln250_4_fu_2222_p1;
reg   [0:0] trunc_ln250_4_reg_3444;
reg   [7:0] rk_addr_63_reg_3449;
reg   [7:0] rk_addr_64_reg_3454;
wire   [7:0] xor_ln124_199_fu_2236_p2;
reg   [7:0] xor_ln124_199_reg_3459;
wire   [7:0] xor_ln124_200_fu_2241_p2;
reg   [7:0] xor_ln124_200_reg_3464;
wire   [0:0] trunc_ln250_fu_2267_p1;
reg   [0:0] trunc_ln250_reg_3469;
wire   [0:0] trunc_ln252_4_fu_2292_p1;
reg   [0:0] trunc_ln252_4_reg_3474;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] trunc_ln252_fu_2317_p1;
reg   [0:0] trunc_ln252_reg_3479;
wire   [6:0] trunc_ln257_4_fu_2383_p1;
reg   [6:0] trunc_ln257_4_reg_3484;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [6:0] trunc_ln257_fu_2409_p1;
reg   [6:0] trunc_ln257_reg_3489;
wire   [6:0] trunc_ln259_4_fu_2434_p1;
reg   [6:0] trunc_ln259_4_reg_3494;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [6:0] trunc_ln259_fu_2459_p1;
reg   [6:0] trunc_ln259_reg_3499;
wire   [6:0] trunc_ln261_4_fu_2484_p1;
reg   [6:0] trunc_ln261_4_reg_3504;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [6:0] trunc_ln261_fu_2509_p1;
reg   [6:0] trunc_ln261_reg_3509;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln121_141_fu_1671_p1;
wire   [63:0] zext_ln121_144_fu_1676_p1;
wire   [63:0] zext_ln121_174_fu_1681_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln121_146_fu_1686_p1;
wire   [63:0] zext_ln121_148_fu_1691_p1;
wire   [63:0] zext_ln121_176_fu_1696_p1;
wire   [63:0] zext_ln121_178_fu_1701_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln326_fu_1712_p1;
wire   [63:0] zext_ln121_145_fu_1723_p1;
wire   [63:0] zext_ln121_150_fu_1728_p1;
wire   [63:0] zext_ln121_152_fu_1733_p1;
wire   [63:0] zext_ln121_175_fu_1748_p1;
wire   [63:0] zext_ln121_180_fu_1753_p1;
wire   [63:0] zext_ln121_181_fu_1758_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln121_147_fu_1773_p1;
wire   [63:0] zext_ln121_149_fu_1778_p1;
wire   [63:0] zext_ln121_154_fu_1783_p1;
wire   [63:0] zext_ln121_156_fu_1788_p1;
wire   [63:0] zext_ln121_177_fu_1803_p1;
wire   [63:0] zext_ln121_179_fu_1808_p1;
wire   [63:0] zext_ln121_183_fu_1813_p1;
wire   [63:0] zext_ln121_185_fu_1818_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln121_151_fu_1833_p1;
wire   [63:0] zext_ln121_153_fu_1838_p1;
wire   [63:0] zext_ln121_158_fu_1843_p1;
wire   [63:0] zext_ln121_160_fu_1848_p1;
wire   [63:0] zext_ln121_fu_1863_p1;
wire   [63:0] zext_ln121_182_fu_1868_p1;
wire   [63:0] zext_ln121_187_fu_1873_p1;
wire   [63:0] zext_ln121_189_fu_1878_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln121_155_fu_1893_p1;
wire   [63:0] zext_ln121_157_fu_1898_p1;
wire   [63:0] zext_ln121_162_fu_1903_p1;
wire   [63:0] zext_ln121_164_fu_1908_p1;
wire   [63:0] zext_ln121_184_fu_1923_p1;
wire   [63:0] zext_ln121_186_fu_1928_p1;
wire   [63:0] zext_ln121_191_fu_1933_p1;
wire   [63:0] zext_ln121_193_fu_1938_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln121_159_fu_1953_p1;
wire   [63:0] zext_ln121_161_fu_1958_p1;
wire   [63:0] zext_ln121_166_fu_1963_p1;
wire   [63:0] zext_ln121_168_fu_1968_p1;
wire   [63:0] zext_ln121_188_fu_1983_p1;
wire   [63:0] zext_ln121_190_fu_1988_p1;
wire   [63:0] zext_ln121_195_fu_1993_p1;
wire   [63:0] zext_ln121_197_fu_1998_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln121_163_fu_2013_p1;
wire   [63:0] zext_ln121_165_fu_2018_p1;
wire   [63:0] zext_ln121_170_fu_2023_p1;
wire   [63:0] zext_ln121_172_fu_2028_p1;
wire   [63:0] zext_ln121_192_fu_2043_p1;
wire   [63:0] zext_ln121_194_fu_2048_p1;
wire   [63:0] zext_ln121_199_fu_2053_p1;
wire   [63:0] zext_ln121_201_fu_2058_p1;
wire   [63:0] zext_ln121_167_fu_2073_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln121_169_fu_2078_p1;
wire   [63:0] zext_ln121_196_fu_2127_p1;
wire   [63:0] zext_ln121_198_fu_2132_p1;
wire   [63:0] zext_ln121_171_fu_2181_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln121_173_fu_2186_p1;
wire   [63:0] zext_ln121_200_fu_2226_p1;
wire   [63:0] zext_ln121_202_fu_2231_p1;
reg   [7:0] idx55_i_fu_224;
wire   [7:0] add_ln354_fu_2557_p2;
wire    ap_loop_init;
reg   [3:0] i_2_fu_228;
wire    ap_block_pp0_stage15_11001;
reg   [3:0] ap_sig_allocacmp_i;
wire   [7:0] or_ln246_7_fu_2101_p3;
wire   [7:0] or_ln247_7_fu_2114_p3;
wire   [7:0] or_ln246_8_fu_2155_p3;
wire   [7:0] or_ln247_8_fu_2168_p3;
wire   [7:0] or_ln248_7_fu_2201_p3;
wire   [7:0] or_ln249_7_fu_2213_p3;
wire   [7:0] or_ln248_8_fu_2246_p3;
wire   [7:0] or_ln249_8_fu_2258_p3;
wire   [7:0] or_ln250_7_fu_2271_p3;
wire    ap_block_pp0_stage10;
wire   [7:0] or_ln251_7_fu_2283_p3;
wire   [7:0] or_ln250_8_fu_2296_p3;
wire   [7:0] or_ln251_8_fu_2308_p3;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [7:0] or_ln252_7_fu_2321_p3;
wire    ap_block_pp0_stage11;
wire   [7:0] or_ln253_7_fu_2333_p3;
wire   [7:0] or_ln252_8_fu_2341_p3;
wire   [7:0] or_ln253_8_fu_2353_p3;
wire   [7:0] or_ln255_7_fu_2361_p3;
wire    ap_block_pp0_stage12;
wire   [7:0] or_ln256_7_fu_2374_p3;
wire   [7:0] or_ln255_8_fu_2387_p3;
wire   [7:0] or_ln256_8_fu_2400_p3;
wire   [7:0] or_ln257_7_fu_2413_p3;
wire    ap_block_pp0_stage13;
wire   [7:0] or_ln258_7_fu_2425_p3;
wire   [7:0] or_ln257_8_fu_2438_p3;
wire   [7:0] or_ln258_8_fu_2450_p3;
wire   [7:0] or_ln259_7_fu_2463_p3;
wire    ap_block_pp0_stage14;
wire   [7:0] or_ln260_7_fu_2475_p3;
wire   [7:0] or_ln259_8_fu_2488_p3;
wire   [7:0] or_ln260_8_fu_2500_p3;
wire   [7:0] or_ln261_7_fu_2513_p3;
wire    ap_block_pp0_stage15;
wire   [7:0] or_ln262_7_fu_2525_p3;
wire   [7:0] or_ln261_8_fu_2533_p3;
wire   [7:0] or_ln262_8_fu_2545_p3;
wire   [7:0] xor_ln124_154_fu_1717_p2;
wire   [7:0] shl_ln2_fu_1652_p3;
wire   [8:0] add_ln121_57_fu_1665_p2;
wire   [8:0] grp_fu_1235_p2;
wire   [8:0] grp_fu_1246_p2;
wire   [8:0] grp_fu_1251_p2;
wire   [7:0] grp_fu_1265_p2;
wire   [8:0] grp_fu_1271_p2;
wire   [8:0] grp_fu_1276_p2;
wire   [7:0] grp_fu_1281_p2;
wire   [7:0] grp_fu_1286_p2;
wire   [8:0] grp_fu_1291_p2;
wire   [8:0] grp_fu_1296_p2;
wire   [7:0] grp_fu_1301_p2;
wire   [7:0] grp_fu_1306_p2;
wire   [8:0] grp_fu_1311_p2;
wire   [8:0] grp_fu_1316_p2;
wire   [7:0] grp_fu_1321_p2;
wire   [7:0] grp_fu_1326_p2;
wire   [8:0] grp_fu_1331_p2;
wire   [8:0] grp_fu_1336_p2;
wire   [7:0] grp_fu_1341_p2;
wire   [7:0] grp_fu_1346_p2;
wire   [8:0] grp_fu_1351_p2;
wire   [8:0] grp_fu_1356_p2;
wire   [7:0] grp_fu_1361_p2;
wire   [7:0] grp_fu_1366_p2;
wire   [8:0] grp_fu_1371_p2;
wire   [8:0] grp_fu_1376_p2;
wire   [7:0] grp_fu_1381_p2;
wire   [7:0] grp_fu_1386_p2;
wire   [0:0] trunc_ln246_4_fu_2097_p1;
wire   [6:0] grp_fu_1475_p4;
wire   [0:0] trunc_ln247_4_fu_2110_p1;
wire   [6:0] grp_fu_1485_p4;
wire   [0:0] trunc_ln246_fu_2151_p1;
wire   [0:0] trunc_ln247_fu_2164_p1;
wire   [7:0] grp_fu_1399_p2;
wire   [7:0] grp_fu_1404_p2;
wire   [6:0] grp_fu_1505_p4;
wire   [0:0] trunc_ln249_4_fu_2209_p1;
wire   [6:0] grp_fu_1515_p4;
wire   [0:0] trunc_ln249_fu_2254_p1;
wire   [6:0] grp_fu_1525_p4;
wire   [0:0] trunc_ln251_4_fu_2279_p1;
wire   [6:0] grp_fu_1535_p4;
wire   [0:0] trunc_ln251_fu_2304_p1;
wire   [6:0] grp_fu_1545_p4;
wire   [0:0] trunc_ln253_4_fu_2329_p1;
wire   [0:0] trunc_ln253_fu_2349_p1;
wire   [0:0] grp_fu_1555_p3;
wire   [6:0] trunc_ln256_4_fu_2370_p1;
wire   [0:0] grp_fu_1563_p3;
wire   [6:0] trunc_ln256_fu_2396_p1;
wire   [0:0] grp_fu_1571_p3;
wire   [6:0] trunc_ln258_4_fu_2421_p1;
wire   [0:0] grp_fu_1579_p3;
wire   [6:0] trunc_ln258_fu_2446_p1;
wire   [0:0] grp_fu_1587_p3;
wire   [6:0] trunc_ln260_4_fu_2471_p1;
wire   [0:0] grp_fu_1595_p3;
wire   [6:0] trunc_ln260_fu_2496_p1;
wire   [0:0] grp_fu_1603_p3;
wire   [6:0] trunc_ln262_4_fu_2521_p1;
wire   [6:0] trunc_ln262_fu_2541_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_2143;
reg    ap_condition_2148;
reg    ap_condition_2153;
reg    ap_condition_2156;
reg    ap_condition_2161;
reg    ap_condition_2164;
reg    ap_condition_2169;
reg    ap_condition_2172;
reg    ap_condition_2177;
reg    ap_condition_2180;
reg    ap_condition_2185;
reg    ap_condition_2188;
reg    ap_condition_2193;
reg    ap_condition_2196;
reg    ap_condition_2201;
reg    ap_condition_2204;
reg    ap_condition_2209;
reg    ap_condition_2212;
reg    ap_condition_2217;
reg    ap_condition_2220;
reg    ap_condition_2225;
reg    ap_condition_2228;
reg    ap_condition_2233;
reg    ap_condition_2236;
reg    ap_condition_2241;
reg    ap_condition_2244;
reg    ap_condition_2249;
reg    ap_condition_2252;
reg    ap_condition_2257;
reg    ap_condition_2260;
reg    ap_condition_2265;
reg    ap_condition_2268;
reg    ap_condition_2273;
reg    ap_condition_2276;
reg    ap_condition_2280;
reg    ap_condition_2283;
reg    ap_condition_2287;
reg    ap_condition_2290;
reg    ap_condition_2294;
reg    ap_condition_2297;
reg    ap_condition_2301;
reg    ap_condition_2304;
reg    ap_condition_2308;
reg    ap_condition_2311;
reg    ap_condition_2315;
reg    ap_condition_2318;
reg    ap_condition_2322;
reg    ap_condition_2325;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

clefia_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_2_fu_228 <= 4'd0;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        i_2_fu_228 <= add_ln340_reg_2766;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        idx55_i_fu_224 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        idx55_i_fu_224 <= add_ln354_fu_2557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln340_reg_2766 <= add_ln340_fu_1634_p2;
        icmp_ln340_reg_2762 <= icmp_ln340_fu_1628_p2;
        tmp_reg_2775_pp0_iter1_reg <= tmp_reg_2775;
        trunc_ln341_reg_2771_pp0_iter1_reg <= trunc_ln341_reg_2771;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd0))) begin
        con192_load_16_reg_2832 <= con192_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        idx55_i_load_1_reg_2877 <= idx55_i_fu_224;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_ln326_reg_2887[2 : 0] <= or_ln326_fu_1706_p2[2 : 0];
or_ln326_reg_2887[7 : 4] <= or_ln326_fu_1706_p2[7 : 4];
        rk_addr_34_reg_2899[2 : 0] <= zext_ln326_fu_1712_p1[2 : 0];
rk_addr_34_reg_2899[7 : 4] <= zext_ln326_fu_1712_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd0)))) begin
        reg_1409 <= lk_5_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd0)))) begin
        reg_1413 <= lk_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd0)))) begin
        reg_1417 <= grp_fu_1240_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd1)))) begin
        reg_1422 <= grp_fu_1256_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)))) begin
        reg_1427 <= lk_5_q1;
        reg_1431 <= lk_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)))) begin
        reg_1435 <= lk_5_q1;
        reg_1439 <= lk_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)))) begin
        reg_1443 <= lk_5_q1;
        reg_1447 <= lk_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)))) begin
        reg_1451 <= lk_5_q1;
        reg_1455 <= lk_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)))) begin
        reg_1459 <= lk_5_q1;
        reg_1463 <= lk_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)))) begin
        reg_1467 <= lk_5_q1;
        reg_1471 <= lk_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)))) begin
        reg_1611 <= {{reg_1409[7:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0))) begin
        rk_addr_35_reg_2904[2 : 1] <= zext_ln121_145_fu_1723_p1[2 : 1];
rk_addr_35_reg_2904[7 : 4] <= zext_ln121_145_fu_1723_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0))) begin
        rk_addr_36_reg_2974[0] <= zext_ln121_147_fu_1773_p1[0];
rk_addr_36_reg_2974[2] <= zext_ln121_147_fu_1773_p1[2];
rk_addr_36_reg_2974[7 : 4] <= zext_ln121_147_fu_1773_p1[7 : 4];
        rk_addr_37_reg_2979[2] <= zext_ln121_149_fu_1778_p1[2];
rk_addr_37_reg_2979[7 : 4] <= zext_ln121_149_fu_1778_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0))) begin
        rk_addr_38_reg_3054[1 : 0] <= zext_ln121_151_fu_1833_p1[1 : 0];
rk_addr_38_reg_3054[7 : 4] <= zext_ln121_151_fu_1833_p1[7 : 4];
        rk_addr_39_reg_3059[1] <= zext_ln121_153_fu_1838_p1[1];
rk_addr_39_reg_3059[7 : 4] <= zext_ln121_153_fu_1838_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0))) begin
        rk_addr_40_reg_3134[0] <= zext_ln121_155_fu_1893_p1[0];
rk_addr_40_reg_3134[7 : 4] <= zext_ln121_155_fu_1893_p1[7 : 4];
        rk_addr_41_reg_3139[7 : 4] <= zext_ln121_157_fu_1898_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0))) begin
        rk_addr_42_reg_3214 <= zext_ln121_159_fu_1953_p1;
        rk_addr_43_reg_3219 <= zext_ln121_161_fu_1958_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0))) begin
        rk_addr_44_reg_3294 <= zext_ln121_163_fu_2013_p1;
        rk_addr_45_reg_3299 <= zext_ln121_165_fu_2018_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0))) begin
        rk_addr_46_reg_3354 <= zext_ln121_167_fu_2073_p1;
        rk_addr_47_reg_3359 <= zext_ln121_169_fu_2078_p1;
        trunc_ln124_4_reg_3364 <= trunc_ln124_4_fu_2083_p1;
        trunc_ln248_4_reg_3379 <= trunc_ln248_4_fu_2123_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0))) begin
        rk_addr_48_reg_3424 <= zext_ln121_171_fu_2181_p1;
        rk_addr_49_reg_3429 <= zext_ln121_173_fu_2186_p1;
        trunc_ln250_4_reg_3444 <= trunc_ln250_4_fu_2222_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1))) begin
        rk_addr_51_reg_2929[2 : 1] <= zext_ln121_175_fu_1748_p1[2 : 1];
rk_addr_51_reg_2929[7 : 4] <= zext_ln121_175_fu_1748_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1))) begin
        rk_addr_52_reg_3004[0] <= zext_ln121_177_fu_1803_p1[0];
rk_addr_52_reg_3004[2] <= zext_ln121_177_fu_1803_p1[2];
rk_addr_52_reg_3004[7 : 4] <= zext_ln121_177_fu_1803_p1[7 : 4];
        rk_addr_53_reg_3009[2] <= zext_ln121_179_fu_1808_p1[2];
rk_addr_53_reg_3009[7 : 4] <= zext_ln121_179_fu_1808_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1))) begin
        rk_addr_54_reg_3084[1 : 0] <= zext_ln121_fu_1863_p1[1 : 0];
rk_addr_54_reg_3084[7 : 4] <= zext_ln121_fu_1863_p1[7 : 4];
        rk_addr_55_reg_3089[1] <= zext_ln121_182_fu_1868_p1[1];
rk_addr_55_reg_3089[7 : 4] <= zext_ln121_182_fu_1868_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1))) begin
        rk_addr_56_reg_3164[0] <= zext_ln121_184_fu_1923_p1[0];
rk_addr_56_reg_3164[7 : 4] <= zext_ln121_184_fu_1923_p1[7 : 4];
        rk_addr_57_reg_3169[7 : 4] <= zext_ln121_186_fu_1928_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1))) begin
        rk_addr_58_reg_3244 <= zext_ln121_188_fu_1983_p1;
        rk_addr_59_reg_3249 <= zext_ln121_190_fu_1988_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1))) begin
        rk_addr_60_reg_3324 <= zext_ln121_192_fu_2043_p1;
        rk_addr_61_reg_3329 <= zext_ln121_194_fu_2048_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1))) begin
        rk_addr_62_reg_3394 <= zext_ln121_198_fu_2132_p1;
        rk_addr_reg_3389 <= zext_ln121_196_fu_2127_p1;
        trunc_ln124_reg_3399 <= trunc_ln124_fu_2137_p1;
        trunc_ln248_reg_3414 <= trunc_ln248_fu_2177_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1))) begin
        rk_addr_63_reg_3449 <= zext_ln121_200_fu_2226_p1;
        rk_addr_64_reg_3454 <= zext_ln121_202_fu_2231_p1;
        trunc_ln250_reg_3469 <= trunc_ln250_fu_2267_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1))) begin
        tmp_57_reg_3419 <= lk_5_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0))) begin
        tmp_65_reg_3384 <= lk_5_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln340_fu_1628_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_2775 <= ap_sig_allocacmp_i[32'd1];
        trunc_ln341_reg_2771 <= trunc_ln341_fu_1640_p1;
        zext_ln341_reg_2779[7 : 4] <= zext_ln341_fu_1660_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0))) begin
        trunc_ln252_4_reg_3474 <= trunc_ln252_4_fu_2292_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1))) begin
        trunc_ln252_reg_3479 <= trunc_ln252_fu_2317_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0))) begin
        trunc_ln257_4_reg_3484 <= trunc_ln257_4_fu_2383_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1))) begin
        trunc_ln257_reg_3489 <= trunc_ln257_fu_2409_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0))) begin
        trunc_ln259_4_reg_3494 <= trunc_ln259_4_fu_2434_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1))) begin
        trunc_ln259_reg_3499 <= trunc_ln259_fu_2459_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0))) begin
        trunc_ln261_4_reg_3504 <= trunc_ln261_4_fu_2484_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1))) begin
        trunc_ln261_reg_3509 <= trunc_ln261_fu_2509_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1))) begin
        xor_ln124_186_reg_2949 <= xor_ln124_186_fu_1768_p2;
        xor_ln124_reg_2944 <= xor_ln124_fu_1763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1))) begin
        xor_ln124_187_reg_3024 <= xor_ln124_187_fu_1823_p2;
        xor_ln124_188_reg_3029 <= xor_ln124_188_fu_1828_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1))) begin
        xor_ln124_189_reg_3104 <= xor_ln124_189_fu_1883_p2;
        xor_ln124_190_reg_3109 <= xor_ln124_190_fu_1888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1))) begin
        xor_ln124_191_reg_3184 <= xor_ln124_191_fu_1943_p2;
        xor_ln124_192_reg_3189 <= xor_ln124_192_fu_1948_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1))) begin
        xor_ln124_193_reg_3264 <= xor_ln124_193_fu_2003_p2;
        xor_ln124_194_reg_3269 <= xor_ln124_194_fu_2008_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1))) begin
        xor_ln124_195_reg_3344 <= xor_ln124_195_fu_2063_p2;
        xor_ln124_196_reg_3349 <= xor_ln124_196_fu_2068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1))) begin
        xor_ln124_197_reg_3404 <= xor_ln124_197_fu_2141_p2;
        xor_ln124_198_reg_3409 <= xor_ln124_198_fu_2146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1))) begin
        xor_ln124_199_reg_3459 <= xor_ln124_199_fu_2236_p2;
        xor_ln124_200_reg_3464 <= xor_ln124_200_fu_2241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0))) begin
        xor_ln124_201_reg_2919 <= xor_ln124_201_fu_1738_p2;
        xor_ln124_202_reg_2924 <= xor_ln124_202_fu_1743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0))) begin
        xor_ln124_203_reg_2994 <= xor_ln124_203_fu_1793_p2;
        xor_ln124_204_reg_2999 <= xor_ln124_204_fu_1798_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0))) begin
        xor_ln124_205_reg_3074 <= xor_ln124_205_fu_1853_p2;
        xor_ln124_206_reg_3079 <= xor_ln124_206_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0))) begin
        xor_ln124_207_reg_3154 <= xor_ln124_207_fu_1913_p2;
        xor_ln124_208_reg_3159 <= xor_ln124_208_fu_1918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0))) begin
        xor_ln124_209_reg_3234 <= xor_ln124_209_fu_1973_p2;
        xor_ln124_210_reg_3239 <= xor_ln124_210_fu_1978_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0))) begin
        xor_ln124_211_reg_3314 <= xor_ln124_211_fu_2033_p2;
        xor_ln124_212_reg_3319 <= xor_ln124_212_fu_2038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0))) begin
        xor_ln124_213_reg_3369 <= xor_ln124_213_fu_2087_p2;
        xor_ln124_214_reg_3374 <= xor_ln124_214_fu_2092_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln341_reg_2771 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0))) begin
        xor_ln124_215_reg_3434 <= xor_ln124_215_fu_2191_p2;
        xor_ln124_216_reg_3439 <= xor_ln124_216_fu_2196_p2;
    end
end

always @ (*) begin
    if (((icmp_ln340_reg_2762 == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_2_fu_228;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2204)) begin
            con192_address0 = zext_ln121_201_fu_2058_p1;
        end else if ((1'b1 == ap_condition_2201)) begin
            con192_address0 = zext_ln121_172_fu_2028_p1;
        end else if ((1'b1 == ap_condition_2196)) begin
            con192_address0 = zext_ln121_197_fu_1998_p1;
        end else if ((1'b1 == ap_condition_2193)) begin
            con192_address0 = zext_ln121_168_fu_1968_p1;
        end else if ((1'b1 == ap_condition_2188)) begin
            con192_address0 = zext_ln121_193_fu_1938_p1;
        end else if ((1'b1 == ap_condition_2185)) begin
            con192_address0 = zext_ln121_164_fu_1908_p1;
        end else if ((1'b1 == ap_condition_2180)) begin
            con192_address0 = zext_ln121_189_fu_1878_p1;
        end else if ((1'b1 == ap_condition_2177)) begin
            con192_address0 = zext_ln121_160_fu_1848_p1;
        end else if ((1'b1 == ap_condition_2172)) begin
            con192_address0 = zext_ln121_185_fu_1818_p1;
        end else if ((1'b1 == ap_condition_2169)) begin
            con192_address0 = zext_ln121_156_fu_1788_p1;
        end else if ((1'b1 == ap_condition_2164)) begin
            con192_address0 = zext_ln121_181_fu_1758_p1;
        end else if ((1'b1 == ap_condition_2161)) begin
            con192_address0 = zext_ln121_152_fu_1733_p1;
        end else if ((1'b1 == ap_condition_2156)) begin
            con192_address0 = zext_ln121_178_fu_1701_p1;
        end else if ((1'b1 == ap_condition_2153)) begin
            con192_address0 = zext_ln121_148_fu_1691_p1;
        end else if ((1'b1 == ap_condition_2148)) begin
            con192_address0 = zext_ln121_174_fu_1681_p1;
        end else if ((1'b1 == ap_condition_2143)) begin
            con192_address0 = zext_ln121_144_fu_1676_p1;
        end else begin
            con192_address0 = 'bx;
        end
    end else begin
        con192_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1))) begin
        con192_address1 = zext_ln121_199_fu_2053_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0))) begin
        con192_address1 = zext_ln121_170_fu_2023_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1))) begin
        con192_address1 = zext_ln121_195_fu_1993_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0))) begin
        con192_address1 = zext_ln121_166_fu_1963_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1))) begin
        con192_address1 = zext_ln121_191_fu_1933_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0))) begin
        con192_address1 = zext_ln121_162_fu_1903_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1))) begin
        con192_address1 = zext_ln121_187_fu_1873_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0))) begin
        con192_address1 = zext_ln121_158_fu_1843_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1))) begin
        con192_address1 = zext_ln121_183_fu_1813_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0))) begin
        con192_address1 = zext_ln121_154_fu_1783_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1))) begin
        con192_address1 = zext_ln121_180_fu_1753_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0))) begin
        con192_address1 = zext_ln121_150_fu_1728_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd1))) begin
        con192_address1 = zext_ln121_176_fu_1696_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd0))) begin
        con192_address1 = zext_ln121_146_fu_1686_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1644_p3 == 1'd1) & (icmp_ln340_fu_1628_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1644_p3 == 1'd0) & (icmp_ln340_fu_1628_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        con192_address1 = zext_ln121_141_fu_1671_p1;
    end else begin
        con192_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1644_p3 == 1'd1) & (icmp_ln340_fu_1628_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1644_p3 == 1'd0) & (icmp_ln340_fu_1628_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd0)))) begin
        con192_ce0 = 1'b1;
    end else begin
        con192_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1644_p3 == 1'd1) & (icmp_ln340_fu_1628_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1644_p3 == 1'd0) & (icmp_ln340_fu_1628_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd0)))) begin
        con192_ce1 = 1'b1;
    end else begin
        con192_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2268)) begin
            lk_5_address0 = lk_5_addr_16_reg_3284;
        end else if ((1'b1 == ap_condition_2265)) begin
            lk_5_address0 = lk_5_addr_reg_3274;
        end else if ((1'b1 == ap_condition_2260)) begin
            lk_5_address0 = lk_5_addr_18_reg_3204;
        end else if ((1'b1 == ap_condition_2257)) begin
            lk_5_address0 = lk_5_addr_2_reg_3194;
        end else if ((1'b1 == ap_condition_2252)) begin
            lk_5_address0 = lk_5_addr_20_reg_3124;
        end else if ((1'b1 == ap_condition_2249)) begin
            lk_5_address0 = lk_5_addr_4_reg_3114;
        end else if ((1'b1 == ap_condition_2244)) begin
            lk_5_address0 = lk_5_addr_22_reg_3044;
        end else if ((1'b1 == ap_condition_2241)) begin
            lk_5_address0 = lk_5_addr_6_reg_3034;
        end else if ((1'b1 == ap_condition_2236)) begin
            lk_5_address0 = lk_5_addr_24_reg_2964;
        end else if ((1'b1 == ap_condition_2233)) begin
            lk_5_address0 = lk_5_addr_8_reg_2954;
        end else if ((1'b1 == ap_condition_2228)) begin
            lk_5_address0 = lk_5_addr_26_reg_2867;
        end else if ((1'b1 == ap_condition_2225)) begin
            lk_5_address0 = lk_5_addr_10_reg_2857;
        end else if ((1'b1 == ap_condition_2220)) begin
            lk_5_address0 = lk_5_addr_28_reg_2822;
        end else if ((1'b1 == ap_condition_2217)) begin
            lk_5_address0 = lk_5_addr_12_reg_2812;
        end else if ((1'b1 == ap_condition_2212)) begin
            lk_5_address0 = lk_5_addr_30_reg_2752;
        end else if ((1'b1 == ap_condition_2209)) begin
            lk_5_address0 = lk_5_addr_14_reg_2742;
        end else if ((1'b1 == ap_condition_2204)) begin
            lk_5_address0 = 64'd31;
        end else if ((1'b1 == ap_condition_2201)) begin
            lk_5_address0 = 64'd15;
        end else if ((1'b1 == ap_condition_2196)) begin
            lk_5_address0 = 64'd29;
        end else if ((1'b1 == ap_condition_2193)) begin
            lk_5_address0 = 64'd13;
        end else if ((1'b1 == ap_condition_2188)) begin
            lk_5_address0 = 64'd27;
        end else if ((1'b1 == ap_condition_2185)) begin
            lk_5_address0 = 64'd11;
        end else if ((1'b1 == ap_condition_2180)) begin
            lk_5_address0 = 64'd25;
        end else if ((1'b1 == ap_condition_2177)) begin
            lk_5_address0 = 64'd9;
        end else if ((1'b1 == ap_condition_2172)) begin
            lk_5_address0 = 64'd23;
        end else if ((1'b1 == ap_condition_2169)) begin
            lk_5_address0 = 64'd7;
        end else if ((1'b1 == ap_condition_2164)) begin
            lk_5_address0 = 64'd21;
        end else if ((1'b1 == ap_condition_2161)) begin
            lk_5_address0 = 64'd5;
        end else if ((1'b1 == ap_condition_2156)) begin
            lk_5_address0 = 64'd19;
        end else if ((1'b1 == ap_condition_2153)) begin
            lk_5_address0 = 64'd3;
        end else if ((1'b1 == ap_condition_2148)) begin
            lk_5_address0 = 64'd17;
        end else if ((1'b1 == ap_condition_2143)) begin
            lk_5_address0 = 64'd1;
        end else begin
            lk_5_address0 = 'bx;
        end
    end else begin
        lk_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2268)) begin
            lk_5_address1 = lk_5_addr_17_reg_3289;
        end else if ((1'b1 == ap_condition_2265)) begin
            lk_5_address1 = lk_5_addr_1_reg_3279;
        end else if ((1'b1 == ap_condition_2260)) begin
            lk_5_address1 = lk_5_addr_19_reg_3209;
        end else if ((1'b1 == ap_condition_2257)) begin
            lk_5_address1 = lk_5_addr_3_reg_3199;
        end else if ((1'b1 == ap_condition_2252)) begin
            lk_5_address1 = lk_5_addr_21_reg_3129;
        end else if ((1'b1 == ap_condition_2249)) begin
            lk_5_address1 = lk_5_addr_5_reg_3119;
        end else if ((1'b1 == ap_condition_2244)) begin
            lk_5_address1 = lk_5_addr_23_reg_3049;
        end else if ((1'b1 == ap_condition_2241)) begin
            lk_5_address1 = lk_5_addr_7_reg_3039;
        end else if ((1'b1 == ap_condition_2236)) begin
            lk_5_address1 = lk_5_addr_25_reg_2969;
        end else if ((1'b1 == ap_condition_2233)) begin
            lk_5_address1 = lk_5_addr_9_reg_2959;
        end else if ((1'b1 == ap_condition_2228)) begin
            lk_5_address1 = lk_5_addr_27_reg_2872;
        end else if ((1'b1 == ap_condition_2225)) begin
            lk_5_address1 = lk_5_addr_11_reg_2862;
        end else if ((1'b1 == ap_condition_2220)) begin
            lk_5_address1 = lk_5_addr_29_reg_2827;
        end else if ((1'b1 == ap_condition_2217)) begin
            lk_5_address1 = lk_5_addr_13_reg_2817;
        end else if ((1'b1 == ap_condition_2212)) begin
            lk_5_address1 = lk_5_addr_31_reg_2757;
        end else if ((1'b1 == ap_condition_2209)) begin
            lk_5_address1 = lk_5_addr_15_reg_2747;
        end else if ((1'b1 == ap_condition_2204)) begin
            lk_5_address1 = 64'd30;
        end else if ((1'b1 == ap_condition_2201)) begin
            lk_5_address1 = 64'd14;
        end else if ((1'b1 == ap_condition_2196)) begin
            lk_5_address1 = 64'd28;
        end else if ((1'b1 == ap_condition_2193)) begin
            lk_5_address1 = 64'd12;
        end else if ((1'b1 == ap_condition_2188)) begin
            lk_5_address1 = 64'd26;
        end else if ((1'b1 == ap_condition_2185)) begin
            lk_5_address1 = 64'd10;
        end else if ((1'b1 == ap_condition_2180)) begin
            lk_5_address1 = 64'd24;
        end else if ((1'b1 == ap_condition_2177)) begin
            lk_5_address1 = 64'd8;
        end else if ((1'b1 == ap_condition_2172)) begin
            lk_5_address1 = 64'd22;
        end else if ((1'b1 == ap_condition_2169)) begin
            lk_5_address1 = 64'd6;
        end else if ((1'b1 == ap_condition_2164)) begin
            lk_5_address1 = 64'd20;
        end else if ((1'b1 == ap_condition_2161)) begin
            lk_5_address1 = 64'd4;
        end else if ((1'b1 == ap_condition_2156)) begin
            lk_5_address1 = 64'd18;
        end else if ((1'b1 == ap_condition_2153)) begin
            lk_5_address1 = 64'd2;
        end else if ((1'b1 == ap_condition_2148)) begin
            lk_5_address1 = 64'd16;
        end else if ((1'b1 == ap_condition_2143)) begin
            lk_5_address1 = 64'd0;
        end else begin
            lk_5_address1 = 'bx;
        end
    end else begin
        lk_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1644_p3 == 1'd1) & (icmp_ln340_fu_1628_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1644_p3 == 1'd0) & (icmp_ln340_fu_1628_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0)))) begin
        lk_5_ce0 = 1'b1;
    end else begin
        lk_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1644_p3 == 1'd1) & (icmp_ln340_fu_1628_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1644_p3 == 1'd0) & (icmp_ln340_fu_1628_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0)))) begin
        lk_5_ce1 = 1'b1;
    end else begin
        lk_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2325)) begin
            lk_5_d0 = or_ln262_8_fu_2545_p3;
        end else if ((1'b1 == ap_condition_2322)) begin
            lk_5_d0 = or_ln262_7_fu_2525_p3;
        end else if ((1'b1 == ap_condition_2318)) begin
            lk_5_d0 = or_ln260_8_fu_2500_p3;
        end else if ((1'b1 == ap_condition_2315)) begin
            lk_5_d0 = or_ln260_7_fu_2475_p3;
        end else if ((1'b1 == ap_condition_2311)) begin
            lk_5_d0 = or_ln258_8_fu_2450_p3;
        end else if ((1'b1 == ap_condition_2308)) begin
            lk_5_d0 = or_ln258_7_fu_2425_p3;
        end else if ((1'b1 == ap_condition_2304)) begin
            lk_5_d0 = or_ln256_8_fu_2400_p3;
        end else if ((1'b1 == ap_condition_2301)) begin
            lk_5_d0 = or_ln256_7_fu_2374_p3;
        end else if ((1'b1 == ap_condition_2297)) begin
            lk_5_d0 = or_ln253_8_fu_2353_p3;
        end else if ((1'b1 == ap_condition_2294)) begin
            lk_5_d0 = or_ln253_7_fu_2333_p3;
        end else if ((1'b1 == ap_condition_2290)) begin
            lk_5_d0 = or_ln251_8_fu_2308_p3;
        end else if ((1'b1 == ap_condition_2287)) begin
            lk_5_d0 = or_ln251_7_fu_2283_p3;
        end else if ((1'b1 == ap_condition_2283)) begin
            lk_5_d0 = or_ln249_8_fu_2258_p3;
        end else if ((1'b1 == ap_condition_2280)) begin
            lk_5_d0 = or_ln249_7_fu_2213_p3;
        end else if ((1'b1 == ap_condition_2276)) begin
            lk_5_d0 = or_ln247_8_fu_2168_p3;
        end else if ((1'b1 == ap_condition_2273)) begin
            lk_5_d0 = or_ln247_7_fu_2114_p3;
        end else begin
            lk_5_d0 = 'bx;
        end
    end else begin
        lk_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln340_reg_2762 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2325)) begin
            lk_5_d1 = or_ln261_8_fu_2533_p3;
        end else if ((1'b1 == ap_condition_2322)) begin
            lk_5_d1 = or_ln261_7_fu_2513_p3;
        end else if ((1'b1 == ap_condition_2318)) begin
            lk_5_d1 = or_ln259_8_fu_2488_p3;
        end else if ((1'b1 == ap_condition_2315)) begin
            lk_5_d1 = or_ln259_7_fu_2463_p3;
        end else if ((1'b1 == ap_condition_2311)) begin
            lk_5_d1 = or_ln257_8_fu_2438_p3;
        end else if ((1'b1 == ap_condition_2308)) begin
            lk_5_d1 = or_ln257_7_fu_2413_p3;
        end else if ((1'b1 == ap_condition_2304)) begin
            lk_5_d1 = or_ln255_8_fu_2387_p3;
        end else if ((1'b1 == ap_condition_2301)) begin
            lk_5_d1 = or_ln255_7_fu_2361_p3;
        end else if ((1'b1 == ap_condition_2297)) begin
            lk_5_d1 = or_ln252_8_fu_2341_p3;
        end else if ((1'b1 == ap_condition_2294)) begin
            lk_5_d1 = or_ln252_7_fu_2321_p3;
        end else if ((1'b1 == ap_condition_2290)) begin
            lk_5_d1 = or_ln250_8_fu_2296_p3;
        end else if ((1'b1 == ap_condition_2287)) begin
            lk_5_d1 = or_ln250_7_fu_2271_p3;
        end else if ((1'b1 == ap_condition_2283)) begin
            lk_5_d1 = or_ln248_8_fu_2246_p3;
        end else if ((1'b1 == ap_condition_2280)) begin
            lk_5_d1 = or_ln248_7_fu_2201_p3;
        end else if ((1'b1 == ap_condition_2276)) begin
            lk_5_d1 = or_ln246_8_fu_2155_p3;
        end else if ((1'b1 == ap_condition_2273)) begin
            lk_5_d1 = or_ln246_7_fu_2101_p3;
        end else begin
            lk_5_d1 = 'bx;
        end
    end else begin
        lk_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0)))) begin
        lk_5_we0 = 1'b1;
    end else begin
        lk_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0)))) begin
        lk_5_we1 = 1'b1;
    end else begin
        lk_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_2775_pp0_iter1_reg == 1'd1) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rk_address0 = rk_addr_64_reg_3454;
    end else if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_2775_pp0_iter1_reg == 1'd0) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rk_address0 = rk_addr_49_reg_3429;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = rk_addr_62_reg_3394;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = rk_addr_47_reg_3359;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = rk_addr_61_reg_3329;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = rk_addr_45_reg_3299;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = rk_addr_59_reg_3249;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = rk_addr_43_reg_3219;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = rk_addr_57_reg_3169;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = rk_addr_41_reg_3139;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = rk_addr_55_reg_3089;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = rk_addr_39_reg_3059;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = rk_addr_53_reg_3009;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = rk_addr_37_reg_2979;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = rk_addr_51_reg_2929;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = rk_addr_35_reg_2904;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = zext_ln121_202_fu_2231_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = zext_ln121_173_fu_2186_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = zext_ln121_198_fu_2132_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = zext_ln121_169_fu_2078_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = zext_ln121_194_fu_2048_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = zext_ln121_165_fu_2018_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = zext_ln121_190_fu_1988_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = zext_ln121_161_fu_1958_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = zext_ln121_186_fu_1928_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = zext_ln121_157_fu_1898_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = zext_ln121_182_fu_1868_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = zext_ln121_153_fu_1838_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = zext_ln121_179_fu_1808_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = zext_ln121_149_fu_1778_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1))) begin
        rk_address0 = zext_ln121_175_fu_1748_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0))) begin
        rk_address0 = zext_ln121_145_fu_1723_p1;
    end else begin
        rk_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_2775_pp0_iter1_reg == 1'd1) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rk_address1 = rk_addr_63_reg_3449;
    end else if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_2775_pp0_iter1_reg == 1'd0) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rk_address1 = rk_addr_48_reg_3424;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = rk_addr_reg_3389;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = rk_addr_46_reg_3354;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = rk_addr_60_reg_3324;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = rk_addr_44_reg_3294;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = rk_addr_58_reg_3244;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = rk_addr_42_reg_3214;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = rk_addr_56_reg_3164;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = rk_addr_40_reg_3134;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = rk_addr_54_reg_3084;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = rk_addr_38_reg_3054;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = rk_addr_52_reg_3004;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = rk_addr_36_reg_2974;
    end else if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0)))) begin
        rk_address1 = rk_addr_34_reg_2899;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = zext_ln121_200_fu_2226_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = zext_ln121_171_fu_2181_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = zext_ln121_196_fu_2127_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = zext_ln121_167_fu_2073_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = zext_ln121_192_fu_2043_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = zext_ln121_163_fu_2013_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = zext_ln121_188_fu_1983_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = zext_ln121_159_fu_1953_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = zext_ln121_184_fu_1923_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = zext_ln121_155_fu_1893_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = zext_ln121_fu_1863_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = zext_ln121_151_fu_1833_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1))) begin
        rk_address1 = zext_ln121_177_fu_1803_p1;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0))) begin
        rk_address1 = zext_ln121_147_fu_1773_p1;
    end else if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)))) begin
        rk_address1 = zext_ln326_fu_1712_p1;
    end else begin
        rk_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_reg_2775_pp0_iter1_reg == 1'd1) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_reg_2775_pp0_iter1_reg == 1'd0) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        rk_ce0 = 1'b1;
    end else begin
        rk_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_reg_2775_pp0_iter1_reg == 1'd1) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_reg_2775_pp0_iter1_reg == 1'd0) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        rk_ce1 = 1'b1;
    end else begin
        rk_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_2775_pp0_iter1_reg == 1'd1) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rk_d0 = xor_ln124_200_reg_3464;
    end else if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_2775_pp0_iter1_reg == 1'd0) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rk_d0 = xor_ln124_216_reg_3439;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd1))) begin
        rk_d0 = xor_ln124_198_reg_3409;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd0))) begin
        rk_d0 = xor_ln124_214_reg_3374;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1))) begin
        rk_d0 = xor_ln124_196_reg_3349;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0))) begin
        rk_d0 = xor_ln124_212_reg_3319;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1))) begin
        rk_d0 = xor_ln124_194_reg_3269;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0))) begin
        rk_d0 = xor_ln124_210_reg_3239;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1))) begin
        rk_d0 = xor_ln124_192_reg_3189;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0))) begin
        rk_d0 = xor_ln124_208_reg_3159;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1))) begin
        rk_d0 = xor_ln124_190_reg_3109;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0))) begin
        rk_d0 = xor_ln124_206_reg_3079;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1))) begin
        rk_d0 = xor_ln124_188_reg_3029;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0))) begin
        rk_d0 = xor_ln124_204_reg_2999;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1))) begin
        rk_d0 = xor_ln124_186_reg_2949;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0))) begin
        rk_d0 = xor_ln124_202_reg_2924;
    end else if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)))) begin
        rk_d0 = reg_1417;
    end else begin
        rk_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_2775_pp0_iter1_reg == 1'd1) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rk_d1 = xor_ln124_199_reg_3459;
    end else if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_2775_pp0_iter1_reg == 1'd0) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rk_d1 = xor_ln124_215_reg_3434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd1))) begin
        rk_d1 = xor_ln124_197_reg_3404;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd0))) begin
        rk_d1 = xor_ln124_213_reg_3369;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1))) begin
        rk_d1 = xor_ln124_195_reg_3344;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0))) begin
        rk_d1 = xor_ln124_211_reg_3314;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1))) begin
        rk_d1 = xor_ln124_193_reg_3264;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0))) begin
        rk_d1 = xor_ln124_209_reg_3234;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1))) begin
        rk_d1 = xor_ln124_191_reg_3184;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0))) begin
        rk_d1 = xor_ln124_207_reg_3154;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1))) begin
        rk_d1 = xor_ln124_189_reg_3104;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0))) begin
        rk_d1 = xor_ln124_205_reg_3074;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1))) begin
        rk_d1 = xor_ln124_187_reg_3024;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0))) begin
        rk_d1 = xor_ln124_203_reg_2994;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1))) begin
        rk_d1 = xor_ln124_reg_2944;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0))) begin
        rk_d1 = xor_ln124_201_reg_2919;
    end else if ((((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)))) begin
        rk_d1 = reg_1422;
    end else if (((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0))) begin
        rk_d1 = xor_ln124_154_fu_1717_p2;
    end else begin
        rk_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_reg_2775_pp0_iter1_reg == 1'd1) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_reg_2775_pp0_iter1_reg == 1'd0) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        rk_we0 = 1'b1;
    end else begin
        rk_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1)) | ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln341_reg_2771 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_reg_2775_pp0_iter1_reg == 1'd1) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (tmp_reg_2775_pp0_iter1_reg == 1'd0) & (trunc_ln341_reg_2771_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        rk_we1 = 1'b1;
    end else begin
        rk_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln121_57_fu_1665_p2 = (zext_ln341_fu_1660_p1 + 9'd160);

assign add_ln340_fu_1634_p2 = (ap_sig_allocacmp_i + 4'd1);

assign add_ln354_fu_2557_p2 = (idx55_i_fu_224 + 8'd16);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2143 = ((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1644_p3 == 1'd0) & (icmp_ln340_fu_1628_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2148 = ((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1644_p3 == 1'd1) & (icmp_ln340_fu_1628_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2153 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2156 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2161 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2164 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2169 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2172 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2177 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2180 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2185 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2188 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2193 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2196 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2201 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2204 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2209 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2212 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2217 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2220 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2225 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2228 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2233 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2236 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2241 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2244 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2249 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2252 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2257 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2260 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2265 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2268 = ((icmp_ln340_reg_2762 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2273 = ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2276 = ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2280 = ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2283 = ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2287 = ((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2290 = ((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2294 = ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2297 = ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2301 = ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2304 = ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2308 = ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2311 = ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2315 = ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2318 = ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_2775 == 1'd1));
end

always @ (*) begin
    ap_condition_2322 = ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd0));
end

always @ (*) begin
    ap_condition_2325 = ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_2775 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign grp_fu_1235_p2 = (zext_ln341_fu_1660_p1 + 9'd161);

assign grp_fu_1240_p2 = (lk_5_q0 ^ con192_q0);

assign grp_fu_1246_p2 = (zext_ln341_reg_2779 + 9'd162);

assign grp_fu_1251_p2 = (zext_ln341_reg_2779 + 9'd163);

assign grp_fu_1256_p2 = (lk_5_q1 ^ con192_q1);

assign grp_fu_1265_p2 = (idx55_i_fu_224 | 8'd9);

assign grp_fu_1271_p2 = (zext_ln341_reg_2779 + 9'd164);

assign grp_fu_1276_p2 = (zext_ln341_reg_2779 + 9'd165);

assign grp_fu_1281_p2 = (idx55_i_load_1_reg_2877 | 8'd10);

assign grp_fu_1286_p2 = (idx55_i_load_1_reg_2877 | 8'd11);

assign grp_fu_1291_p2 = (zext_ln341_reg_2779 + 9'd166);

assign grp_fu_1296_p2 = (zext_ln341_reg_2779 + 9'd167);

assign grp_fu_1301_p2 = (idx55_i_load_1_reg_2877 | 8'd12);

assign grp_fu_1306_p2 = (idx55_i_load_1_reg_2877 | 8'd13);

assign grp_fu_1311_p2 = (zext_ln341_reg_2779 + 9'd168);

assign grp_fu_1316_p2 = (zext_ln341_reg_2779 + 9'd169);

assign grp_fu_1321_p2 = (idx55_i_load_1_reg_2877 | 8'd14);

assign grp_fu_1326_p2 = (idx55_i_load_1_reg_2877 | 8'd15);

assign grp_fu_1331_p2 = (zext_ln341_reg_2779 + 9'd170);

assign grp_fu_1336_p2 = (zext_ln341_reg_2779 + 9'd171);

assign grp_fu_1341_p2 = (or_ln326_reg_2887 + 8'd8);

assign grp_fu_1346_p2 = (or_ln326_reg_2887 + 8'd9);

assign grp_fu_1351_p2 = (zext_ln341_reg_2779 + 9'd172);

assign grp_fu_1356_p2 = (zext_ln341_reg_2779 + 9'd173);

assign grp_fu_1361_p2 = (or_ln326_reg_2887 + 8'd10);

assign grp_fu_1366_p2 = (or_ln326_reg_2887 + 8'd11);

assign grp_fu_1371_p2 = (zext_ln341_reg_2779 + 9'd174);

assign grp_fu_1376_p2 = (zext_ln341_reg_2779 + 9'd175);

assign grp_fu_1381_p2 = (or_ln326_reg_2887 + 8'd12);

assign grp_fu_1386_p2 = (or_ln326_reg_2887 + 8'd13);

assign grp_fu_1399_p2 = (or_ln326_reg_2887 + 8'd14);

assign grp_fu_1404_p2 = (or_ln326_reg_2887 + 8'd15);

assign grp_fu_1475_p4 = {{reg_1413[7:1]}};

assign grp_fu_1485_p4 = {{reg_1427[7:1]}};

assign grp_fu_1505_p4 = {{reg_1431[7:1]}};

assign grp_fu_1515_p4 = {{reg_1435[7:1]}};

assign grp_fu_1525_p4 = {{reg_1439[7:1]}};

assign grp_fu_1535_p4 = {{reg_1443[7:1]}};

assign grp_fu_1545_p4 = {{reg_1447[7:1]}};

assign grp_fu_1555_p3 = reg_1451[32'd7];

assign grp_fu_1563_p3 = reg_1455[32'd7];

assign grp_fu_1571_p3 = reg_1459[32'd7];

assign grp_fu_1579_p3 = reg_1463[32'd7];

assign grp_fu_1587_p3 = reg_1467[32'd7];

assign grp_fu_1595_p3 = reg_1471[32'd7];

assign grp_fu_1603_p3 = reg_1409[32'd7];

assign icmp_ln340_fu_1628_p2 = ((ap_sig_allocacmp_i == 4'd11) ? 1'b1 : 1'b0);

assign lk_5_addr_10_reg_2857 = 64'd5;

assign lk_5_addr_11_reg_2862 = 64'd4;

assign lk_5_addr_12_reg_2812 = 64'd3;

assign lk_5_addr_13_reg_2817 = 64'd2;

assign lk_5_addr_14_reg_2742 = 64'd1;

assign lk_5_addr_15_reg_2747 = 64'd0;

assign lk_5_addr_16_reg_3284 = 64'd31;

assign lk_5_addr_17_reg_3289 = 64'd30;

assign lk_5_addr_18_reg_3204 = 64'd29;

assign lk_5_addr_19_reg_3209 = 64'd28;

assign lk_5_addr_1_reg_3279 = 64'd14;

assign lk_5_addr_20_reg_3124 = 64'd27;

assign lk_5_addr_21_reg_3129 = 64'd26;

assign lk_5_addr_22_reg_3044 = 64'd25;

assign lk_5_addr_23_reg_3049 = 64'd24;

assign lk_5_addr_24_reg_2964 = 64'd23;

assign lk_5_addr_25_reg_2969 = 64'd22;

assign lk_5_addr_26_reg_2867 = 64'd21;

assign lk_5_addr_27_reg_2872 = 64'd20;

assign lk_5_addr_28_reg_2822 = 64'd19;

assign lk_5_addr_29_reg_2827 = 64'd18;

assign lk_5_addr_2_reg_3194 = 64'd13;

assign lk_5_addr_30_reg_2752 = 64'd17;

assign lk_5_addr_31_reg_2757 = 64'd16;

assign lk_5_addr_3_reg_3199 = 64'd12;

assign lk_5_addr_4_reg_3114 = 64'd11;

assign lk_5_addr_5_reg_3119 = 64'd10;

assign lk_5_addr_6_reg_3034 = 64'd9;

assign lk_5_addr_7_reg_3039 = 64'd8;

assign lk_5_addr_8_reg_2954 = 64'd7;

assign lk_5_addr_9_reg_2959 = 64'd6;

assign lk_5_addr_reg_3274 = 64'd15;

assign or_ln246_7_fu_2101_p3 = {{trunc_ln246_4_fu_2097_p1}, {grp_fu_1475_p4}};

assign or_ln246_8_fu_2155_p3 = {{trunc_ln246_fu_2151_p1}, {grp_fu_1475_p4}};

assign or_ln247_7_fu_2114_p3 = {{trunc_ln247_4_fu_2110_p1}, {grp_fu_1485_p4}};

assign or_ln247_8_fu_2168_p3 = {{trunc_ln247_fu_2164_p1}, {grp_fu_1485_p4}};

assign or_ln248_7_fu_2201_p3 = {{trunc_ln248_4_reg_3379}, {grp_fu_1505_p4}};

assign or_ln248_8_fu_2246_p3 = {{trunc_ln248_reg_3414}, {grp_fu_1505_p4}};

assign or_ln249_7_fu_2213_p3 = {{trunc_ln249_4_fu_2209_p1}, {grp_fu_1515_p4}};

assign or_ln249_8_fu_2258_p3 = {{trunc_ln249_fu_2254_p1}, {grp_fu_1515_p4}};

assign or_ln250_7_fu_2271_p3 = {{trunc_ln250_4_reg_3444}, {grp_fu_1525_p4}};

assign or_ln250_8_fu_2296_p3 = {{trunc_ln250_reg_3469}, {grp_fu_1525_p4}};

assign or_ln251_7_fu_2283_p3 = {{trunc_ln251_4_fu_2279_p1}, {grp_fu_1535_p4}};

assign or_ln251_8_fu_2308_p3 = {{trunc_ln251_fu_2304_p1}, {grp_fu_1535_p4}};

assign or_ln252_7_fu_2321_p3 = {{trunc_ln252_4_reg_3474}, {grp_fu_1545_p4}};

assign or_ln252_8_fu_2341_p3 = {{trunc_ln252_reg_3479}, {grp_fu_1545_p4}};

assign or_ln253_7_fu_2333_p3 = {{trunc_ln253_4_fu_2329_p1}, {trunc_ln124_4_reg_3364}};

assign or_ln253_8_fu_2353_p3 = {{trunc_ln253_fu_2349_p1}, {trunc_ln124_reg_3399}};

assign or_ln255_7_fu_2361_p3 = {{reg_1611}, {grp_fu_1555_p3}};

assign or_ln255_8_fu_2387_p3 = {{reg_1611}, {grp_fu_1555_p3}};

assign or_ln256_7_fu_2374_p3 = {{trunc_ln256_4_fu_2370_p1}, {grp_fu_1563_p3}};

assign or_ln256_8_fu_2400_p3 = {{trunc_ln256_fu_2396_p1}, {grp_fu_1563_p3}};

assign or_ln257_7_fu_2413_p3 = {{trunc_ln257_4_reg_3484}, {grp_fu_1571_p3}};

assign or_ln257_8_fu_2438_p3 = {{trunc_ln257_reg_3489}, {grp_fu_1571_p3}};

assign or_ln258_7_fu_2425_p3 = {{trunc_ln258_4_fu_2421_p1}, {grp_fu_1579_p3}};

assign or_ln258_8_fu_2450_p3 = {{trunc_ln258_fu_2446_p1}, {grp_fu_1579_p3}};

assign or_ln259_7_fu_2463_p3 = {{trunc_ln259_4_reg_3494}, {grp_fu_1587_p3}};

assign or_ln259_8_fu_2488_p3 = {{trunc_ln259_reg_3499}, {grp_fu_1587_p3}};

assign or_ln260_7_fu_2475_p3 = {{trunc_ln260_4_fu_2471_p1}, {grp_fu_1595_p3}};

assign or_ln260_8_fu_2500_p3 = {{trunc_ln260_fu_2496_p1}, {grp_fu_1595_p3}};

assign or_ln261_7_fu_2513_p3 = {{trunc_ln261_4_reg_3504}, {grp_fu_1603_p3}};

assign or_ln261_8_fu_2533_p3 = {{trunc_ln261_reg_3509}, {grp_fu_1603_p3}};

assign or_ln262_7_fu_2525_p3 = {{trunc_ln262_4_fu_2521_p1}, {tmp_65_reg_3384}};

assign or_ln262_8_fu_2545_p3 = {{trunc_ln262_fu_2541_p1}, {tmp_57_reg_3419}};

assign or_ln326_fu_1706_p2 = (idx55_i_fu_224 | 8'd8);

assign shl_ln2_fu_1652_p3 = {{ap_sig_allocacmp_i}, {4'd0}};

assign tmp_fu_1644_p3 = ap_sig_allocacmp_i[32'd1];

assign trunc_ln124_4_fu_2083_p1 = lk_5_q0[6:0];

assign trunc_ln124_fu_2137_p1 = lk_5_q0[6:0];

assign trunc_ln246_4_fu_2097_p1 = reg_1409[0:0];

assign trunc_ln246_fu_2151_p1 = reg_1409[0:0];

assign trunc_ln247_4_fu_2110_p1 = reg_1413[0:0];

assign trunc_ln247_fu_2164_p1 = reg_1413[0:0];

assign trunc_ln248_4_fu_2123_p1 = reg_1427[0:0];

assign trunc_ln248_fu_2177_p1 = reg_1427[0:0];

assign trunc_ln249_4_fu_2209_p1 = reg_1431[0:0];

assign trunc_ln249_fu_2254_p1 = reg_1431[0:0];

assign trunc_ln250_4_fu_2222_p1 = reg_1435[0:0];

assign trunc_ln250_fu_2267_p1 = reg_1435[0:0];

assign trunc_ln251_4_fu_2279_p1 = reg_1439[0:0];

assign trunc_ln251_fu_2304_p1 = reg_1439[0:0];

assign trunc_ln252_4_fu_2292_p1 = reg_1443[0:0];

assign trunc_ln252_fu_2317_p1 = reg_1443[0:0];

assign trunc_ln253_4_fu_2329_p1 = reg_1447[0:0];

assign trunc_ln253_fu_2349_p1 = reg_1447[0:0];

assign trunc_ln256_4_fu_2370_p1 = reg_1451[6:0];

assign trunc_ln256_fu_2396_p1 = reg_1451[6:0];

assign trunc_ln257_4_fu_2383_p1 = reg_1455[6:0];

assign trunc_ln257_fu_2409_p1 = reg_1455[6:0];

assign trunc_ln258_4_fu_2421_p1 = reg_1459[6:0];

assign trunc_ln258_fu_2446_p1 = reg_1459[6:0];

assign trunc_ln259_4_fu_2434_p1 = reg_1463[6:0];

assign trunc_ln259_fu_2459_p1 = reg_1463[6:0];

assign trunc_ln260_4_fu_2471_p1 = reg_1467[6:0];

assign trunc_ln260_fu_2496_p1 = reg_1467[6:0];

assign trunc_ln261_4_fu_2484_p1 = reg_1471[6:0];

assign trunc_ln261_fu_2509_p1 = reg_1471[6:0];

assign trunc_ln262_4_fu_2521_p1 = reg_1409[6:0];

assign trunc_ln262_fu_2541_p1 = reg_1409[6:0];

assign trunc_ln341_fu_1640_p1 = ap_sig_allocacmp_i[0:0];

assign xor_ln124_154_fu_1717_p2 = (reg_1409 ^ con192_load_16_reg_2832);

assign xor_ln124_186_fu_1768_p2 = (skey256_load_17 ^ reg_1417);

assign xor_ln124_187_fu_1823_p2 = (skey256_load_18 ^ reg_1422);

assign xor_ln124_188_fu_1828_p2 = (skey256_load_19 ^ reg_1417);

assign xor_ln124_189_fu_1883_p2 = (skey256_load_20 ^ reg_1422);

assign xor_ln124_190_fu_1888_p2 = (skey256_load_21 ^ reg_1417);

assign xor_ln124_191_fu_1943_p2 = (skey256_load_22 ^ reg_1422);

assign xor_ln124_192_fu_1948_p2 = (skey256_load_23 ^ reg_1417);

assign xor_ln124_193_fu_2003_p2 = (skey256_load_24 ^ reg_1422);

assign xor_ln124_194_fu_2008_p2 = (skey256_load_25 ^ reg_1417);

assign xor_ln124_195_fu_2063_p2 = (skey256_load_26 ^ reg_1422);

assign xor_ln124_196_fu_2068_p2 = (skey256_load_27 ^ reg_1417);

assign xor_ln124_197_fu_2141_p2 = (skey256_load_28 ^ reg_1422);

assign xor_ln124_198_fu_2146_p2 = (skey256_load_29 ^ reg_1417);

assign xor_ln124_199_fu_2236_p2 = (skey256_load_30 ^ reg_1422);

assign xor_ln124_200_fu_2241_p2 = (skey256_load_31 ^ reg_1417);

assign xor_ln124_201_fu_1738_p2 = (xor_ln124_154_fu_1717_p2 ^ skey256_load);

assign xor_ln124_202_fu_1743_p2 = (skey256_load_1 ^ reg_1417);

assign xor_ln124_203_fu_1793_p2 = (skey256_load_2 ^ reg_1422);

assign xor_ln124_204_fu_1798_p2 = (skey256_load_3 ^ reg_1417);

assign xor_ln124_205_fu_1853_p2 = (skey256_load_4 ^ reg_1422);

assign xor_ln124_206_fu_1858_p2 = (skey256_load_5 ^ reg_1417);

assign xor_ln124_207_fu_1913_p2 = (skey256_load_6 ^ reg_1422);

assign xor_ln124_208_fu_1918_p2 = (skey256_load_7 ^ reg_1417);

assign xor_ln124_209_fu_1973_p2 = (skey256_load_8 ^ reg_1422);

assign xor_ln124_210_fu_1978_p2 = (skey256_load_9 ^ reg_1417);

assign xor_ln124_211_fu_2033_p2 = (skey256_load_10 ^ reg_1422);

assign xor_ln124_212_fu_2038_p2 = (skey256_load_11 ^ reg_1417);

assign xor_ln124_213_fu_2087_p2 = (skey256_load_12 ^ reg_1422);

assign xor_ln124_214_fu_2092_p2 = (skey256_load_13 ^ reg_1417);

assign xor_ln124_215_fu_2191_p2 = (skey256_load_14 ^ reg_1422);

assign xor_ln124_216_fu_2196_p2 = (skey256_load_15 ^ reg_1417);

assign xor_ln124_fu_1763_p2 = (skey256_load_16 ^ reg_1422);

assign zext_ln121_141_fu_1671_p1 = add_ln121_57_fu_1665_p2;

assign zext_ln121_144_fu_1676_p1 = grp_fu_1235_p2;

assign zext_ln121_145_fu_1723_p1 = grp_fu_1265_p2;

assign zext_ln121_146_fu_1686_p1 = grp_fu_1246_p2;

assign zext_ln121_147_fu_1773_p1 = grp_fu_1281_p2;

assign zext_ln121_148_fu_1691_p1 = grp_fu_1251_p2;

assign zext_ln121_149_fu_1778_p1 = grp_fu_1286_p2;

assign zext_ln121_150_fu_1728_p1 = grp_fu_1271_p2;

assign zext_ln121_151_fu_1833_p1 = grp_fu_1301_p2;

assign zext_ln121_152_fu_1733_p1 = grp_fu_1276_p2;

assign zext_ln121_153_fu_1838_p1 = grp_fu_1306_p2;

assign zext_ln121_154_fu_1783_p1 = grp_fu_1291_p2;

assign zext_ln121_155_fu_1893_p1 = grp_fu_1321_p2;

assign zext_ln121_156_fu_1788_p1 = grp_fu_1296_p2;

assign zext_ln121_157_fu_1898_p1 = grp_fu_1326_p2;

assign zext_ln121_158_fu_1843_p1 = grp_fu_1311_p2;

assign zext_ln121_159_fu_1953_p1 = grp_fu_1341_p2;

assign zext_ln121_160_fu_1848_p1 = grp_fu_1316_p2;

assign zext_ln121_161_fu_1958_p1 = grp_fu_1346_p2;

assign zext_ln121_162_fu_1903_p1 = grp_fu_1331_p2;

assign zext_ln121_163_fu_2013_p1 = grp_fu_1361_p2;

assign zext_ln121_164_fu_1908_p1 = grp_fu_1336_p2;

assign zext_ln121_165_fu_2018_p1 = grp_fu_1366_p2;

assign zext_ln121_166_fu_1963_p1 = grp_fu_1351_p2;

assign zext_ln121_167_fu_2073_p1 = grp_fu_1381_p2;

assign zext_ln121_168_fu_1968_p1 = grp_fu_1356_p2;

assign zext_ln121_169_fu_2078_p1 = grp_fu_1386_p2;

assign zext_ln121_170_fu_2023_p1 = grp_fu_1371_p2;

assign zext_ln121_171_fu_2181_p1 = grp_fu_1399_p2;

assign zext_ln121_172_fu_2028_p1 = grp_fu_1376_p2;

assign zext_ln121_173_fu_2186_p1 = grp_fu_1404_p2;

assign zext_ln121_174_fu_1681_p1 = grp_fu_1235_p2;

assign zext_ln121_175_fu_1748_p1 = grp_fu_1265_p2;

assign zext_ln121_176_fu_1696_p1 = grp_fu_1246_p2;

assign zext_ln121_177_fu_1803_p1 = grp_fu_1281_p2;

assign zext_ln121_178_fu_1701_p1 = grp_fu_1251_p2;

assign zext_ln121_179_fu_1808_p1 = grp_fu_1286_p2;

assign zext_ln121_180_fu_1753_p1 = grp_fu_1271_p2;

assign zext_ln121_181_fu_1758_p1 = grp_fu_1276_p2;

assign zext_ln121_182_fu_1868_p1 = grp_fu_1306_p2;

assign zext_ln121_183_fu_1813_p1 = grp_fu_1291_p2;

assign zext_ln121_184_fu_1923_p1 = grp_fu_1321_p2;

assign zext_ln121_185_fu_1818_p1 = grp_fu_1296_p2;

assign zext_ln121_186_fu_1928_p1 = grp_fu_1326_p2;

assign zext_ln121_187_fu_1873_p1 = grp_fu_1311_p2;

assign zext_ln121_188_fu_1983_p1 = grp_fu_1341_p2;

assign zext_ln121_189_fu_1878_p1 = grp_fu_1316_p2;

assign zext_ln121_190_fu_1988_p1 = grp_fu_1346_p2;

assign zext_ln121_191_fu_1933_p1 = grp_fu_1331_p2;

assign zext_ln121_192_fu_2043_p1 = grp_fu_1361_p2;

assign zext_ln121_193_fu_1938_p1 = grp_fu_1336_p2;

assign zext_ln121_194_fu_2048_p1 = grp_fu_1366_p2;

assign zext_ln121_195_fu_1993_p1 = grp_fu_1351_p2;

assign zext_ln121_196_fu_2127_p1 = grp_fu_1381_p2;

assign zext_ln121_197_fu_1998_p1 = grp_fu_1356_p2;

assign zext_ln121_198_fu_2132_p1 = grp_fu_1386_p2;

assign zext_ln121_199_fu_2053_p1 = grp_fu_1371_p2;

assign zext_ln121_200_fu_2226_p1 = grp_fu_1399_p2;

assign zext_ln121_201_fu_2058_p1 = grp_fu_1376_p2;

assign zext_ln121_202_fu_2231_p1 = grp_fu_1404_p2;

assign zext_ln121_fu_1863_p1 = grp_fu_1301_p2;

assign zext_ln326_fu_1712_p1 = or_ln326_fu_1706_p2;

assign zext_ln341_fu_1660_p1 = shl_ln2_fu_1652_p3;

always @ (posedge ap_clk) begin
    zext_ln341_reg_2779[3:0] <= 4'b0000;
    zext_ln341_reg_2779[8] <= 1'b0;
    or_ln326_reg_2887[3] <= 1'b1;
    rk_addr_34_reg_2899[3] <= 1'b1;
    rk_addr_35_reg_2904[0] <= 1'b1;
    rk_addr_35_reg_2904[3] <= 1'b1;
    rk_addr_51_reg_2929[0] <= 1'b1;
    rk_addr_51_reg_2929[3] <= 1'b1;
    rk_addr_36_reg_2974[1] <= 1'b1;
    rk_addr_36_reg_2974[3] <= 1'b1;
    rk_addr_37_reg_2979[1:0] <= 2'b11;
    rk_addr_37_reg_2979[3] <= 1'b1;
    rk_addr_52_reg_3004[1] <= 1'b1;
    rk_addr_52_reg_3004[3] <= 1'b1;
    rk_addr_53_reg_3009[1:0] <= 2'b11;
    rk_addr_53_reg_3009[3] <= 1'b1;
    rk_addr_38_reg_3054[3:2] <= 2'b11;
    rk_addr_39_reg_3059[0] <= 1'b1;
    rk_addr_39_reg_3059[3:2] <= 2'b11;
    rk_addr_54_reg_3084[3:2] <= 2'b11;
    rk_addr_55_reg_3089[0] <= 1'b1;
    rk_addr_55_reg_3089[3:2] <= 2'b11;
    rk_addr_40_reg_3134[3:1] <= 3'b111;
    rk_addr_41_reg_3139[3:0] <= 4'b1111;
    rk_addr_56_reg_3164[3:1] <= 3'b111;
    rk_addr_57_reg_3169[3:0] <= 4'b1111;
end

endmodule //clefia_clefia_Pipeline_ClefiaKeySet192_label9
