18:14:06 INFO  : Registering command handlers for SDK TCF services
18:14:07 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skipList_prefetch_N_elem\skipList_prefetch_N_elem.sdk\temp_xsdb_launch_script.tcl
18:14:12 INFO  : XSCT server has started successfully.
18:14:12 INFO  : Successfully done setting XSCT server connection channel  
18:14:18 INFO  : Processing command line option -hwspec A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skipList_prefetch_N_elem/skipList_prefetch_N_elem.sdk/design_1_wrapper.hdf.
18:14:18 INFO  : Successfully done setting SDK workspace  
18:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:15:42 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skipList_prefetch_N_elem/skipList_prefetch_N_elem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:17:08 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skipList_prefetch_N_elem\skipList_prefetch_N_elem.sdk\skiplist_prefetch\Debug\skiplist_prefetch.elf
18:17:21 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skipList_prefetch_N_elem\skipList_prefetch_N_elem.sdk\skiplist_prefetch\src\lscript.ld.
18:17:21 INFO  : Applying linker script to all configurations of project skiplist_prefetch.
18:17:21 INFO  : Setting rebuild state to true for all configurations of project skiplist_prefetch.
18:18:19 INFO  : ps7_init is completed.
18:18:19 INFO  : ps7_post_config is completed.
18:18:20 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:39 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:02 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:03 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:29 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:41 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:54 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:38 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:27:04 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:05:34 INFO  : Registering command handlers for SDK TCF services
13:05:34 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skipList_prefetch_N_elem\prefetch_window_400\200_skipList_prefetch_N_elem.sdk\temp_xsdb_launch_script.tcl
13:05:39 INFO  : XSCT server has started successfully.
13:05:41 INFO  : Successfully done setting XSCT server connection channel  
13:05:44 INFO  : Successfully done setting SDK workspace  
13:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
13:10:43 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skipList_prefetch_N_elem/prefetch_window_400/200_skipList_prefetch_N_elem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:17 INFO  : ps7_init is completed.
13:11:17 INFO  : ps7_post_config is completed.
13:11:17 INFO  : Processor reset is completed for ps7_cortexa9_0
13:11:58 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:36 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:00 INFO  : Processor reset is completed for ps7_cortexa9_0
13:18:20 INFO  : Processor reset is completed for ps7_cortexa9_0
13:18:29 INFO  : Processor reset is completed for ps7_cortexa9_0
13:19:32 INFO  : Processor reset is completed for ps7_cortexa9_0
13:24:50 INFO  : Processor reset is completed for ps7_cortexa9_0
13:25:07 INFO  : Processor reset is completed for ps7_cortexa9_0
13:29:20 INFO  : Processor reset is completed for ps7_cortexa9_0
13:29:57 INFO  : Processor reset is completed for ps7_cortexa9_0
14:45:57 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

14:45:57 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:46:19 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skipList_prefetch_N_elem/prefetch_window_400/200_skipList_prefetch_N_elem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:46:25 INFO  : ps7_init is completed.
14:46:25 INFO  : ps7_post_config is completed.
14:46:25 INFO  : Processor reset is completed for ps7_cortexa9_0
14:47:18 INFO  : Processor reset is completed for ps7_cortexa9_0
14:48:34 INFO  : Processor reset is completed for ps7_cortexa9_0
14:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:49:06 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skipList_prefetch_N_elem/prefetch_window_400/200_skipList_prefetch_N_elem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:49:12 INFO  : ps7_init is completed.
14:49:12 INFO  : ps7_post_config is completed.
14:49:12 INFO  : Processor reset is completed for ps7_cortexa9_0
14:50:43 INFO  : Processor reset is completed for ps7_cortexa9_0
14:52:23 INFO  : Processor reset is completed for ps7_cortexa9_0
14:52:54 INFO  : Processor reset is completed for ps7_cortexa9_0
14:53:47 INFO  : Processor reset is completed for ps7_cortexa9_0
14:56:14 INFO  : Processor reset is completed for ps7_cortexa9_0
14:58:18 INFO  : Processor reset is completed for ps7_cortexa9_0
14:59:04 INFO  : Processor reset is completed for ps7_cortexa9_0
14:59:34 INFO  : Processor reset is completed for ps7_cortexa9_0
15:00:37 INFO  : Processor reset is completed for ps7_cortexa9_0
15:02:04 INFO  : Processor reset is completed for ps7_cortexa9_0
15:03:05 INFO  : Processor reset is completed for ps7_cortexa9_0
15:03:24 INFO  : Processor reset is completed for ps7_cortexa9_0
15:04:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:11:04 INFO  : Processor reset is completed for ps7_cortexa9_0
15:11:35 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:19 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:37 INFO  : Processor reset is completed for ps7_cortexa9_0
15:13:04 INFO  : Processor reset is completed for ps7_cortexa9_0
15:14:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:17:46 INFO  : Processor reset is completed for ps7_cortexa9_0
15:24:55 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:35 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:54 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:24 INFO  : Processor reset is completed for ps7_cortexa9_0
15:28:00 INFO  : Processor reset is completed for ps7_cortexa9_0
15:28:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
15:48:56 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skipList_prefetch_N_elem/prefetch_window_400/200_skipList_prefetch_N_elem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:49:09 INFO  : ps7_init is completed.
15:49:09 INFO  : ps7_post_config is completed.
15:49:09 INFO  : Processor reset is completed for ps7_cortexa9_0
15:49:28 INFO  : Processor reset is completed for ps7_cortexa9_0
15:53:12 INFO  : Processor reset is completed for ps7_cortexa9_0
15:53:31 INFO  : Processor reset is completed for ps7_cortexa9_0
15:53:52 INFO  : Processor reset is completed for ps7_cortexa9_0
15:54:31 INFO  : Processor reset is completed for ps7_cortexa9_0
15:54:41 INFO  : Processor reset is completed for ps7_cortexa9_0
15:56:35 INFO  : Processor reset is completed for ps7_cortexa9_0
15:56:43 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
