// fifo.sv
// Implements delay buffer (fifo)
// On reset all entries are set to 0
// Shift causes fifo to shift out oldest entry to q, shift in d

module fifo
  #(
  parameter DEPTH=8,
  parameter BITS=64
  )
  (
  input clk,rst_n,en,
  input [BITS-1:0] d,
  output [BITS-1:0] q
  );
  // your RTL code here
  reg [BITS-1:0] state[DEPTH-1:0];   

  always_ff @(posedge clk, negedge rst_n) begin
    if (!rst_n) begin
        for (int i = 0; i<DEPTH; i++) begin
           state[i] <= {(BITS){1'b0}};
        end 
    end
    else if (en) begin
        for (int i = 0; i<DEPTH-1; i++) begin
           state[i] <= state[i+1];
        end 
        state[DEPTH-1] <= d;
    end
  end
  
  assign q = rst_n ? state[0] : {(BITS){1'b0}};

endmodule // fifo
