// Seed: 3986791269
module module_0;
  wire id_2, id_3, id_4;
  parameter id_5 = 1;
  assign module_2.id_8 = 0;
endmodule
module module_1;
  assign id_1 = id_1["" :-1'b0];
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input logic id_3,
    input wor id_4,
    output logic id_5,
    input logic id_6
);
  wand id_8, id_9 = -1 + -1'b0 >= -1;
  module_0 modCall_1 ();
  always_ff if (id_3) id_5 <= id_3.id_6;
endmodule
