Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Jan 25 18:30:10 2016
| Host         : Lappy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project0_demo_control_sets_placed.rpt
| Design       : project0_demo
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    21 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+------------------------+------------------+----------------+
|   Clock Signal  | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------+---------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG  |               |                        |                2 |              2 |
|  divclk_reg_n_0 |               | caseCounter[1]         |                1 |              4 |
|  divclk_reg_n_0 |               | caseCounter[3]_i_1_n_0 |                1 |              4 |
|  divclk_reg_n_0 |               | LedReg[15]_i_1_n_0     |                1 |              5 |
|  divclk_reg_n_0 |               |                        |                3 |             15 |
|  clk_IBUF_BUFG  |               | divclk                 |                6 |             21 |
+-----------------+---------------+------------------------+------------------+----------------+


