TimeQuest Timing Analyzer report for mic1
Mon Oct 20 08:39:14 2025
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK'
 13. Slow 1200mV 85C Model Hold: 'CLOCK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'CLOCK'
 27. Slow 1200mV 0C Model Hold: 'CLOCK'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'CLOCK'
 40. Fast 1200mV 0C Model Hold: 'CLOCK'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mic1                                                              ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C5F256C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLOCK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 237.64 MHz ; 237.64 MHz      ; CLOCK      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLOCK ; -1.791 ; -77.878            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLOCK ; 0.607 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLOCK ; -3.000 ; -95.612                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.791 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.104     ; 2.616      ;
; -1.604 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.526     ; 1.573      ;
; -1.489 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.526     ; 1.458      ;
; -1.350 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.316      ;
; -1.317 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.283      ;
; -1.312 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.278      ;
; -1.302 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.268      ;
; -1.300 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.266      ;
; -1.300 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.266      ;
; -1.292 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.258      ;
; -1.277 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.243      ;
; -1.277 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.243      ;
; -1.274 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.240      ;
; -1.274 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.240      ;
; -1.273 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.239      ;
; -1.270 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.236      ;
; -1.270 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.236      ;
; -1.268 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.234      ;
; -1.074 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.529     ; 1.040      ;
; -1.035 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.526     ; 1.004      ;
; -0.722 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; inst3                                                                                                                   ; CLOCK        ; CLOCK       ; 0.500        ; -0.178     ; 1.039      ;
; -0.356 ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.428      ; 1.312      ;
; -0.344 ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.428      ; 1.300      ;
; -0.315 ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.428      ; 1.271      ;
; -0.306 ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.428      ; 1.262      ;
; -0.289 ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.428      ; 1.245      ;
; -0.287 ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.428      ; 1.243      ;
; -0.274 ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.429      ; 1.231      ;
; -0.227 ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.429      ; 1.184      ;
; -0.072 ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.429      ; 1.029      ;
; -0.069 ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.427      ; 1.024      ;
; -0.059 ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.428      ; 1.015      ;
; -0.059 ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.426      ; 1.013      ;
; -0.051 ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.428      ; 1.007      ;
; -0.031 ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.429      ; 0.988      ;
; -0.030 ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.429      ; 0.987      ;
; -0.030 ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.429      ; 0.987      ;
; -0.029 ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.429      ; 0.986      ;
; -0.009 ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.429      ; 0.966      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.607 ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.566      ; 0.880      ;
; 0.623 ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.566      ; 0.896      ;
; 0.624 ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.566      ; 0.897      ;
; 0.625 ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.566      ; 0.898      ;
; 0.637 ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.566      ; 0.910      ;
; 0.638 ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.565      ; 0.910      ;
; 0.648 ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.562      ; 0.917      ;
; 0.651 ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.565      ; 0.923      ;
; 0.655 ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.566      ; 0.928      ;
; 0.665 ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.563      ; 0.935      ;
; 0.809 ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.566      ; 1.082      ;
; 0.863 ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.566      ; 1.136      ;
; 0.868 ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.565      ; 1.140      ;
; 0.872 ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.565      ; 1.144      ;
; 0.882 ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.565      ; 1.154      ;
; 0.894 ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.565      ; 1.166      ;
; 0.925 ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.565      ; 1.197      ;
; 0.927 ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.565      ; 1.199      ;
; 1.310 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; inst3                                                                                                                   ; CLOCK        ; CLOCK       ; -0.500       ; -0.032     ; 0.955      ;
; 1.646 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.395     ; 0.928      ;
; 1.677 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 0.957      ;
; 1.876 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.156      ;
; 1.876 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.156      ;
; 1.876 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.156      ;
; 1.876 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.156      ;
; 1.876 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.156      ;
; 1.878 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.158      ;
; 1.878 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.158      ;
; 1.879 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.159      ;
; 1.897 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.177      ;
; 1.897 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.177      ;
; 1.903 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.183      ;
; 1.904 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.184      ;
; 1.904 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.184      ;
; 1.925 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.205      ;
; 1.937 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.397     ; 1.217      ;
; 2.097 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.395     ; 1.379      ;
; 2.192 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.395     ; 1.474      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
; 2.320 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.035      ; 2.514      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; inst3                                                                                                                   ;
; 0.091  ; 0.321        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.091  ; 0.321        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; inst3                                                                                                                   ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[0]                                                                                            ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[1]                                                                                            ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[2]                                                                                            ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[3]                                                                                            ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[4]                                                                                            ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[5]                                                                                            ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[6]                                                                                            ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[7]                                                                                            ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[8]                                                                                            ;
; 0.311  ; 0.311        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst3|clk                                                                                                               ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; 2.254 ; 2.756 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 2.013 ; 2.457 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 1.747 ; 2.192 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 2.254 ; 2.756 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 2.028 ; 2.472 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 2.176 ; 2.599 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 2.142 ; 2.569 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.038 ; 2.499 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 1.885 ; 2.339 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; 2.299 ; 2.772 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 2.113 ; 2.555 ; Rise       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; -1.367 ; -1.781 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -1.622 ; -2.035 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -1.367 ; -1.781 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -1.855 ; -2.320 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -1.636 ; -2.049 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -1.780 ; -2.169 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -1.744 ; -2.142 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -1.648 ; -2.076 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -1.498 ; -1.922 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; -1.900 ; -2.338 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -1.700 ; -2.097 ; Rise       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 6.656 ; 6.784 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 5.159 ; 5.162 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 4.942 ; 4.968 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.484 ; 5.519 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 4.922 ; 4.950 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.656 ; 6.784 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.951 ; 4.977 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 5.093 ; 5.107 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 5.635 ; 5.659 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 5.430 ; 5.468 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 5.485 ; 5.503 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 6.902 ; 6.953 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.987 ; 5.980 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 6.002 ; 5.991 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 6.500 ; 6.519 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.844 ; 5.839 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 6.054 ; 6.070 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.656 ; 5.629 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 6.474 ; 6.472 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.944 ; 5.943 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.542 ; 5.525 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 6.512 ; 6.547 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.496 ; 6.537 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.695 ; 5.658 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.732 ; 5.692 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.490 ; 5.500 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 6.452 ; 6.421 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 6.290 ; 6.317 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 6.400 ; 6.459 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 6.075 ; 6.092 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.996 ; 5.985 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.906 ; 5.879 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.902 ; 6.953 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 6.262 ; 6.304 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 6.108 ; 6.072 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 6.105 ; 6.070 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 6.275 ; 6.298 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.760 ; 5.737 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.794 ; 5.752 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 6.161 ; 6.121 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.953 ; 5.920 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.473 ; 6.462 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 6.426 ; 6.391 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.956 ; 5.952 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 6.190 ; 6.171 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.641 ; 5.612 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 6.226 ; 6.234 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.627 ; 5.596 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 4.822 ; 4.849 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 5.051 ; 5.052 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 4.841 ; 4.866 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.365 ; 5.398 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 4.822 ; 4.849 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.537 ; 6.663 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.850 ; 4.874 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 4.987 ; 4.999 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 5.506 ; 5.528 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 5.313 ; 5.349 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 5.364 ; 5.380 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.384 ; 5.392 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.865 ; 5.856 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.879 ; 5.867 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 6.353 ; 6.371 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.724 ; 5.718 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.929 ; 5.944 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.544 ; 5.517 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 6.329 ; 6.326 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.820 ; 5.818 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.433 ; 5.416 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 6.368 ; 6.401 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.353 ; 6.391 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.585 ; 5.548 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.619 ; 5.581 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.384 ; 5.392 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 6.308 ; 6.277 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 6.155 ; 6.180 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 6.258 ; 6.313 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.947 ; 5.962 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.871 ; 5.859 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.784 ; 5.757 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.791 ; 6.842 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 6.124 ; 6.164 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.978 ; 5.942 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.975 ; 5.940 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 6.140 ; 6.162 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.644 ; 5.621 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.676 ; 5.635 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 6.029 ; 5.989 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.829 ; 5.796 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.329 ; 6.317 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 6.284 ; 6.249 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.834 ; 5.829 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 6.057 ; 6.037 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.530 ; 5.501 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 6.091 ; 6.097 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.516 ; 5.485 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 263.71 MHz ; 250.0 MHz       ; CLOCK      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLOCK ; -1.502 ; -65.529           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLOCK ; 0.604 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLOCK ; -3.000 ; -95.612                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.502 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.087     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.501 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.086     ; 2.353      ;
; -1.396 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.485     ; 1.406      ;
; -1.310 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.485     ; 1.320      ;
; -1.164 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.171      ;
; -1.143 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.150      ;
; -1.133 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.140      ;
; -1.128 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.135      ;
; -1.127 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.134      ;
; -1.126 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.133      ;
; -1.121 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.128      ;
; -1.110 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.117      ;
; -1.109 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.116      ;
; -1.109 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.116      ;
; -1.108 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.115      ;
; -1.108 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.115      ;
; -1.108 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.115      ;
; -1.108 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.115      ;
; -1.102 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 1.109      ;
; -0.918 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.488     ; 0.925      ;
; -0.882 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.485     ; 0.892      ;
; -0.586 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; inst3                                                                                                                   ; CLOCK        ; CLOCK       ; 0.500        ; -0.161     ; 0.920      ;
; -0.250 ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.404      ; 1.174      ;
; -0.240 ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.404      ; 1.164      ;
; -0.206 ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.404      ; 1.130      ;
; -0.196 ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.404      ; 1.120      ;
; -0.195 ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.404      ; 1.119      ;
; -0.192 ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.406      ; 1.118      ;
; -0.191 ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.404      ; 1.115      ;
; -0.131 ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.406      ; 1.057      ;
; -0.006 ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.403      ; 0.929      ;
; 0.000  ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.406      ; 0.926      ;
; 0.010  ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.404      ; 0.914      ;
; 0.013  ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.401      ; 0.908      ;
; 0.018  ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.404      ; 0.906      ;
; 0.034  ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.406      ; 0.892      ;
; 0.036  ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.406      ; 0.890      ;
; 0.040  ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.406      ; 0.886      ;
; 0.040  ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.406      ; 0.886      ;
; 0.057  ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.406      ; 0.869      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.604 ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.521      ; 0.814      ;
; 0.617 ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.521      ; 0.827      ;
; 0.619 ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.521      ; 0.829      ;
; 0.620 ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.521      ; 0.830      ;
; 0.632 ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.518      ; 0.839      ;
; 0.633 ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.521      ; 0.843      ;
; 0.639 ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.515      ; 0.843      ;
; 0.645 ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.518      ; 0.852      ;
; 0.646 ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.521      ; 0.856      ;
; 0.663 ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.518      ; 0.870      ;
; 0.794 ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.521      ; 1.004      ;
; 0.837 ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.521      ; 1.047      ;
; 0.845 ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.518      ; 1.052      ;
; 0.846 ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.518      ; 1.053      ;
; 0.856 ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.518      ; 1.063      ;
; 0.868 ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.518      ; 1.075      ;
; 0.897 ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.518      ; 1.104      ;
; 0.900 ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.518      ; 1.107      ;
; 1.246 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; inst3                                                                                                                   ; CLOCK        ; CLOCK       ; -0.500       ; -0.037     ; 0.873      ;
; 1.555 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.374     ; 0.845      ;
; 1.588 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 0.875      ;
; 1.761 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.048      ;
; 1.766 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.053      ;
; 1.766 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.053      ;
; 1.766 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.053      ;
; 1.766 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.053      ;
; 1.767 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.054      ;
; 1.767 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.054      ;
; 1.768 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.055      ;
; 1.784 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.071      ;
; 1.792 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.079      ;
; 1.793 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.080      ;
; 1.794 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.081      ;
; 1.799 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.086      ;
; 1.809 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.096      ;
; 1.828 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.377     ; 1.115      ;
; 1.946 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.374     ; 1.236      ;
; 2.049 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.374     ; 1.339      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.093 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.025      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
; 2.094 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.024      ; 2.260      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; inst3                                                                                                                   ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ;
; 0.089  ; 0.319        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ;
; 0.090  ; 0.320        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ;
; 0.091  ; 0.321        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 0.092  ; 0.322        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; inst3                                                                                                                   ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[0]                                                                                            ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[1]                                                                                            ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[2]                                                                                            ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[3]                                                                                            ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[4]                                                                                            ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[5]                                                                                            ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[6]                                                                                            ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[7]                                                                                            ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[8]                                                                                            ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst3|clk                                                                                                               ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|inst1[0]|clk                                                                                                      ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|inst1[1]|clk                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; 1.956 ; 2.357 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 1.738 ; 2.093 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 1.483 ; 1.855 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 1.956 ; 2.357 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 1.751 ; 2.107 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 1.884 ; 2.215 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 1.856 ; 2.190 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 1.756 ; 2.118 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 1.615 ; 1.985 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; 1.998 ; 2.366 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 1.817 ; 2.180 ; Rise       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; -1.147 ; -1.496 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -1.392 ; -1.725 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -1.147 ; -1.496 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -1.603 ; -1.977 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -1.404 ; -1.738 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -1.534 ; -1.841 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -1.504 ; -1.817 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -1.411 ; -1.749 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -1.274 ; -1.621 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; -1.644 ; -1.989 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -1.453 ; -1.781 ; Rise       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 6.376 ; 6.466 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 4.904 ; 4.876 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 4.695 ; 4.711 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.203 ; 5.201 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 4.675 ; 4.695 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.376 ; 6.466 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.709 ; 4.722 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 4.841 ; 4.835 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 5.353 ; 5.337 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 5.153 ; 5.142 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 5.207 ; 5.214 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 6.605 ; 6.642 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.665 ; 5.636 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.677 ; 5.632 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 6.131 ; 6.097 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.535 ; 5.470 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.723 ; 5.686 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.354 ; 5.317 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 6.122 ; 6.054 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.618 ; 5.571 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.248 ; 5.205 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 6.147 ; 6.113 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.135 ; 6.095 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.397 ; 5.335 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.428 ; 5.364 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.200 ; 5.184 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 6.107 ; 6.040 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.940 ; 5.910 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 6.048 ; 6.060 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.742 ; 5.729 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.671 ; 5.637 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.583 ; 5.535 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.605 ; 6.642 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.908 ; 5.906 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.786 ; 5.718 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.780 ; 5.717 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.936 ; 5.906 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.448 ; 5.418 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.485 ; 5.425 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.835 ; 5.772 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.634 ; 5.570 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.130 ; 6.070 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 6.090 ; 6.013 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.635 ; 5.592 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.865 ; 5.801 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.340 ; 5.300 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.887 ; 5.860 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.328 ; 5.287 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 4.587 ; 4.605 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 4.808 ; 4.780 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 4.607 ; 4.621 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.097 ; 5.095 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 4.587 ; 4.605 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.270 ; 6.359 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.620 ; 4.631 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 4.746 ; 4.740 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 5.237 ; 5.221 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 5.049 ; 5.038 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 5.099 ; 5.104 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.112 ; 5.097 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.562 ; 5.533 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.574 ; 5.530 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 6.004 ; 5.973 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.433 ; 5.371 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.618 ; 5.582 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.260 ; 5.225 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.998 ; 5.932 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.513 ; 5.468 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.157 ; 5.116 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 6.024 ; 5.991 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.012 ; 5.974 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.305 ; 5.245 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.335 ; 5.273 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.112 ; 5.097 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.983 ; 5.918 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.825 ; 5.796 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.926 ; 5.938 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.633 ; 5.620 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.564 ; 5.531 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.479 ; 5.433 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.512 ; 6.549 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.789 ; 5.788 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.674 ; 5.608 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.668 ; 5.607 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.820 ; 5.792 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.350 ; 5.320 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.385 ; 5.327 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.721 ; 5.660 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.528 ; 5.466 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.004 ; 5.946 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.966 ; 5.892 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.532 ; 5.491 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.749 ; 5.688 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.246 ; 5.208 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.770 ; 5.744 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.235 ; 5.195 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLOCK ; -1.012 ; -20.398           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLOCK ; 0.244 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLOCK ; -3.000 ; -55.994                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.012 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.589     ; 0.910      ;
; -0.954 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.589     ; 0.852      ;
; -0.879 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.775      ;
; -0.854 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.750      ;
; -0.850 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.746      ;
; -0.844 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.740      ;
; -0.843 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.739      ;
; -0.842 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.738      ;
; -0.839 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.735      ;
; -0.838 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.734      ;
; -0.838 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.734      ;
; -0.837 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.733      ;
; -0.837 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.733      ;
; -0.836 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.732      ;
; -0.834 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.730      ;
; -0.833 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.729      ;
; -0.832 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.728      ;
; -0.698 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.591     ; 0.594      ;
; -0.673 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; 0.500        ; -0.589     ; 0.571      ;
; -0.504 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; inst3                                                                                                                   ; CLOCK        ; CLOCK       ; 0.500        ; -0.399     ; 0.592      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; -0.336 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ; CLOCK        ; CLOCK       ; 1.000        ; -0.059     ; 1.232      ;
; 0.267  ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.530      ; 0.772      ;
; 0.273  ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.530      ; 0.766      ;
; 0.280  ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.530      ; 0.759      ;
; 0.296  ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.530      ; 0.743      ;
; 0.298  ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.530      ; 0.741      ;
; 0.299  ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.530      ; 0.740      ;
; 0.310  ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.531      ; 0.730      ;
; 0.353  ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.531      ; 0.687      ;
; 0.436  ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.531      ; 0.604      ;
; 0.442  ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.529      ; 0.596      ;
; 0.447  ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.530      ; 0.592      ;
; 0.447  ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.530      ; 0.592      ;
; 0.447  ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.500        ; 0.528      ; 0.590      ;
; 0.465  ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.531      ; 0.575      ;
; 0.465  ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.531      ; 0.575      ;
; 0.467  ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.531      ; 0.573      ;
; 0.470  ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.531      ; 0.570      ;
; 0.478  ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.500        ; 0.531      ; 0.562      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.244 ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.610      ; 0.478      ;
; 0.251 ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.610      ; 0.485      ;
; 0.253 ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.610      ; 0.487      ;
; 0.254 ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.610      ; 0.488      ;
; 0.259 ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.610      ; 0.493      ;
; 0.261 ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.609      ; 0.494      ;
; 0.268 ; MPC_generator:inst1|inst1[0]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.609      ; 0.501      ;
; 0.268 ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.607      ; 0.499      ;
; 0.272 ; MPC_generator:inst1|inst1[8]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.608      ; 0.504      ;
; 0.273 ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.610      ; 0.507      ;
; 0.351 ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.610      ; 0.585      ;
; 0.393 ; MPC_generator:inst1|inst1[4]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.610      ; 0.627      ;
; 0.397 ; MPC_generator:inst1|inst1[2]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.609      ; 0.630      ;
; 0.397 ; MPC_generator:inst1|inst1[3]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.609      ; 0.630      ;
; 0.399 ; MPC_generator:inst1|inst1[6]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.609      ; 0.632      ;
; 0.406 ; MPC_generator:inst1|inst1[5]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.609      ; 0.639      ;
; 0.420 ; MPC_generator:inst1|inst1[7]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.609      ; 0.653      ;
; 0.423 ; MPC_generator:inst1|inst1[1]                                                                                            ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.609      ; 0.656      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.039 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 1.151      ;
; 1.223 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ; inst3                                                                                                                   ; CLOCK        ; CLOCK       ; -0.500       ; -0.314     ; 0.513      ;
; 1.408 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.511     ; 0.501      ;
; 1.423 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.514      ;
; 1.538 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.629      ;
; 1.539 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.630      ;
; 1.540 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.631      ;
; 1.541 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[7]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.632      ;
; 1.543 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.634      ;
; 1.543 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.634      ;
; 1.543 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.634      ;
; 1.544 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.635      ;
; 1.553 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ; MPC_generator:inst1|inst1[0]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.644      ;
; 1.555 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ; MPC_generator:inst1|inst1[6]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.646      ;
; 1.556 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ; MPC_generator:inst1|inst1[3]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.647      ;
; 1.556 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ; MPC_generator:inst1|inst1[4]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.647      ;
; 1.562 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ; MPC_generator:inst1|inst1[5]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.653      ;
; 1.562 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ; MPC_generator:inst1|inst1[1]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.653      ;
; 1.573 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ; MPC_generator:inst1|inst1[2]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.513     ; 0.664      ;
; 1.656 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.511     ; 0.749      ;
; 1.710 ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ; MPC_generator:inst1|inst1[8]                                                                                            ; CLOCK        ; CLOCK       ; -0.500       ; -0.511     ; 0.803      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK ; Rise       ; inst3                                                                                                                   ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[0]                           ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[10]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[11]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[12]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[13]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[14]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[15]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[16]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[17]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[18]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[19]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[1]                           ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[20]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[21]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[22]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[23]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[24]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[25]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[26]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[27]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[28]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[29]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[2]                           ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[30]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[31]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[32]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[33]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[34]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[35]                          ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[3]                           ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[4]                           ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[5]                           ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[6]                           ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[7]                           ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[8]                           ;
; -0.115 ; 0.115        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|q_a[9]                           ;
; -0.113 ; 0.117        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -0.113 ; 0.117        ; 0.230          ; High Pulse Width ; CLOCK ; Fall       ; Microprogam_Memory:inst|altsyncram:altsyncram_component|altsyncram_a5c1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; inst3                                                                                                                   ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[0]                                                                                            ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[1]                                                                                            ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[2]                                                                                            ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[3]                                                                                            ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[4]                                                                                            ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[5]                                                                                            ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[6]                                                                                            ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[7]                                                                                            ;
; -0.060 ; 0.124        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_generator:inst1|inst1[8]                                                                                            ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst3|clk                                                                                                               ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|inst1[0]|clk                                                                                                      ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|inst1[1]|clk                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; 1.265 ; 1.931 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 1.145 ; 1.754 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 0.990 ; 1.581 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 1.265 ; 1.931 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 1.148 ; 1.762 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 1.209 ; 1.830 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 1.190 ; 1.806 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 1.142 ; 1.753 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 1.066 ; 1.668 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; 1.288 ; 1.905 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 1.190 ; 1.788 ; Rise       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; -0.780 ; -1.347 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -0.929 ; -1.513 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -0.780 ; -1.347 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -1.045 ; -1.680 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -0.931 ; -1.521 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -0.991 ; -1.582 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -0.971 ; -1.562 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -0.923 ; -1.511 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -0.852 ; -1.431 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; -1.064 ; -1.658 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -0.960 ; -1.527 ; Rise       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 4.101 ; 4.254 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 3.047 ; 3.126 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 2.926 ; 2.996 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.238 ; 3.357 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 2.914 ; 2.986 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 4.101 ; 4.254 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 2.929 ; 3.001 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 3.008 ; 3.089 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.319 ; 3.443 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.195 ; 3.302 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.238 ; 3.315 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 4.526 ; 4.645 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 3.824 ; 3.919 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 3.823 ; 3.917 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 4.125 ; 4.232 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 3.728 ; 3.796 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 3.866 ; 3.968 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 3.629 ; 3.697 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 4.105 ; 4.214 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 3.785 ; 3.865 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 3.549 ; 3.601 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 4.128 ; 4.264 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 4.128 ; 4.255 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 3.639 ; 3.707 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 3.654 ; 3.722 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 3.545 ; 3.595 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 4.088 ; 4.201 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 3.977 ; 4.119 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 4.084 ; 4.213 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 3.882 ; 3.981 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 3.830 ; 3.902 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 3.758 ; 3.839 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 4.526 ; 4.645 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 4.012 ; 4.099 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 3.877 ; 3.963 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 3.874 ; 3.963 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 3.973 ; 4.105 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 3.689 ; 3.757 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 3.690 ; 3.758 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 3.910 ; 4.006 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 3.779 ; 3.876 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 4.096 ; 4.221 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 4.070 ; 4.184 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 3.795 ; 3.883 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 3.930 ; 4.029 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 3.617 ; 3.676 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 3.926 ; 4.059 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 3.608 ; 3.670 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 2.856 ; 2.926 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 2.985 ; 3.061 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 2.867 ; 2.936 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.168 ; 3.284 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 2.856 ; 2.926 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 4.032 ; 4.181 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 2.871 ; 2.940 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 2.946 ; 3.025 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.244 ; 3.364 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.127 ; 3.231 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.169 ; 3.243 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 3.481 ; 3.530 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 3.750 ; 3.844 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 3.750 ; 3.842 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 4.037 ; 4.140 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 3.656 ; 3.722 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 3.791 ; 3.891 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 3.562 ; 3.628 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 4.019 ; 4.124 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 3.711 ; 3.789 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 3.484 ; 3.535 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 4.043 ; 4.174 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 4.042 ; 4.166 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 3.573 ; 3.640 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 3.588 ; 3.654 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 3.481 ; 3.530 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 4.002 ; 4.111 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 3.897 ; 4.035 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 3.999 ; 4.123 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 3.804 ; 3.901 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 3.755 ; 3.825 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 3.686 ; 3.764 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 4.460 ; 4.577 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 3.929 ; 4.013 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 3.800 ; 3.883 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 3.797 ; 3.883 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 3.893 ; 4.022 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 3.619 ; 3.686 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 3.620 ; 3.686 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 3.832 ; 3.924 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 3.706 ; 3.799 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 4.010 ; 4.130 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 3.985 ; 4.095 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 3.722 ; 3.808 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 3.850 ; 3.946 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 3.550 ; 3.608 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 3.846 ; 3.975 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 3.542 ; 3.602 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.791  ; 0.244 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK           ; -1.791  ; 0.244 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -77.878 ; 0.0   ; 0.0      ; 0.0     ; -95.612             ;
;  CLOCK           ; -77.878 ; 0.000 ; N/A      ; N/A     ; -95.612             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; 2.254 ; 2.756 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 2.013 ; 2.457 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 1.747 ; 2.192 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 2.254 ; 2.756 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 2.028 ; 2.472 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 2.176 ; 2.599 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 2.142 ; 2.569 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.038 ; 2.499 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 1.885 ; 2.339 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; 2.299 ; 2.772 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 2.113 ; 2.555 ; Rise       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; -0.780 ; -1.347 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -0.929 ; -1.513 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -0.780 ; -1.347 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -1.045 ; -1.680 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -0.931 ; -1.521 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -0.991 ; -1.582 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -0.971 ; -1.562 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -0.923 ; -1.511 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -0.852 ; -1.431 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; -1.064 ; -1.658 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -0.960 ; -1.527 ; Rise       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 6.656 ; 6.784 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 5.159 ; 5.162 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 4.942 ; 4.968 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.484 ; 5.519 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 4.922 ; 4.950 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.656 ; 6.784 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.951 ; 4.977 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 5.093 ; 5.107 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 5.635 ; 5.659 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 5.430 ; 5.468 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 5.485 ; 5.503 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 6.902 ; 6.953 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.987 ; 5.980 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 6.002 ; 5.991 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 6.500 ; 6.519 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.844 ; 5.839 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 6.054 ; 6.070 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.656 ; 5.629 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 6.474 ; 6.472 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.944 ; 5.943 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.542 ; 5.525 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 6.512 ; 6.547 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.496 ; 6.537 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.695 ; 5.658 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.732 ; 5.692 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.490 ; 5.500 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 6.452 ; 6.421 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 6.290 ; 6.317 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 6.400 ; 6.459 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 6.075 ; 6.092 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.996 ; 5.985 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.906 ; 5.879 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.902 ; 6.953 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 6.262 ; 6.304 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 6.108 ; 6.072 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 6.105 ; 6.070 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 6.275 ; 6.298 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.760 ; 5.737 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.794 ; 5.752 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 6.161 ; 6.121 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.953 ; 5.920 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.473 ; 6.462 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 6.426 ; 6.391 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.956 ; 5.952 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 6.190 ; 6.171 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.641 ; 5.612 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 6.226 ; 6.234 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.627 ; 5.596 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 2.856 ; 2.926 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 2.985 ; 3.061 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 2.867 ; 2.936 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.168 ; 3.284 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 2.856 ; 2.926 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 4.032 ; 4.181 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 2.871 ; 2.940 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 2.946 ; 3.025 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.244 ; 3.364 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.127 ; 3.231 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.169 ; 3.243 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 3.481 ; 3.530 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 3.750 ; 3.844 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 3.750 ; 3.842 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 4.037 ; 4.140 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 3.656 ; 3.722 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 3.791 ; 3.891 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 3.562 ; 3.628 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 4.019 ; 4.124 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 3.711 ; 3.789 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 3.484 ; 3.535 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 4.043 ; 4.174 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 4.042 ; 4.166 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 3.573 ; 3.640 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 3.588 ; 3.654 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 3.481 ; 3.530 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 4.002 ; 4.111 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 3.897 ; 4.035 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 3.999 ; 4.123 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 3.804 ; 3.901 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 3.755 ; 3.825 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 3.686 ; 3.764 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 4.460 ; 4.577 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 3.929 ; 4.013 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 3.800 ; 3.883 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 3.797 ; 3.883 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 3.893 ; 4.022 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 3.619 ; 3.686 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 3.620 ; 3.686 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 3.832 ; 3.924 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 3.706 ; 3.799 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 4.010 ; 4.130 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 3.985 ; 4.095 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 3.722 ; 3.808 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 3.850 ; 3.946 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 3.550 ; 3.608 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 3.846 ; 3.975 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 3.542 ; 3.602 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; write_enable  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[35]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[34]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[33]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[32]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[31]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[30]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[29]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[28]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[27]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[26]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[25]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[24]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[23]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[22]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[21]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[20]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPC[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPC[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPC[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPC[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPC[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPC[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPC[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPC[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPC[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Z                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; N                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MBR_IN[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MBR_IN[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MBR_IN[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MBR_IN[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MBR_IN[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MBR_IN[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MBR_IN[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MBR_IN[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; write_enable  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[35]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[34]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[33]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[32]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MIR[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MIR[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; MIR[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00343 V          ; 0.134 V                              ; 0.076 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00343 V         ; 0.134 V                             ; 0.076 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; MIR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; MIR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MIR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MIR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MIR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MIR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MIR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; MIR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MIR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MIR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; MIR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MIR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MPC[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MPC[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPC[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPC[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPC[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.33 V              ; -0.00353 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-09 s                  ; 3.13e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.33 V             ; -0.00353 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-09 s                 ; 3.13e-09 s                 ; Yes                       ; Yes                       ;
; MPC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; MPC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.36 V              ; -0.0222 V           ; 0.073 V                              ; 0.035 V                              ; 3.97e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.36 V             ; -0.0222 V          ; 0.073 V                             ; 0.035 V                             ; 3.97e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00597 V          ; 0.081 V                              ; 0.031 V                              ; 5.3e-10 s                   ; 7.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00597 V         ; 0.081 V                             ; 0.031 V                             ; 5.3e-10 s                  ; 7.56e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; write_enable  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[35]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[34]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[33]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[32]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MIR[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MIR[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; MIR[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; MIR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; MIR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MIR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MIR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MIR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MIR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MIR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; MIR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MIR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MIR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; MIR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MIR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MPC[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MPC[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPC[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPC[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPC[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; MPC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; MPC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 20       ; 18       ; 36       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 20       ; 18       ; 36       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 46    ; 46   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Oct 20 08:39:12 2025
Info: Command: quartus_sta mic1 -c mic1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.791
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.791       -77.878 CLOCK 
Info (332146): Worst-case hold slack is 0.607
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.607         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -95.612 CLOCK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.502       -65.529 CLOCK 
Info (332146): Worst-case hold slack is 0.604
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.604         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -95.612 CLOCK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.012
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.012       -20.398 CLOCK 
Info (332146): Worst-case hold slack is 0.244
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.244         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -55.994 CLOCK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 366 megabytes
    Info: Processing ended: Mon Oct 20 08:39:14 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


