{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686677866445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686677866446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 14:37:46 2023 " "Processing started: Tue Jun 13 14:37:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686677866446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677866446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sub -c sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off sub -c sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677866446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686677866837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686677866837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.bdf" "" { Schematic "C:/Users/14560190/Downloads/subtrador-20230607T214159Z-001-20230613T162831Z-001/subtrador-20230607T214159Z-001/subtrador/sub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677873879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677873879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sub " "Elaborating entity \"sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686677873907 ""}
{ "Warning" "WSGN_SEARCH_FILE" "7segmentos.bdf 1 1 " "Using design file 7segmentos.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7segmentos " "Found entity 1: 7segmentos" {  } { { "7segmentos.bdf" "" { Schematic "C:/Users/14560190/Downloads/subtrador-20230607T214159Z-001-20230613T162831Z-001/subtrador-20230607T214159Z-001/subtrador/7segmentos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677873918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686677873918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7segmentos 7segmentos:zasad " "Elaborating entity \"7segmentos\" for hierarchy \"7segmentos:zasad\"" {  } { { "sub.bdf" "zasad" { Schematic "C:/Users/14560190/Downloads/subtrador-20230607T214159Z-001-20230613T162831Z-001/subtrador-20230607T214159Z-001/subtrador/sub.bdf" { { -200 1072 1168 -40 "zasad" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677873919 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 17 " "Primitive \"AND4\" of instance \"17\" not used" {  } { { "7segmentos.bdf" "" { Schematic "C:/Users/14560190/Downloads/subtrador-20230607T214159Z-001-20230613T162831Z-001/subtrador-20230607T214159Z-001/subtrador/7segmentos.bdf" { { 240 1232 1296 312 "17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1686677873919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador.bdf 1 1 " "Using design file somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.bdf" "" { Schematic "C:/Users/14560190/Downloads/subtrador-20230607T214159Z-001-20230613T162831Z-001/subtrador-20230607T214159Z-001/subtrador/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677873929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686677873929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:inst27 " "Elaborating entity \"somador\" for hierarchy \"somador:inst27\"" {  } { { "sub.bdf" "inst27" { Schematic "C:/Users/14560190/Downloads/subtrador-20230607T214159Z-001-20230613T162831Z-001/subtrador-20230607T214159Z-001/subtrador/sub.bdf" { { 1120 328 424 1256 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677873929 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Saidasinal2 GND " "Pin \"Saidasinal2\" is stuck at GND" {  } { { "sub.bdf" "" { Schematic "C:/Users/14560190/Downloads/subtrador-20230607T214159Z-001-20230613T162831Z-001/subtrador-20230607T214159Z-001/subtrador/sub.bdf" { { 1960 520 696 1976 "Saidasinal2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686677874385 "|sub|Saidasinal2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saidasinal3 GND " "Pin \"Saidasinal3\" is stuck at GND" {  } { { "sub.bdf" "" { Schematic "C:/Users/14560190/Downloads/subtrador-20230607T214159Z-001-20230613T162831Z-001/subtrador-20230607T214159Z-001/subtrador/sub.bdf" { { 1976 528 704 1992 "Saidasinal3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686677874385 "|sub|Saidasinal3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saidasinal7 VCC " "Pin \"Saidasinal7\" is stuck at VCC" {  } { { "sub.bdf" "" { Schematic "C:/Users/14560190/Downloads/subtrador-20230607T214159Z-001-20230613T162831Z-001/subtrador-20230607T214159Z-001/subtrador/sub.bdf" { { 2048 480 656 2064 "Saidasinal7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686677874385 "|sub|Saidasinal7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686677874385 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686677874439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686677874716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677874716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686677874742 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686677874742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686677874742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686677874742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686677874758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 14:37:54 2023 " "Processing ended: Tue Jun 13 14:37:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686677874758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686677874758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686677874758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677874758 ""}
