$date
	Fri Oct  4 19:32:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module T_flipflop_test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # T $end
$var reg 1 $ clk $end
$var reg 1 % flag $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 1 # T $end
$var wire 1 $ clk $end
$var wire 1 & reset $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ( j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
1&
0%
0$
0#
0"
1!
$end
#10
0&
1$
b1 (
#20
0$
1#
b1 '
b0 (
#30
0!
1"
1$
b1 (
#40
b10 '
b10 (
