;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMN -601, @-29
	SPL @0, <1
	JMP 12, #15
	JMP @12, #5
	JMN -601, @-29
	SLT 30, 79
	JMP @12, #5
	SUB 0, -32
	CMP -207, <-120
	ADD -12, @10
	JMZ 12, #15
	SUB 0, -32
	SUB #12, @102
	MOV 0, -32
	SLT #12, @4
	ADD #270, <0
	JMZ 12, #15
	ADD #270, <0
	SPL -207, @-120
	MOV -1, <-26
	MOV -7, <-20
	SUB @127, 106
	JMZ 12, #15
	ADD <100, 0
	ADD <100, 0
	SUB 0, -32
	DAT #-601, #-29
	JMN <-127, 100
	ADD 100, 0
	SUB 12, @15
	JMN 20, <12
	ADD 100, 0
	SLT #60, 19
	JMZ 60, 19
	ADD #12, @4
	MOV #0, 94
	JMN <-127, 100
	ADD #270, <0
	ADD #270, <0
	ADD #270, <0
	JMP @12, #4
	JMN <-601, @29
	JMN <-601, @29
	SPL <121, 108
	CMP 0, -32
	CMP -207, <-120
