{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 13:02:59 2023 " "Info: Processing started: Tue Feb 14 13:02:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMPCOMP -c SIMPCOMP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SIMPCOMP -c SIMPCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SIMPCOMP.v(39) " "Warning (10268): Verilog HDL information at SIMPCOMP.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIMPCOMP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SIMPCOMP.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIMPCOMP " "Info: Found entity 1: SIMPCOMP" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Info: Found entity 1: Add" {  } { { "Add.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Add.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Info: Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/mux2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Full_Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Info: Found entity 1: Full_Adder" {  } { { "Full_Adder.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Full_Adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Half_Adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Half_Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Half_Adder " "Info: Found entity 1: Half_Adder" {  } { { "Half_Adder.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Half_Adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit " "Info: Found entity 1: circuit" {  } { { "circuit.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/circuit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FA.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Info: Found entity 1: FA" {  } { { "FA.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/FA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PC packed SIMPCOMP.v(6) " "Warning (10227): Verilog HDL Port Declaration warning at SIMPCOMP.v(6): data type declaration for \"PC\" declares packed dimensions but the port declaration declaration does not" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "PC SIMPCOMP.v(4) " "Info (10151): Verilog HDL Declaration information at SIMPCOMP.v(4): \"PC\" is declared here" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 4 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "IR packed SIMPCOMP.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at SIMPCOMP.v(5): data type declaration for \"IR\" declares packed dimensions but the port declaration declaration does not" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "IR SIMPCOMP.v(4) " "Info (10151): Verilog HDL Declaration information at SIMPCOMP.v(4): \"IR\" is declared here" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 4 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "MBR packed SIMPCOMP.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at SIMPCOMP.v(5): data type declaration for \"MBR\" declares packed dimensions but the port declaration declaration does not" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "MBR SIMPCOMP.v(4) " "Info (10151): Verilog HDL Declaration information at SIMPCOMP.v(4): \"MBR\" is declared here" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 4 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "MAR packed SIMPCOMP.v(6) " "Warning (10227): Verilog HDL Port Declaration warning at SIMPCOMP.v(6): data type declaration for \"MAR\" declares packed dimensions but the port declaration declaration does not" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "MAR SIMPCOMP.v(4) " "Info (10151): Verilog HDL Declaration information at SIMPCOMP.v(4): \"MAR\" is declared here" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 4 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "state packed SIMPCOMP.v(9) " "Warning (10227): Verilog HDL Port Declaration warning at SIMPCOMP.v(9): data type declaration for \"state\" declares packed dimensions but the port declaration declaration does not" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "state SIMPCOMP.v(4) " "Info (10151): Verilog HDL Declaration information at SIMPCOMP.v(4): \"state\" is declared here" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 4 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "TestR packed SIMPCOMP.v(8) " "Warning (10227): Verilog HDL Port Declaration warning at SIMPCOMP.v(8): data type declaration for \"TestR\" declares packed dimensions but the port declaration declaration does not" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "TestR SIMPCOMP.v(4) " "Info (10151): Verilog HDL Declaration information at SIMPCOMP.v(4): \"TestR\" is declared here" {  } { { "SIMPCOMP.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.v" 4 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed Add.v(6) " "Warning (10227): Verilog HDL Port Declaration warning at Add.v(6): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "Add.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Add.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "A Add.v(3) " "Info (10151): Verilog HDL Declaration information at Add.v(3): \"A\" is declared here" {  } { { "Add.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Add.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "B packed Add.v(6) " "Warning (10227): Verilog HDL Port Declaration warning at Add.v(6): data type declaration for \"B\" declares packed dimensions but the port declaration declaration does not" {  } { { "Add.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Add.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "B Add.v(3) " "Info (10151): Verilog HDL Declaration information at Add.v(3): \"B\" is declared here" {  } { { "Add.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Add.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C packed Add.v(7) " "Warning (10227): Verilog HDL Port Declaration warning at Add.v(7): data type declaration for \"C\" declares packed dimensions but the port declaration declaration does not" {  } { { "Add.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Add.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "C Add.v(4) " "Info (10151): Verilog HDL Declaration information at Add.v(4): \"C\" is declared here" {  } { { "Add.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Add.v" 4 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Full_Adder.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at Full_Adder.v(7): instance has no name" {  } { { "Full_Adder.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Full_Adder.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Full_Adder.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at Full_Adder.v(8): instance has no name" {  } { { "Full_Adder.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Full_Adder.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "circuit.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at circuit.v(10): instance has no name" {  } { { "circuit.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/circuit.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "circuit.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at circuit.v(11): instance has no name" {  } { { "circuit.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/circuit.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA FA:inst3 " "Info: Elaborating entity \"FA\" for hierarchy \"FA:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/Block1.bdf" { { 16 368 464 112 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.map.smsg " "Info: Generated suppressed messages file C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2380 (Computer Organization and microprocessor)/Project I/SIMPCOMP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Info: Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Info: Implemented 5 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 13:03:00 2023 " "Info: Processing ended: Tue Feb 14 13:03:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
