// Seed: 4018232518
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  uwire id_3 = 1 & 1'd0;
  wire  id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_6;
  module_0(
      id_2, id_6
  );
  logic [7:0][1]
      id_7 (
          !1,
          id_1,
          id_2,
          1,
          1 && 1,
          id_6,
          1'b0,
          id_3,
          1'h0,
          1
      ),
      id_8;
  xor (id_1, id_6, id_5, id_3, id_2);
endmodule
