{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541954548741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541954548756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 11 11:42:28 2018 " "Processing started: Sun Nov 11 11:42:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541954548756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954548756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FiniteStateMachine -c FiniteStateMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off FiniteStateMachine -c FiniteStateMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954548756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541954549601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541954549601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finitestatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file finitestatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiniteStateMachine " "Found entity 1: FiniteStateMachine" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541954564726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954564726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gated_d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file gated_d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 gated_d_latch " "Found entity 1: gated_d_latch" {  } { { "gated_d_latch.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/gated_d_latch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541954564726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954564726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ped_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file ped_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 ped_flip_flop " "Found entity 1: ped_flip_flop" {  } { { "ped_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/ped_flip_flop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541954564738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954564738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "clock_1hz.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/clock_1hz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541954564740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954564740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FiniteStateMachine " "Elaborating entity \"FiniteStateMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541954564774 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..0\] FiniteStateMachine.v(8) " "Output port \"LEDR\[16..0\]\" at FiniteStateMachine.v(8) has no driver" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541954564774 "|FiniteStateMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1hz clock_1hz:clock " "Elaborating entity \"clock_1hz\" for hierarchy \"clock_1hz:clock\"" {  } { { "FiniteStateMachine.v" "clock" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541954564802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_1hz.v(14) " "Verilog HDL assignment warning at clock_1hz.v(14): truncated value with size 32 to match size of target (26)" {  } { { "clock_1hz.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/clock_1hz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541954564802 "|FiniteStateMachine|clock_1hz:clock"}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 0 " "Ignored assignment(s) for \"KEY\[0\]\" because \"KEY\" is not a bus or array" {  } { { "FiniteStateMachine.v" "KEY" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541954565429 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 1 " "Ignored assignment(s) for \"KEY\[1\]\" because \"KEY\" is not a bus or array" {  } { { "FiniteStateMachine.v" "KEY" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541954565429 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 2 " "Ignored assignment(s) for \"KEY\[2\]\" because \"KEY\" is not a bus or array" {  } { { "FiniteStateMachine.v" "KEY" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541954565429 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 3 " "Ignored assignment(s) for \"KEY\[3\]\" because \"KEY\" is not a bus or array" {  } { { "FiniteStateMachine.v" "KEY" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541954565429 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 0 " "Ignored assignment(s) for \"KEY\[0\]\" because \"KEY\" is not a bus or array" {  } { { "FiniteStateMachine.v" "KEY" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541954565429 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 1 " "Ignored assignment(s) for \"KEY\[1\]\" because \"KEY\" is not a bus or array" {  } { { "FiniteStateMachine.v" "KEY" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541954565429 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 2 " "Ignored assignment(s) for \"KEY\[2\]\" because \"KEY\" is not a bus or array" {  } { { "FiniteStateMachine.v" "KEY" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541954565429 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 3 " "Ignored assignment(s) for \"KEY\[3\]\" because \"KEY\" is not a bus or array" {  } { { "FiniteStateMachine.v" "KEY" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541954565429 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541954565522 "|FiniteStateMachine|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541954565522 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541954565662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541954566630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541954566630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY " "No output dependent on input pin \"KEY\"" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541954566724 "|FiniteStateMachine|KEY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541954566724 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541954566724 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541954566724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541954566724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541954566724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541954566771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 11 11:42:46 2018 " "Processing ended: Sun Nov 11 11:42:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541954566771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541954566771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541954566771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954566771 ""}
