Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan  4 11:29:19 2023
| Host         : dummy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (104)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: my_keyboard/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: my_keyboard/kbscancode/debounce/O0_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/kbscancode/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (104)
--------------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.200        0.000                      0                  114        0.164        0.000                      0                  114        3.000        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.200        0.000                      0                  114        0.164        0.000                      0                  114       19.500        0.000                       0                    82  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.200ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 2.556ns (36.177%)  route 4.509ns (63.823%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.627    -0.913    my_vga/clk_out1
    SLICE_X45Y83         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.322     0.865    my_vga/cnt_v_reg[9]_0[0]
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     0.989 r  my_vga/ascii_addr_rep[12]_i_17/O
                         net (fo=2, routed)           0.303     1.292    my_vga/cnt_v_reg[0]_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     1.416 r  my_vga/ascii_addr_rep[12]_i_10/O
                         net (fo=1, routed)           0.542     1.958    my_vga/ascii_addr_rep[12]_i_10_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.343 r  my_vga/ascii_addr_reg_rep[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.343    my_vga/ascii_addr_reg_rep[12]_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.565 r  my_vga/ascii_addr_reg_rep[12]_i_4/O[0]
                         net (fo=1, routed)           0.440     3.005    my_vga/ascii_addr1[9]
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     3.944 r  my_vga/ascii_addr_reg_rep[12]_i_3/O[3]
                         net (fo=2, routed)           0.821     4.765    my_vga/ascii_addr_reg_rep[12]_i_4_0[6]
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.306     5.071 r  my_vga/ascii_reg_i_14/O
                         net (fo=1, routed)           1.081     6.153    my_diaplay/ADDRBWRADDR[11]
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.549    38.528    my_diaplay/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/CLKBWRCLK
                         clock pessimism              0.487    39.016    
                         clock uncertainty           -0.098    38.918    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    38.352    my_diaplay/ascii_reg
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 32.200    

Slack (MET) :             32.291ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.492ns (35.731%)  route 4.482ns (64.269%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.627    -0.913    my_vga/clk_out1
    SLICE_X45Y83         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.322     0.865    my_vga/cnt_v_reg[9]_0[0]
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     0.989 r  my_vga/ascii_addr_rep[12]_i_17/O
                         net (fo=2, routed)           0.303     1.292    my_vga/cnt_v_reg[0]_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     1.416 r  my_vga/ascii_addr_rep[12]_i_10/O
                         net (fo=1, routed)           0.542     1.958    my_vga/ascii_addr_rep[12]_i_10_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.343 r  my_vga/ascii_addr_reg_rep[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.343    my_vga/ascii_addr_reg_rep[12]_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.565 r  my_vga/ascii_addr_reg_rep[12]_i_4/O[0]
                         net (fo=1, routed)           0.440     3.005    my_vga/ascii_addr1[9]
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     3.884 r  my_vga/ascii_addr_reg_rep[12]_i_3/O[2]
                         net (fo=2, routed)           0.646     4.531    my_vga/ascii_addr_reg_rep[12]_i_4_0[5]
    SLICE_X48Y83         LUT3 (Prop_lut3_I2_O)        0.302     4.833 r  my_vga/ascii_reg_i_15/O
                         net (fo=1, routed)           1.229     6.062    my_diaplay/ADDRBWRADDR[10]
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.549    38.528    my_diaplay/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/CLKBWRCLK
                         clock pessimism              0.487    39.016    
                         clock uncertainty           -0.098    38.918    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.352    my_diaplay/ascii_reg
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 32.291    

Slack (MET) :             32.554ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.551ns (39.200%)  route 3.957ns (60.800%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.627    -0.913    my_vga/clk_out1
    SLICE_X45Y83         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.322     0.865    my_vga/cnt_v_reg[9]_0[0]
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     0.989 r  my_vga/ascii_addr_rep[12]_i_17/O
                         net (fo=2, routed)           0.432     1.421    my_diaplay/ascii_addr_reg_rep[12]_i_5
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124     1.545 r  my_diaplay/ascii_addr_rep[12]_i_14/O
                         net (fo=1, routed)           0.000     1.545    my_vga/ascii_reg_i_37[0]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.125 r  my_vga/ascii_addr_reg_rep[12]_i_5/O[2]
                         net (fo=1, routed)           0.454     2.579    my_vga/ascii_addr1[7]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     3.282 r  my_vga/ascii_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.282    my_vga/ascii_reg_i_42_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.517 r  my_vga/ascii_addr_reg_rep[12]_i_3/O[0]
                         net (fo=2, routed)           0.667     4.184    my_vga/ascii_addr_reg_rep[12]_i_4_0[3]
    SLICE_X48Y83         LUT3 (Prop_lut3_I2_O)        0.329     4.513 r  my_vga/ascii_reg_i_17/O
                         net (fo=1, routed)           1.082     5.595    my_diaplay/ADDRBWRADDR[8]
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.549    38.528    my_diaplay/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/CLKBWRCLK
                         clock pessimism              0.487    39.016    
                         clock uncertainty           -0.098    38.918    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.769    38.149    my_diaplay/ascii_reg
  -------------------------------------------------------------------
                         required time                         38.149    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                 32.554    

Slack (MET) :             32.620ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 1.921ns (29.837%)  route 4.517ns (70.163%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.627    -0.913    my_vga/clk_out1
    SLICE_X45Y83         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.322     0.865    my_vga/cnt_v_reg[9]_0[0]
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     0.989 r  my_vga/ascii_addr_rep[12]_i_17/O
                         net (fo=2, routed)           0.432     1.421    my_diaplay/ascii_addr_reg_rep[12]_i_5
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124     1.545 r  my_diaplay/ascii_addr_rep[12]_i_14/O
                         net (fo=1, routed)           0.000     1.545    my_vga/ascii_reg_i_37[0]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.772 r  my_vga/ascii_addr_reg_rep[12]_i_5/O[1]
                         net (fo=2, routed)           0.741     2.512    my_diaplay/ascii_reg_i_41_0[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.303     2.815 r  my_diaplay/ascii_reg_i_67/O
                         net (fo=1, routed)           0.000     2.815    my_vga/ascii_reg_i_41[2]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.167 r  my_vga/ascii_reg_i_42/O[3]
                         net (fo=2, routed)           0.822     3.989    my_vga/ascii_addr_reg_rep[12]_i_4_0[2]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.335     4.324 r  my_vga/ascii_reg_i_18/O
                         net (fo=1, routed)           1.202     5.526    my_diaplay/ADDRBWRADDR[7]
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.549    38.528    my_diaplay/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/CLKBWRCLK
                         clock pessimism              0.487    39.016    
                         clock uncertainty           -0.098    38.918    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.773    38.145    my_diaplay/ascii_reg
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                 32.620    

Slack (MET) :             32.696ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.632ns (41.337%)  route 3.735ns (58.663%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.627    -0.913    my_vga/clk_out1
    SLICE_X45Y83         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.322     0.865    my_vga/cnt_v_reg[9]_0[0]
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     0.989 r  my_vga/ascii_addr_rep[12]_i_17/O
                         net (fo=2, routed)           0.432     1.421    my_diaplay/ascii_addr_reg_rep[12]_i_5
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124     1.545 r  my_diaplay/ascii_addr_rep[12]_i_14/O
                         net (fo=1, routed)           0.000     1.545    my_vga/ascii_reg_i_37[0]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.125 r  my_vga/ascii_addr_reg_rep[12]_i_5/O[2]
                         net (fo=1, routed)           0.454     2.579    my_vga/ascii_addr1[7]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     3.282 r  my_vga/ascii_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.282    my_vga/ascii_reg_i_42_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.630 r  my_vga/ascii_addr_reg_rep[12]_i_3/O[1]
                         net (fo=2, routed)           0.416     4.046    my_vga/ascii_addr_reg_rep[12]_i_4_0[4]
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.297     4.343 r  my_vga/ascii_reg_i_16/O
                         net (fo=1, routed)           1.111     5.454    my_diaplay/ADDRBWRADDR[9]
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.549    38.528    my_diaplay/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/CLKBWRCLK
                         clock pessimism              0.487    39.016    
                         clock uncertainty           -0.098    38.918    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.768    38.150    my_diaplay/ascii_reg
  -------------------------------------------------------------------
                         required time                         38.150    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                 32.696    

Slack (MET) :             33.157ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.780ns (30.142%)  route 4.125ns (69.858%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.627    -0.913    my_vga/clk_out1
    SLICE_X45Y83         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.322     0.865    my_vga/cnt_v_reg[9]_0[0]
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     0.989 r  my_vga/ascii_addr_rep[12]_i_17/O
                         net (fo=2, routed)           0.432     1.421    my_diaplay/ascii_addr_reg_rep[12]_i_5
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.124     1.545 r  my_diaplay/ascii_addr_rep[12]_i_14/O
                         net (fo=1, routed)           0.000     1.545    my_vga/ascii_reg_i_37[0]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.772 r  my_vga/ascii_addr_reg_rep[12]_i_5/O[1]
                         net (fo=2, routed)           0.741     2.512    my_diaplay/ascii_reg_i_41_0[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.303     2.815 r  my_diaplay/ascii_reg_i_67/O
                         net (fo=1, routed)           0.000     2.815    my_vga/ascii_reg_i_41[2]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.063 r  my_vga/ascii_reg_i_42/O[2]
                         net (fo=2, routed)           0.556     3.619    my_vga/ascii_addr_reg_rep[12]_i_4_0[1]
    SLICE_X51Y83         LUT3 (Prop_lut3_I2_O)        0.298     3.917 r  my_vga/ascii_reg_i_19/O
                         net (fo=1, routed)           1.076     4.993    my_diaplay/ADDRBWRADDR[6]
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.549    38.528    my_diaplay/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/CLKBWRCLK
                         clock pessimism              0.487    39.016    
                         clock uncertainty           -0.098    38.918    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.769    38.149    my_diaplay/ascii_reg
  -------------------------------------------------------------------
                         required time                         38.149    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.157    

Slack (MET) :             34.470ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.656ns (34.536%)  route 3.139ns (65.464%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.627    -0.913    my_vga/clk_out1
    SLICE_X43Y83         FDRE                                         r  my_vga/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  my_vga/cnt_v_reg[4]/Q
                         net (fo=13, routed)          1.035     0.578    my_vga/cnt_v_reg[9]_0[3]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.124     0.702 r  my_vga/ascii_addr_rep[12]_i_15/O
                         net (fo=1, routed)           0.000     0.702    my_vga/ascii_addr_rep[12]_i_15_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.949 r  my_vga/ascii_addr_reg_rep[12]_i_5/O[0]
                         net (fo=2, routed)           0.584     1.533    my_diaplay/ascii_reg_i_41_0[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.299     1.832 r  my_diaplay/ascii_reg_i_68/O
                         net (fo=1, routed)           0.000     1.832    my_vga/ascii_reg_i_41[1]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.059 r  my_vga/ascii_reg_i_42/O[1]
                         net (fo=2, routed)           0.591     2.650    my_vga/ascii_addr_reg_rep[12]_i_4_0[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.303     2.953 r  my_vga/ascii_reg_i_20/O
                         net (fo=1, routed)           0.929     3.882    my_diaplay/ADDRBWRADDR[5]
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.549    38.528    my_diaplay/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/CLKBWRCLK
                         clock pessimism              0.487    39.016    
                         clock uncertainty           -0.098    38.918    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    38.352    my_diaplay/ascii_reg
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 34.470    

Slack (MET) :             34.526ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.828ns (17.472%)  route 3.911ns (82.528%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 38.528 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.627    -0.913    my_vga/clk_out1
    SLICE_X43Y83         FDRE                                         r  my_vga/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  my_vga/cnt_v_reg[4]/Q
                         net (fo=13, routed)          1.050     0.594    my_vga/cnt_v_reg[9]_0[3]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.124     0.718 r  my_vga/ascii_reg_i_66/O
                         net (fo=4, routed)           0.968     1.685    my_diaplay/DI[0]
    SLICE_X48Y83         LUT5 (Prop_lut5_I0_O)        0.124     1.809 r  my_diaplay/ascii_reg_i_46/O
                         net (fo=2, routed)           0.812     2.622    my_vga/ascii_addr0[0]
    SLICE_X51Y83         LUT3 (Prop_lut3_I2_O)        0.124     2.746 r  my_vga/ascii_reg_i_21/O
                         net (fo=1, routed)           1.080     3.826    my_diaplay/ADDRBWRADDR[4]
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.549    38.528    my_diaplay/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/CLKBWRCLK
                         clock pessimism              0.487    39.016    
                         clock uncertainty           -0.098    38.918    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    38.352    my_diaplay/ascii_reg
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                 34.526    

Slack (MET) :             34.825ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg_rep[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 2.347ns (46.033%)  route 2.752ns (53.967%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.627    -0.913    my_vga/clk_out1
    SLICE_X45Y83         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.322     0.865    my_vga/cnt_v_reg[9]_0[0]
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     0.989 r  my_vga/ascii_addr_rep[12]_i_17/O
                         net (fo=2, routed)           0.303     1.292    my_vga/cnt_v_reg[0]_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     1.416 r  my_vga/ascii_addr_rep[12]_i_10/O
                         net (fo=1, routed)           0.542     1.958    my_vga/ascii_addr_rep[12]_i_10_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.343 r  my_vga/ascii_addr_reg_rep[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.343    my_vga/ascii_addr_reg_rep[12]_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.677 r  my_vga/ascii_addr_reg_rep[12]_i_4/O[1]
                         net (fo=1, routed)           0.585     3.262    my_vga/ascii_addr1[10]
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     3.963 r  my_vga/ascii_addr_reg_rep[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.963    my_vga/ascii_addr_reg_rep[12]_i_3_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.186 r  my_vga/ascii_addr_reg_rep[12]_i_2/O[0]
                         net (fo=1, routed)           0.000     4.186    my_diaplay/O[0]
    SLICE_X49Y84         FDRE                                         r  my_diaplay/ascii_addr_reg_rep[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.507    38.487    my_diaplay/clk_out1
    SLICE_X49Y84         FDRE                                         r  my_diaplay/ascii_addr_reg_rep[12]/C
                         clock pessimism              0.559    39.046    
                         clock uncertainty           -0.098    38.949    
    SLICE_X49Y84         FDRE (Setup_fdre_C_D)        0.062    39.011    my_diaplay/ascii_addr_reg_rep[12]
  -------------------------------------------------------------------
                         required time                         39.011    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                 34.825    

Slack (MET) :             35.054ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ascii_reg_i_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 2.250ns (46.325%)  route 2.607ns (53.675%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.627    -0.913    my_vga/clk_out1
    SLICE_X45Y83         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.322     0.865    my_vga/cnt_v_reg[9]_0[0]
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     0.989 r  my_vga/ascii_addr_rep[12]_i_17/O
                         net (fo=2, routed)           0.303     1.292    my_vga/cnt_v_reg[0]_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     1.416 r  my_vga/ascii_addr_rep[12]_i_10/O
                         net (fo=1, routed)           0.542     1.958    my_vga/ascii_addr_rep[12]_i_10_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.343 r  my_vga/ascii_addr_reg_rep[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.343    my_vga/ascii_addr_reg_rep[12]_i_5_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.565 r  my_vga/ascii_addr_reg_rep[12]_i_4/O[0]
                         net (fo=1, routed)           0.440     3.005    my_vga/ascii_addr1[9]
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     3.944 r  my_vga/ascii_addr_reg_rep[12]_i_3/O[3]
                         net (fo=2, routed)           0.000     3.944    ascii_addr0[11]
    SLICE_X49Y83         FDRE                                         r  ascii_reg_i_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          1.506    38.486    clk_25m
    SLICE_X49Y83         FDRE                                         r  ascii_reg_i_37/C
                         clock pessimism              0.559    39.045    
                         clock uncertainty           -0.098    38.948    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.051    38.999    ascii_reg_i_37
  -------------------------------------------------------------------
                         required time                         38.999    
                         arrival time                          -3.944    
  -------------------------------------------------------------------
                         slack                                 35.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/point_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.475%)  route 0.082ns (30.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.562    -0.602    my_vga/clk_out1
    SLICE_X45Y82         FDRE                                         r  my_vga/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  my_vga/cnt_h_reg[1]/Q
                         net (fo=6, routed)           0.082    -0.380    my_vga/cnt_h[1]
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045    -0.335 r  my_vga/point_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    my_diaplay/D[1]
    SLICE_X44Y82         FDRE                                         r  my_diaplay/point_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.830    -0.843    my_diaplay/clk_out1
    SLICE_X44Y82         FDRE                                         r  my_diaplay/point_addr_reg[1]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.091    -0.498    my_diaplay/point_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 my_diaplay/ascii_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.300%)  route 0.504ns (70.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.561    -0.603    my_diaplay/clk_out1
    SLICE_X50Y86         FDRE                                         r  my_diaplay/ascii_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  my_diaplay/ascii_count_reg[6]/Q
                         net (fo=3, routed)           0.095    -0.344    my_keyboard/Q[6]
    SLICE_X51Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.299 r  my_keyboard/ascii_reg_i_7/O
                         net (fo=1, routed)           0.409     0.110    my_diaplay/ADDRARDADDR[6]
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.879    -0.794    my_diaplay/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/CLKARDCLK
                         clock pessimism              0.504    -0.290    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.107    my_diaplay/ascii_reg
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.166%)  route 0.144ns (40.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.562    -0.602    my_vga/clk_out1
    SLICE_X46Y84         FDRE                                         r  my_vga/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  my_vga/cnt_v_reg[3]/Q
                         net (fo=15, routed)          0.144    -0.294    my_vga/cnt_v_reg[9]_0[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  my_vga/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    my_vga/cnt_v[5]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  my_vga/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.830    -0.843    my_vga/clk_out1
    SLICE_X46Y83         FDRE                                         r  my_vga/cnt_v_reg[5]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.120    -0.469    my_vga/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.804%)  route 0.187ns (50.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.564    -0.600    my_vga/clk_out1
    SLICE_X45Y84         FDRE                                         r  my_vga/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  my_vga/cnt_v_reg[2]/Q
                         net (fo=16, routed)          0.187    -0.272    my_vga/cnt_v_reg[9]_0[1]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  my_vga/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    my_vga/cnt_v[3]_i_1_n_0
    SLICE_X46Y84         FDRE                                         r  my_vga/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.831    -0.842    my_vga/clk_out1
    SLICE_X46Y84         FDRE                                         r  my_vga/cnt_v_reg[3]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X46Y84         FDRE (Hold_fdre_C_D)         0.120    -0.447    my_vga/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 my_diaplay/ascii_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.325%)  route 0.529ns (71.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.561    -0.603    my_diaplay/clk_out1
    SLICE_X50Y86         FDRE                                         r  my_diaplay/ascii_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  my_diaplay/ascii_count_reg[7]/Q
                         net (fo=3, routed)           0.115    -0.324    my_keyboard/Q[7]
    SLICE_X51Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.279 r  my_keyboard/ascii_reg_i_6/O
                         net (fo=1, routed)           0.414     0.135    my_diaplay/ADDRARDADDR[7]
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.879    -0.794    my_diaplay/clk_out1
    RAMB36_X1Y17         RAMB36E1                                     r  my_diaplay/ascii_reg/CLKARDCLK
                         clock pessimism              0.504    -0.290    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.107    my_diaplay/ascii_reg
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.190ns (51.320%)  route 0.180ns (48.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.563    -0.601    my_vga/clk_out1
    SLICE_X45Y83         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          0.180    -0.280    my_vga/cnt_v_reg[9]_0[0]
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.049    -0.231 r  my_vga/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    my_vga/cnt_v[4]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  my_vga/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.831    -0.842    my_vga/clk_out1
    SLICE_X43Y83         FDRE                                         r  my_vga/cnt_v_reg[4]/C
                         clock pessimism              0.255    -0.587    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.104    -0.483    my_vga/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_diaplay/clk_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.562    -0.602    my_diaplay/clk_out1
    SLICE_X42Y82         FDRE                                         r  my_diaplay/clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  my_diaplay/clk_count_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.324    my_diaplay/clk_count_reg_n_0_[10]
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.214 r  my_diaplay/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    my_diaplay/clk_count_reg[8]_i_1_n_5
    SLICE_X42Y82         FDRE                                         r  my_diaplay/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.830    -0.843    my_diaplay/clk_out1
    SLICE_X42Y82         FDRE                                         r  my_diaplay/clk_count_reg[10]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.134    -0.468    my_diaplay/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_diaplay/clk_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/clk_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.564    -0.600    my_diaplay/clk_out1
    SLICE_X42Y85         FDRE                                         r  my_diaplay/clk_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  my_diaplay/clk_count_reg[22]/Q
                         net (fo=1, routed)           0.114    -0.322    my_diaplay/clk_count_reg_n_0_[22]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.212 r  my_diaplay/clk_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.212    my_diaplay/clk_count_reg[20]_i_1_n_5
    SLICE_X42Y85         FDRE                                         r  my_diaplay/clk_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.833    -0.840    my_diaplay/clk_out1
    SLICE_X42Y85         FDRE                                         r  my_diaplay/clk_count_reg[22]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.134    -0.466    my_diaplay/clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_diaplay/clk_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.563    -0.601    my_diaplay/clk_out1
    SLICE_X42Y83         FDRE                                         r  my_diaplay/clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  my_diaplay/clk_count_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.323    my_diaplay/clk_count_reg_n_0_[14]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.213 r  my_diaplay/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.213    my_diaplay/clk_count_reg[12]_i_1_n_5
    SLICE_X42Y83         FDRE                                         r  my_diaplay/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.831    -0.842    my_diaplay/clk_out1
    SLICE_X42Y83         FDRE                                         r  my_diaplay/clk_count_reg[14]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.134    -0.467    my_diaplay/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_diaplay/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.561    -0.603    my_diaplay/clk_out1
    SLICE_X42Y81         FDRE                                         r  my_diaplay/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  my_diaplay/clk_count_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.325    my_diaplay/clk_count_reg_n_0_[6]
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.215 r  my_diaplay/clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    my_diaplay/clk_count_reg[4]_i_1_n_5
    SLICE_X42Y81         FDRE                                         r  my_diaplay/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=80, routed)          0.829    -0.844    my_diaplay/clk_out1
    SLICE_X42Y81         FDRE                                         r  my_diaplay/clk_count_reg[6]/C
                         clock pessimism              0.241    -0.603    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.134    -0.469    my_diaplay/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my25m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y17     my_diaplay/ascii_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17     my_diaplay/ascii_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   my25m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y80     my_diaplay/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y82     my_diaplay/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y82     my_diaplay/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y83     my_diaplay/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y83     my_diaplay/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y83     my_diaplay/clk_count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y84     my_diaplay/point_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y84     my_diaplay/point_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y84     my_diaplay/clk_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y84     my_diaplay/clk_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y84     my_diaplay/clk_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y84     my_diaplay/clk_count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y85     my_diaplay/clk_count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y85     my_diaplay/clk_count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y85     my_diaplay/clk_count_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y85     my_diaplay/clk_count_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y80     my_diaplay/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y82     my_diaplay/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y82     my_diaplay/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y83     my_diaplay/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y83     my_diaplay/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y83     my_diaplay/clk_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y83     my_diaplay/clk_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y82     my_diaplay/clk_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y83     my_diaplay/point_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     my_diaplay/point_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my25m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my25m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBOUT



