// SPDX-License-Identifier: GPL-2.0+
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/gpio/aspeed-gpio.h>
#include <dt-bindings/clock/ast2700-clock.h>
#include <dt-bindings/reset/ast2700-reset.h>
#include "skeleton.dtsi"

/ {
	model = "Aspeed BMC";
	compatible = "aspeed,ast2700";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&gic>;

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
		serial4 = &uart4;
		serial5 = &uart5;
		serial6 = &uart6;
		serial7 = &uart7;
		serial8 = &uart8;
		serial9 = &uart9;
		serial10 = &uart10;
		serial11 = &uart11;
		serial12 = &uart12;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		mmc0 = &emmc;
		mmc1 = &sdhci;
		ethernet0 = &mac0;
		ethernet1 = &mac1;
		ethernet2 = &mac2;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		enable-method = "aspeed,ast2700-smp";

		cpu@0 {
			compatible = "arm,cortex-a35";
			device_type = "cpu";
			reg = <0>;
		};

		cpu@1 {
			compatible = "arm,cortex-a35";
			device_type = "cpu";
			reg = <1>;
		};

		cpu@2 {
			compatible = "arm,cortex-a35";
			device_type = "cpu";
			reg = <1>;
		};

		cpu@3 {
			compatible = "arm,cortex-a35";
			device_type = "cpu";
			reg = <1>;
		};

	};

	gic: interrupt-controller@12200000 {
		compatible = "arm,gic-v3";
		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
		#interrupt-cells = <3>;
		interrupt-controller;
		interrupt-parent = <&gic>;
		#redistributor-regions = <1>;
		reg =	<0 0x12200000 0 0x10000>,		//GICD
			<0 0x12280000 0 0x80000>,		//GICR
			<0 0x40440000 0 0x1000>;		//GICC
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
				<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
				<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
				<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
	};

	soc0: soc@10000000 {
		compatible = "aspeed,soc0","simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		hace: hace@12070000 {
			compatible = "aspeed,ast2700-hace";
			reg = <0 0x12070000 0 0x200>;
			clocks = <&soc0_clk AST2700_SOC0_CLK_GATE_YCLK>;
			resets = <&soc0_rst ASPEED_RESET_HACE>;
			status = "disabled";
		};

		emmc_controller: sdc@12090000 {
			compatible = "aspeed,ast2700-sd-controller";
			reg = <0 0x12090000 0 0x100>;
			#address-cells = <2>;
			#size-cells = <2>;
			clocks = <&soc0_clk AST2700_SOC0_CLK_GATE_EMMCCLK>;
			resets = <&soc0_rst ASPEED_RESET_EMMC>;
			ranges = <0 0 0 0x12090000 0 0x10000>;
			status = "disable";

			emmc: sdhci@12090100 {
				compatible = "aspeed,ast2700-sdhci";
				reg = <0 0x100 0 0x100>;
				sdhci,auto-cmd12;
				#interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&soc0_clk AST2700_SOC0_CLK_GATE_EMMCCLK>;
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_emmc_default>;
			};
		};

		sdrammc: sdrammc@12c00000 {
			compatible = "aspeed,ast2700-sdrammc";
			reg = <0 0x12c00000 0 0x3000 0 0x13000000 0 0x300 >;
			clocks = <&soc0_clk AST2700_SOC0_CLK_MPLL>;
			resets = <&soc0_rst ASPEED_RESET_SDRAM>;
		};

		syscon0: syscon@12c02000 {
			compatible = "syscon", "simple-mfd";
			reg = <0x0 0x12c02000 0x0 0x1000>;
			ranges = <0 0 0x0 0x12c02000 0x0 0x1000>;
			#address-cells = <2>;
			#size-cells = <2>;

			soc0_rst: reset-controller@12c02200 {
				compatible = "aspeed,ast2700-reset";
				reg = <0 0x200 0 0x40>;
				#reset-cells = <1>;
			};

			soc0_clk: clock-controller@12c02200 {
				compatible = "aspeed,ast2700-soc0-clk";
				reg = <0 0x240 0 0x1c0>;
				#clock-cells = <1>;
			};

			pinctrl0: pinctrl@12c02400 {
				compatible = "aspeed,ast2700-soc0-pinctrl";
				reg = <0 0x400 0 0x100>;
			};
		};

		ufs: ufs-wrapper@12c08000 {
			compatible = "aspeed,ast2700-ufs";
			reg = <0x0 0x12c08000 0x0 0x100>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges = <0 0 0 0x12c08000 0 0x400>;
			clocks = <&soc0_clk AST2700_SOC0_CLK_GATE_UFSCLK>;
			resets = <&soc0_rst ASPEED_RESET_UFS>;
			status = "disable";

			ufshc: ufshc@12c08200 {
				compatible = "cdns,ufshc-m31-16nm", "jedec,ufs-2.0";
				reg = <0x0 0x200 0x0 0x100>;
				interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
				freq-table-hz = <24000000 24000000>;
				clocks = <&soc0_clk AST2700_SOC0_CLK_MPLL>;
				clock-names = "core_clk";
				dma-coherent;
			};
		};

		uart4: serial@12c1a000 {
			compatible = "ns16550a";
			reg = <0x0 0x12c1a000 0x0 0x1000>;
			reg-shift = <2>;
			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&soc0_clk AST2700_SOC0_CLK_GATE_UART4CLK>;
			no-loopback-test;
			status = "disabled";
		};

		display_port: dp@12c0a000 {
			compatible = "aspeed,ast2700-displayport";
			reg = <0x0 0x12c0a000 0x0 0x200>,
			      <0x0 0x11000000 0x0 0x1000>,
			      <0x0 0x11010000 0x0 0x100>,
			      <0x0 0x11020000 0x0 0x4000>;
			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&soc0_clk AST2700_SOC0_CLK_GATE_DP>;
			resets = <&soc0_rst ASPEED_RESET_DP>, <&soc0_rst ASPEED_RESET_DP_MCU>;
			aspeed,scu = <&syscon0>;
			status = "disabled";
		};

		pcie_ep: pcie_ep@12c15000 {
			compatible = "aspeed,ast2700-pcie-ep";
			reg = <0 0x12c02000 0 0x1000>, <0 0x12c00000 0 0x200>,
			      <0 0x12c21000 0 0x200>, <0 0x12c22000 0 0x200>,
			      <0 0x12c1d000 0 0x200>, <0 0x14c3a000 0 0x200>;
			clocks = <&soc0_clk AST2700_SOC0_CLK_GATE_D1CLK>,
				 <&soc0_clk AST2700_SOC0_CLK_GATE_D2CLK>,
				 <&soc0_clk AST2700_SOC0_CLK_GATE_DACCLK>;
			status = "disabled";
		};

		vbios: vbios@0 {
			compatible = "aspeed,ast2700-vbios";
			reg = <0 0x12c21100 0 0x100>,		// e2m0
			      <0 0x12c22100 0 0x100>;		// e2m1
			aspeed,scu = <&syscon0>;
			status = "disabled";
		};
	};

	soc1: soc@14000000 {
		compatible = "aspeed,soc1","simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		fmc: flash-controller@14000000 {
			reg = <0x0 0x14000000 0x0 0xc4>,
			      <0x1 0x00000000 0x0 0x80000000>;
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "aspeed,ast2700-fmc";
			status = "disabled";
			clocks = <&soc1_clk AST2700_SOC1_CLK_AHB>;
			num-cs = <3>;

			flash@0 {
				reg = <0>;
				compatible = "jedec,spi-nor";
				status = "disabled";
			};

			flash@1 {
				reg = <1>;
				compatible = "jedec,spi-nor";
				status = "disabled";
			};

			flash@2 {
				reg = <2>;
				compatible = "jedec,spi-nor";
				status = "disabled";
			};
		};

		spi0: flash-controller@14010000 {
			reg = <0x0 0x14010000 0x0 0xc4>,
			      <0x1 0x80000000 0x0 0x80000000>;
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "aspeed,ast2700-spi";
			status = "disabled";
			clocks = <&soc1_clk AST2700_SOC1_CLK_AHB>;
			num-cs = <2>;

			flash@0 {
				reg = <0>;
				compatible = "jedec,spi-nor";
				status = "disabled";
			};

			flash@1 {
				reg = <1>;
				compatible = "jedec,spi-nor";
				status = "disabled";
			};
		};

		spi1: flash-controller@14020000 {
			reg = <0x0 0x14020000 0x0 0xc4>,
			      <0x2 0x00000000 0x0 0x80000000>;
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "aspeed,ast2700-spi";
			status = "disabled";
			clocks = <&soc1_clk AST2700_SOC1_CLK_AHB>;
			num-cs = <2>;

			flash@0 {
				reg = <0>;
				compatible = "jedec,spi-nor";
				status = "disabled";
			};

			flash@1 {
				reg = <1>;
				compatible = "jedec,spi-nor";
				status = "disabled";
			};
		};

		spi2: flash-controller@14030000 {
			reg = <0x0 0x14030000 0x0 0xc4>,
			      <0x2 0x80000000 0x0 0x80000000>;
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "aspeed,ast2700-spi";
			status = "disabled";
			clocks = <&soc1_clk AST2700_SOC1_CLK_AHB>;
			resets = <&soc1_rst ASPEED_RESET_SPI3>;
			num-cs = <2>;

			flash@0 {
				reg = <0>;
				compatible = "jedec,spi-nor";
				status = "disabled";
			};

			flash@1 {
				reg = <1>;
				compatible = "jedec,spi-nor";
				status = "disabled";
			};
		};

		mdio: bus@14040000 {
			compatible = "simple-bus";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges = <0 0 0 0x14040000 0 0x100>;

			mdio0: mdio@0 {
				compatible = "aspeed,ast2700-mdio";
				reg = <0 0 0 0x8>;
				resets = <&soc1_rst ASPEED_RESET_MII>;
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_mdio0_default>;
				status = "disabled";
			};

			mdio1: mdio@8 {
				compatible = "aspeed,ast2700-mdio";
				reg = <0 0x8 0 0x8>;
				resets = <&soc1_rst ASPEED_RESET_MII>;
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_mdio1_default>;
				status = "disabled";
			};

			mdio2: mdio@10 {
				compatible = "aspeed,ast2700-mdio";
				reg = <0 0x10 0 0x8>;
				resets = <&soc1_rst ASPEED_RESET_MII>;
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_mdio2_default>;
				status = "disabled";
			};
		};

		mac0: ftgmac@14050000 {
			compatible = "aspeed,ast2700-mac", "faraday,ftgmac100";
			reg = <0x0 0x14050000 0x0 0x200>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_MAC0CLK>;
			resets = <&soc1_rst ASPEED_RESET_MAC0>;
			status = "disabled";
		};

		mac1: ftgmac@14060000 {
			compatible = "aspeed,ast2700-mac", "faraday,ftgmac100";
			reg = <0x0 0x14060000 0x0 0x200>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_MAC1CLK>;
			resets = <&soc1_rst ASPEED_RESET_MAC1>;
			status = "disabled";
		};

		mac2: ftgmac@14070000 {
			compatible = "aspeed,ast2700-mac", "faraday,ftgmac100";
			reg = <0x0 0x14070000 0x0 0x200>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_MAC2CLK>;
			resets = <&soc1_rst ASPEED_RESET_MAC2>;
			status = "disabled";
		};

		otp: otp@14c07000 {
			compatible = "aspeed,ast2700-otp";
			reg = <0x0 0x14c07000 0x0 0x800>;
		};

		sdc: sdc@14080000 {
			compatible = "aspeed,ast2700-sd-controller";
			reg = <0 0x14080000 0 0x100>;
			#address-cells = <2>;
			#size-cells = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_SDCLK>;
			resets = <&soc1_rst ASPEED_RESET_SDC>;
			ranges = <0 0 0 0x14080000 0 0x10000>;
			status = "disable";

			sdhci: sdhci@14080100 {
				compatible = "aspeed,ast2700-sdhci";
				reg = <0 0x100 0 0x100>;
				clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_SDCLK>;
			};
		};

		syscon1: syscon@14c02000 {
			compatible = "syscon", "simple-mfd";
			reg = <0x0 0x14c02000 0x0 0x1000>;
			ranges = <0 0 0 0x14c02000 0 0x1000>;
			#address-cells = <2>;
			#size-cells = <2>;

			soc1_rst: reset-controller@14c02200 {
				compatible = "aspeed,ast2700-reset";
				reg = <0 0x200 0 0x40>;
				#reset-cells = <1>;
			};

			soc1_clk: clock-controller@14c02200 {
				compatible = "aspeed,ast2700-soc1-clk";
				reg = <0 0x240 0 0x1c0>;
				#clock-cells = <1>;
			};

			pinctrl1: pinctrl@14c02400 {
				compatible = "aspeed,ast2700-soc1-pinctrl";
				reg = <0 0x400 0 0x100>;
			};
		};

		uart0: serial@14c33000 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33000 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART0CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart1: serial@14c33100 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33100 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART1CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart2: serial@14c33200 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33200 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART2CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart3: serial@14c33300 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33300 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART3CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart5: serial@14c33400 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33400 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART5CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart6: serial@14c33500 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33500 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART6CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart7: serial@14c33600 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33600 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART7CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart8: serial@14c33700 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33700 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART8CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart9: serial@14c33800 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33800 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART9CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart10: serial@14c33900 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33900 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART10CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart11: serial@14c33a00 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33a00 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART11CLK>;
			no-loopback-test;
			status = "disabled";
		};

		uart12: serial@14c33b00 {
			compatible = "ns16550a";
			reg = <0x0 0x14c33b00 0x0 0x20>;
			reg-shift = <2>;
			clocks = <&soc1_clk AST2700_SOC1_CLK_GATE_UART12CLK>;
			clock-frequency = <1846154>;
			no-loopback-test;
			status = "disabled";
		};

		wdt0: watchdog@14c37000 {
			compatible = "aspeed,ast2700-wdt";
			reg = <0x0 0x14c37000 0x0 0x40>;
			status = "disabled";
		};

		wdt1: watchdog@14c37080 {
			compatible = "aspeed,ast2700-wdt";
			reg = <0x0 0x14c37080 0x0 0x40>;
			status = "disabled";
		};

		wdt2: watchdog@14c37100 {
			compatible = "aspeed,ast2700-wdt";
			reg = <0x0 0x14c37100 0x0 0x40>;
			status = "disabled";
		};

		wdt3: watchdog@14c37180 {
			compatible = "aspeed,ast2700-wdt";
			reg = <0x0 0x14c37180 0x0 0x40>;
			status = "disabled";
		};

		wdt4: watchdog@14c37200 {
			compatible = "aspeed,ast2700-wdt";
			reg = <0x0 0x14c37200 0x0 0x40>;
			status = "disabled";
		};

		wdt5: watchdog@14c37280 {
			compatible = "aspeed,ast2700-wdt";
			reg = <0x0 0x14c37280 0x0 0x40>;
			status = "disabled";
		};

		wdt6: watchdog@14c37300 {
			compatible = "aspeed,ast2700-wdt";
			reg = <0x0 0x14c37300 0x0 0x40>;
			status = "disabled";
		};

		wdt7: watchdog@14c37380 {
			compatible = "aspeed,ast2700-wdt";
			reg = <0x0 0x14c37380 0x0 0x40>;
			status = "disabled";
		};

		wdt_abr: watchdog@14c37400 {
			compatible = "aspeed,ast2700-wdt";
			reg = <0x0 0x14c37400 0x0 0x40>;
			status = "disabled";
		};

		i2c: bus@14c0f000 {
			compatible = "simple-bus";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges = <0 0 0 0x14c0f000 0 0x1100>;
		};
	};
};

&i2c {
	i2c_global: i2c-global-regs@0 {
	#address-cells = <1>;
	#size-cells = <0>;

		compatible = "aspeed,i2c-global", "syscon";
		reg = <0 0x0 0 0x40>;
	};

	i2c0: i2c@100 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0 0x100 0 0x80>;
		compatible = "aspeed,ast2700-i2c-bus";
		aspeed,global-regs = <&i2c_global>;
		bus-frequency = <100000>;
		interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
		resets = <&soc1_rst ASPEED_RESET_I2C>;
		clocks = <&soc1_clk AST2700_SOC1_CLK_APB>;
		pinctrl-names = "default";
		pinctrl-1 = <&pinctrl_i2c0_default>;
		status = "disabled";
	};

	i2c1: i2c@200 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0 0x200 0 0x80>;
		compatible = "aspeed,ast2700-i2c-bus";
		aspeed,global-regs = <&i2c_global>;
		bus-frequency = <100000>;
		interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
		resets = <&soc1_rst ASPEED_RESET_I2C>;
		clocks = <&soc1_clk AST2700_SOC1_CLK_APB>;
		pinctrl-names = "default";
		pinctrl-1 = <&pinctrl_i2c1_default>;
		status = "disabled";
	};

	i2c2: i2c@300 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0 0x300 0 0x80>;
		compatible = "aspeed,ast2700-i2c-bus";
		aspeed,global-regs = <&i2c_global>;
		bus-frequency = <100000>;
		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
		resets = <&soc1_rst ASPEED_RESET_I2C>;
		clocks = <&soc1_clk AST2700_SOC1_CLK_APB>;
		pinctrl-names = "default";
		pinctrl-1 = <&pinctrl_i2c2_default>;
		status = "disabled";
	};

	i2c3: i2c@400 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0 0x400 0 0x80>;
		compatible = "aspeed,ast2700-i2c-bus";
		aspeed,global-regs = <&i2c_global>;
		bus-frequency = <100000>;
		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
		resets = <&soc1_rst ASPEED_RESET_I2C>;
		clocks = <&soc1_clk AST2700_SOC1_CLK_APB>;
		pinctrl-names = "default";
		pinctrl-1 = <&pinctrl_i2c3_default>;
		status = "disabled";
	};

	i2c4: i2c@500 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0 0x500 0 0x80>;
		compatible = "aspeed,ast2700-i2c-bus";
		aspeed,global-regs = <&i2c_global>;
		bus-frequency = <100000>;
		interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
		resets = <&soc1_rst ASPEED_RESET_I2C>;
		clocks = <&soc1_clk AST2700_SOC1_CLK_APB>;
		pinctrl-names = "default";
		pinctrl-1 = <&pinctrl_i2c4_default>;
		status = "disabled";
	};
};

&pinctrl0 {
	pinctrl_emmc_default: emmc_default {
		function = "EMMC";
		groups = "EMMC";
	};

	pinctrl_emmc8bit_default: emmc8bit_default {
		function = "EMMC8BIT";
		groups = "EMMC8BIT";
	};

};

&pinctrl1 {
	pinctrl_i2c0_default: i2c0_default {
		function = "I2C0";
		groups = "I2C0";
	};

	pinctrl_i2c1_default: i2c1_default {
		function = "I2C1";
		groups = "I2C1";
	};

	pinctrl_i2c2_default: i2c2_default {
		function = "I2C2";
		groups = "I2C2";
	};

	pinctrl_i2c3_default: i2c3_default {
		function = "I2C3";
		groups = "I2C3";
	};

	pinctrl_i2c4_default: i2c4_default {
		function = "I2C4";
		groups = "I2C4";
	};

	pinctrl_mac1link_default: mac1link_default {
		function = "MAC1LINK";
		groups = "MAC1LINK";
	};

	pinctrl_mac2link_default: mac2link_default {
		function = "MAC2LINK";
		groups = "MAC2LINK";
	};

	pinctrl_mac3link_default: mac3link_default {
		function = "MAC3LINK";
		groups = "MAC3LINK";
	};

	pinctrl_mdio0_default: mdio0_default {
		function = "MDIO0";
		groups = "MDIO0";
	};

	pinctrl_mdio1_default: mdio1_default {
		function = "MDIO1";
		groups = "MDIO1";
	};

	pinctrl_mdio2_default: mdio2_default {
		function = "MDIO2";
		groups = "MDIO2";
	};

	pinctrl_rgmii0_default: rgmii0_default {
		function = "RGMII0";
		groups = "RGMII0";
	};

	pinctrl_rgmii1_default: rgmii1_default {
		function = "RGMII1";
		groups = "RGMII1";
	};

	pinctrl_rmii0_default: rmii0_default {
		function = "RMII0";
		groups = "RMII0";
	};

	pinctrl_rmii1_default: rmii1_default {
		function = "RMII1";
		groups = "RMII1";
	};

	pinctrl_fwspi_quad_default: fwspi_quad_default {
		function = "FWSPIQUAD";
		groups = "FWSPIQUAD";
	};

	pinctrl_spi0_default: spi0_default {
		function = "SPI0";
		groups = "SPI0";
	};

	pinctrl_spi0_cs1_default: spi0_cs1_default {
		function = "SPI0CS1";
		groups = "SPI0CS1";
	};

	pinctrl_spi0_quad_default: spi0_quad_default {
		function = "SPI0QUAD";
		groups = "SPI0QUAD";
	};

	pinctrl_spi1_default: spi1_default {
		function = "SPI1";
		groups = "SPI1";
	};

	pinctrl_spi1_cs1_default: spi1_cs1_default {
		function = "SPI1CS1";
		groups = "SPI1CS1";
	};

	pinctrl_spi1_quad_default: spi1_quad_default {
		function = "SPI1QUAD";
		groups = "SPI1QUAD";
	};

	pinctrl_spi2_default: spi2_default {
		function = "SPI2";
		groups = "SPI2";
	};

	pinctrl_spi2_cs1_default: spi2_cs1_default {
		function = "SPI2CS1";
		groups = "SPI2CS1";
	};

	pinctrl_spi2_quad_default: spi2_quad_default {
		function = "SPI1QUAD";
		groups = "SPI1QUAD";
	};
};

#ifdef CONFIG_ASPEED_DP
#include "ast2700-dp-fw.dtsi"
#endif
