20:11:31 INFO  : Registering command handlers for SDK TCF services
20:11:31 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
20:11:33 INFO  : XSCT server has started successfully.
20:11:33 INFO  : Successfully done setting XSCT server connection channel  
20:11:33 INFO  : Successfully done setting SDK workspace  
20:11:33 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
21:12:52 INFO  : Registering command handlers for SDK TCF services
21:12:52 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
21:12:54 INFO  : XSCT server has started successfully.
21:12:54 INFO  : Successfully done setting XSCT server connection channel  
21:12:54 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
21:12:54 INFO  : Successfully done setting SDK workspace  
21:12:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:17:26 INFO  : 'jtag frequency' command is executed.
21:17:26 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:17:28 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:17:28 INFO  : Context for 'APU' is selected.
21:17:28 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:17:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:28 INFO  : Context for 'APU' is selected.
21:17:28 INFO  : 'stop' command is executed.
21:17:29 INFO  : 'ps7_init' command is executed.
21:17:29 INFO  : 'ps7_post_config' command is executed.
21:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:29 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:29 INFO  : 'con' command is executed.
21:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:17:29 INFO  : Disconnected from the channel tcfchan#1.
21:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:18:13 INFO  : 'jtag frequency' command is executed.
21:18:13 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:18:16 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:18:16 INFO  : Context for 'APU' is selected.
21:18:17 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:18 INFO  : Context for 'APU' is selected.
21:18:18 INFO  : 'stop' command is executed.
21:18:18 INFO  : 'ps7_init' command is executed.
21:18:18 INFO  : 'ps7_post_config' command is executed.
21:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:18 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:18 INFO  : 'con' command is executed.
21:18:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:18:18 INFO  : Disconnected from the channel tcfchan#2.
21:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:18 INFO  : 'jtag frequency' command is executed.
21:19:18 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:19:21 INFO  : Context for 'APU' is selected.
21:19:22 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:22 INFO  : Context for 'APU' is selected.
21:19:22 INFO  : 'stop' command is executed.
21:19:23 INFO  : 'ps7_init' command is executed.
21:19:23 INFO  : 'ps7_post_config' command is executed.
21:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:23 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:23 INFO  : 'con' command is executed.
21:19:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:23 INFO  : Disconnected from the channel tcfchan#3.
10:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:52:54 INFO  : 'jtag frequency' command is executed.
10:52:54 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:52:57 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:52:57 INFO  : Context for 'APU' is selected.
10:52:59 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:59 INFO  : Context for 'APU' is selected.
10:53:00 INFO  : 'stop' command is executed.
10:53:00 INFO  : 'ps7_init' command is executed.
10:53:00 INFO  : 'ps7_post_config' command is executed.
10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : 'con' command is executed.
10:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:53:00 INFO  : Disconnected from the channel tcfchan#4.
10:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:55:55 INFO  : 'jtag frequency' command is executed.
10:55:55 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:57 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:57 INFO  : Context for 'APU' is selected.
10:55:59 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:59 INFO  : Context for 'APU' is selected.
10:55:59 INFO  : 'stop' command is executed.
10:55:59 INFO  : 'ps7_init' command is executed.
10:55:59 INFO  : 'ps7_post_config' command is executed.
10:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:00 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:00 INFO  : 'con' command is executed.
10:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:56:00 INFO  : Disconnected from the channel tcfchan#5.
10:57:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:57:35 INFO  : 'jtag frequency' command is executed.
10:57:35 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:57:38 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:57:38 INFO  : Context for 'APU' is selected.
10:57:39 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:57:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:39 INFO  : Context for 'APU' is selected.
10:57:39 INFO  : 'stop' command is executed.
10:57:40 INFO  : 'ps7_init' command is executed.
10:57:40 INFO  : 'ps7_post_config' command is executed.
10:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:40 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:40 INFO  : 'con' command is executed.
10:57:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:57:40 INFO  : Disconnected from the channel tcfchan#6.
10:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:58:29 INFO  : 'jtag frequency' command is executed.
10:58:29 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:58:32 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:58:32 INFO  : Context for 'APU' is selected.
10:58:33 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:33 INFO  : Context for 'APU' is selected.
10:58:33 INFO  : 'stop' command is executed.
10:58:34 INFO  : 'ps7_init' command is executed.
10:58:34 INFO  : 'ps7_post_config' command is executed.
10:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:34 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:34 INFO  : 'con' command is executed.
10:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:58:34 INFO  : Disconnected from the channel tcfchan#7.
11:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:02:39 INFO  : 'jtag frequency' command is executed.
11:02:39 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:02:41 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:41 INFO  : Context for 'APU' is selected.
11:02:43 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:02:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:43 INFO  : Context for 'APU' is selected.
11:02:43 INFO  : 'stop' command is executed.
11:02:43 INFO  : 'ps7_init' command is executed.
11:02:43 INFO  : 'ps7_post_config' command is executed.
11:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:44 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:44 INFO  : 'con' command is executed.
11:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:02:44 INFO  : Disconnected from the channel tcfchan#8.
11:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:04:58 INFO  : 'jtag frequency' command is executed.
11:04:58 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:05:01 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:05:01 INFO  : Context for 'APU' is selected.
11:05:02 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:05:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:02 INFO  : Context for 'APU' is selected.
11:05:03 INFO  : 'stop' command is executed.
11:05:03 INFO  : 'ps7_init' command is executed.
11:05:03 INFO  : 'ps7_post_config' command is executed.
11:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:03 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:03 INFO  : 'con' command is executed.
11:05:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:05:03 INFO  : Disconnected from the channel tcfchan#9.
11:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:05:47 INFO  : 'jtag frequency' command is executed.
11:05:47 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:05:49 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:05:49 INFO  : Context for 'APU' is selected.
11:05:51 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:51 INFO  : Context for 'APU' is selected.
11:05:51 INFO  : 'stop' command is executed.
11:05:53 ERROR : Memory read error at 0xE0000034. AP transaction timeout
11:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

11:06:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:06:58 INFO  : 'jtag frequency' command is executed.
11:06:58 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:07:04 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:07:05 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
11:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:21 INFO  : 'jtag frequency' command is executed.
11:07:21 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:07:27 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:07:27 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
11:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:38 INFO  : 'jtag frequency' command is executed.
11:07:38 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:07:45 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:07:45 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
11:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

11:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:08:08 INFO  : 'jtag frequency' command is executed.
11:08:08 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:08:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:08:10 INFO  : Context for 'APU' is selected.
11:08:10 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:10 INFO  : Context for 'APU' is selected.
11:08:11 INFO  : 'stop' command is executed.
11:08:11 INFO  : 'ps7_init' command is executed.
11:08:11 INFO  : 'ps7_post_config' command is executed.
11:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:11 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:11 INFO  : 'con' command is executed.
11:08:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:08:11 INFO  : Disconnected from the channel tcfchan#10.
11:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:09:51 INFO  : 'jtag frequency' command is executed.
11:09:51 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:09:53 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:53 INFO  : Context for 'APU' is selected.
11:09:55 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:55 INFO  : Context for 'APU' is selected.
11:09:55 INFO  : 'stop' command is executed.
11:09:55 INFO  : 'ps7_init' command is executed.
11:09:55 INFO  : 'ps7_post_config' command is executed.
11:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:56 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:56 INFO  : 'con' command is executed.
11:09:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:09:56 INFO  : Disconnected from the channel tcfchan#11.
11:11:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:11:04 INFO  : 'jtag frequency' command is executed.
11:11:04 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:11:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:11:07 INFO  : Context for 'APU' is selected.
11:11:08 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:08 INFO  : Context for 'APU' is selected.
11:11:08 INFO  : 'stop' command is executed.
11:11:09 INFO  : 'ps7_init' command is executed.
11:11:09 INFO  : 'ps7_post_config' command is executed.
11:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:09 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:09 INFO  : 'con' command is executed.
11:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:11:09 INFO  : Disconnected from the channel tcfchan#12.
11:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:29 INFO  : 'jtag frequency' command is executed.
11:14:29 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:31 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:14:31 INFO  : Context for 'APU' is selected.
11:14:33 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:14:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:33 INFO  : Context for 'APU' is selected.
11:14:33 INFO  : 'stop' command is executed.
11:14:33 INFO  : 'ps7_init' command is executed.
11:14:33 INFO  : 'ps7_post_config' command is executed.
11:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:34 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:34 INFO  : 'con' command is executed.
11:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:14:34 INFO  : Disconnected from the channel tcfchan#13.
11:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:24:15 INFO  : 'jtag frequency' command is executed.
11:24:15 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:24:18 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:18 INFO  : Context for 'APU' is selected.
11:24:18 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:18 INFO  : Context for 'APU' is selected.
11:24:18 INFO  : 'stop' command is executed.
11:24:18 INFO  : 'ps7_init' command is executed.
11:24:18 INFO  : 'ps7_post_config' command is executed.
11:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:19 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:19 INFO  : 'con' command is executed.
11:24:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:24:19 INFO  : Disconnected from the channel tcfchan#14.
11:27:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:27:09 INFO  : 'jtag frequency' command is executed.
11:27:09 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:27:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:12 INFO  : Context for 'APU' is selected.
11:27:13 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:27:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:13 INFO  : Context for 'APU' is selected.
11:27:13 INFO  : 'stop' command is executed.
11:27:14 INFO  : 'ps7_init' command is executed.
11:27:14 INFO  : 'ps7_post_config' command is executed.
11:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:14 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:14 INFO  : 'con' command is executed.
11:27:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:27:14 INFO  : Disconnected from the channel tcfchan#15.
11:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:29:23 INFO  : 'jtag frequency' command is executed.
11:29:23 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:29:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:29:26 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:29:26 INFO  : Context for 'APU' is selected.
11:29:27 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:27 INFO  : Context for 'APU' is selected.
11:29:27 INFO  : 'stop' command is executed.
11:29:27 INFO  : 'ps7_init' command is executed.
11:29:27 INFO  : 'ps7_post_config' command is executed.
11:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:28 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:28 INFO  : 'con' command is executed.
11:29:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:29:28 INFO  : Disconnected from the channel tcfchan#16.
11:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:33:19 INFO  : 'jtag frequency' command is executed.
11:33:19 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:33:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:33:22 INFO  : Context for 'APU' is selected.
11:33:23 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:23 INFO  : Context for 'APU' is selected.
11:33:23 INFO  : 'stop' command is executed.
11:33:24 INFO  : 'ps7_init' command is executed.
11:33:24 INFO  : 'ps7_post_config' command is executed.
11:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:24 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:24 INFO  : 'con' command is executed.
11:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:33:24 INFO  : Disconnected from the channel tcfchan#17.
11:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:34:17 INFO  : 'jtag frequency' command is executed.
11:34:17 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:34:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:19 INFO  : Context for 'APU' is selected.
11:34:21 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:21 INFO  : Context for 'APU' is selected.
11:34:21 INFO  : 'stop' command is executed.
11:34:21 INFO  : 'ps7_init' command is executed.
11:34:21 INFO  : 'ps7_post_config' command is executed.
11:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:22 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:22 INFO  : 'con' command is executed.
11:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:34:22 INFO  : Disconnected from the channel tcfchan#18.
11:55:42 INFO  : Registering command handlers for SDK TCF services
11:55:44 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
11:55:47 INFO  : XSCT server has started successfully.
11:55:52 INFO  : Successfully done setting XSCT server connection channel  
11:55:52 INFO  : Successfully done setting SDK workspace  
11:55:52 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
11:55:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:55:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1569556457506,  Project:1569499802395
11:55:57 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
11:55:57 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:56:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:56:08 INFO  : 
11:56:09 INFO  : Updating hardware inferred compiler options for sort_text.
11:56:09 INFO  : Clearing existing target manager status.
12:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:03:16 INFO  : 'jtag frequency' command is executed.
12:03:16 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:03:19 INFO  : Context for 'APU' is selected.
12:03:19 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:03:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:19 INFO  : Context for 'APU' is selected.
12:03:19 INFO  : 'stop' command is executed.
12:03:19 INFO  : 'ps7_init' command is executed.
12:03:19 INFO  : 'ps7_post_config' command is executed.
12:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:20 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:20 INFO  : 'con' command is executed.
12:03:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:03:20 INFO  : Disconnected from the channel tcfchan#1.
12:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:30 INFO  : 'jtag frequency' command is executed.
12:05:30 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:32 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:05:32 INFO  : Context for 'APU' is selected.
12:05:34 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:05:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:34 INFO  : Context for 'APU' is selected.
12:05:34 INFO  : 'stop' command is executed.
12:05:35 INFO  : 'ps7_init' command is executed.
12:05:35 INFO  : 'ps7_post_config' command is executed.
12:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:35 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:35 INFO  : 'con' command is executed.
12:05:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:35 INFO  : Disconnected from the channel tcfchan#2.
13:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:08:03 INFO  : 'jtag frequency' command is executed.
13:08:03 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:08:06 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:08:06 INFO  : Context for 'APU' is selected.
13:08:06 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:08:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:06 INFO  : Context for 'APU' is selected.
13:08:06 INFO  : 'stop' command is executed.
13:08:06 INFO  : 'ps7_init' command is executed.
13:08:06 INFO  : 'ps7_post_config' command is executed.
13:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:06 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:06 INFO  : 'con' command is executed.
13:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:08:06 INFO  : Disconnected from the channel tcfchan#3.
13:26:51 INFO  : Registering command handlers for SDK TCF services
13:26:52 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
13:26:56 INFO  : XSCT server has started successfully.
13:26:58 INFO  : Successfully done setting XSCT server connection channel  
13:26:58 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
13:26:58 INFO  : Successfully done setting SDK workspace  
13:26:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:27:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1569561926410,  Project:1569556457506
13:27:02 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
13:27:02 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:27:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:27:08 INFO  : 
13:27:09 INFO  : Updating hardware inferred compiler options for sort_text.
13:27:09 INFO  : Clearing existing target manager status.
13:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:28:12 INFO  : 'jtag frequency' command is executed.
13:28:12 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:28:14 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:28:14 INFO  : Context for 'APU' is selected.
13:28:14 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:28:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:14 INFO  : Context for 'APU' is selected.
13:28:14 INFO  : 'stop' command is executed.
13:28:15 INFO  : 'ps7_init' command is executed.
13:28:15 INFO  : 'ps7_post_config' command is executed.
13:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:15 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort_text/Debug/sort_text.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:15 INFO  : 'con' command is executed.
13:28:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:28:15 INFO  : Disconnected from the channel tcfchan#1.
18:52:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1569581478180,  Project:1569561926410
18:52:16 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:52:32 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
18:53:44 INFO  : Registering command handlers for SDK TCF services
18:53:45 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
18:53:48 INFO  : XSCT server has started successfully.
18:53:50 INFO  : Successfully done setting XSCT server connection channel  
18:53:50 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
18:53:50 INFO  : Successfully done setting SDK workspace  
19:01:03 INFO  : Registering command handlers for SDK TCF services
19:01:04 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
19:01:06 INFO  : XSCT server has started successfully.
19:01:06 INFO  : Successfully done setting XSCT server connection channel  
19:01:06 INFO  : Successfully done setting SDK workspace  
19:01:06 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
19:01:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
19:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:02:55 INFO  : 'fpga -state' command is executed.
19:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:04:06 INFO  : 'jtag frequency' command is executed.
19:04:06 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:04:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:04:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:04:08 INFO  : Context for 'APU' is selected.
19:04:08 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:04:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:08 INFO  : Context for 'APU' is selected.
19:04:08 INFO  : 'stop' command is executed.
19:04:09 INFO  : 'ps7_init' command is executed.
19:04:09 INFO  : 'ps7_post_config' command is executed.
19:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:04:09 INFO  : Disconnected from the channel tcfchan#1.
19:05:48 INFO  : Registering command handlers for SDK TCF services
19:05:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
19:05:50 INFO  : XSCT server has started successfully.
19:05:50 INFO  : Successfully done setting XSCT server connection channel  
19:05:50 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
19:05:50 INFO  : Successfully done setting SDK workspace  
19:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:46 INFO  : 'jtag frequency' command is executed.
19:07:46 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:07:48 INFO  : Context for 'APU' is selected.
19:07:48 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:48 INFO  : Context for 'APU' is selected.
19:07:48 INFO  : 'stop' command is executed.
19:07:48 INFO  : 'ps7_init' command is executed.
19:07:48 INFO  : 'ps7_post_config' command is executed.
19:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:49 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:49 INFO  : 'con' command is executed.
19:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:07:49 INFO  : Disconnected from the channel tcfchan#1.
19:09:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:02 INFO  : 'jtag frequency' command is executed.
19:09:02 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:09:05 INFO  : Context for 'APU' is selected.
19:09:07 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:09:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:07 INFO  : Context for 'APU' is selected.
19:09:07 INFO  : 'stop' command is executed.
19:09:08 INFO  : 'ps7_init' command is executed.
19:09:09 INFO  : 'ps7_post_config' command is executed.
19:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:11 ERROR : Memory write error at 0x100000. AP transaction timeout
19:09:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
----------------End of Script----------------

19:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:28 INFO  : 'jtag frequency' command is executed.
19:09:28 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:32 ERROR : fpga configuration failed. DONE PIN is not HIGH
19:09:32 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
19:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

19:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:49 INFO  : 'jtag frequency' command is executed.
19:09:49 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:52 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:09:52 INFO  : Context for 'APU' is selected.
19:09:52 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:09:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:52 INFO  : Context for 'APU' is selected.
19:09:52 INFO  : 'stop' command is executed.
19:09:52 INFO  : 'ps7_init' command is executed.
19:09:52 INFO  : 'ps7_post_config' command is executed.
19:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:53 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:53 INFO  : 'con' command is executed.
19:09:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:09:53 INFO  : Disconnected from the channel tcfchan#2.
19:20:39 INFO  : Registering command handlers for SDK TCF services
19:20:39 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
19:20:41 INFO  : XSCT server has started successfully.
19:20:43 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
19:20:43 INFO  : Successfully done setting XSCT server connection channel  
19:20:43 INFO  : Successfully done setting SDK workspace  
19:20:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:20:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1569583173473,  Project:1569581478180
19:20:47 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
19:20:47 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:20:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:20:54 INFO  : 
19:20:55 INFO  : Updating hardware inferred compiler options for sort.
19:20:57 INFO  : Clearing existing target manager status.
19:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:21:38 INFO  : 'jtag frequency' command is executed.
19:21:38 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:21:41 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:21:41 INFO  : Context for 'APU' is selected.
19:21:41 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:21:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:41 INFO  : Context for 'APU' is selected.
19:21:41 INFO  : 'stop' command is executed.
19:21:41 INFO  : 'ps7_init' command is executed.
19:21:41 INFO  : 'ps7_post_config' command is executed.
19:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:42 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:42 INFO  : 'con' command is executed.
19:21:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:21:42 INFO  : Disconnected from the channel tcfchan#1.
19:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:23:09 INFO  : 'jtag frequency' command is executed.
19:23:09 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:23:11 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:23:12 INFO  : Context for 'APU' is selected.
19:23:13 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:23:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:13 INFO  : Context for 'APU' is selected.
19:23:13 INFO  : 'stop' command is executed.
19:23:14 INFO  : 'ps7_init' command is executed.
19:23:14 INFO  : 'ps7_post_config' command is executed.
19:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:14 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:14 INFO  : 'con' command is executed.
19:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:23:14 INFO  : Disconnected from the channel tcfchan#2.
19:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:24:21 INFO  : 'jtag frequency' command is executed.
19:24:21 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:24:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:24:23 INFO  : Context for 'APU' is selected.
19:24:23 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:23 INFO  : Context for 'APU' is selected.
19:24:23 INFO  : 'stop' command is executed.
19:24:23 INFO  : 'ps7_init' command is executed.
19:24:23 INFO  : 'ps7_post_config' command is executed.
19:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:24 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:24 INFO  : 'con' command is executed.
19:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:24:24 INFO  : Disconnected from the channel tcfchan#3.
19:33:16 INFO  : Registering command handlers for SDK TCF services
19:33:17 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
19:33:19 INFO  : XSCT server has started successfully.
19:33:19 INFO  : Successfully done setting XSCT server connection channel  
19:33:19 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
19:33:19 INFO  : Successfully done setting SDK workspace  
19:33:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:33:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1569583956900,  Project:1569583173473
19:33:22 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
19:33:22 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:33:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:33:26 INFO  : 
19:33:27 INFO  : Updating hardware inferred compiler options for sort.
19:33:28 INFO  : Clearing existing target manager status.
19:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:34:54 INFO  : 'jtag frequency' command is executed.
19:34:54 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:34:56 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:34:56 INFO  : Context for 'APU' is selected.
19:34:57 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:57 INFO  : Context for 'APU' is selected.
19:34:57 INFO  : 'stop' command is executed.
19:34:57 INFO  : 'ps7_init' command is executed.
19:34:57 INFO  : 'ps7_post_config' command is executed.
19:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:57 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:57 INFO  : 'con' command is executed.
19:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:34:57 INFO  : Disconnected from the channel tcfchan#1.
19:36:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:36:58 INFO  : 'jtag frequency' command is executed.
19:36:58 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:37:01 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:37:01 INFO  : Context for 'APU' is selected.
19:37:02 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:37:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:02 INFO  : Context for 'APU' is selected.
19:37:02 INFO  : 'stop' command is executed.
19:37:03 INFO  : 'ps7_init' command is executed.
19:37:03 INFO  : 'ps7_post_config' command is executed.
19:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:03 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:03 INFO  : 'con' command is executed.
19:37:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:37:03 INFO  : Disconnected from the channel tcfchan#2.
19:38:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:06 INFO  : 'jtag frequency' command is executed.
19:38:06 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:38:08 INFO  : Context for 'APU' is selected.
19:38:08 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:38:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:08 INFO  : Context for 'APU' is selected.
19:38:08 INFO  : 'stop' command is executed.
19:38:09 INFO  : 'ps7_init' command is executed.
19:38:09 INFO  : 'ps7_post_config' command is executed.
19:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:09 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:09 INFO  : 'con' command is executed.
19:38:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:38:09 INFO  : Disconnected from the channel tcfchan#3.
19:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:27 INFO  : 'jtag frequency' command is executed.
19:38:27 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:30 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:38:30 INFO  : Context for 'APU' is selected.
19:38:30 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:38:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:30 INFO  : Context for 'APU' is selected.
19:38:30 INFO  : 'stop' command is executed.
19:38:30 INFO  : 'ps7_init' command is executed.
19:38:30 INFO  : 'ps7_post_config' command is executed.
19:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:30 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:30 INFO  : 'con' command is executed.
19:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:38:30 INFO  : Disconnected from the channel tcfchan#4.
18:06:45 INFO  : Registering command handlers for SDK TCF services
18:06:47 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
18:06:51 INFO  : XSCT server has started successfully.
18:06:56 INFO  : Successfully done setting XSCT server connection channel  
18:06:56 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
18:06:56 INFO  : Successfully done setting SDK workspace  
18:06:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:07:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1570356298045,  Project:1569583956900
18:07:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
18:07:03 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:07:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:07:19 INFO  : 
18:07:20 INFO  : Updating hardware inferred compiler options for sort.
18:08:00 INFO  : Clearing existing target manager status.
18:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:32 INFO  : 'jtag frequency' command is executed.
18:18:32 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:18:34 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:18:34 INFO  : Context for 'APU' is selected.
18:18:34 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:34 INFO  : Context for 'APU' is selected.
18:18:34 INFO  : 'stop' command is executed.
18:18:34 INFO  : 'ps7_init' command is executed.
18:18:34 INFO  : 'ps7_post_config' command is executed.
18:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:35 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:35 INFO  : 'con' command is executed.
18:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:18:35 INFO  : Disconnected from the channel tcfchan#1.
18:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:38 INFO  : 'jtag frequency' command is executed.
18:20:38 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:20:41 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:20:41 INFO  : Context for 'APU' is selected.
18:20:43 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:43 INFO  : Context for 'APU' is selected.
18:20:43 INFO  : 'stop' command is executed.
18:20:43 INFO  : 'ps7_init' command is executed.
18:20:43 INFO  : 'ps7_post_config' command is executed.
18:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:44 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:44 INFO  : 'con' command is executed.
18:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:20:44 INFO  : Disconnected from the channel tcfchan#2.
18:33:41 INFO  : Registering command handlers for SDK TCF services
18:33:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
18:33:44 INFO  : XSCT server has started successfully.
18:33:44 INFO  : Successfully done setting XSCT server connection channel  
18:33:44 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
18:33:44 INFO  : Successfully done setting SDK workspace  
18:33:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:33:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1570357995705,  Project:1570356298045
18:33:47 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
18:33:47 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:33:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:33:52 INFO  : 
18:33:53 INFO  : Updating hardware inferred compiler options for sort.
18:33:56 INFO  : Clearing existing target manager status.
18:34:25 INFO  : Registering command handlers for SDK TCF services
18:34:26 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
18:34:28 INFO  : XSCT server has started successfully.
18:34:28 INFO  : Successfully done setting XSCT server connection channel  
18:34:28 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
18:34:28 INFO  : Successfully done setting SDK workspace  
18:34:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:36:20 INFO  : Registering command handlers for SDK TCF services
18:36:21 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
18:36:23 INFO  : XSCT server has started successfully.
18:36:23 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
18:36:23 INFO  : Successfully done setting XSCT server connection channel  
18:36:23 INFO  : Successfully done setting SDK workspace  
18:36:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:36:36 INFO  : 'fpga -state' command is executed.
18:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:36:36 INFO  : 'jtag frequency' command is executed.
18:36:36 INFO  : Context for 'APU' is selected.
18:36:36 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

18:36:36 INFO  : Disconnected from the channel tcfchan#1.
18:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:37:14 INFO  : 'jtag frequency' command is executed.
18:37:14 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:14 INFO  : Context for 'APU' is selected.
18:37:14 INFO  : System reset is completed.
18:37:17 INFO  : 'after 3000' command is executed.
18:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:37:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:37:19 INFO  : Context for 'APU' is selected.
18:37:21 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:37:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:21 INFO  : Context for 'APU' is selected.
18:37:22 INFO  : 'ps7_init' command is executed.
18:37:22 INFO  : 'ps7_post_config' command is executed.
18:37:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:37:22 INFO  : Disconnected from the channel tcfchan#2.
18:38:32 INFO  : Registering command handlers for SDK TCF services
18:38:33 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
18:38:35 INFO  : XSCT server has started successfully.
18:38:35 INFO  : Successfully done setting XSCT server connection channel  
18:38:35 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
18:38:35 INFO  : Successfully done setting SDK workspace  
18:38:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:45:46 INFO  : Registering command handlers for SDK TCF services
18:45:47 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
18:45:49 INFO  : XSCT server has started successfully.
18:45:49 INFO  : Successfully done setting XSCT server connection channel  
18:45:49 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
18:45:49 INFO  : Successfully done setting SDK workspace  
18:45:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:46:38 INFO  : Registering command handlers for SDK TCF services
18:46:39 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
18:46:41 INFO  : XSCT server has started successfully.
18:46:41 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
18:46:41 INFO  : Successfully done setting XSCT server connection channel  
18:46:41 INFO  : Successfully done setting SDK workspace  
18:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:48:59 INFO  : 'jtag frequency' command is executed.
18:48:59 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:59 INFO  : Context for 'APU' is selected.
18:48:59 INFO  : System reset is completed.
18:49:02 INFO  : 'after 3000' command is executed.
18:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:49:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:05 INFO  : Context for 'APU' is selected.
18:49:05 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:05 INFO  : Context for 'APU' is selected.
18:49:05 INFO  : 'ps7_init' command is executed.
18:49:05 INFO  : 'ps7_post_config' command is executed.
18:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:06 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:06 INFO  : 'con' command is executed.
18:49:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:49:06 INFO  : Disconnected from the channel tcfchan#1.
14:36:22 INFO  : Registering command handlers for SDK TCF services
14:36:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
14:36:34 INFO  : XSCT server has started successfully.
14:36:34 INFO  : Successfully done setting XSCT server connection channel  
14:36:36 INFO  : Successfully done setting SDK workspace  
14:36:36 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
14:36:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:36:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1570430093020,  Project:1570357995705
14:36:42 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
14:36:42 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:36:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:36:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::remove: OC: "D:\FPGA\sort_test\sort_test.sdk\sort_bsp/ps7_cortexa9_0\libsrc\sort_v1_0"

14:36:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

14:36:47 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

14:36:47 ERROR : Error updating BSP project MSS files.
14:36:48 INFO  : Updating hardware inferred compiler options for sort.
14:36:48 INFO  : Clearing existing target manager status.
14:40:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:40:30 INFO  : 'jtag frequency' command is executed.
14:40:30 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:30 INFO  : Context for 'APU' is selected.
14:40:30 INFO  : System reset is completed.
14:40:33 INFO  : 'after 3000' command is executed.
14:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:40:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:40:35 INFO  : Context for 'APU' is selected.
14:40:35 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:40:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:35 INFO  : Context for 'APU' is selected.
14:40:36 INFO  : 'ps7_init' command is executed.
14:40:36 INFO  : 'ps7_post_config' command is executed.
14:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:36 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:36 INFO  : 'con' command is executed.
14:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:40:36 INFO  : Disconnected from the channel tcfchan#1.
14:41:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:48 INFO  : 'jtag frequency' command is executed.
14:41:48 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:48 INFO  : Context for 'APU' is selected.
14:41:48 INFO  : System reset is completed.
14:41:51 INFO  : 'after 3000' command is executed.
14:41:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:41:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:41:54 INFO  : Context for 'APU' is selected.
14:41:55 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:55 INFO  : Context for 'APU' is selected.
14:41:56 INFO  : 'ps7_init' command is executed.
14:41:56 INFO  : 'ps7_post_config' command is executed.
14:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:56 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:56 INFO  : 'con' command is executed.
14:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:41:56 INFO  : Disconnected from the channel tcfchan#2.
14:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:42:45 INFO  : 'jtag frequency' command is executed.
14:42:45 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:45 INFO  : Context for 'APU' is selected.
14:42:46 INFO  : System reset is completed.
14:42:49 INFO  : 'after 3000' command is executed.
14:42:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:42:51 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:51 INFO  : Context for 'APU' is selected.
14:42:51 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:51 INFO  : Context for 'APU' is selected.
14:42:51 INFO  : 'ps7_init' command is executed.
14:42:51 INFO  : 'ps7_post_config' command is executed.
14:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:52 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:52 INFO  : 'con' command is executed.
14:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:42:52 INFO  : Disconnected from the channel tcfchan#3.
19:04:06 INFO  : Registering command handlers for SDK TCF services
19:04:06 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
19:04:08 INFO  : XSCT server has started successfully.
19:04:08 INFO  : Successfully done setting XSCT server connection channel  
19:04:08 INFO  : Successfully done setting SDK workspace  
19:04:08 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
19:04:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:06:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:06:23 INFO  : 'jtag frequency' command is executed.
19:06:23 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:23 INFO  : Context for 'APU' is selected.
19:06:23 INFO  : System reset is completed.
19:06:26 INFO  : 'after 3000' command is executed.
19:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:06:28 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:06:28 INFO  : Context for 'APU' is selected.
19:06:28 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:06:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:29 INFO  : Context for 'APU' is selected.
19:06:29 INFO  : 'ps7_init' command is executed.
19:06:29 INFO  : 'ps7_post_config' command is executed.
19:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:29 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:29 INFO  : 'con' command is executed.
19:06:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:06:29 INFO  : Disconnected from the channel tcfchan#1.
19:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:25:37 INFO  : 'jtag frequency' command is executed.
19:25:37 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:37 INFO  : Context for 'APU' is selected.
19:25:37 INFO  : System reset is completed.
19:25:40 INFO  : 'after 3000' command is executed.
19:25:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:25:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:25:43 INFO  : Context for 'APU' is selected.
19:25:43 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:43 INFO  : Context for 'APU' is selected.
19:25:43 INFO  : 'ps7_init' command is executed.
19:25:43 INFO  : 'ps7_post_config' command is executed.
19:25:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:44 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:44 INFO  : 'con' command is executed.
19:25:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:25:44 INFO  : Disconnected from the channel tcfchan#2.
19:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:26:24 INFO  : 'jtag frequency' command is executed.
19:26:24 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:25 INFO  : Context for 'APU' is selected.
19:26:25 INFO  : System reset is completed.
19:26:28 INFO  : 'after 3000' command is executed.
19:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:26:31 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:26:31 INFO  : Context for 'APU' is selected.
19:26:32 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:32 INFO  : Context for 'APU' is selected.
19:26:33 INFO  : 'ps7_init' command is executed.
19:26:33 INFO  : 'ps7_post_config' command is executed.
19:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:33 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:33 INFO  : 'con' command is executed.
19:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:26:33 INFO  : Disconnected from the channel tcfchan#3.
10:39:17 INFO  : Registering command handlers for SDK TCF services
10:39:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
10:39:23 INFO  : XSCT server has started successfully.
10:39:24 INFO  : Successfully done setting XSCT server connection channel  
10:39:30 INFO  : Successfully done setting SDK workspace  
10:39:30 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
10:39:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:39:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1570761433538,  Project:1570430093020
10:39:39 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
10:39:39 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:39:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:39:52 INFO  : 
10:39:53 INFO  : Updating hardware inferred compiler options for sort.
10:39:53 INFO  : Clearing existing target manager status.
10:46:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:46:52 INFO  : 'jtag frequency' command is executed.
10:46:52 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:46:52 INFO  : Context for 'APU' is selected.
10:46:52 INFO  : System reset is completed.
10:46:55 INFO  : 'after 3000' command is executed.
10:46:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:46:58 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:46:58 INFO  : Context for 'APU' is selected.
10:46:58 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:58 INFO  : Context for 'APU' is selected.
10:46:58 INFO  : 'ps7_init' command is executed.
10:46:58 INFO  : 'ps7_post_config' command is executed.
10:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:59 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:59 INFO  : 'con' command is executed.
10:46:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:46:59 INFO  : Disconnected from the channel tcfchan#1.
10:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:52:05 INFO  : 'jtag frequency' command is executed.
10:52:05 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:05 INFO  : Context for 'APU' is selected.
10:52:05 INFO  : System reset is completed.
10:52:08 INFO  : 'after 3000' command is executed.
10:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:52:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:52:10 INFO  : Context for 'APU' is selected.
10:52:12 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:52:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:12 INFO  : Context for 'APU' is selected.
10:52:13 INFO  : 'ps7_init' command is executed.
10:52:13 INFO  : 'ps7_post_config' command is executed.
10:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:13 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:13 INFO  : 'con' command is executed.
10:52:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:52:13 INFO  : Disconnected from the channel tcfchan#2.
10:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:53:24 INFO  : 'jtag frequency' command is executed.
10:53:24 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:24 INFO  : Context for 'APU' is selected.
10:53:24 INFO  : System reset is completed.
10:53:27 INFO  : 'after 3000' command is executed.
10:53:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:53:30 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:53:30 INFO  : Context for 'APU' is selected.
10:53:30 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:53:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:30 INFO  : Context for 'APU' is selected.
10:53:30 INFO  : 'ps7_init' command is executed.
10:53:30 INFO  : 'ps7_post_config' command is executed.
10:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:31 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:31 INFO  : 'con' command is executed.
10:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:53:31 INFO  : Disconnected from the channel tcfchan#3.
11:10:54 INFO  : Registering command handlers for SDK TCF services
11:10:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
11:10:56 INFO  : XSCT server has started successfully.
11:10:57 INFO  : Successfully done setting XSCT server connection channel  
11:10:57 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
11:10:57 INFO  : Successfully done setting SDK workspace  
11:10:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:10:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1570763431605,  Project:1570761433538
11:10:59 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
11:10:59 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:11:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:11:04 INFO  : 
11:11:05 INFO  : Updating hardware inferred compiler options for sort.
11:11:12 INFO  : Clearing existing target manager status.
11:11:54 ERROR : The Hardware Project referenced by this BSP (sort_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
11:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:13:34 INFO  : 'jtag frequency' command is executed.
11:13:34 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:13:34 INFO  : Context for 'APU' is selected.
11:13:34 INFO  : System reset is completed.
11:13:37 INFO  : 'after 3000' command is executed.
11:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:13:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:13:40 INFO  : Context for 'APU' is selected.
11:13:40 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:40 INFO  : Context for 'APU' is selected.
11:13:40 INFO  : 'ps7_init' command is executed.
11:13:40 INFO  : 'ps7_post_config' command is executed.
11:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:41 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:41 INFO  : 'con' command is executed.
11:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:13:41 INFO  : Disconnected from the channel tcfchan#1.
11:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:08 INFO  : 'jtag frequency' command is executed.
11:14:08 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:08 INFO  : Context for 'APU' is selected.
11:14:08 INFO  : System reset is completed.
11:14:11 INFO  : 'after 3000' command is executed.
11:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:14 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:14:14 INFO  : Context for 'APU' is selected.
11:14:16 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:14:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:16 INFO  : Context for 'APU' is selected.
11:14:16 INFO  : 'ps7_init' command is executed.
11:14:16 INFO  : 'ps7_post_config' command is executed.
11:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:16 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:16 INFO  : 'con' command is executed.
11:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:14:16 INFO  : Disconnected from the channel tcfchan#2.
11:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:57 INFO  : 'jtag frequency' command is executed.
11:14:57 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:57 INFO  : Context for 'APU' is selected.
11:14:57 INFO  : System reset is completed.
11:15:00 INFO  : 'after 3000' command is executed.
11:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:15:02 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:15:03 INFO  : Context for 'APU' is selected.
11:15:03 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:15:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:03 INFO  : Context for 'APU' is selected.
11:15:03 INFO  : 'ps7_init' command is executed.
11:15:03 INFO  : 'ps7_post_config' command is executed.
11:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:03 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:03 INFO  : 'con' command is executed.
11:15:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:15:03 INFO  : Disconnected from the channel tcfchan#3.
14:27:02 INFO  : Registering command handlers for SDK TCF services
14:27:05 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
14:27:09 INFO  : XSCT server has started successfully.
14:27:09 INFO  : Successfully done setting XSCT server connection channel  
14:27:12 INFO  : Successfully done setting SDK workspace  
14:27:12 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
14:27:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:27:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571034289638,  Project:1570763431605
14:27:19 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
14:27:20 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:27:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:27:30 INFO  : 
14:27:31 INFO  : Updating hardware inferred compiler options for sort.
14:27:34 INFO  : Clearing existing target manager status.
14:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:37 INFO  : 'jtag frequency' command is executed.
14:29:37 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:37 INFO  : Context for 'APU' is selected.
14:29:37 INFO  : System reset is completed.
14:29:40 INFO  : 'after 3000' command is executed.
14:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:43 INFO  : Context for 'APU' is selected.
14:29:43 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:43 INFO  : Context for 'APU' is selected.
14:29:43 INFO  : 'ps7_init' command is executed.
14:29:43 INFO  : 'ps7_post_config' command is executed.
14:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:44 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:44 INFO  : 'con' command is executed.
14:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:29:44 INFO  : Disconnected from the channel tcfchan#1.
14:37:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571035019610,  Project:1571034289638
14:37:23 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:37:26 INFO  : Copied contents of D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:37:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:37:31 INFO  : 
14:37:31 INFO  : Updating hardware inferred compiler options for sort.
14:37:32 INFO  : Clearing existing target manager status.
14:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:34 INFO  : 'jtag frequency' command is executed.
14:38:34 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:34 INFO  : Context for 'APU' is selected.
14:38:35 INFO  : System reset is completed.
14:38:38 INFO  : 'after 3000' command is executed.
14:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:38:40 INFO  : Context for 'APU' is selected.
14:38:40 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:38:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:40 INFO  : Context for 'APU' is selected.
14:38:40 INFO  : 'ps7_init' command is executed.
14:38:40 INFO  : 'ps7_post_config' command is executed.
14:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:41 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:41 INFO  : 'con' command is executed.
14:38:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:41 INFO  : Disconnected from the channel tcfchan#2.
14:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:18 INFO  : 'jtag frequency' command is executed.
14:39:18 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:18 INFO  : Context for 'APU' is selected.
14:39:18 INFO  : System reset is completed.
14:39:21 INFO  : 'after 3000' command is executed.
14:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:39:24 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:39:24 INFO  : Context for 'APU' is selected.
14:39:24 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:39:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:24 INFO  : Context for 'APU' is selected.
14:39:24 INFO  : 'ps7_init' command is executed.
14:39:24 INFO  : 'ps7_post_config' command is executed.
14:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:25 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:25 INFO  : 'con' command is executed.
14:39:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:39:25 INFO  : Disconnected from the channel tcfchan#3.
15:16:53 INFO  : Registering command handlers for SDK TCF services
15:16:55 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\sort_test\sort_test.sdk\temp_xsdb_launch_script.tcl
15:17:03 INFO  : XSCT server has started successfully.
15:17:05 INFO  : Successfully done setting XSCT server connection channel  
15:17:05 INFO  : Processing command line option -hwspec D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper.hdf.
15:17:05 INFO  : Successfully done setting SDK workspace  
15:17:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:46 INFO  : 'jtag frequency' command is executed.
15:19:46 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:46 INFO  : Context for 'APU' is selected.
15:19:46 INFO  : System reset is completed.
15:19:49 INFO  : 'after 3000' command is executed.
15:19:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:52 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:19:52 INFO  : Context for 'APU' is selected.
15:19:52 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:52 INFO  : Context for 'APU' is selected.
15:19:53 INFO  : 'ps7_init' command is executed.
15:19:53 INFO  : 'ps7_post_config' command is executed.
15:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:53 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:53 INFO  : 'con' command is executed.
15:19:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:53 INFO  : Disconnected from the channel tcfchan#1.
15:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:03 INFO  : 'jtag frequency' command is executed.
15:21:03 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:03 INFO  : Context for 'APU' is selected.
15:21:03 INFO  : System reset is completed.
15:21:06 INFO  : 'after 3000' command is executed.
15:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:09 INFO  : Context for 'APU' is selected.
15:21:10 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:10 INFO  : Context for 'APU' is selected.
15:21:11 INFO  : 'ps7_init' command is executed.
15:21:11 INFO  : 'ps7_post_config' command is executed.
15:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:11 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:11 INFO  : 'con' command is executed.
15:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:11 INFO  : Disconnected from the channel tcfchan#2.
15:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:27 INFO  : 'jtag frequency' command is executed.
15:21:27 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:27 INFO  : Context for 'APU' is selected.
15:21:27 INFO  : System reset is completed.
15:21:30 INFO  : 'after 3000' command is executed.
15:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:32 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:32 INFO  : Context for 'APU' is selected.
15:21:34 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:34 INFO  : Context for 'APU' is selected.
15:21:34 INFO  : 'ps7_init' command is executed.
15:21:34 INFO  : 'ps7_post_config' command is executed.
15:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:35 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:35 INFO  : 'con' command is executed.
15:21:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:35 INFO  : Disconnected from the channel tcfchan#3.
15:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:45 INFO  : 'jtag frequency' command is executed.
15:23:45 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:45 INFO  : Context for 'APU' is selected.
15:23:45 INFO  : System reset is completed.
15:23:48 INFO  : 'after 3000' command is executed.
15:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:50 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:23:51 INFO  : Context for 'APU' is selected.
15:23:52 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:52 INFO  : Context for 'APU' is selected.
15:23:52 INFO  : 'ps7_init' command is executed.
15:23:52 INFO  : 'ps7_post_config' command is executed.
15:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:53 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:53 INFO  : 'con' command is executed.
15:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:53 INFO  : Disconnected from the channel tcfchan#4.
15:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:46 INFO  : 'jtag frequency' command is executed.
15:24:46 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:46 INFO  : Context for 'APU' is selected.
15:24:46 INFO  : System reset is completed.
15:24:49 INFO  : 'after 3000' command is executed.
15:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:52 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:52 INFO  : Context for 'APU' is selected.
15:24:54 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:54 INFO  : Context for 'APU' is selected.
15:24:54 INFO  : 'ps7_init' command is executed.
15:24:54 INFO  : 'ps7_post_config' command is executed.
15:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:54 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:54 INFO  : 'con' command is executed.
15:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:54 INFO  : Disconnected from the channel tcfchan#5.
15:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:11 INFO  : 'jtag frequency' command is executed.
15:25:11 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:11 INFO  : Context for 'APU' is selected.
15:25:11 INFO  : System reset is completed.
15:25:14 INFO  : 'after 3000' command is executed.
15:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:17 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:25:17 INFO  : Context for 'APU' is selected.
15:25:18 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:25:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:18 INFO  : Context for 'APU' is selected.
15:25:19 INFO  : 'ps7_init' command is executed.
15:25:19 INFO  : 'ps7_post_config' command is executed.
15:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:19 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:19 INFO  : 'con' command is executed.
15:25:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:19 INFO  : Disconnected from the channel tcfchan#6.
15:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:49 INFO  : 'jtag frequency' command is executed.
15:25:49 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:49 INFO  : Context for 'APU' is selected.
15:25:49 INFO  : System reset is completed.
15:25:52 INFO  : 'after 3000' command is executed.
15:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:25:54 INFO  : Context for 'APU' is selected.
15:25:56 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:56 INFO  : Context for 'APU' is selected.
15:25:56 INFO  : 'ps7_init' command is executed.
15:25:56 INFO  : 'ps7_post_config' command is executed.
15:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:57 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:57 INFO  : 'con' command is executed.
15:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:57 INFO  : Disconnected from the channel tcfchan#7.
15:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:58 INFO  : 'jtag frequency' command is executed.
15:27:58 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:58 INFO  : Context for 'APU' is selected.
15:27:58 INFO  : System reset is completed.
15:28:01 INFO  : 'after 3000' command is executed.
15:28:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:04 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:04 INFO  : Context for 'APU' is selected.
15:28:05 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:28:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:05 INFO  : Context for 'APU' is selected.
15:28:06 INFO  : 'ps7_init' command is executed.
15:28:06 INFO  : 'ps7_post_config' command is executed.
15:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:06 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:06 INFO  : 'con' command is executed.
15:28:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:06 INFO  : Disconnected from the channel tcfchan#8.
15:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:24 INFO  : 'jtag frequency' command is executed.
15:28:24 INFO  : Sourcing of 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:24 INFO  : Context for 'APU' is selected.
15:28:24 INFO  : System reset is completed.
15:28:27 INFO  : 'after 3000' command is executed.
15:28:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:30 INFO  : FPGA configured successfully with bitstream "D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:30 INFO  : Context for 'APU' is selected.
15:28:31 INFO  : Hardware design information is loaded from 'D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:28:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:31 INFO  : Context for 'APU' is selected.
15:28:32 INFO  : 'ps7_init' command is executed.
15:28:32 INFO  : 'ps7_post_config' command is executed.
15:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:32 INFO  : The application 'D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/sort_test/sort_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/sort_test/sort_test.sdk/sort/Debug/sort.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:32 INFO  : 'con' command is executed.
15:28:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:32 INFO  : Disconnected from the channel tcfchan#9.
