7:37:31 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 19:38:42 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG243 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:32:6:32|Expecting ) or comma delimiter
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":20:22:20:31|Specified digits overflow the number's size
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 19:38:43 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 19:38:43 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 19:39:12 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:12:21:12|Expecting (
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":23:0:23:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":20:22:20:31|Specified digits overflow the number's size
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 19:39:12 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 19:39:12 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 19:40:14 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":20:22:20:31|Specified digits overflow the number's size
Verilog syntax check successful!
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 19:40:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 19:40:14 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 19:40:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 19:40:15 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 19:40:15 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     227.1 MHz     4.403         inferred     Autoconstr_clkgroup_0     26   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Found inferred clock DarkTower|CLOCK_16 which controls 26 sequential elements including counter25BitInstance.counter[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 19:40:16 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 19:40:16 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Sequential instance counter25BitInstance.counter[24] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.61ns		   3 /         2



@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                
-----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               2          counter25BitInstance.counter[0]
===========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 4.01ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 19:40:17 2020
#


Top view:               DarkTower
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                  Arrival           
Instance                            Reference              Type         Pin     Net           Time        Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
counter25BitInstance.dataOut        DarkTower|CLOCK_16     SB_DFFSR     Q       LED_RED_c     0.796       -0.708
counter25BitInstance.counter[0]     DarkTower|CLOCK_16     SB_DFF       Q       dataOut5      0.796       -0.635
================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                         Required           
Instance                            Reference              Type         Pin     Net                  Time         Slack 
                                    Clock                                                                               
------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.dataOut        DarkTower|CLOCK_16     SB_DFFSR     D       dataOut              3.856        -0.708
counter25BitInstance.counter[0]     DarkTower|CLOCK_16     SB_DFF       D       dataOut_1_sqmuxa     3.856        -0.635
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          counter25BitInstance.dataOut / Q
    Ending point:                            counter25BitInstance.dataOut / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
counter25BitInstance.dataOut         SB_DFFSR     Q        Out     0.796     0.796       -         
LED_RED_c                            Net          -        -       1.599     -           2         
counter25BitInstance.dataOut_RNO     SB_LUT4      I0       In      -         2.395       -         
counter25BitInstance.dataOut_RNO     SB_LUT4      O        Out     0.661     3.056       -         
dataOut                              Net          -        -       1.507     -           1         
counter25BitInstance.dataOut         SB_DFFSR     D        In      -         4.563       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.dataOut / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]      SB_DFF       Q        Out     0.796     0.796       -         
dataOut5                             Net          -        -       1.599     -           2         
counter25BitInstance.dataOut_RNO     SB_LUT4      I1       In      -         2.395       -         
counter25BitInstance.dataOut_RNO     SB_LUT4      O        Out     0.589     2.984       -         
dataOut                              Net          -        -       1.507     -           1         
counter25BitInstance.dataOut         SB_DFFSR     D        In      -         4.491       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.604

    Number of logic level(s):                1
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[0] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]         SB_DFF      Q        Out     0.796     0.796       -         
dataOut5                                Net         -        -       1.599     -           2         
counter25BitInstance.counter_RNO[0]     SB_LUT4     I1       In      -         2.395       -         
counter25BitInstance.counter_RNO[0]     SB_LUT4     O        Out     0.558     2.953       -         
dataOut_1_sqmuxa                        Net         -        -       1.507     -           1         
counter25BitInstance.counter[0]         SB_DFF      D        In      -         4.460       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          1 use
SB_DFFSR        1 use
VCC             1 use
SB_LUT4         3 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   2 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 3 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3 = 3 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 19:40:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Gilead_Implmnt: newer file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin assignment on LED_RED is redefined in line 13 of file (C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf )
Warning: pin assignment on LED_RED is redefined in line 14 of file (C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf )
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	3
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	3/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 430.57 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 33
used logic cells: 3
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 33
used logic cells: 3
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 6 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin assignment on LED_RED is redefined in line 13 of file (C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf )
Warning: pin assignment on LED_RED is redefined in line 14 of file (C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf )
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	3
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	3/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 430.57 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 33
used logic cells: 3
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 33
used logic cells: 3
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 6 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 19:48:27 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 19:48:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 19:48:28 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 19:48:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 19:48:29 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 19:48:29 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     215.6 MHz     4.639         inferred     Autoconstr_clkgroup_0     26   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Found inferred clock DarkTower|CLOCK_16 which controls 26 sequential elements including counter25BitInstance.counter[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 19:48:29 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 19:48:29 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  38 /        26
   2		0h:00m:00s		    -2.28ns		  37 /        26

   3		0h:00m:00s		    -2.28ns		  37 /        26


   4		0h:00m:00s		    -2.28ns		  38 /        26
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.
@N: FX1017 :|SB_GB inserted on the net N_10.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance             
--------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               26         counter25BitInstance.dataOut
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 8.80ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 19:48:30 2020
#


Top view:               DarkTower
Requested Frequency:    113.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.553

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     113.7 MHz     96.6 MHz      8.798         10.351        -1.553     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  8.798       -1.553  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                    Arrival           
Instance                             Reference              Type         Pin     Net             Time        Slack 
                                     Clock                                                                         
-------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[4]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[4]      0.796       -1.553
counter25BitInstance.counter[5]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[5]      0.796       -1.480
counter25BitInstance.counter[6]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[6]      0.796       -1.449
counter25BitInstance.counter[15]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[15]     0.796       -1.439
counter25BitInstance.counter[16]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[16]     0.796       -1.418
counter25BitInstance.counter[17]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[17]     0.796       -1.377
counter25BitInstance.counter[11]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[11]     0.796       -1.346
counter25BitInstance.counter[12]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[12]     0.796       -1.325
counter25BitInstance.counter[13]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[13]     0.796       -1.284
counter25BitInstance.counter[18]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[18]     0.796       -1.284
===================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                  Required           
Instance                            Reference              Type         Pin     Net           Time         Slack 
                                    Clock                                                                        
-----------------------------------------------------------------------------------------------------------------
counter25BitInstance.dataOut        DarkTower|CLOCK_16     SB_DFF       D       dataOut_0     8.643        -1.553
counter25BitInstance.counter[0]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g        8.643        -0.924
counter25BitInstance.counter[1]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g        8.643        -0.924
counter25BitInstance.counter[2]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g        8.643        -0.924
counter25BitInstance.counter[3]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g        8.643        -0.924
counter25BitInstance.counter[4]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g        8.643        -0.924
counter25BitInstance.counter[5]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g        8.643        -0.924
counter25BitInstance.counter[6]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g        8.643        -0.924
counter25BitInstance.counter[7]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g        8.643        -0.924
counter25BitInstance.counter[8]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g        8.643        -0.924
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.798
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.643

    - Propagation time:                      10.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.553

    Number of logic level(s):                4
    Starting point:                          counter25BitInstance.counter[4] / Q
    Ending point:                            counter25BitInstance.dataOut / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[4]              SB_DFFSR     Q        Out     0.796     0.796       -         
counter[4]                                   Net          -        -       1.599     -           3         
counter25BitInstance.counter_RNI24OJ[4]      SB_LUT4      I0       In      -         2.395       -         
counter25BitInstance.counter_RNI24OJ[4]      SB_LUT4      O        Out     0.661     3.056       -         
dataOut5lto24_a0_6                           Net          -        -       1.371     -           1         
counter25BitInstance.counter_RNIA52A1[3]     SB_LUT4      I3       In      -         4.427       -         
counter25BitInstance.counter_RNIA52A1[3]     SB_LUT4      O        Out     0.465     4.893       -         
counter_2_1                                  Net          -        -       1.371     -           2         
counter25BitInstance.dataOut_RNO_0           SB_LUT4      I3       In      -         6.263       -         
counter25BitInstance.dataOut_RNO_0           SB_LUT4      O        Out     0.465     6.729       -         
dataOut_RNO_0                                Net          -        -       1.371     -           1         
counter25BitInstance.dataOut_RNO             SB_LUT4      I1       In      -         8.100       -         
counter25BitInstance.dataOut_RNO             SB_LUT4      O        Out     0.589     8.689       -         
dataOut_0                                    Net          -        -       1.507     -           1         
counter25BitInstance.dataOut                 SB_DFF       D        In      -         10.196      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.351 is 3.132(30.3%) logic and 7.219(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.798
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.643

    - Propagation time:                      10.124
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.480

    Number of logic level(s):                4
    Starting point:                          counter25BitInstance.counter[5] / Q
    Ending point:                            counter25BitInstance.dataOut / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[5]              SB_DFFSR     Q        Out     0.796     0.796       -         
counter[5]                                   Net          -        -       1.599     -           3         
counter25BitInstance.counter_RNI24OJ[4]      SB_LUT4      I1       In      -         2.395       -         
counter25BitInstance.counter_RNI24OJ[4]      SB_LUT4      O        Out     0.589     2.984       -         
dataOut5lto24_a0_6                           Net          -        -       1.371     -           1         
counter25BitInstance.counter_RNIA52A1[3]     SB_LUT4      I3       In      -         4.355       -         
counter25BitInstance.counter_RNIA52A1[3]     SB_LUT4      O        Out     0.465     4.820       -         
counter_2_1                                  Net          -        -       1.371     -           2         
counter25BitInstance.dataOut_RNO_0           SB_LUT4      I3       In      -         6.191       -         
counter25BitInstance.dataOut_RNO_0           SB_LUT4      O        Out     0.465     6.656       -         
dataOut_RNO_0                                Net          -        -       1.371     -           1         
counter25BitInstance.dataOut_RNO             SB_LUT4      I1       In      -         8.027       -         
counter25BitInstance.dataOut_RNO             SB_LUT4      O        Out     0.589     8.617       -         
dataOut_0                                    Net          -        -       1.507     -           1         
counter25BitInstance.dataOut                 SB_DFF       D        In      -         10.124      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.278 is 3.059(29.8%) logic and 7.219(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.798
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.643

    - Propagation time:                      10.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.449

    Number of logic level(s):                4
    Starting point:                          counter25BitInstance.counter[6] / Q
    Ending point:                            counter25BitInstance.dataOut / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[6]              SB_DFFSR     Q        Out     0.796     0.796       -         
counter[6]                                   Net          -        -       1.599     -           3         
counter25BitInstance.counter_RNI24OJ[4]      SB_LUT4      I2       In      -         2.395       -         
counter25BitInstance.counter_RNI24OJ[4]      SB_LUT4      O        Out     0.558     2.953       -         
dataOut5lto24_a0_6                           Net          -        -       1.371     -           1         
counter25BitInstance.counter_RNIA52A1[3]     SB_LUT4      I3       In      -         4.324       -         
counter25BitInstance.counter_RNIA52A1[3]     SB_LUT4      O        Out     0.465     4.789       -         
counter_2_1                                  Net          -        -       1.371     -           2         
counter25BitInstance.dataOut_RNO_0           SB_LUT4      I3       In      -         6.160       -         
counter25BitInstance.dataOut_RNO_0           SB_LUT4      O        Out     0.465     6.625       -         
dataOut_RNO_0                                Net          -        -       1.371     -           1         
counter25BitInstance.dataOut_RNO             SB_LUT4      I1       In      -         7.996       -         
counter25BitInstance.dataOut_RNO             SB_LUT4      O        Out     0.589     8.585       -         
dataOut_0                                    Net          -        -       1.507     -           1         
counter25BitInstance.dataOut                 SB_DFF       D        In      -         10.092      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.247 is 3.028(29.6%) logic and 7.219(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.798
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.643

    - Propagation time:                      10.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.439

    Number of logic level(s):                4
    Starting point:                          counter25BitInstance.counter[15] / Q
    Ending point:                            counter25BitInstance.dataOut / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[15]              SB_DFFSR     Q        Out     0.796     0.796       -         
counter[15]                                   Net          -        -       1.599     -           3         
counter25BitInstance.counter_RNI2VF41[15]     SB_LUT4      I0       In      -         2.395       -         
counter25BitInstance.counter_RNI2VF41[15]     SB_LUT4      O        Out     0.661     3.056       -         
dataOut5lto18_2                               Net          -        -       1.371     -           3         
counter25BitInstance.counter_RNIQ39R2[14]     SB_LUT4      I2       In      -         4.427       -         
counter25BitInstance.counter_RNIQ39R2[14]     SB_LUT4      O        Out     0.517     4.944       -         
dataOut5lto24_3_5_1                           Net          -        -       1.371     -           1         
counter25BitInstance.counter_RNIUN5I4[19]     SB_LUT4      I3       In      -         6.315       -         
counter25BitInstance.counter_RNIUN5I4[19]     SB_LUT4      O        Out     0.424     6.739       -         
dataOut5lto24_3_5                             Net          -        -       1.371     -           2         
counter25BitInstance.dataOut_RNO              SB_LUT4      I3       In      -         8.110       -         
counter25BitInstance.dataOut_RNO              SB_LUT4      O        Out     0.465     8.575       -         
dataOut_0                                     Net          -        -       1.507     -           1         
counter25BitInstance.dataOut                  SB_DFF       D        In      -         10.082      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.237 is 3.018(29.5%) logic and 7.219(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.798
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.643

    - Propagation time:                      10.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.418

    Number of logic level(s):                4
    Starting point:                          counter25BitInstance.counter[16] / Q
    Ending point:                            counter25BitInstance.dataOut / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[16]              SB_DFFSR     Q        Out     0.796     0.796       -         
counter[16]                                   Net          -        -       1.599     -           3         
counter25BitInstance.counter_RNI2VF41[15]     SB_LUT4      I1       In      -         2.395       -         
counter25BitInstance.counter_RNI2VF41[15]     SB_LUT4      O        Out     0.558     2.953       -         
dataOut5lto18_2                               Net          -        -       1.371     -           3         
counter25BitInstance.counter_RNIQ39R2[14]     SB_LUT4      I2       In      -         4.324       -         
counter25BitInstance.counter_RNIQ39R2[14]     SB_LUT4      O        Out     0.558     4.882       -         
dataOut5lto24_3_5_1                           Net          -        -       1.371     -           1         
counter25BitInstance.counter_RNIUN5I4[19]     SB_LUT4      I3       In      -         6.253       -         
counter25BitInstance.counter_RNIUN5I4[19]     SB_LUT4      O        Out     0.465     6.718       -         
dataOut5lto24_3_5                             Net          -        -       1.371     -           2         
counter25BitInstance.dataOut_RNO              SB_LUT4      I3       In      -         8.089       -         
counter25BitInstance.dataOut_RNO              SB_LUT4      O        Out     0.465     8.554       -         
dataOut_0                                     Net          -        -       1.507     -           1         
counter25BitInstance.dataOut                  SB_DFF       D        In      -         10.061      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.216 is 2.997(29.3%) logic and 7.219(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_CARRY        23 uses
SB_DFF          1 use
SB_DFFSR        25 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         38 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 19:48:30 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin assignment on LED_RED is redefined in line 13 of file (C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf )
Warning: pin assignment on LED_RED is redefined in line 14 of file (C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf )
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	39/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.5 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	39/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 135.05 MHz | Target: 113.64 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 75
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 75
used logic cells: 39
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 20:16:24 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@E: CS168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:20:21:20|Port msb_counterOut0 does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:16:24 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:16:24 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 20:16:50 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:19:21:19|Expecting (
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":25:0:25:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:16:50 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:16:50 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 20:17:59 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
Verilog syntax check successful!
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:17:59 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:17:59 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:17:59 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:18:00 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 20:18:00 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     217.8 MHz     4.591         inferred     Autoconstr_clkgroup_0     25   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 25 sequential elements including counter25BitInstance.counter[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:18:00 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 20:18:01 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  36 /        25
   2		0h:00m:00s		    -2.77ns		  36 /        25
   3		0h:00m:00s		    -1.37ns		  36 /        25

   4		0h:00m:00s		    -1.37ns		  36 /        25


   5		0h:00m:00s		    -1.37ns		  36 /        25
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.
@N: FX1017 :|SB_GB inserted on the net N_10.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                 
------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               25         counter25BitInstance.counter[14]
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 8.43ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 20:18:01 2020
#


Top view:               DarkTower
Requested Frequency:    118.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.488

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     118.6 MHz     100.8 MHz     8.431         9.919         -1.488     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  8.431       -1.488  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                    Arrival           
Instance                             Reference              Type         Pin     Net             Time        Slack 
                                     Clock                                                                         
-------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[1]      0.796       -1.488
counter25BitInstance.counter[2]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[2]      0.796       -1.416
counter25BitInstance.counter[15]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[15]     0.796       -1.395
counter25BitInstance.counter[3]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[3]      0.796       -1.384
counter25BitInstance.counter[9]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[9]      0.796       -1.384
counter25BitInstance.counter[16]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[16]     0.796       -1.384
counter25BitInstance.counter[4]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[4]      0.796       -1.374
counter25BitInstance.counter[17]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[17]     0.796       -1.343
counter25BitInstance.counter[5]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[5]      0.796       -1.333
counter25BitInstance.counter[10]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[10]     0.796       -1.291
===================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                               Required           
Instance                            Reference              Type         Pin     Net        Time         Slack 
                                    Clock                                                                     
--------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g     8.276        -1.488
counter25BitInstance.counter[1]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g     8.276        -1.488
counter25BitInstance.counter[2]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g     8.276        -1.488
counter25BitInstance.counter[3]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g     8.276        -1.488
counter25BitInstance.counter[4]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g     8.276        -1.488
counter25BitInstance.counter[5]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g     8.276        -1.488
counter25BitInstance.counter[6]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g     8.276        -1.488
counter25BitInstance.counter[7]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g     8.276        -1.488
counter25BitInstance.counter[8]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g     8.276        -1.488
counter25BitInstance.counter[9]     DarkTower|CLOCK_16     SB_DFFSR     R       N_10_g     8.276        -1.488
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.431
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.276

    - Propagation time:                      9.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.488

    Number of logic level(s):                5
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[0] / R
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                               Pin                              Pin               Arrival     No. of    
Name                                            Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]                 SB_DFFSR     Q                                Out     0.796     0.796       -         
counter[1]                                      Net          -                                -       1.599     -           3         
counter25BitInstance.counter_RNI1QRS[1]         SB_LUT4      I0                               In      -         2.395       -         
counter25BitInstance.counter_RNI1QRS[1]         SB_LUT4      O                                Out     0.661     3.056       -         
counter14lto24_a0_7                             Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIR39S1[1]        SB_LUT4      I0                               In      -         4.427       -         
counter25BitInstance.counter_RNIR39S1[1]        SB_LUT4      O                                Out     0.661     5.089       -         
counter_2_1_0                                   Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIOJRJ6[0]        SB_LUT4      I3                               In      -         6.460       -         
counter25BitInstance.counter_RNIOJRJ6[0]        SB_LUT4      O                                Out     0.465     6.925       -         
counter_2_1_1                                   Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIC1EU9[14]       SB_LUT4      I2                               In      -         8.296       -         
counter25BitInstance.counter_RNIC1EU9[14]       SB_LUT4      O                                Out     0.558     8.854       -         
counter_RNIC1EU9[14]                            Net          -                                -       0.000     -           1         
counter25BitInstance.counter_RNIC1EU9_0[14]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         8.854       -         
counter25BitInstance.counter_RNIC1EU9_0[14]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     9.764       -         
N_10_g                                          Net          -                                -       0.000     -           25        
counter25BitInstance.counter[0]                 SB_DFFSR     R                                In      -         9.764       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.919 is 4.207(42.4%) logic and 5.712(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.431
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.276

    - Propagation time:                      9.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.488

    Number of logic level(s):                5
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[14] / R
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                               Pin                              Pin               Arrival     No. of    
Name                                            Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]                 SB_DFFSR     Q                                Out     0.796     0.796       -         
counter[1]                                      Net          -                                -       1.599     -           3         
counter25BitInstance.counter_RNI1QRS[1]         SB_LUT4      I0                               In      -         2.395       -         
counter25BitInstance.counter_RNI1QRS[1]         SB_LUT4      O                                Out     0.661     3.056       -         
counter14lto24_a0_7                             Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIR39S1[1]        SB_LUT4      I0                               In      -         4.427       -         
counter25BitInstance.counter_RNIR39S1[1]        SB_LUT4      O                                Out     0.661     5.089       -         
counter_2_1_0                                   Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIOJRJ6[0]        SB_LUT4      I3                               In      -         6.460       -         
counter25BitInstance.counter_RNIOJRJ6[0]        SB_LUT4      O                                Out     0.465     6.925       -         
counter_2_1_1                                   Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIC1EU9[14]       SB_LUT4      I2                               In      -         8.296       -         
counter25BitInstance.counter_RNIC1EU9[14]       SB_LUT4      O                                Out     0.558     8.854       -         
counter_RNIC1EU9[14]                            Net          -                                -       0.000     -           1         
counter25BitInstance.counter_RNIC1EU9_0[14]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         8.854       -         
counter25BitInstance.counter_RNIC1EU9_0[14]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     9.764       -         
N_10_g                                          Net          -                                -       0.000     -           25        
counter25BitInstance.counter[14]                SB_DFFSR     R                                In      -         9.764       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.919 is 4.207(42.4%) logic and 5.712(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.431
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.276

    - Propagation time:                      9.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.488

    Number of logic level(s):                5
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[13] / R
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                               Pin                              Pin               Arrival     No. of    
Name                                            Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]                 SB_DFFSR     Q                                Out     0.796     0.796       -         
counter[1]                                      Net          -                                -       1.599     -           3         
counter25BitInstance.counter_RNI1QRS[1]         SB_LUT4      I0                               In      -         2.395       -         
counter25BitInstance.counter_RNI1QRS[1]         SB_LUT4      O                                Out     0.661     3.056       -         
counter14lto24_a0_7                             Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIR39S1[1]        SB_LUT4      I0                               In      -         4.427       -         
counter25BitInstance.counter_RNIR39S1[1]        SB_LUT4      O                                Out     0.661     5.089       -         
counter_2_1_0                                   Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIOJRJ6[0]        SB_LUT4      I3                               In      -         6.460       -         
counter25BitInstance.counter_RNIOJRJ6[0]        SB_LUT4      O                                Out     0.465     6.925       -         
counter_2_1_1                                   Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIC1EU9[14]       SB_LUT4      I2                               In      -         8.296       -         
counter25BitInstance.counter_RNIC1EU9[14]       SB_LUT4      O                                Out     0.558     8.854       -         
counter_RNIC1EU9[14]                            Net          -                                -       0.000     -           1         
counter25BitInstance.counter_RNIC1EU9_0[14]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         8.854       -         
counter25BitInstance.counter_RNIC1EU9_0[14]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     9.764       -         
N_10_g                                          Net          -                                -       0.000     -           25        
counter25BitInstance.counter[13]                SB_DFFSR     R                                In      -         9.764       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.919 is 4.207(42.4%) logic and 5.712(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.431
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.276

    - Propagation time:                      9.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.488

    Number of logic level(s):                5
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[12] / R
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                               Pin                              Pin               Arrival     No. of    
Name                                            Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]                 SB_DFFSR     Q                                Out     0.796     0.796       -         
counter[1]                                      Net          -                                -       1.599     -           3         
counter25BitInstance.counter_RNI1QRS[1]         SB_LUT4      I0                               In      -         2.395       -         
counter25BitInstance.counter_RNI1QRS[1]         SB_LUT4      O                                Out     0.661     3.056       -         
counter14lto24_a0_7                             Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIR39S1[1]        SB_LUT4      I0                               In      -         4.427       -         
counter25BitInstance.counter_RNIR39S1[1]        SB_LUT4      O                                Out     0.661     5.089       -         
counter_2_1_0                                   Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIOJRJ6[0]        SB_LUT4      I3                               In      -         6.460       -         
counter25BitInstance.counter_RNIOJRJ6[0]        SB_LUT4      O                                Out     0.465     6.925       -         
counter_2_1_1                                   Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIC1EU9[14]       SB_LUT4      I2                               In      -         8.296       -         
counter25BitInstance.counter_RNIC1EU9[14]       SB_LUT4      O                                Out     0.558     8.854       -         
counter_RNIC1EU9[14]                            Net          -                                -       0.000     -           1         
counter25BitInstance.counter_RNIC1EU9_0[14]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         8.854       -         
counter25BitInstance.counter_RNIC1EU9_0[14]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     9.764       -         
N_10_g                                          Net          -                                -       0.000     -           25        
counter25BitInstance.counter[12]                SB_DFFSR     R                                In      -         9.764       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.919 is 4.207(42.4%) logic and 5.712(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.431
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.276

    - Propagation time:                      9.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.488

    Number of logic level(s):                5
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[11] / R
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                               Pin                              Pin               Arrival     No. of    
Name                                            Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]                 SB_DFFSR     Q                                Out     0.796     0.796       -         
counter[1]                                      Net          -                                -       1.599     -           3         
counter25BitInstance.counter_RNI1QRS[1]         SB_LUT4      I0                               In      -         2.395       -         
counter25BitInstance.counter_RNI1QRS[1]         SB_LUT4      O                                Out     0.661     3.056       -         
counter14lto24_a0_7                             Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIR39S1[1]        SB_LUT4      I0                               In      -         4.427       -         
counter25BitInstance.counter_RNIR39S1[1]        SB_LUT4      O                                Out     0.661     5.089       -         
counter_2_1_0                                   Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIOJRJ6[0]        SB_LUT4      I3                               In      -         6.460       -         
counter25BitInstance.counter_RNIOJRJ6[0]        SB_LUT4      O                                Out     0.465     6.925       -         
counter_2_1_1                                   Net          -                                -       1.371     -           1         
counter25BitInstance.counter_RNIC1EU9[14]       SB_LUT4      I2                               In      -         8.296       -         
counter25BitInstance.counter_RNIC1EU9[14]       SB_LUT4      O                                Out     0.558     8.854       -         
counter_RNIC1EU9[14]                            Net          -                                -       0.000     -           1         
counter25BitInstance.counter_RNIC1EU9_0[14]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         8.854       -         
counter25BitInstance.counter_RNIC1EU9_0[14]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     9.764       -         
N_10_g                                          Net          -                                -       0.000     -           25        
counter25BitInstance.counter[11]                SB_DFFSR     R                                In      -         9.764       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.919 is 4.207(42.4%) logic and 5.712(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_CARRY        23 uses
SB_DFFSR        25 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         36 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 36 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:18:01 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin assignment on LED_RED is redefined in line 13 of file (C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf )
Warning: pin assignment on LED_RED is redefined in line 14 of file (C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf )
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	36
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	37/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.8 (sec)

Final Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	37/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 132.10 MHz | Target: 118.62 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 105
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 105
used logic cells: 37
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 64 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 20:22:05 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:22:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:22:05 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:22:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:22:07 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 20:22:07 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     260.2 MHz     3.844         inferred     Autoconstr_clkgroup_0     25   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 25 sequential elements including counter25BitInstance.counter[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:22:07 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 20:22:07 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.69ns		  26 /        25
   2		0h:00m:00s		    -1.69ns		  26 /        25

   3		0h:00m:00s		    -1.69ns		  26 /        25

   4		0h:00m:00s		    -1.69ns		  26 /        25
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.
@N: FX1017 :|SB_GB inserted on the net RESET_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                 
------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               25         counter25BitInstance.counter[24]
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 7.58ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 20:22:08 2020
#


Top view:               DarkTower
Requested Frequency:    131.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.338

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     131.9 MHz     112.1 MHz     7.584         8.922         -1.338     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  7.584       -1.338  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                   Arrival           
Instance                            Reference              Type         Pin     Net            Time        Slack 
                                    Clock                                                                        
-----------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[1]     0.796       -1.338
counter25BitInstance.counter[0]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[0]     0.796       -1.145
counter25BitInstance.counter[2]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[2]     0.796       -1.138
counter25BitInstance.counter[3]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[3]     0.796       -0.938
counter25BitInstance.counter[4]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[4]     0.796       -0.738
counter25BitInstance.counter[5]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[5]     0.796       -0.538
counter25BitInstance.counter[6]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[6]     0.796       -0.338
counter25BitInstance.counter[7]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[7]     0.796       -0.138
counter25BitInstance.counter[8]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[8]     0.796       0.062 
counter25BitInstance.counter[9]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[9]     0.796       0.262 
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                        Required           
Instance                             Reference              Type         Pin     Net                 Time         Slack 
                                     Clock                                                                              
------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[24]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[24]     7.429        -1.338
counter25BitInstance.counter[23]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[23]     7.429        -1.138
counter25BitInstance.counter[22]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[22]     7.429        -0.938
counter25BitInstance.counter[21]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[21]     7.429        -0.738
counter25BitInstance.counter[20]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[20]     7.429        -0.538
counter25BitInstance.counter[19]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[19]     7.429        -0.338
counter25BitInstance.counter[18]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[18]     7.429        -0.138
counter25BitInstance.counter[17]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[17]     7.429        0.062 
counter25BitInstance.counter[16]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[16]     7.429        0.262 
counter25BitInstance.counter[15]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[15]     7.429        0.462 
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.338

    Number of logic level(s):                24
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[24] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[24]          SB_LUT4      I3       In      -         6.795       -         
counter25BitInstance.counter_RNO[24]          SB_LUT4      O        Out     0.465     7.261       -         
counter_RNO[24]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[24]              SB_DFFSR     D        In      -         8.768       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.574
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.145

    Number of logic level(s):                24
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[24] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[24]          SB_LUT4      I3       In      -         6.602       -         
counter25BitInstance.counter_RNO[24]          SB_LUT4      O        Out     0.465     7.067       -         
counter_RNO[24]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[24]              SB_DFFSR     D        In      -         8.574       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.729 is 5.694(65.2%) logic and 3.035(34.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          counter25BitInstance.counter[2] / Q
    Ending point:                            counter25BitInstance.counter[24] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[2]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_23                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[24]          SB_LUT4      I3       In      -         6.595       -         
counter25BitInstance.counter_RNO[24]          SB_LUT4      O        Out     0.465     7.061       -         
counter_RNO[24]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[24]              SB_DFFSR     D        In      -         8.568       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[23] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[23]          SB_LUT4      I3       In      -         6.595       -         
counter25BitInstance.counter_RNO[23]          SB_LUT4      O        Out     0.465     7.061       -         
counter_RNO[23]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[23]              SB_DFFSR     D        In      -         8.568       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.945

    Number of logic level(s):                23
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[23] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[23]          SB_LUT4      I3       In      -         6.402       -         
counter25BitInstance.counter_RNO[23]          SB_LUT4      O        Out     0.465     6.867       -         
counter_RNO[23]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[23]              SB_DFFSR     D        In      -         8.374       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.529 is 5.508(64.6%) logic and 3.021(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_CARRY        23 uses
SB_DFFSR        25 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         26 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 26 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 26 = 26 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:22:08 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin assignment on LED_RED is redefined in line 13 of file (C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf )
Warning: pin assignment on LED_RED is redefined in line 14 of file (C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf )
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	27/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	27/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 124.87 MHz | Target: 131.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 27
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 27
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 53 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 20:24:21 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:24:21 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:24:21 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:24:21 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:24:22 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 20:24:22 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     260.2 MHz     3.844         inferred     Autoconstr_clkgroup_0     25   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 25 sequential elements including counter25BitInstance.counter[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:24:22 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 20:24:22 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.69ns		  26 /        25
   2		0h:00m:00s		    -1.69ns		  26 /        25

   3		0h:00m:00s		    -1.69ns		  26 /        25

   4		0h:00m:00s		    -1.69ns		  26 /        25
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.
@N: FX1017 :|SB_GB inserted on the net RESET_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                 
------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               25         counter25BitInstance.counter[24]
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 7.58ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 20:24:23 2020
#


Top view:               DarkTower
Requested Frequency:    131.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.338

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     131.9 MHz     112.1 MHz     7.584         8.922         -1.338     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  7.584       -1.338  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                   Arrival           
Instance                            Reference              Type         Pin     Net            Time        Slack 
                                    Clock                                                                        
-----------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[1]     0.796       -1.338
counter25BitInstance.counter[0]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[0]     0.796       -1.145
counter25BitInstance.counter[2]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[2]     0.796       -1.138
counter25BitInstance.counter[3]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[3]     0.796       -0.938
counter25BitInstance.counter[4]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[4]     0.796       -0.738
counter25BitInstance.counter[5]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[5]     0.796       -0.538
counter25BitInstance.counter[6]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[6]     0.796       -0.338
counter25BitInstance.counter[7]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[7]     0.796       -0.138
counter25BitInstance.counter[8]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[8]     0.796       0.062 
counter25BitInstance.counter[9]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[9]     0.796       0.262 
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                        Required           
Instance                             Reference              Type         Pin     Net                 Time         Slack 
                                     Clock                                                                              
------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[24]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[24]     7.429        -1.338
counter25BitInstance.counter[23]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[23]     7.429        -1.138
counter25BitInstance.counter[22]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[22]     7.429        -0.938
counter25BitInstance.counter[21]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[21]     7.429        -0.738
counter25BitInstance.counter[20]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[20]     7.429        -0.538
counter25BitInstance.counter[19]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[19]     7.429        -0.338
counter25BitInstance.counter[18]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[18]     7.429        -0.138
counter25BitInstance.counter[17]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[17]     7.429        0.062 
counter25BitInstance.counter[16]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[16]     7.429        0.262 
counter25BitInstance.counter[15]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[15]     7.429        0.462 
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.338

    Number of logic level(s):                24
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[24] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[24]          SB_LUT4      I3       In      -         6.795       -         
counter25BitInstance.counter_RNO[24]          SB_LUT4      O        Out     0.465     7.261       -         
counter_RNO[24]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[24]              SB_DFFSR     D        In      -         8.768       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.574
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.145

    Number of logic level(s):                24
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[24] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[24]          SB_LUT4      I3       In      -         6.602       -         
counter25BitInstance.counter_RNO[24]          SB_LUT4      O        Out     0.465     7.067       -         
counter_RNO[24]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[24]              SB_DFFSR     D        In      -         8.574       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.729 is 5.694(65.2%) logic and 3.035(34.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          counter25BitInstance.counter[2] / Q
    Ending point:                            counter25BitInstance.counter[24] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[2]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_23                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[24]          SB_LUT4      I3       In      -         6.595       -         
counter25BitInstance.counter_RNO[24]          SB_LUT4      O        Out     0.465     7.061       -         
counter_RNO[24]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[24]              SB_DFFSR     D        In      -         8.568       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[23] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[23]          SB_LUT4      I3       In      -         6.595       -         
counter25BitInstance.counter_RNO[23]          SB_LUT4      O        Out     0.465     7.061       -         
counter_RNO[23]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[23]              SB_DFFSR     D        In      -         8.568       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.945

    Number of logic level(s):                23
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[23] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[23]          SB_LUT4      I3       In      -         6.402       -         
counter25BitInstance.counter_RNO[23]          SB_LUT4      O        Out     0.465     6.867       -         
counter_RNO[23]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[23]              SB_DFFSR     D        In      -         8.374       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.529 is 5.508(64.6%) logic and 3.021(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_CARRY        23 uses
SB_DFFSR        25 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         26 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 26 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 26 = 26 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:24:23 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	27/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	27/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 124.87 MHz | Target: 131.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 27
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 27
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 53 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 20:25:46 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:25:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:25:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:25:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 20:25:47 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 20:25:48 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     260.2 MHz     3.844         inferred     Autoconstr_clkgroup_0     25   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 25 sequential elements including counter25BitInstance.counter[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:25:48 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 20:25:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.69ns		  29 /        25
   2		0h:00m:00s		    -1.69ns		  29 /        25

   3		0h:00m:00s		    -1.69ns		  29 /        25

   4		0h:00m:00s		    -1.69ns		  29 /        25
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.
@N: FX1017 :|SB_GB inserted on the net RESET_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                 
------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               25         counter25BitInstance.counter[24]
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 7.58ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 20:25:49 2020
#


Top view:               DarkTower
Requested Frequency:    131.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.338

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     131.9 MHz     112.1 MHz     7.584         8.922         -1.338     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  7.584       -1.338  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                   Arrival           
Instance                            Reference              Type         Pin     Net            Time        Slack 
                                    Clock                                                                        
-----------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[1]     0.796       -1.338
counter25BitInstance.counter[0]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[0]     0.796       -1.145
counter25BitInstance.counter[2]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[2]     0.796       -1.138
counter25BitInstance.counter[3]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[3]     0.796       -0.938
counter25BitInstance.counter[4]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[4]     0.796       -0.738
counter25BitInstance.counter[5]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[5]     0.796       -0.538
counter25BitInstance.counter[6]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[6]     0.796       -0.338
counter25BitInstance.counter[7]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[7]     0.796       -0.138
counter25BitInstance.counter[8]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[8]     0.796       0.062 
counter25BitInstance.counter[9]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[9]     0.796       0.262 
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                        Required           
Instance                             Reference              Type         Pin     Net                 Time         Slack 
                                     Clock                                                                              
------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[24]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[24]     7.429        -1.338
counter25BitInstance.counter[23]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[23]     7.429        -1.138
counter25BitInstance.counter[22]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[22]     7.429        -0.938
counter25BitInstance.counter[21]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[21]     7.429        -0.738
counter25BitInstance.counter[20]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[20]     7.429        -0.538
counter25BitInstance.counter[19]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[19]     7.429        -0.338
counter25BitInstance.counter[18]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[18]     7.429        -0.138
counter25BitInstance.counter[17]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[17]     7.429        0.062 
counter25BitInstance.counter[16]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[16]     7.429        0.262 
counter25BitInstance.counter[15]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[15]     7.429        0.462 
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.338

    Number of logic level(s):                24
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[24] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[24]          SB_LUT4      I3       In      -         6.795       -         
counter25BitInstance.counter_RNO[24]          SB_LUT4      O        Out     0.465     7.261       -         
counter_RNO[24]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[24]              SB_DFFSR     D        In      -         8.768       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.574
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.145

    Number of logic level(s):                24
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[24] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[24]          SB_LUT4      I3       In      -         6.602       -         
counter25BitInstance.counter_RNO[24]          SB_LUT4      O        Out     0.465     7.067       -         
counter_RNO[24]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[24]              SB_DFFSR     D        In      -         8.574       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.729 is 5.694(65.2%) logic and 3.035(34.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          counter25BitInstance.counter[2] / Q
    Ending point:                            counter25BitInstance.counter[24] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[2]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_23                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[24]          SB_LUT4      I3       In      -         6.595       -         
counter25BitInstance.counter_RNO[24]          SB_LUT4      O        Out     0.465     7.061       -         
counter_RNO[24]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[24]              SB_DFFSR     D        In      -         8.568       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[23] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[23]          SB_LUT4      I3       In      -         6.595       -         
counter25BitInstance.counter_RNO[23]          SB_LUT4      O        Out     0.465     7.061       -         
counter_RNO[23]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[23]              SB_DFFSR     D        In      -         8.568       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.945

    Number of logic level(s):                23
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[23] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[23]          SB_LUT4      I3       In      -         6.402       -         
counter25BitInstance.counter_RNO[23]          SB_LUT4      O        Out     0.465     6.867       -         
counter_RNO[23]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[23]              SB_DFFSR     D        In      -         8.374       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.529 is 5.508(64.6%) logic and 3.021(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_CARRY        23 uses
SB_DFFSR        25 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         29 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:25:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.6 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 135.13 MHz | Target: 131.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 66
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 66
used logic cells: 30
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 20:57:57 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@E: CG305 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":16:13:16:13|Illegal use of part-select expression variable dataOut
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:24:66:28|Specified digits overflow the number's size
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":79:0:79:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:57:58 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 20:57:58 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:01:00 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@E: CG305 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":16:13:16:13|Illegal use of part-select expression variable dataOut
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:24:66:28|Specified digits overflow the number's size
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":79:0:79:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:01:00 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:01:00 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:03:48 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:24:66:28|Specified digits overflow the number's size
Verilog syntax check successful!
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@W: CL169 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Pruning unused register counter[31:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[2] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[1] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[0] is always 0.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":76:20:76:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:11:19:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:11:19:28|Removing instance HexDecoderInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":3:24:3:28|Input RESET is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":5:6:5:8|Input clk is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":5:11:5:15|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:03:48 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:03:48 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:03:48 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:03:49 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 21:03:49 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:03:49 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 21:03:49 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 21:03:50 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 9
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:03:50 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Gilead_Implmnt: newer file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:16:43 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG829 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:18:21:18|Unexpected ) after comma -- missing port in ANSI port list
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":18:24:18:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:16:43 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:16:43 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:17:17 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG829 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:18:21:18|Unexpected ) after comma -- missing port in ANSI port list
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":18:24:18:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:17:17 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:17:17 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:17:42 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":30:12:30:12|Expecting (
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:0:33:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":18:24:18:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:17:43 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:17:43 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:18:04 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG358 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":31:4:31:4|Expecting '.' or '.*'
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":31:5:31:5|Expecting (
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:0:33:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":18:24:18:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:18:04 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:18:04 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:18:22 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":18:24:18:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
Verilog syntax check successful!
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@W: CL169 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Pruning unused register counter[31:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[2] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[1] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[0] is always 0.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":73:20:73:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:11:27:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:32|Removing wire testLed0, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":15:25:15:32|Removing wire testLed1, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|Removing wire testLed2, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|Removing wire testLed3, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed6, as there is no assignment to it.
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:11:27:28|Removing instance HexDecoderInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:32|*Output testLed0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":15:25:15:32|*Output testLed1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|*Output testLed2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|*Output testLed3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":3:24:3:28|Input RESET is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":5:6:5:8|Input clk is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":5:11:5:15|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:18:22 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:18:22 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:18:22 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:18:23 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 21:18:23 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":15:25:15:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:18:23 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 21:18:23 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":15:25:15:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 21:18:24 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:18:24 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:23:20 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:30:30:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:30:33:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:30:36:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:30:39:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:30:42:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:30:45:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:30:48:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:30:51:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:30:54:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:30:57:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:30:60:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:30:63:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:30:66:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":69:30:69:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":72:30:72:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":75:30:75:34|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@W: CL169 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Pruning unused register counter[31:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[2] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[1] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":12:0:12:5|Register bit msb_counterOut[0] is always 0.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":85:20:85:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:11:27:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":5:6:5:8|Input clk is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":5:11:5:15|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:23:21 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:23:21 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:23:21 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:23:22 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 21:23:22 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":82:13:82:32|Removing instance counter25BitInstance (in view: work.HexDecoder(verilog)) of type view:work.counter25Bit(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     7    
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":22:0:22:5|Found inferred clock DarkTower|CLOCK_16 which controls 7 sequential elements including HexDecoderInstance.local_dataOut[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:23:22 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 21:23:22 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":28:4:28:7|ROM local_dataOut_2[6:0] (in view: work.HexDecoder(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":28:4:28:7|ROM local_dataOut_2[6:0] (in view: work.HexDecoder(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":28:4:28:7|Found ROM .delname. (in view: work.HexDecoder(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":22:0:22:5|Removing instance HexDecoderInstance.local_dataOut[5] because it is equivalent to instance HexDecoderInstance.local_dataOut[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":22:0:22:5|Removing instance HexDecoderInstance.local_dataOut[4] because it is equivalent to instance HexDecoderInstance.local_dataOut[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":22:0:22:5|Removing instance HexDecoderInstance.local_dataOut[3] because it is equivalent to instance HexDecoderInstance.local_dataOut[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":22:0:22:5|Removing instance HexDecoderInstance.local_dataOut[2] because it is equivalent to instance HexDecoderInstance.local_dataOut[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":22:0:22:5|Removing instance HexDecoderInstance.local_dataOut[1] because it is equivalent to instance HexDecoderInstance.local_dataOut[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":22:0:22:5|Removing sequential instance local_dataOut[6] (in view: work.HexDecoder(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":22:0:22:5|Boundary register local_dataOut[6] (in view: work.HexDecoder(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

======================================= Non-Gated/Non-Generated Clocks ========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                    
---------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               1          HexDecoderInstance.local_dataOut[0]
===============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 1000.00ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 21:23:23 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                       Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack     Type         Group                
---------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
===========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          1 use
VCC             1 use
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   1 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:23:23 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_RED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 56
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 56
used logic cells: 1
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:35:30 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":31:30:31:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":34:30:34:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":37:30:37:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":40:30:40:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":43:30:43:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":46:30:46:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":49:30:49:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":52:30:52:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":55:30:55:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":58:30:58:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":61:30:61:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":64:30:64:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":67:30:67:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":70:30:70:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":73:30:73:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":76:30:76:34|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":86:20:86:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:11:27:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:35:30 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:35:30 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:35:30 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:35:31 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 21:35:31 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     43   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Found inferred clock DarkTower|CLOCK_16 which controls 43 sequential elements including HexDecoderInstance.counter25BitInstance.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":83:13:83:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":83:13:83:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:35:31 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:38:59 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:30:30:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:30:33:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:30:36:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:30:39:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:30:42:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:30:45:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:30:48:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:30:51:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:30:54:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:30:57:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:30:60:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:30:63:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:30:66:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":69:30:69:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":72:30:72:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":75:30:75:34|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":85:20:85:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:11:27:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:38:59 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:38:59 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:38:59 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:39:00 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 21:39:01 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     43   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":18:0:18:5|Found inferred clock DarkTower|CLOCK_16 which controls 43 sequential elements including HexDecoderInstance.counter25BitInstance.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":82:13:82:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":82:13:82:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:39:01 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:47:51 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:30:30:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:30:33:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:30:36:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:30:39:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:30:42:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:30:45:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:30:48:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:30:51:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:30:54:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:30:57:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:30:60:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:30:63:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:30:66:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":69:30:69:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":72:30:72:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":75:30:75:34|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":85:20:85:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":82:13:82:32|Removing instance counter25BitInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":22:0:22:5|Pruning unused register local_dataOut[6:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:11:27:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:7:8:14|*Output dataOut0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:17:8:24|*Output dataOut1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:27:8:34|*Output dataOut2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:37:8:44|*Output dataOut3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:47:8:54|*Output dataOut4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:57:8:64|*Output dataOut5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:67:8:74|*Output dataOut6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":6:6:6:8|Input clk is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":6:11:6:15|Input reset is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":7:12:7:17|Input dataIn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:47:51 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:47:51 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:47:51 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:47:52 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 21:47:52 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":27:11:27:28|Removing instance HexDecoderInstance (in view: work.DarkTower(verilog)) of type view:work.HexDecoder(verilog) because it does not drive other instances.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:47:53 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 21:47:53 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver testLed0_t (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver testLed1_t (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver testLed2_t (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver testLed3_t (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 21:47:53 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:47:53 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:48:27 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:30:30:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:30:33:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:30:36:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:30:39:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:30:42:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:30:45:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:30:48:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:30:51:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:30:54:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:30:57:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:30:60:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:30:63:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:30:66:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":69:30:69:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":72:30:72:34|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":75:30:75:34|Specified digits overflow the number's size
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":85:20:85:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":82:13:82:32|Removing instance counter25BitInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":22:0:22:5|Pruning unused register local_dataOut[6:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:11:27:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:7:8:14|*Output dataOut0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:17:8:24|*Output dataOut1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:27:8:34|*Output dataOut2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:37:8:44|*Output dataOut3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:47:8:54|*Output dataOut4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:57:8:64|*Output dataOut5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:67:8:74|*Output dataOut6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":6:6:6:8|Input clk is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":6:11:6:15|Input reset is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":7:12:7:17|Input dataIn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:48:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:48:27 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:48:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:48:28 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 21:48:28 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":27:11:27:28|Removing instance HexDecoderInstance (in view: work.DarkTower(verilog)) of type view:work.HexDecoder(verilog) because it does not drive other instances.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:48:28 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 21:48:28 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver testLed0_t (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver testLed1_t (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver testLed2_t (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver testLed3_t (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 21:48:29 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:48:29 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:55:43 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG254 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":29:0:29:4|Redeclaration of ports. Cannot mix styles.
@E: CG358 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":51:4:51:4|Expecting '.' or '.*'
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":51:5:51:5|Expecting (
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":53:0:53:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:8:32:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:8:35:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:8:38:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:8:41:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:8:44:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:8:47:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:8:50:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:8:53:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:8:56:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:8:59:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:8:62:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:8:65:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":68:8:68:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":68:24:68:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":71:8:71:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":71:24:71:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":74:8:74:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":74:24:74:28|Specified digits overflow the number's size
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":77:8:77:14|Assignment target dataOut must be of type reg or genvar
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":77:24:77:28|Specified digits overflow the number's size
20 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:55:43 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:55:43 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:56:14 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG254 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":29:0:29:4|Redeclaration of ports. Cannot mix styles.
@E: CG358 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":51:4:51:4|Expecting '.' or '.*'
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":51:5:51:5|Expecting (
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":53:0:53:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":68:24:68:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":71:24:71:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":74:24:74:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":77:24:77:28|Specified digits overflow the number's size
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:56:14 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:56:14 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:57:20 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":29:11:29:20|testDataIn is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":68:24:68:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":71:24:71:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":74:24:74:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":77:24:77:28|Specified digits overflow the number's size
Verilog syntax check successful!
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":4:7:4:16|Synthesizing module HexDecoder in library work.

@E: CG791 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:23:27:23|Could not resolve hierarchical name 'local_dataOut[6:0]'.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:57:20 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:57:20 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 21:57:49 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":29:11:29:20|testDataIn is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":68:24:68:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":71:24:71:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":74:24:74:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":77:24:77:28|Specified digits overflow the number's size
Verilog syntax check successful!
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":4:7:4:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":87:20:87:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:18:33:27|Index 1 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":34:18:34:27|Index 2 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":35:18:35:27|Index 3 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":36:18:36:27|Index 4 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":37:18:37:27|Index 5 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":38:18:38:27|Index 6 is out of range for variable testDataIn
@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":41:11:41:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":44:13:44:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":44:13:44:22|An input port (port testDataIn) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:57:49 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:57:49 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:57:49 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 21:57:51 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 21:57:51 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":9:25:9:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     43   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":18:0:18:5|Found inferred clock DarkTower|CLOCK_16 which controls 43 sequential elements including HexDecoderInstance.counter25BitInstance.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":84:13:84:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":84:13:84:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 21:57:51 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:01:48 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":29:11:29:20|testDataIn is already declared in this scope.
@E: CG285 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:4:49:7|Expecting statement
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":66:0:66:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:24:66:28|Specified digits overflow the number's size
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:01:48 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:01:48 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:02:37 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":29:11:29:20|testDataIn is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:24:66:28|Specified digits overflow the number's size
Verilog syntax check successful!
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":4:7:4:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":76:20:76:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":56:11:56:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":59:13:59:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":59:13:59:22|An input port (port testDataIn) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[6] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[5] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[4] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[2] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[1] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Pruning register bits 6 to 1 of testDataIn0[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:02:37 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:02:37 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:02:37 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:02:38 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:02:38 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":9:25:9:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     44   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":18:0:18:5|Found inferred clock DarkTower|CLOCK_16 which controls 44 sequential elements including HexDecoderInstance.counter25BitInstance.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":73:13:73:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":73:13:73:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:02:39 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:04:38 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":29:11:29:20|testDataIn is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":21:24:21:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:24:66:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@W: CL169 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":18:0:18:5|Pruning unused register counter[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":18:0:18:5|Pruning unused register localMsb_counterOut[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":4:7:4:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":76:20:76:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":56:11:56:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":59:13:59:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":59:13:59:22|An input port (port testDataIn) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[6] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[5] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[4] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[2] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Register bit testDataIn0[1] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:0:43:5|Pruning register bits 6 to 1 of testDataIn0[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":6:13:6:26|*Output msb_counterOut has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":5:6:5:8|Input clk is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":5:11:5:15|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:04:38 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:04:38 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:04:38 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:04:39 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:04:39 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":73:13:73:32|Removing instance counter25BitInstance (in view: work.HexDecoder(verilog)) of type view:work.counter25Bit(verilog) because it does not drive other instances.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":9:25:9:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested      Requested     Clock        Clock                     Clock
Clock                  Frequency      Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     8    
================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":13:0:13:5|Found inferred clock DarkTower|CLOCK_16 which controls 8 sequential elements including HexDecoderInstance.dataOut[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":13:0:13:5|Removing sequential instance dataOut[1] (in view: work.HexDecoder(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":13:0:13:5|Removing sequential instance dataOut[2] (in view: work.HexDecoder(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":13:0:13:5|Removing sequential instance dataOut[3] (in view: work.HexDecoder(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":13:0:13:5|Removing sequential instance dataOut[4] (in view: work.HexDecoder(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":13:0:13:5|Removing sequential instance dataOut[5] (in view: work.HexDecoder(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":13:0:13:5|Removing sequential instance dataOut[6] (in view: work.HexDecoder(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:04:39 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 22:04:40 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":9:25:9:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":19:4:19:7|ROM dataOut_2[6:0] (in view: work.HexDecoder(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":19:4:19:7|ROM dataOut_2[6:0] (in view: work.HexDecoder(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":19:4:19:7|Found ROM .delname. (in view: work.HexDecoder(verilog)) with 16 words by 7 bits.
@A: BN321 |Found multiple drivers on net testDataIn (in view: work.DarkTower(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net testDataIn (in view: work.DarkTower(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:dataOut[0] inst:HexDecoderInstance of work.HexDecoder(verilog)
Connection 2: Direction is (Output ) port:testDataIn of work.DarkTower(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:7:2:15|Net testDataIn (in view: work.DarkTower(verilog)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:04:40 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:07:15 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":29:11:29:20|testDataIn is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":23:24:23:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":26:24:26:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":29:24:29:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":68:24:68:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@W: CL265 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":18:0:18:5|Removing unused bit 1 of localMsb_counterOut_10[3:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":4:7:4:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":78:20:78:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":57:11:57:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":60:13:60:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":60:13:60:22|An input port (port testDataIn) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|Removing wire testLed0, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|Removing wire testLed1, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed2, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed3, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:25:21:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":22:25:22:32|Removing wire testLed6, as there is no assignment to it.
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":57:11:57:28|Removing instance HexDecoderInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":44:0:44:5|Pruning unused register testDataIn0[6:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|*Output testLed0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|*Output testLed1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:25:21:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":22:25:22:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":3:24:3:28|Input RESET is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:24:6:33|Input testDataIn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:07:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:07:15 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:07:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:07:16 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:07:16 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":9:25:9:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:07:17 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 22:07:17 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 22:07:17 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:07:18 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:09:43 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":29:11:29:20|testDataIn is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":23:24:23:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":26:24:26:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":29:24:29:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":68:24:68:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@W: CL265 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":18:0:18:5|Removing unused bit 1 of localMsb_counterOut_10[3:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":4:7:4:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":78:20:78:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":60:11:60:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":63:13:63:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":63:13:63:22|An input port (port testDataIn) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|Removing wire testLed1, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed2, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed3, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:25:21:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":22:25:22:32|Removing wire testLed6, as there is no assignment to it.
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":60:11:60:28|Removing instance HexDecoderInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:0:47:5|Pruning unused register testDataIn0[6:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|*Output testLed1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:25:21:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":22:25:22:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":3:24:3:28|Input RESET is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:24:6:33|Input testDataIn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:09:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:09:43 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:09:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:09:45 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:09:45 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":9:25:9:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:09:45 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 22:09:45 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 22:09:46 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:09:46 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:12:28 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":23:24:23:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":26:24:26:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":29:24:29:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":68:24:68:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@W: CL265 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":18:0:18:5|Removing unused bit 1 of localMsb_counterOut_10[3:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":4:7:4:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":78:20:78:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":42:11:42:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:12:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:12:28 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:12:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:12:29 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:12:29 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     42   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":18:0:18:5|Found inferred clock DarkTower|CLOCK_16 which controls 42 sequential elements including HexDecoderInstance.counter25BitInstance.localMsb_counterOut[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":75:13:75:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":75:13:75:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:12:29 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:20:59 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":22:24:22:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":25:24:25:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":28:24:28:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":31:24:31:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":34:24:34:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":37:24:37:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":40:24:40:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":43:24:43:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":46:24:46:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":49:24:49:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":52:24:52:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":55:24:55:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":58:24:58:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":61:24:61:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":64:24:64:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":67:24:67:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@E: CG791 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":29:31:29:31|Could not resolve hierarchical name 'localMsb_counterOut[2]'.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:20:59 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:20:59 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:22:18 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":22:24:22:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":25:24:25:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":28:24:28:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":31:24:31:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":34:24:34:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":37:24:37:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":40:24:40:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":43:24:43:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":46:24:46:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":49:24:49:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":52:24:52:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":55:24:55:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":58:24:58:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":61:24:61:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":64:24:64:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":67:24:67:28|Specified digits overflow the number's size
Verilog syntax check successful!
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":4:7:4:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":77:20:77:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":42:11:42:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:22:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:22:18 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:22:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:22:20 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:22:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     43   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":12:0:12:5|Found inferred clock DarkTower|CLOCK_16 which controls 43 sequential elements including HexDecoderInstance.counter25BitInstance.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":74:13:74:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":74:13:74:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:22:20 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:27:59 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":20:24:20:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":23:24:23:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":26:24:26:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":29:24:29:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":75:20:75:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":42:11:42:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:27:59 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:27:59 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:27:59 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:28:00 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:28:00 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     39   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 39 sequential elements including HexDecoderInstance.counter25BitInstance.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":72:13:72:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":72:13:72:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:28:00 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:30:36 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":20:24:20:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":23:24:23:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":26:24:26:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":29:24:29:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":75:20:75:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":42:11:42:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:30:36 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:30:36 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:30:36 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:30:37 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:30:37 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     43   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 43 sequential elements including HexDecoderInstance.counter25BitInstance.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":72:13:72:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":72:13:72:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:30:38 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:31:19 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":20:24:20:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":23:24:23:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":26:24:26:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":29:24:29:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":75:20:75:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":42:11:42:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:31:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:31:19 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:31:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:31:20 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:31:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     43   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 43 sequential elements including HexDecoderInstance.counter25BitInstance.msb_counterOut[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":72:13:72:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":72:13:72:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:31:20 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:33:03 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":20:24:20:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":23:24:23:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":26:24:26:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":29:24:29:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":75:20:75:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":42:11:42:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:32|Removing wire testLed0, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":15:25:15:32|Removing wire testLed1, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|Removing wire testLed2, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|Removing wire testLed3, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed6, as there is no assignment to it.
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":42:11:42:28|Removing instance HexDecoderInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:32|*Output testLed0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":15:25:15:32|*Output testLed1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|*Output testLed2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|*Output testLed3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":3:24:3:28|Input RESET is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:33:03 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:33:03 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:33:03 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:33:04 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:33:04 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":15:25:15:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:33:04 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 22:33:04 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":15:25:15:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 22:33:05 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:33:05 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:34:23 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":31:11:31:20|testDataIn is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":20:24:20:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":23:24:23:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":26:24:26:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":29:24:29:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":32:24:32:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":35:24:35:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":38:24:38:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":41:24:41:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":44:24:44:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":47:24:47:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":50:24:50:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":53:24:53:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":56:24:56:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":59:24:59:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":62:24:62:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":65:24:65:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":75:20:75:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":35:18:35:27|Index 1 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":36:18:36:27|Index 2 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":37:18:37:27|Index 3 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":38:18:38:27|Index 4 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":39:18:39:27|Index 5 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":40:18:40:27|Index 6 is out of range for variable testDataIn
@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":44:11:44:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:13:47:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:13:47:22|An input port (port testDataIn) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:34:23 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:34:23 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:34:23 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:34:24 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:34:24 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":9:25:9:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     43   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 43 sequential elements including HexDecoderInstance.counter25BitInstance.msb_counterOut[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":72:13:72:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":72:13:72:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:34:25 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:37:11 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":31:11:31:20|testDataIn is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":24:24:24:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":27:24:27:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":30:24:30:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:24:33:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":36:24:36:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":39:24:39:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":42:24:42:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":45:24:45:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":48:24:48:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":51:24:51:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":54:24:54:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":57:24:57:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":60:24:60:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":63:24:63:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":66:24:66:28|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":69:24:69:28|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":79:20:79:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":35:18:35:27|Index 1 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":36:18:36:27|Index 2 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":37:18:37:27|Index 3 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":38:18:38:27|Index 4 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":39:18:39:27|Index 5 is out of range for variable testDataIn
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":40:18:40:27|Index 6 is out of range for variable testDataIn
@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":44:11:44:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:13:47:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":47:13:47:22|An input port (port testDataIn) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:37:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:37:11 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:37:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:37:12 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:37:13 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":9:25:9:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     43   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 43 sequential elements including HexDecoderInstance.counter25BitInstance.msb_counterOut[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":76:13:76:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":76:13:76:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:37:13 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:41:06 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed6, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:41:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:41:07 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:41:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:41:08 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:41:08 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     226.9 MHz     4.407         inferred     Autoconstr_clkgroup_0     32   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 32 sequential elements including counter25BitInstance.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:41:08 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 22:41:08 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.10ns		  33 /        32
   2		0h:00m:00s		    -2.10ns		  33 /        32

   3		0h:00m:00s		    -2.10ns		  33 /        32

   4		0h:00m:00s		    -2.10ns		  33 /        32
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.
@N: FX1017 :|SB_GB inserted on the net RESET_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                 
------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               32         counter25BitInstance.counter[31]
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 8.77ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 22:41:09 2020
#


Top view:               DarkTower
Requested Frequency:    114.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.548

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     114.0 MHz     96.9 MHz      8.774         10.323        -1.548     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  8.774       -1.548  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                   Arrival           
Instance                            Reference              Type         Pin     Net            Time        Slack 
                                    Clock                                                                        
-----------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[1]     0.796       -1.548
counter25BitInstance.counter[0]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[0]     0.796       -1.355
counter25BitInstance.counter[2]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[2]     0.796       -1.348
counter25BitInstance.counter[3]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[3]     0.796       -1.148
counter25BitInstance.counter[4]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[4]     0.796       -0.948
counter25BitInstance.counter[5]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[5]     0.796       -0.748
counter25BitInstance.counter[6]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[6]     0.796       -0.548
counter25BitInstance.counter[7]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[7]     0.796       -0.348
counter25BitInstance.counter[8]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[8]     0.796       -0.148
counter25BitInstance.counter[9]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[9]     0.796       0.052 
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                        Required           
Instance                             Reference              Type         Pin     Net                 Time         Slack 
                                     Clock                                                                              
------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[31]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[31]     8.619        -1.548
counter25BitInstance.counter[30]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[30]     8.619        -1.348
counter25BitInstance.counter[29]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[29]     8.619        -1.148
counter25BitInstance.counter[28]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[28]     8.619        -0.948
counter25BitInstance.counter[27]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[27]     8.619        -0.748
counter25BitInstance.counter[26]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[26]     8.619        -0.548
counter25BitInstance.counter[25]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[25]     8.619        -0.348
counter25BitInstance.counter[24]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[24]     8.619        -0.148
counter25BitInstance.counter[23]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[23]     8.619        0.052 
counter25BitInstance.counter[22]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[22]     8.619        0.252 
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      10.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.548

    Number of logic level(s):                31
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[31] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
un3_counter_cry_26                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_27_c     SB_CARRY     CI       In      -         7.023       -         
counter25BitInstance.un3_counter_cry_27_c     SB_CARRY     CO       Out     0.186     7.209       -         
un3_counter_cry_27                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_28_c     SB_CARRY     CI       In      -         7.223       -         
counter25BitInstance.un3_counter_cry_28_c     SB_CARRY     CO       Out     0.186     7.409       -         
un3_counter_cry_28                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_29_c     SB_CARRY     CI       In      -         7.423       -         
counter25BitInstance.un3_counter_cry_29_c     SB_CARRY     CO       Out     0.186     7.609       -         
un3_counter_cry_29                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_30_c     SB_CARRY     CI       In      -         7.623       -         
counter25BitInstance.un3_counter_cry_30_c     SB_CARRY     CO       Out     0.186     7.809       -         
un3_counter_cry_30                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[31]          SB_LUT4      I3       In      -         8.195       -         
counter25BitInstance.counter_RNO[31]          SB_LUT4      O        Out     0.465     8.661       -         
counter_RNO[31]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[31]              SB_DFFSR     D        In      -         10.168      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.323 is 7.189(69.6%) logic and 3.133(30.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      9.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.355

    Number of logic level(s):                31
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[31] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.630       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.816       -         
un3_counter_cry_26                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_27_c     SB_CARRY     CI       In      -         6.830       -         
counter25BitInstance.un3_counter_cry_27_c     SB_CARRY     CO       Out     0.186     7.016       -         
un3_counter_cry_27                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_28_c     SB_CARRY     CI       In      -         7.030       -         
counter25BitInstance.un3_counter_cry_28_c     SB_CARRY     CO       Out     0.186     7.216       -         
un3_counter_cry_28                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_29_c     SB_CARRY     CI       In      -         7.230       -         
counter25BitInstance.un3_counter_cry_29_c     SB_CARRY     CO       Out     0.186     7.416       -         
un3_counter_cry_29                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_30_c     SB_CARRY     CI       In      -         7.430       -         
counter25BitInstance.un3_counter_cry_30_c     SB_CARRY     CO       Out     0.186     7.616       -         
un3_counter_cry_30                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[31]          SB_LUT4      I3       In      -         8.002       -         
counter25BitInstance.counter_RNO[31]          SB_LUT4      O        Out     0.465     8.467       -         
counter_RNO[31]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[31]              SB_DFFSR     D        In      -         9.974       -         
============================================================================================================
Total path delay (propagation time + setup) of 10.129 is 6.996(69.1%) logic and 3.133(30.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      9.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.348

    Number of logic level(s):                30
    Starting point:                          counter25BitInstance.counter[2] / Q
    Ending point:                            counter25BitInstance.counter[31] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[2]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_26                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_27_c     SB_CARRY     CI       In      -         6.823       -         
counter25BitInstance.un3_counter_cry_27_c     SB_CARRY     CO       Out     0.186     7.009       -         
un3_counter_cry_27                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_28_c     SB_CARRY     CI       In      -         7.023       -         
counter25BitInstance.un3_counter_cry_28_c     SB_CARRY     CO       Out     0.186     7.209       -         
un3_counter_cry_28                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_29_c     SB_CARRY     CI       In      -         7.223       -         
counter25BitInstance.un3_counter_cry_29_c     SB_CARRY     CO       Out     0.186     7.409       -         
un3_counter_cry_29                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_30_c     SB_CARRY     CI       In      -         7.423       -         
counter25BitInstance.un3_counter_cry_30_c     SB_CARRY     CO       Out     0.186     7.609       -         
un3_counter_cry_30                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[31]          SB_LUT4      I3       In      -         7.995       -         
counter25BitInstance.counter_RNO[31]          SB_LUT4      O        Out     0.465     8.460       -         
counter_RNO[31]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[31]              SB_DFFSR     D        In      -         9.967       -         
============================================================================================================
Total path delay (propagation time + setup) of 10.123 is 7.003(69.2%) logic and 3.119(30.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      9.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.348

    Number of logic level(s):                30
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[30] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
un3_counter_cry_26                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_27_c     SB_CARRY     CI       In      -         7.023       -         
counter25BitInstance.un3_counter_cry_27_c     SB_CARRY     CO       Out     0.186     7.209       -         
un3_counter_cry_27                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_28_c     SB_CARRY     CI       In      -         7.223       -         
counter25BitInstance.un3_counter_cry_28_c     SB_CARRY     CO       Out     0.186     7.409       -         
un3_counter_cry_28                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_29_c     SB_CARRY     CI       In      -         7.423       -         
counter25BitInstance.un3_counter_cry_29_c     SB_CARRY     CO       Out     0.186     7.609       -         
un3_counter_cry_29                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[30]          SB_LUT4      I3       In      -         7.995       -         
counter25BitInstance.counter_RNO[30]          SB_LUT4      O        Out     0.465     8.460       -         
counter_RNO[30]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[30]              SB_DFFSR     D        In      -         9.967       -         
============================================================================================================
Total path delay (propagation time + setup) of 10.123 is 7.003(69.2%) logic and 3.119(30.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      9.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.155

    Number of logic level(s):                30
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[30] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.630       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.816       -         
un3_counter_cry_26                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_27_c     SB_CARRY     CI       In      -         6.830       -         
counter25BitInstance.un3_counter_cry_27_c     SB_CARRY     CO       Out     0.186     7.016       -         
un3_counter_cry_27                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_28_c     SB_CARRY     CI       In      -         7.030       -         
counter25BitInstance.un3_counter_cry_28_c     SB_CARRY     CO       Out     0.186     7.216       -         
un3_counter_cry_28                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_29_c     SB_CARRY     CI       In      -         7.230       -         
counter25BitInstance.un3_counter_cry_29_c     SB_CARRY     CO       Out     0.186     7.416       -         
un3_counter_cry_29                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[30]          SB_LUT4      I3       In      -         7.802       -         
counter25BitInstance.counter_RNO[30]          SB_LUT4      O        Out     0.465     8.267       -         
counter_RNO[30]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[30]              SB_DFFSR     D        In      -         9.774       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.929 is 6.810(68.6%) logic and 3.119(31.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_CARRY        30 uses
SB_DFFSR        32 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         33 uses

I/O ports: 16
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   32 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 33 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 33 = 33 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:41:09 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_RED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	33
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	29
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	34/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	34/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 111.21 MHz | Target: 114.03 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 112
used logic cells: 34
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 112
used logic cells: 34
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 31 22:43:22 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed6, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:43:22 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:43:22 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:43:22 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 31 22:43:23 2020

###########################################################]
Pre-mapping Report

# Sat Oct 31 22:43:23 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     244.8 MHz     4.085         inferred     Autoconstr_clkgroup_0     28   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 28 sequential elements including counter25BitInstance.counter[27:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:43:24 2020

###########################################################]
Map & Optimize Report

# Sat Oct 31 22:43:24 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  29 /        28
   2		0h:00m:00s		    -1.86ns		  29 /        28

   3		0h:00m:00s		    -1.86ns		  29 /        28

   4		0h:00m:00s		    -1.86ns		  29 /        28
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.
@N: FX1017 :|SB_GB inserted on the net RESET_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                 
------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               28         counter25BitInstance.counter[27]
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 8.09ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 31 22:43:24 2020
#


Top view:               DarkTower
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     123.5 MHz     105.0 MHz     8.094         9.523         -1.429     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  8.094       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                   Arrival           
Instance                            Reference              Type         Pin     Net            Time        Slack 
                                    Clock                                                                        
-----------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[1]     0.796       -1.429
counter25BitInstance.counter[0]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[0]     0.796       -1.235
counter25BitInstance.counter[2]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[2]     0.796       -1.228
counter25BitInstance.counter[3]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[3]     0.796       -1.029
counter25BitInstance.counter[4]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[4]     0.796       -0.829
counter25BitInstance.counter[5]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[5]     0.796       -0.628
counter25BitInstance.counter[6]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[6]     0.796       -0.428
counter25BitInstance.counter[7]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[7]     0.796       -0.229
counter25BitInstance.counter[8]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[8]     0.796       -0.029
counter25BitInstance.counter[9]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[9]     0.796       0.172 
=================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                        Required           
Instance                             Reference              Type         Pin     Net                 Time         Slack 
                                     Clock                                                                              
------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[27]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[27]     7.939        -1.429
counter25BitInstance.counter[26]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[26]     7.939        -1.228
counter25BitInstance.counter[25]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[25]     7.939        -1.029
counter25BitInstance.counter[24]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[24]     7.939        -0.829
counter25BitInstance.counter[23]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[23]     7.939        -0.628
counter25BitInstance.counter[22]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[22]     7.939        -0.428
counter25BitInstance.counter[21]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[21]     7.939        -0.229
counter25BitInstance.counter[20]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[20]     7.939        -0.029
counter25BitInstance.counter[19]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[19]     7.939        0.172 
counter25BitInstance.counter[18]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[18]     7.939        0.372 
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                27
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[27] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
un3_counter_cry_26                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[27]          SB_LUT4      I3       In      -         7.395       -         
counter25BitInstance.counter_RNO[27]          SB_LUT4      O        Out     0.465     7.861       -         
counter_RNO[27]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[27]              SB_DFFSR     D        In      -         9.367       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.522 is 6.445(67.7%) logic and 3.077(32.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.174
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.235

    Number of logic level(s):                27
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[27] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.630       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.816       -         
un3_counter_cry_26                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[27]          SB_LUT4      I3       In      -         7.202       -         
counter25BitInstance.counter_RNO[27]          SB_LUT4      O        Out     0.465     7.667       -         
counter_RNO[27]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[27]              SB_DFFSR     D        In      -         9.174       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.329 is 6.252(67.0%) logic and 3.077(33.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          counter25BitInstance.counter[2] / Q
    Ending point:                            counter25BitInstance.counter[27] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[2]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_26                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[27]          SB_LUT4      I3       In      -         7.195       -         
counter25BitInstance.counter_RNO[27]          SB_LUT4      O        Out     0.465     7.660       -         
counter_RNO[27]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[27]              SB_DFFSR     D        In      -         9.168       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[26] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           2         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_25                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[26]          SB_LUT4      I3       In      -         7.195       -         
counter25BitInstance.counter_RNO[26]          SB_LUT4      O        Out     0.465     7.660       -         
counter_RNO[26]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[26]              SB_DFFSR     D        In      -         9.168       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.035

    Number of logic level(s):                26
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[26] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
un3_counter_cry_25                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[26]          SB_LUT4      I3       In      -         7.002       -         
counter25BitInstance.counter_RNO[26]          SB_LUT4      O        Out     0.465     7.467       -         
counter_RNO[26]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[26]              SB_DFFSR     D        In      -         8.974       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.129 is 6.066(66.4%) logic and 3.063(33.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_CARRY        26 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         29 uses

I/O ports: 16
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 31 22:43:24 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_RED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 121.24 MHz | Target: 123.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 30
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
11:24:57 PM
