<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - rtl/MbistPipeSc.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">rtl</a> - MbistPipeSc.sv<span style="font-size: 80%;"> (source / <a href="MbistPipeSc.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">61</td>
            <td class="headerCovTableEntry">69</td>
            <td class="headerCovTableEntryMed">88.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-06-16 06:31:53</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // Generated by CIRCT firtool-1.62.1</a>
<a name="2"><span class="lineNum">       2 </span>                :            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>                :            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>                :            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>                :            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>                :            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>                :            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>                :            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>                :            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>                :            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>                :            : </a>
<a name="14"><span class="lineNum">      14 </span>                :            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>                :            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>                :            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>                :            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>                :            : </a>
<a name="19"><span class="lineNum">      19 </span>                :            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>                :            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>                :            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>                :            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>                :            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>                :            : </a>
<a name="25"><span class="lineNum">      25 </span>                :            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>                :            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>                :            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>                :            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>                :            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>                :            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>                :            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>                :            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>                :            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>                :            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>                :            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>                :            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>                :            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>                :            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>                :            : </a>
<a name="44"><span class="lineNum">      44 </span>                :            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>                :            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>                :            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>                :            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>                :            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>                :            : </a>
<a name="51"><span class="lineNum">      51 </span>                :            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>                :            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>                :            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>                :            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>                :            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>                :            : </a>
<a name="58"><span class="lineNum">      58 </span>                :            : // Standard header to adapt well known macros for prints and assertions.</a>
<a name="59"><span class="lineNum">      59 </span>                :            : </a>
<a name="60"><span class="lineNum">      60 </span>                :            : // Users can define 'PRINTF_COND' to add an extra gate to prints.</a>
<a name="61"><span class="lineNum">      61 </span>                :            : `ifndef PRINTF_COND_</a>
<a name="62"><span class="lineNum">      62 </span>                :            :   `ifdef PRINTF_COND</a>
<a name="63"><span class="lineNum">      63 </span>                :            :     `define PRINTF_COND_ (`PRINTF_COND)</a>
<a name="64"><span class="lineNum">      64 </span>                :            :   `else  // PRINTF_COND</a>
<a name="65"><span class="lineNum">      65 </span>                :            :     `define PRINTF_COND_ 1</a>
<a name="66"><span class="lineNum">      66 </span>                :            :   `endif // PRINTF_COND</a>
<a name="67"><span class="lineNum">      67 </span>                :            : `endif // not def PRINTF_COND_</a>
<a name="68"><span class="lineNum">      68 </span>                :            : </a>
<a name="69"><span class="lineNum">      69 </span>                :            : // Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.</a>
<a name="70"><span class="lineNum">      70 </span>                :            : `ifndef ASSERT_VERBOSE_COND_</a>
<a name="71"><span class="lineNum">      71 </span>                :            :   `ifdef ASSERT_VERBOSE_COND</a>
<a name="72"><span class="lineNum">      72 </span>                :            :     `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)</a>
<a name="73"><span class="lineNum">      73 </span>                :            :   `else  // ASSERT_VERBOSE_COND</a>
<a name="74"><span class="lineNum">      74 </span>                :            :     `define ASSERT_VERBOSE_COND_ 1</a>
<a name="75"><span class="lineNum">      75 </span>                :            :   `endif // ASSERT_VERBOSE_COND</a>
<a name="76"><span class="lineNum">      76 </span>                :            : `endif // not def ASSERT_VERBOSE_COND_</a>
<a name="77"><span class="lineNum">      77 </span>                :            : </a>
<a name="78"><span class="lineNum">      78 </span>                :            : // Users can define 'STOP_COND' to add an extra gate to stop conditions.</a>
<a name="79"><span class="lineNum">      79 </span>                :            : `ifndef STOP_COND_</a>
<a name="80"><span class="lineNum">      80 </span>                :            :   `ifdef STOP_COND</a>
<a name="81"><span class="lineNum">      81 </span>                :            :     `define STOP_COND_ (`STOP_COND)</a>
<a name="82"><span class="lineNum">      82 </span>                :            :   `else  // STOP_COND</a>
<a name="83"><span class="lineNum">      83 </span>                :            :     `define STOP_COND_ 1</a>
<a name="84"><span class="lineNum">      84 </span>                :            :   `endif // STOP_COND</a>
<a name="85"><span class="lineNum">      85 </span>                :            : `endif // not def STOP_COND_</a>
<a name="86"><span class="lineNum">      86 </span>                :            : </a>
<a name="87"><span class="lineNum">      87 </span>                :            : module MbistPipeSc(</a>
<a name="88"><span class="lineNum">      88 </span>                :<span class="lineCov">     556720 :   input         clock,</span></a>
<a name="89"><span class="lineNum">      89 </span>                :<span class="lineCov">         24 :   input         reset,</span></a>
<a name="90"><span class="lineNum">      90 </span>                :<span class="lineCov">         32 :   input  [5:0]  mbist_array,</span></a>
<a name="91"><span class="lineNum">      91 </span>                :<span class="lineCov">         20 :   input         mbist_all,</span></a>
<a name="92"><span class="lineNum">      92 </span>                :<span class="lineCov">         16 :   input         mbist_req,</span></a>
<a name="93"><span class="lineNum">      93 </span>                :<span class="lineCov">          8 :   output        mbist_ack,</span></a>
<a name="94"><span class="lineNum">      94 </span>                :<span class="lineCov">         19 :   input         mbist_writeen,</span></a>
<a name="95"><span class="lineNum">      95 </span>                :<span class="lineCov">         26 :   input  [3:0]  mbist_be,</span></a>
<a name="96"><span class="lineNum">      96 </span>                :<span class="lineCov">         31 :   input  [8:0]  mbist_addr,</span></a>
<a name="97"><span class="lineNum">      97 </span>                :<span class="lineCov">         32 :   input  [23:0] mbist_indata,</span></a>
<a name="98"><span class="lineNum">      98 </span>                :<span class="lineCov">         15 :   input         mbist_readen,</span></a>
<a name="99"><span class="lineNum">      99 </span>                :<span class="lineCov">         32 :   input  [8:0]  mbist_addr_rd,</span></a>
<a name="100"><span class="lineNum">     100 </span>                :<span class="lineCov">         16 :   output [23:0] mbist_outdata,</span></a>
<a name="101"><span class="lineNum">     101 </span>                :<span class="lineCov">         16 :   output [8:0]  toSRAM_0_addr,</span></a>
<a name="102"><span class="lineNum">     102 </span>                :<span class="lineCov">         16 :   output [8:0]  toSRAM_0_addr_rd,</span></a>
<a name="103"><span class="lineNum">     103 </span>                :<span class="lineCov">         16 :   output [23:0] toSRAM_0_wdata,</span></a>
<a name="104"><span class="lineNum">     104 </span>                :<span class="lineCov">         16 :   output [3:0]  toSRAM_0_wmask,</span></a>
<a name="105"><span class="lineNum">     105 </span>                :<span class="lineCov">          6 :   output        toSRAM_0_re,</span></a>
<a name="106"><span class="lineNum">     106 </span>                :<span class="lineCov">         14 :   output        toSRAM_0_we,</span></a>
<a name="107"><span class="lineNum">     107 </span>                :<span class="lineCov">      11226 :   input  [23:0] toSRAM_0_rdata,</span></a>
<a name="108"><span class="lineNum">     108 </span>                :<span class="lineCov">          8 :   output        toSRAM_0_ack,</span></a>
<a name="109"><span class="lineNum">     109 </span>                :<span class="lineCov">         10 :   output        toSRAM_0_selectedOH,</span></a>
<a name="110"><span class="lineNum">     110 </span>                :<span class="lineCov">         16 :   output [5:0]  toSRAM_0_array</span></a>
<a name="111"><span class="lineNum">     111 </span>                :            : );</a>
<a name="112"><span class="lineNum">     112 </span>                :            : </a>
<a name="113"><span class="lineNum">     113 </span>                :<span class="lineCov">         16 :   reg  [5:0]  arrayReg;</span></a>
<a name="114"><span class="lineNum">     114 </span>                :<span class="lineCov">          8 :   reg         reqReg;</span></a>
<a name="115"><span class="lineNum">     115 </span>                :<span class="lineCov">          6 :   reg         allReg;</span></a>
<a name="116"><span class="lineNum">     116 </span>                :<span class="lineCov">          7 :   reg         wenReg;</span></a>
<a name="117"><span class="lineNum">     117 </span>                :<span class="lineCov">         16 :   reg  [3:0]  beReg;</span></a>
<a name="118"><span class="lineNum">     118 </span>                :<span class="lineCov">         16 :   reg  [8:0]  addrReg;</span></a>
<a name="119"><span class="lineNum">     119 </span>                :<span class="lineCov">         16 :   reg  [23:0] dataInReg;</span></a>
<a name="120"><span class="lineNum">     120 </span>                :<span class="lineCov">          7 :   reg         renReg;</span></a>
<a name="121"><span class="lineNum">     121 </span>                :<span class="lineCov">         16 :   reg  [8:0]  addrRdReg;</span></a>
<a name="122"><span class="lineNum">     122 </span>                :<span class="lineCov">          9 :   wire        selectedVec_0 = arrayReg == 6'h39;</span></a>
<a name="123"><span class="lineNum">     123 </span>                :<span class="lineCov">          9 :   wire        doSpread = selectedVec_0 | allReg;</span></a>
<a name="124"><span class="lineNum">     124 </span>                :<span class="lineCov">         22 :   wire        activated = mbist_all | mbist_req &amp; mbist_array == 6'h39;</span></a>
<a name="125"><span class="lineNum">     125 </span>                :<span class="lineCov">     278366 :   always @(posedge clock or posedge reset) begin</span></a>
<a name="126"><span class="lineNum">     126 </span>                :<span class="lineCov">     278350 :     if (reset) begin</span></a>
<a name="127"><span class="lineNum">     127 </span>                :<span class="lineCov">         16 :       arrayReg &lt;= 6'h0;</span></a>
<a name="128"><span class="lineNum">     128 </span>                :<span class="lineCov">         16 :       reqReg &lt;= 1'h0;</span></a>
<a name="129"><span class="lineNum">     129 </span>                :<span class="lineCov">         16 :       allReg &lt;= 1'h0;</span></a>
<a name="130"><span class="lineNum">     130 </span>                :<span class="lineCov">         16 :       wenReg &lt;= 1'h0;</span></a>
<a name="131"><span class="lineNum">     131 </span>                :<span class="lineCov">         16 :       beReg &lt;= 4'h0;</span></a>
<a name="132"><span class="lineNum">     132 </span>                :<span class="lineCov">         16 :       addrReg &lt;= 9'h0;</span></a>
<a name="133"><span class="lineNum">     133 </span>                :<span class="lineCov">         16 :       dataInReg &lt;= 24'h0;</span></a>
<a name="134"><span class="lineNum">     134 </span>                :<span class="lineCov">         16 :       renReg &lt;= 1'h0;</span></a>
<a name="135"><span class="lineNum">     135 </span>                :<span class="lineCov">         16 :       addrRdReg &lt;= 9'h0;</span></a>
<a name="136"><span class="lineNum">     136 </span>                :            :     end</a>
<a name="137"><span class="lineNum">     137 </span>                :<span class="lineCov">     278350 :     else begin</span></a>
<a name="138"><span class="lineNum">     138 </span>                :<span class="lineCov">     278350 :       if (activated) begin</span></a>
<a name="139"><span class="lineNum">     139 </span>                :<span class="lineNoCov">          0 :         arrayReg &lt;= mbist_array;</span></a>
<a name="140"><span class="lineNum">     140 </span>                :<span class="lineNoCov">          0 :         allReg &lt;= mbist_all;</span></a>
<a name="141"><span class="lineNum">     141 </span>                :<span class="lineNoCov">          0 :         wenReg &lt;= mbist_writeen;</span></a>
<a name="142"><span class="lineNum">     142 </span>                :<span class="lineNoCov">          0 :         renReg &lt;= mbist_readen;</span></a>
<a name="143"><span class="lineNum">     143 </span>                :            :       end</a>
<a name="144"><span class="lineNum">     144 </span>                :<span class="lineCov">     278350 :       reqReg &lt;= mbist_req;</span></a>
<a name="145"><span class="lineNum">     145 </span>                :<span class="lineCov">     278350 :       if (activated &amp; (mbist_readen | mbist_writeen)) begin</span></a>
<a name="146"><span class="lineNum">     146 </span>                :<span class="lineNoCov">          0 :         beReg &lt;= mbist_be;</span></a>
<a name="147"><span class="lineNum">     147 </span>                :<span class="lineNoCov">          0 :         addrReg &lt;= mbist_addr;</span></a>
<a name="148"><span class="lineNum">     148 </span>                :<span class="lineNoCov">          0 :         dataInReg &lt;= mbist_indata;</span></a>
<a name="149"><span class="lineNum">     149 </span>                :<span class="lineNoCov">          0 :         addrRdReg &lt;= mbist_addr_rd;</span></a>
<a name="150"><span class="lineNum">     150 </span>                :            :       end</a>
<a name="151"><span class="lineNum">     151 </span>                :            :     end</a>
<a name="152"><span class="lineNum">     152 </span>                :            :   end // always @(posedge, posedge)</a>
<a name="153"><span class="lineNum">     153 </span>                :            :   `ifdef ENABLE_INITIAL_REG_</a>
<a name="154"><span class="lineNum">     154 </span>                :            :     `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="155"><span class="lineNum">     155 </span>                :            :       `FIRRTL_BEFORE_INITIAL</a>
<a name="156"><span class="lineNum">     156 </span>                :            :     `endif // FIRRTL_BEFORE_INITIAL</a>
<a name="157"><span class="lineNum">     157 </span>                :            :     logic [31:0] _RANDOM[0:1];</a>
<a name="158"><span class="lineNum">     158 </span>                :<span class="lineCov">         16 :     initial begin</span></a>
<a name="159"><span class="lineNum">     159 </span>                :            :       `ifdef INIT_RANDOM_PROLOG_</a>
<a name="160"><span class="lineNum">     160 </span>                :            :         `INIT_RANDOM_PROLOG_</a>
<a name="161"><span class="lineNum">     161 </span>                :            :       `endif // INIT_RANDOM_PROLOG_</a>
<a name="162"><span class="lineNum">     162 </span>                :            :       `ifdef RANDOMIZE_REG_INIT</a>
<a name="163"><span class="lineNum">     163 </span>                :            :         for (logic [1:0] i = 2'h0; i &lt; 2'h2; i += 2'h1) begin</a>
<a name="164"><span class="lineNum">     164 </span>                :            :           _RANDOM[i[0]] = `RANDOM;</a>
<a name="165"><span class="lineNum">     165 </span>                :            :         end</a>
<a name="166"><span class="lineNum">     166 </span>                :            :         arrayReg = _RANDOM[1'h0][5:0];</a>
<a name="167"><span class="lineNum">     167 </span>                :            :         reqReg = _RANDOM[1'h0][6];</a>
<a name="168"><span class="lineNum">     168 </span>                :            :         allReg = _RANDOM[1'h0][7];</a>
<a name="169"><span class="lineNum">     169 </span>                :            :         wenReg = _RANDOM[1'h0][8];</a>
<a name="170"><span class="lineNum">     170 </span>                :            :         beReg = _RANDOM[1'h0][12:9];</a>
<a name="171"><span class="lineNum">     171 </span>                :            :         addrReg = _RANDOM[1'h0][21:13];</a>
<a name="172"><span class="lineNum">     172 </span>                :            :         dataInReg = {_RANDOM[1'h0][31:22], _RANDOM[1'h1][13:0]};</a>
<a name="173"><span class="lineNum">     173 </span>                :            :         renReg = _RANDOM[1'h1][14];</a>
<a name="174"><span class="lineNum">     174 </span>                :            :         addrRdReg = _RANDOM[1'h1][23:15];</a>
<a name="175"><span class="lineNum">     175 </span>                :            :       `endif // RANDOMIZE_REG_INIT</a>
<a name="176"><span class="lineNum">     176 </span>                :<span class="lineCov">         16 :       if (reset) begin</span></a>
<a name="177"><span class="lineNum">     177 </span>                :<span class="lineCov">         16 :         arrayReg = 6'h0;</span></a>
<a name="178"><span class="lineNum">     178 </span>                :<span class="lineCov">         16 :         reqReg = 1'h0;</span></a>
<a name="179"><span class="lineNum">     179 </span>                :<span class="lineCov">         16 :         allReg = 1'h0;</span></a>
<a name="180"><span class="lineNum">     180 </span>                :<span class="lineCov">         16 :         wenReg = 1'h0;</span></a>
<a name="181"><span class="lineNum">     181 </span>                :<span class="lineCov">         16 :         beReg = 4'h0;</span></a>
<a name="182"><span class="lineNum">     182 </span>                :<span class="lineCov">         16 :         addrReg = 9'h0;</span></a>
<a name="183"><span class="lineNum">     183 </span>                :<span class="lineCov">         16 :         dataInReg = 24'h0;</span></a>
<a name="184"><span class="lineNum">     184 </span>                :<span class="lineCov">         16 :         renReg = 1'h0;</span></a>
<a name="185"><span class="lineNum">     185 </span>                :<span class="lineCov">         16 :         addrRdReg = 9'h0;</span></a>
<a name="186"><span class="lineNum">     186 </span>                :            :       end</a>
<a name="187"><span class="lineNum">     187 </span>                :            :     end // initial</a>
<a name="188"><span class="lineNum">     188 </span>                :            :     `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="189"><span class="lineNum">     189 </span>                :            :       `FIRRTL_AFTER_INITIAL</a>
<a name="190"><span class="lineNum">     190 </span>                :            :     `endif // FIRRTL_AFTER_INITIAL</a>
<a name="191"><span class="lineNum">     191 </span>                :            :   `endif // ENABLE_INITIAL_REG_</a>
<a name="192"><span class="lineNum">     192 </span>                :            :   assign mbist_ack = reqReg;</a>
<a name="193"><span class="lineNum">     193 </span>                :            :   assign mbist_outdata = selectedVec_0 ? toSRAM_0_rdata : 24'h0;</a>
<a name="194"><span class="lineNum">     194 </span>                :            :   assign toSRAM_0_addr = doSpread ? addrReg : 9'h0;</a>
<a name="195"><span class="lineNum">     195 </span>                :            :   assign toSRAM_0_addr_rd = doSpread ? addrRdReg : 9'h0;</a>
<a name="196"><span class="lineNum">     196 </span>                :            :   assign toSRAM_0_wdata = dataInReg;</a>
<a name="197"><span class="lineNum">     197 </span>                :            :   assign toSRAM_0_wmask = beReg;</a>
<a name="198"><span class="lineNum">     198 </span>                :            :   assign toSRAM_0_re = doSpread &amp; renReg;</a>
<a name="199"><span class="lineNum">     199 </span>                :            :   assign toSRAM_0_we = doSpread &amp; wenReg;</a>
<a name="200"><span class="lineNum">     200 </span>                :            :   assign toSRAM_0_ack = reqReg;</a>
<a name="201"><span class="lineNum">     201 </span>                :            :   assign toSRAM_0_selectedOH = allReg | ~reqReg | selectedVec_0;</a>
<a name="202"><span class="lineNum">     202 </span>                :            :   assign toSRAM_0_array = arrayReg;</a>
<a name="203"><span class="lineNum">     203 </span>                :            : endmodule</a>
<a name="204"><span class="lineNum">     204 </span>                :            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
