{
  "1735456024":
  {
    "nodes":
    [
      {
        "name":"atax.B0.runOnce"
        , "id":1735487808
        , "start":"0"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"?"
            , "id":1745137040
            , "start":"0"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"0"
                , "Latency":"17"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"atax.B1.start"
        , "id":1734970624
        , "start":"17"
        , "end":"76"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":1738453456
            , "start":"17"
            , "end":"52"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_wt_entry_ataxs_c0_enter17_atax1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"35"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":1739373872
                , "start":"21"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"?"
            , "id":1741513408
            , "start":"59"
            , "end":"76"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"42"
                , "Latency":"17"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                  , "line":41
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":1742437184
            , "start":"52"
            , "end":"76"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Read"
                , "Width":"256 bits"
                , "Depth":"0"
                , "Stream Name":"call.atax"
                , "Stall-free":"No"
                , "Start Cycle":"35"
                , "Latency":"24"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                  , "line":11
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"atax.B3"
        , "id":1734970784
        , "start":"76"
        , "end":"115"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":1739064960
            , "start":"76"
            , "end":"115"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_ataxs_c0_enter8418_atax3"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"39"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":1740906224
                , "start":"80"
                , "end":"80"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1740907552
                , "start":"80"
                , "end":"80"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1739862608
                , "start":"80"
                , "end":"80"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1740898720
                , "start":"80"
                , "end":"84"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"4"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1756229552
                , "start":"84"
                , "end":"115"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"8"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"320"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"atax.B5"
        , "id":1734970944
        , "start":"115"
        , "end":"164"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":1739937280
            , "start":"115"
            , "end":"164"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body8_ataxs_c0_enter9419_atax11"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"49"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"tmp_local"
                , "id":1758170704
                , "start":"119"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"tmp_local"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"y_local"
                , "id":1753896320
                , "start":"132"
                , "end":"133"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"y_local"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":1742839536
                , "start":"119"
                , "end":"120"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":41
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'t,t'"
                , "id":1742806128
                , "start":"132"
                , "end":"133"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'t,t'"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"A_local"
                , "id":1742718448
                , "start":"119"
                , "end":"119"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"A_local"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":1742717120
                , "start":"121"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":33
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1742807376
                , "start":"121"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":33
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1742777872
                , "start":"121"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1752021840
                , "start":"121"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1739906320
                , "start":"119"
                , "end":"121"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1739910736
                , "start":"121"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":1742805776
                , "start":"125"
                , "end":"132"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"10"
                    , "Latency":"7"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1742807024
                , "start":"133"
                , "end":"133"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1744677232
                , "start":"133"
                , "end":"164"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"18"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"384"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"atax.B4"
        , "id":1734970864
        , "start":"164"
        , "end":"181"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"y_local"
            , "id":1745106400
            , "start":"164"
            , "end":"181"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"y_local"
                , "Start Cycle":"0"
                , "Latency":"17"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                  , "line":39
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"atax.B7"
        , "id":1734971104
        , "start":"181"
        , "end":"231"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":1740983584
            , "start":"181"
            , "end":"231"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body19_ataxs_c0_enter13820_atax11"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"50"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"?"
                , "id":1759427712
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":1745022576
                , "start":"187"
                , "end":"187"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":37
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1745023904
                , "start":"187"
                , "end":"195"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"6"
                    , "Latency":"8"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1742895632
                , "start":"187"
                , "end":"187"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":37
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1740427952
                , "start":"195"
                , "end":"199"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"14"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":1741887456
                , "start":"185"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"A_local"
                , "id":1741509760
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"A_local"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1741510736
                , "start":"185"
                , "end":"187"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1753902752
                , "start":"187"
                , "end":"191"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":1759428688
                , "start":"191"
                , "end":"198"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"10"
                    , "Latency":"7"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1759429040
                , "start":"199"
                , "end":"199"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1759429392
                , "start":"199"
                , "end":"200"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"y_local"
                , "id":1739919008
                , "start":"185"
                , "end":"186"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"y_local"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"tmp_local"
                , "id":1739916560
                , "start":"185"
                , "end":"185"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"tmp_local"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1740962800
                , "start":"200"
                , "end":"231"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"256"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"atax.B6"
        , "id":1734971024
        , "start":"231"
        , "end":"264"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":1740646784
            , "start":"231"
            , "end":"264"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup18_ataxs_c0_enter121_atax2"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"33"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"ST"
                , "id":1759026240
                , "start":"232"
                , "end":"233"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                      , "line":41
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1753934464
                , "start":"233"
                , "end":"264"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"atax.B2"
        , "id":1734970704
        , "start":"264"
        , "end":"288"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"WR"
            , "id":1741661408
            , "start":"264"
            , "end":"288"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Write"
                , "Width":"1 bit"
                , "Depth":"0"
                , "Stream Name":"return.atax"
                , "Stall-free":"No"
                , "Start Cycle":"0"
                , "Latency":"24"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/atax/atax.cpp"
                  , "line":50
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":1759026240
        , "to":1753934464
      }
      , {
        "from":1739916560
        , "to":1740962800
      }
      , {
        "from":1759429040
        , "to":1759429392
      }
      , {
        "from":1759428688
        , "to":1759429040
      }
      , {
        "from":1741510736
        , "to":1753902752
      }
      , {
        "from":1741509760
        , "to":1741510736
      }
      , {
        "from":1741887456
        , "to":1740962800
      }
      , {
        "from":1740427952
        , "to":1759429040
      }
      , {
        "from":1745023904
        , "to":1740427952
      }
      , {
        "from":1745023904
        , "to":1759429392
      }
      , {
        "from":1734970784
        , "to":1734970944
      }
      , {
        "from":1734971024
        , "to":1734970784
      }
      , {
        "from":1734971024
        , "to":1734970704
      }
      , {
        "from":1742807024
        , "to":1744677232
      }
      , {
        "from":1734970944
        , "to":1734970864
      }
      , {
        "from":1734970704
        , "to":1734970624
      }
      , {
        "from":1753902752
        , "to":1759428688
      }
      , {
        "from":1740898720
        , "to":1756229552
      }
      , {
        "from":1735487808
        , "to":1734970624
      }
      , {
        "from":1739919008
        , "to":1740962800
      }
      , {
        "from":1753896320
        , "to":1744677232
      }
      , {
        "from":1742839536
        , "to":1744677232
      }
      , {
        "from":1742718448
        , "to":1739906320
      }
      , {
        "from":1742718448
        , "to":1744677232
      }
      , {
        "from":1734970624
        , "to":1734970784
      }
      , {
        "from":1742777872
        , "to":1752021840
      }
      , {
        "from":1739906320
        , "to":1739910736
      }
      , {
        "from":1742806128
        , "to":1742807024
      }
      , {
        "from":1758170704
        , "to":1744677232
      }
      , {
        "from":1745022576
        , "to":1741510736
      }
      , {
        "from":1745022576
        , "to":1742895632
      }
      , {
        "from":1745022576
        , "to":1745023904
      }
      , {
        "from":1742717120
        , "to":1739906320
      }
      , {
        "from":1742717120
        , "to":1742777872
      }
      , {
        "from":1742717120
        , "to":1742807376
      }
      , {
        "from":1759427712
        , "to":1740962800
      }
      , {
        "from":1759427712
        , "to":1759428688
      }
      , {
        "from":1740907552
        , "to":1740898720
      }
      , {
        "from":1740907552
        , "to":1756229552
      }
      , {
        "from":1734971104
        , "to":1734971024
      }
      , {
        "from":1740906224
        , "to":1739862608
      }
      , {
        "from":1740906224
        , "to":1740907552
      }
      , {
        "from":1740906224
        , "to":1756229552
      }
      , {
        "from":1752021840
        , "to":1742805776
      }
      , {
        "from":1739910736
        , "to":1742805776
      }
      , {
        "from":1759429392
        , "to":1740962800
      }
      , {
        "from":1742805776
        , "to":1742807024
      }
      , {
        "from":1734970864
        , "to":1734971104
      }
      , {
        "from":1738453456
        , "to":1741513408
      }
    ]
  }
}
