

================================================================
== Vitis HLS Report for 'patch_embed_output'
================================================================
* Date:           Wed Jul 31 16:58:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      788|      788|  7.880 us|  7.880 us|  788|  788|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.78>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%y_block_1 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %y_block"   --->   Operation 10 'read' 'y_block_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 11 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln_i = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %y_block_1, i4 0" [Deit_cpp/src/conv.cpp:144->Deit_cpp/src/conv.cpp:180]   --->   Operation 12 'bitconcatenate' 'shl_ln_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%patch_base = or i7 %shl_ln_i, i7 1" [Deit_cpp/src/conv.cpp:144->Deit_cpp/src/conv.cpp:180]   --->   Operation 13 'or' 'patch_base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln3_i = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %patch_base, i10 0" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 14 'bitconcatenate' 'shl_ln3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i17 %shl_ln3_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 15 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln147_1_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %patch_base, i8 0" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 16 'bitconcatenate' 'shl_ln147_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln147_1 = zext i15 %shl_ln147_1_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 17 'zext' 'zext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%sub_ln147 = sub i18 %zext_ln147, i18 %zext_ln147_1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 18 'sub' 'sub_ln147' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i18 %sub_ln147" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 19 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.08ns)   --->   "%add_ln147 = add i64 %sext_ln147, i64 %out_read" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 20 'add' 'add_ln147' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln_i = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln147, i32 5, i32 63" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 21 'partselect' 'trunc_ln_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i59 %trunc_ln_i" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 22 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln147_1" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 23 'getelementptr' 'inout2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %inout2_addr, i32 384" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 24 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.54>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%pos_embed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pos_embed"   --->   Operation 25 'read' 'pos_embed_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_191 = trunc i64 %pos_embed_read"   --->   Operation 26 'trunc' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.75ns)   --->   "%icmp_ln813 = icmp_ne  i5 %empty_191, i5 0"   --->   Operation 27 'icmp' 'icmp_ln813' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.17ns)   --->   "%select_ln813 = select i1 %icmp_ln813, i2 2, i2 1"   --->   Operation 28 'select' 'select_ln813' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln4_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_191, i3 0"   --->   Operation 29 'bitconcatenate' 'shl_ln4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.61ns)   --->   "%call_ln147 = call void @patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim, i256 %inout2, i59 %trunc_ln_i, i7 %patch_base, i8 %shl_ln4_i, i512 %patches31, i64 %pos_embed_read, i256 %weights, i2 %select_ln813, i1 %icmp_ln813" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 30 'call' 'call_ln147' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln147 = call void @patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim, i256 %inout2, i59 %trunc_ln_i, i7 %patch_base, i8 %shl_ln4_i, i512 %patches31, i64 %pos_embed_read, i256 %weights, i2 %select_ln813, i1 %icmp_ln813" [Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180]   --->   Operation 31 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 32 [5/5] (7.30ns)   --->   "%empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180]   --->   Operation 32 'writeresp' 'empty_192' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 33 [4/5] (7.30ns)   --->   "%empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180]   --->   Operation 33 'writeresp' 'empty_192' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 34 [3/5] (7.30ns)   --->   "%empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180]   --->   Operation 34 'writeresp' 'empty_192' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 35 [2/5] (7.30ns)   --->   "%empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180]   --->   Operation 35 'writeresp' 'empty_192' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/5] (7.30ns)   --->   "%empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180]   --->   Operation 38 'writeresp' 'empty_192' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln180 = ret" [Deit_cpp/src/conv.cpp:180]   --->   Operation 39 'ret' 'ret_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.79ns
The critical path consists of the following:
	wire read operation ('y_block') on port 'y_block' [7]  (1.84 ns)
	'or' operation ('patch_base', Deit_cpp/src/conv.cpp:144->Deit_cpp/src/conv.cpp:180) [13]  (0 ns)
	'sub' operation ('sub_ln147', Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180) [18]  (0.863 ns)
	'add' operation ('add_ln147', Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180) [20]  (1.08 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('inout2_addr', Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180) [23]  (0 ns)
	bus request operation ('empty', Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180) on port 'inout2' (Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180) [24]  (7.3 ns)

 <State 3>: 4.55ns
The critical path consists of the following:
	wire read operation ('pos_embed_read') on port 'pos_embed' [8]  (0 ns)
	'icmp' operation ('icmp_ln813') [26]  (0.753 ns)
	'select' operation ('select_ln813') [27]  (0.179 ns)
	'call' operation ('call_ln147', Deit_cpp/src/conv.cpp:147->Deit_cpp/src/conv.cpp:180) to 'patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim' [29]  (3.61 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_192', Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180) on port 'inout2' (Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180) [30]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_192', Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180) on port 'inout2' (Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180) [30]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_192', Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180) on port 'inout2' (Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180) [30]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_192', Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180) on port 'inout2' (Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180) [30]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_192', Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180) on port 'inout2' (Deit_cpp/src/conv.cpp:158->Deit_cpp/src/conv.cpp:180) [30]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
