../../../../openadc/hdl/hdl/openadc_interface.v
../../../../openadc/hdl/hdl/registers.v
../../../../openadc/hdl/hdl/trigger_unit.v
../../../../openadc/hdl/hdl/reg_openadc.v
../../../../openadc/hdl/hdl/reg_openadc_adcfifo.v
../../../../openadc/hdl/hdl/reg_main.v
../../../../openadc/hdl/hdl/spartan6/clock_managment_advanced.v
../../../../openadc/hdl/hdl/spartan6/dcm_clkgen_load.v
../../../../openadc/hdl/hdl/spartan6/dcm_phaseshift_interface.v
../../../common/hdl/reg_chipwhisperer.v
../../../common/hdl/reconfig/reg_reconfig.v
../../../common/hdl/clockglitch/clockglitch_s6.v
../../../common/hdl/clockglitch/reg_clockglitch.v
../../../common/hdl/clockglitch/trigger_resync.v
../../../common/hdl/reg_main_cwlite.v
../../../common/hdl/fifo_stream/fifo_top_stream.v
../../../capture/chipwhisperer-lite/hdl/cwlite_ise/cwlite_interface.v

/mnt/c/Xilinx/Vivado/2020.2/ids_lite/ISE/verilog/src/glbl.v
-y/mnt/c/Xilinx/Vivado/2020.2/ids_lite/ISE/verilog/src/unisims/

