\doxysection{stm32f4xx\+\_\+ll\+\_\+spi.\+h}
\hypertarget{stm32f4xx__ll__spi_8h_source}{}\label{stm32f4xx__ll__spi_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_spi.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_spi.h}}
\mbox{\hyperlink{stm32f4xx__ll__spi_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_LL\_SPI\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_LL\_SPI\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (SPI1)\ ||\ defined\ (SPI2)\ ||\ defined\ (SPI3)\ ||\ defined\ (SPI4)\ ||\ defined\ (SPI5)\ ||\ defined(SPI6)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00044\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00053\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00054\ \{}
\DoxyCodeLine{00055\ \ \ uint32\_t\ TransferDirection;\ \ \ \ \ \ \ }
\DoxyCodeLine{00060\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00065\ \ \ uint32\_t\ DataWidth;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00070\ \ \ uint32\_t\ ClockPolarity;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00075\ \ \ uint32\_t\ ClockPhase;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00080\ \ \ uint32\_t\ NSS;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00085\ \ \ uint32\_t\ BaudRate;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00091\ \ \ uint32\_t\ BitOrder;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00096\ \ \ uint32\_t\ CRCCalculation;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00101\ \ \ uint32\_t\ CRCPoly;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00106\ \}\ LL\_SPI\_InitTypeDef;}
\DoxyCodeLine{00107\ }
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00112\ }
\DoxyCodeLine{00113\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ LL\_SPI\_MODE\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_MSTR\ |\ SPI\_CR1\_SSI)\ \ \ \ }}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ LL\_SPI\_MODE\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PROTOCOL\_MOTOROLA\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PROTOCOL\_TI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_FRF)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PHASE\_1EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ LL\_SPI\_PHASE\_2EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_CPHA)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ LL\_SPI\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ LL\_SPI\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_CPOL)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV2\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV4\ \ \ \ \ \ (SPI\_CR1\_BR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV8\ \ \ \ \ \ (SPI\_CR1\_BR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV16\ \ \ \ \ (SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV32\ \ \ \ \ (SPI\_CR1\_BR\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV64\ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV128\ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ LL\_SPI\_BAUDRATEPRESCALER\_DIV256\ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)\ \ \ }}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_SPI\_LSB\_FIRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_LSBFIRST)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_SPI\_MSB\_FIRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ LL\_SPI\_FULL\_DUPLEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ LL\_SPI\_SIMPLEX\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_RXONLY)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ LL\_SPI\_HALF\_DUPLEX\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_BIDIMODE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_SPI\_HALF\_DUPLEX\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_BIDIMODE\ |\ SPI\_CR1\_BIDIOE)\ \ }}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ LL\_SPI\_NSS\_SOFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_SSM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ LL\_SPI\_NSS\_HARD\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_SPI\_NSS\_HARD\_OUTPUT\ \ \ \ \ \ \ \ \ \ \ \ \ (((uint32\_t)SPI\_CR2\_SSOE\ <<\ 16U))\ }}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_8BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ LL\_SPI\_DATAWIDTH\_16BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_DFF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00234\ }
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CRCCALCULATION\_DISABLE\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ LL\_SPI\_CRCCALCULATION\_ENABLE\ \ \ \ \ \ \ (SPI\_CR1\_CRCEN)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00244\ }
\DoxyCodeLine{00249\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ LL\_SPI\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00266\ }
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ LL\_SPI\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{00282\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00297\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_Enable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00298\ \{}
\DoxyCodeLine{00299\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}});}
\DoxyCodeLine{00300\ \}}
\DoxyCodeLine{00301\ }
\DoxyCodeLine{00309\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_Disable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00310\ \{}
\DoxyCodeLine{00311\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}});}
\DoxyCodeLine{00312\ \}}
\DoxyCodeLine{00313\ }
\DoxyCodeLine{00320\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabled(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00321\ \{}
\DoxyCodeLine{00322\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00323\ \}}
\DoxyCodeLine{00324\ }
\DoxyCodeLine{00336\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Mode)}
\DoxyCodeLine{00337\ \{}
\DoxyCodeLine{00338\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\_CR1\_MSTR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\_CR1\_SSI}},\ Mode);}
\DoxyCodeLine{00339\ \}}
\DoxyCodeLine{00340\ }
\DoxyCodeLine{00350\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00351\ \{}
\DoxyCodeLine{00352\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\_CR1\_MSTR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\_CR1\_SSI}}));}
\DoxyCodeLine{00353\ \}}
\DoxyCodeLine{00354\ }
\DoxyCodeLine{00365\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetStandard(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Standard)}
\DoxyCodeLine{00366\ \{}
\DoxyCodeLine{00367\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\_CR2\_FRF}},\ Standard);}
\DoxyCodeLine{00368\ \}}
\DoxyCodeLine{00369\ }
\DoxyCodeLine{00378\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetStandard(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00379\ \{}
\DoxyCodeLine{00380\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\_CR2\_FRF}}));}
\DoxyCodeLine{00381\ \}}
\DoxyCodeLine{00382\ }
\DoxyCodeLine{00394\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetClockPhase(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ ClockPhase)}
\DoxyCodeLine{00395\ \{}
\DoxyCodeLine{00396\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\_CR1\_CPHA}},\ ClockPhase);}
\DoxyCodeLine{00397\ \}}
\DoxyCodeLine{00398\ }
\DoxyCodeLine{00407\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetClockPhase(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00408\ \{}
\DoxyCodeLine{00409\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\_CR1\_CPHA}}));}
\DoxyCodeLine{00410\ \}}
\DoxyCodeLine{00411\ }
\DoxyCodeLine{00423\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetClockPolarity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ ClockPolarity)}
\DoxyCodeLine{00424\ \{}
\DoxyCodeLine{00425\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\_CR1\_CPOL}},\ ClockPolarity);}
\DoxyCodeLine{00426\ \}}
\DoxyCodeLine{00427\ }
\DoxyCodeLine{00436\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetClockPolarity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00437\ \{}
\DoxyCodeLine{00438\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\_CR1\_CPOL}}));}
\DoxyCodeLine{00439\ \}}
\DoxyCodeLine{00440\ }
\DoxyCodeLine{00457\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetBaudRatePrescaler(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ BaudRate)}
\DoxyCodeLine{00458\ \{}
\DoxyCodeLine{00459\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\_CR1\_BR}},\ BaudRate);}
\DoxyCodeLine{00460\ \}}
\DoxyCodeLine{00461\ }
\DoxyCodeLine{00476\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetBaudRatePrescaler(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00477\ \{}
\DoxyCodeLine{00478\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\_CR1\_BR}}));}
\DoxyCodeLine{00479\ \}}
\DoxyCodeLine{00480\ }
\DoxyCodeLine{00491\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetTransferBitOrder(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ BitOrder)}
\DoxyCodeLine{00492\ \{}
\DoxyCodeLine{00493\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\_CR1\_LSBFIRST}},\ BitOrder);}
\DoxyCodeLine{00494\ \}}
\DoxyCodeLine{00495\ }
\DoxyCodeLine{00504\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetTransferBitOrder(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00505\ \{}
\DoxyCodeLine{00506\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\_CR1\_LSBFIRST}}));}
\DoxyCodeLine{00507\ \}}
\DoxyCodeLine{00508\ }
\DoxyCodeLine{00524\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetTransferDirection(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ TransferDirection)}
\DoxyCodeLine{00525\ \{}
\DoxyCodeLine{00526\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\_CR1\_RXONLY}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\_CR1\_BIDIMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\_CR1\_BIDIOE}},\ TransferDirection);}
\DoxyCodeLine{00527\ \}}
\DoxyCodeLine{00528\ }
\DoxyCodeLine{00541\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetTransferDirection(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00542\ \{}
\DoxyCodeLine{00543\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\_CR1\_RXONLY}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\_CR1\_BIDIMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\_CR1\_BIDIOE}}));}
\DoxyCodeLine{00544\ \}}
\DoxyCodeLine{00545\ }
\DoxyCodeLine{00555\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetDataWidth(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ DataWidth)}
\DoxyCodeLine{00556\ \{}
\DoxyCodeLine{00557\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\_CR1\_DFF}},\ DataWidth);}
\DoxyCodeLine{00558\ \}}
\DoxyCodeLine{00559\ }
\DoxyCodeLine{00568\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetDataWidth(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00569\ \{}
\DoxyCodeLine{00570\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\_CR1\_DFF}}));}
\DoxyCodeLine{00571\ \}}
\DoxyCodeLine{00572\ }
\DoxyCodeLine{00588\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableCRC(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00589\ \{}
\DoxyCodeLine{00590\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}});}
\DoxyCodeLine{00591\ \}}
\DoxyCodeLine{00592\ }
\DoxyCodeLine{00600\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableCRC(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00601\ \{}
\DoxyCodeLine{00602\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}});}
\DoxyCodeLine{00603\ \}}
\DoxyCodeLine{00604\ }
\DoxyCodeLine{00612\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledCRC(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00613\ \{}
\DoxyCodeLine{00614\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\_CR1\_CRCEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00615\ \}}
\DoxyCodeLine{00616\ }
\DoxyCodeLine{00624\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetCRCNext(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00625\ \{}
\DoxyCodeLine{00626\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\_CR1\_CRCNEXT}});}
\DoxyCodeLine{00627\ \}}
\DoxyCodeLine{00628\ }
\DoxyCodeLine{00636\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetCRCPolynomial(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ CRCPoly)}
\DoxyCodeLine{00637\ \{}
\DoxyCodeLine{00638\ \ \ WRITE\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}},\ (uint16\_t)CRCPoly);}
\DoxyCodeLine{00639\ \}}
\DoxyCodeLine{00640\ }
\DoxyCodeLine{00647\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetCRCPolynomial(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00648\ \{}
\DoxyCodeLine{00649\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}}));}
\DoxyCodeLine{00650\ \}}
\DoxyCodeLine{00651\ }
\DoxyCodeLine{00658\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetRxCRC(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00659\ \{}
\DoxyCodeLine{00660\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}}));}
\DoxyCodeLine{00661\ \}}
\DoxyCodeLine{00662\ }
\DoxyCodeLine{00669\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetTxCRC(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00670\ \{}
\DoxyCodeLine{00671\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{TXCRCR}}));}
\DoxyCodeLine{00672\ \}}
\DoxyCodeLine{00673\ }
\DoxyCodeLine{00694\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_SetNSSMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ NSS)}
\DoxyCodeLine{00695\ \{}
\DoxyCodeLine{00696\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\_CR1\_SSM}},\ \ NSS);}
\DoxyCodeLine{00697\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\_CR2\_SSOE}},\ ((uint32\_t)(NSS\ >>\ 16U)));}
\DoxyCodeLine{00698\ \}}
\DoxyCodeLine{00699\ }
\DoxyCodeLine{00710\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_GetNSSMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00711\ \{}
\DoxyCodeLine{00712\ \ \ uint32\_t\ Ssm\ \ =\ (READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\_CR1\_SSM}}));}
\DoxyCodeLine{00713\ \ \ uint32\_t\ Ssoe\ =\ (READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\_CR2\_SSOE}})\ <<\ 16U);}
\DoxyCodeLine{00714\ \ \ \textcolor{keywordflow}{return}\ (Ssm\ |\ Ssoe);}
\DoxyCodeLine{00715\ \}}
\DoxyCodeLine{00716\ }
\DoxyCodeLine{00731\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00732\ \{}
\DoxyCodeLine{00733\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\_SR\_RXNE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\_SR\_RXNE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00734\ \}}
\DoxyCodeLine{00735\ }
\DoxyCodeLine{00742\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00743\ \{}
\DoxyCodeLine{00744\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\_SR\_TXE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\_SR\_TXE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00745\ \}}
\DoxyCodeLine{00746\ }
\DoxyCodeLine{00753\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_CRCERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00754\ \{}
\DoxyCodeLine{00755\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00756\ \}}
\DoxyCodeLine{00757\ }
\DoxyCodeLine{00764\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_MODF(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00765\ \{}
\DoxyCodeLine{00766\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\_SR\_MODF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\_SR\_MODF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00767\ \}}
\DoxyCodeLine{00768\ }
\DoxyCodeLine{00775\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_OVR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00776\ \{}
\DoxyCodeLine{00777\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\_SR\_OVR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\_SR\_OVR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00778\ \}}
\DoxyCodeLine{00779\ }
\DoxyCodeLine{00793\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_BSY(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00794\ \{}
\DoxyCodeLine{00795\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\_SR\_BSY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\_SR\_BSY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00796\ \}}
\DoxyCodeLine{00797\ }
\DoxyCodeLine{00804\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsActiveFlag\_FRE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00805\ \{}
\DoxyCodeLine{00806\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\_SR\_FRE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\_SR\_FRE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00807\ \}}
\DoxyCodeLine{00808\ }
\DoxyCodeLine{00815\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_CRCERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00816\ \{}
\DoxyCodeLine{00817\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}});}
\DoxyCodeLine{00818\ \}}
\DoxyCodeLine{00819\ }
\DoxyCodeLine{00828\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_MODF(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00829\ \{}
\DoxyCodeLine{00830\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg\_sr;}
\DoxyCodeLine{00831\ \ \ tmpreg\_sr\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{00832\ \ \ (void)\ tmpreg\_sr;}
\DoxyCodeLine{00833\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\_CR1\_SPE}});}
\DoxyCodeLine{00834\ \}}
\DoxyCodeLine{00835\ }
\DoxyCodeLine{00844\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_OVR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00845\ \{}
\DoxyCodeLine{00846\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00847\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};}
\DoxyCodeLine{00848\ \ \ (void)\ tmpreg;}
\DoxyCodeLine{00849\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{00850\ \ \ (void)\ tmpreg;}
\DoxyCodeLine{00851\ \}}
\DoxyCodeLine{00852\ }
\DoxyCodeLine{00860\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_ClearFlag\_FRE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00861\ \{}
\DoxyCodeLine{00862\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{00863\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{00864\ \ \ (void)\ tmpreg;}
\DoxyCodeLine{00865\ \}}
\DoxyCodeLine{00866\ }
\DoxyCodeLine{00882\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00883\ \{}
\DoxyCodeLine{00884\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}});}
\DoxyCodeLine{00885\ \}}
\DoxyCodeLine{00886\ }
\DoxyCodeLine{00893\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00894\ \{}
\DoxyCodeLine{00895\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}});}
\DoxyCodeLine{00896\ \}}
\DoxyCodeLine{00897\ }
\DoxyCodeLine{00904\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00905\ \{}
\DoxyCodeLine{00906\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}});}
\DoxyCodeLine{00907\ \}}
\DoxyCodeLine{00908\ }
\DoxyCodeLine{00916\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00917\ \{}
\DoxyCodeLine{00918\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}});}
\DoxyCodeLine{00919\ \}}
\DoxyCodeLine{00920\ }
\DoxyCodeLine{00927\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00928\ \{}
\DoxyCodeLine{00929\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}});}
\DoxyCodeLine{00930\ \}}
\DoxyCodeLine{00931\ }
\DoxyCodeLine{00938\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00939\ \{}
\DoxyCodeLine{00940\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}});}
\DoxyCodeLine{00941\ \}}
\DoxyCodeLine{00942\ }
\DoxyCodeLine{00949\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00950\ \{}
\DoxyCodeLine{00951\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\_CR2\_ERRIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00952\ \}}
\DoxyCodeLine{00953\ }
\DoxyCodeLine{00960\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00961\ \{}
\DoxyCodeLine{00962\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\_CR2\_RXNEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00963\ \}}
\DoxyCodeLine{00964\ }
\DoxyCodeLine{00971\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00972\ \{}
\DoxyCodeLine{00973\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\_CR2\_TXEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00974\ \}}
\DoxyCodeLine{00975\ }
\DoxyCodeLine{00990\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{00991\ \{}
\DoxyCodeLine{00992\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}});}
\DoxyCodeLine{00993\ \}}
\DoxyCodeLine{00994\ }
\DoxyCodeLine{01001\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01002\ \{}
\DoxyCodeLine{01003\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}});}
\DoxyCodeLine{01004\ \}}
\DoxyCodeLine{01005\ }
\DoxyCodeLine{01012\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01013\ \{}
\DoxyCodeLine{01014\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\_CR2\_RXDMAEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01015\ \}}
\DoxyCodeLine{01016\ }
\DoxyCodeLine{01023\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_EnableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01024\ \{}
\DoxyCodeLine{01025\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}});}
\DoxyCodeLine{01026\ \}}
\DoxyCodeLine{01027\ }
\DoxyCodeLine{01034\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_DisableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01035\ \{}
\DoxyCodeLine{01036\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}});}
\DoxyCodeLine{01037\ \}}
\DoxyCodeLine{01038\ }
\DoxyCodeLine{01045\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_IsEnabledDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01046\ \{}
\DoxyCodeLine{01047\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\_CR2\_TXDMAEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01048\ \}}
\DoxyCodeLine{01049\ }
\DoxyCodeLine{01056\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SPI\_DMA\_GetRegAddr(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01057\ \{}
\DoxyCodeLine{01058\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \&(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01059\ \}}
\DoxyCodeLine{01060\ }
\DoxyCodeLine{01075\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_SPI\_ReceiveData8(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01076\ \{}
\DoxyCodeLine{01077\ \ \ \textcolor{keywordflow}{return}\ (*((\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}));}
\DoxyCodeLine{01078\ \}}
\DoxyCodeLine{01079\ }
\DoxyCodeLine{01086\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_SPI\_ReceiveData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01087\ \{}
\DoxyCodeLine{01088\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}));}
\DoxyCodeLine{01089\ \}}
\DoxyCodeLine{01090\ }
\DoxyCodeLine{01098\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_TransmitData8(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint8\_t\ TxData)}
\DoxyCodeLine{01099\ \{}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#if\ defined\ (\_\_GNUC\_\_)}}
\DoxyCodeLine{01101\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *spidr\ =\ ((\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01102\ \ \ *spidr\ =\ TxData;}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01104\ \ \ *((\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}})\ =\ TxData;}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_GNUC\_\_\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01106\ \}}
\DoxyCodeLine{01107\ }
\DoxyCodeLine{01115\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SPI\_TransmitData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint16\_t\ TxData)}
\DoxyCodeLine{01116\ \{}
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\#if\ defined\ (\_\_GNUC\_\_)}}
\DoxyCodeLine{01118\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ *spidr\ =\ ((\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ *)\&SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01119\ \ \ *spidr\ =\ TxData;}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01121\ \ \ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}\ =\ TxData;}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_GNUC\_\_\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01123\ \}}
\DoxyCodeLine{01124\ }
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{01133\ ErrorStatus\ LL\_SPI\_DeInit(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx);}
\DoxyCodeLine{01134\ ErrorStatus\ LL\_SPI\_Init(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ LL\_SPI\_InitTypeDef\ *SPI\_InitStruct);}
\DoxyCodeLine{01135\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_SPI\_StructInit(LL\_SPI\_InitTypeDef\ *SPI\_InitStruct);}
\DoxyCodeLine{01136\ }
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01153\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01154\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01155\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01156\ }
\DoxyCodeLine{01157\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{01167\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{01168\ \{}
\DoxyCodeLine{01169\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01174\ \ \ uint32\_t\ Standard;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01180\ \ \ uint32\_t\ DataFormat;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01186\ \ \ uint32\_t\ MCLKOutput;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01192\ \ \ uint32\_t\ AudioFreq;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01199\ \ \ uint32\_t\ ClockPolarity;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01204\ \}\ LL\_I2S\_InitTypeDef;}
\DoxyCodeLine{01205\ }
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01210\ }
\DoxyCodeLine{01211\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\#define\ LL\_I2S\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#define\ LL\_I2S\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\#define\ LL\_I2S\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ LL\_I2S\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_16B\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_16B\_EXTENDED\ \ \ \ \ (SPI\_I2SCFGR\_CHLEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_24B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_CHLEN\ |\ SPI\_I2SCFGR\_DATLEN\_0)\ \ \ \ }}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ LL\_I2S\_DATAFORMAT\_32B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_CHLEN\ |\ SPI\_I2SCFGR\_DATLEN\_1)\ \ \ \ }}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ LL\_I2S\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01256\ \textcolor{preprocessor}{\#define\ LL\_I2S\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_CKPOL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_PHILIPS\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_MSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_LSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_PCM\_SHORT\ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_0\ |\ SPI\_I2SCFGR\_I2SSTD\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\#define\ LL\_I2S\_STANDARD\_PCM\_LONG\ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SSTD\_0\ |\ SPI\_I2SCFGR\_I2SSTD\_1\ |\ SPI\_I2SCFGR\_PCMSYNC)\ }}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_SLAVE\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_SLAVE\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SCFG\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_MASTER\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SCFG\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MODE\_MASTER\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_I2SCFGR\_I2SCFG\_0\ |\ SPI\_I2SCFGR\_I2SCFG\_1)\ }}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#define\ LL\_I2S\_PRESCALER\_PARITY\_EVEN\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\#define\ LL\_I2S\_PRESCALER\_PARITY\_ODD\ \ \ \ \ \ \ \ (SPI\_I2SPR\_ODD\ >>\ 8U)\ \ \ \ \ }}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{01294\ }
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MCLK\_OUTPUT\_DISABLE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#define\ LL\_I2S\_MCLK\_OUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ \ (SPI\_I2SPR\_MCKOE)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_192K\ \ \ \ \ \ \ \ \ \ \ \ \ \ 192000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_96K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 96000U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_48K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 48000U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_44K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 44100U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_32K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 32000U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_22K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 22050U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_16K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 16000U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_11K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 11025U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_8K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ LL\_I2S\_AUDIOFREQ\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01322\ }
\DoxyCodeLine{01327\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#define\ LL\_I2S\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{01344\ }
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\#define\ LL\_I2S\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{01361\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01362\ }
\DoxyCodeLine{01378\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_Enable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01379\ \{}
\DoxyCodeLine{01380\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\_I2SCFGR\_I2SMOD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}});}
\DoxyCodeLine{01381\ \}}
\DoxyCodeLine{01382\ }
\DoxyCodeLine{01389\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_Disable(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01390\ \{}
\DoxyCodeLine{01391\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\_I2SCFGR\_I2SMOD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}});}
\DoxyCodeLine{01392\ \}}
\DoxyCodeLine{01393\ }
\DoxyCodeLine{01400\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabled(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01401\ \{}
\DoxyCodeLine{01402\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\_I2SCFGR\_I2SE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01403\ \}}
\DoxyCodeLine{01404\ }
\DoxyCodeLine{01417\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetDataFormat(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ DataFormat)}
\DoxyCodeLine{01418\ \{}
\DoxyCodeLine{01419\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\_I2SCFGR\_DATLEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\_I2SCFGR\_CHLEN}},\ DataFormat);}
\DoxyCodeLine{01420\ \}}
\DoxyCodeLine{01421\ }
\DoxyCodeLine{01433\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetDataFormat(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01434\ \{}
\DoxyCodeLine{01435\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\_I2SCFGR\_DATLEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\_I2SCFGR\_CHLEN}}));}
\DoxyCodeLine{01436\ \}}
\DoxyCodeLine{01437\ }
\DoxyCodeLine{01447\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetClockPolarity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ ClockPolarity)}
\DoxyCodeLine{01448\ \{}
\DoxyCodeLine{01449\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ ClockPolarity);}
\DoxyCodeLine{01450\ \}}
\DoxyCodeLine{01451\ }
\DoxyCodeLine{01460\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetClockPolarity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01461\ \{}
\DoxyCodeLine{01462\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\_I2SCFGR\_CKPOL}}));}
\DoxyCodeLine{01463\ \}}
\DoxyCodeLine{01464\ }
\DoxyCodeLine{01478\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetStandard(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Standard)}
\DoxyCodeLine{01479\ \{}
\DoxyCodeLine{01480\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\_I2SCFGR\_I2SSTD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\_I2SCFGR\_PCMSYNC}},\ Standard);}
\DoxyCodeLine{01481\ \}}
\DoxyCodeLine{01482\ }
\DoxyCodeLine{01495\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetStandard(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01496\ \{}
\DoxyCodeLine{01497\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\_I2SCFGR\_I2SSTD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\_I2SCFGR\_PCMSYNC}}));}
\DoxyCodeLine{01498\ \}}
\DoxyCodeLine{01499\ }
\DoxyCodeLine{01511\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetTransferMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ Mode)}
\DoxyCodeLine{01512\ \{}
\DoxyCodeLine{01513\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\_I2SCFGR\_I2SCFG}},\ Mode);}
\DoxyCodeLine{01514\ \}}
\DoxyCodeLine{01515\ }
\DoxyCodeLine{01526\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetTransferMode(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01527\ \{}
\DoxyCodeLine{01528\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\_I2SCFGR\_I2SCFG}}));}
\DoxyCodeLine{01529\ \}}
\DoxyCodeLine{01530\ }
\DoxyCodeLine{01538\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetPrescalerLinear(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint8\_t\ PrescalerLinear)}
\DoxyCodeLine{01539\ \{}
\DoxyCodeLine{01540\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\_I2SPR\_I2SDIV}},\ PrescalerLinear);}
\DoxyCodeLine{01541\ \}}
\DoxyCodeLine{01542\ }
\DoxyCodeLine{01549\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetPrescalerLinear(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01550\ \{}
\DoxyCodeLine{01551\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\_I2SPR\_I2SDIV}}));}
\DoxyCodeLine{01552\ \}}
\DoxyCodeLine{01553\ }
\DoxyCodeLine{01563\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_SetPrescalerParity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ PrescalerParity)}
\DoxyCodeLine{01564\ \{}
\DoxyCodeLine{01565\ \ \ MODIFY\_REG(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\_I2SPR\_ODD}},\ PrescalerParity\ <<\ 8U);}
\DoxyCodeLine{01566\ \}}
\DoxyCodeLine{01567\ }
\DoxyCodeLine{01576\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_GetPrescalerParity(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01577\ \{}
\DoxyCodeLine{01578\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\_I2SPR\_ODD}})\ >>\ 8U);}
\DoxyCodeLine{01579\ \}}
\DoxyCodeLine{01580\ }
\DoxyCodeLine{01587\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableMasterClock(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01588\ \{}
\DoxyCodeLine{01589\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}});}
\DoxyCodeLine{01590\ \}}
\DoxyCodeLine{01591\ }
\DoxyCodeLine{01598\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableMasterClock(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01599\ \{}
\DoxyCodeLine{01600\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}});}
\DoxyCodeLine{01601\ \}}
\DoxyCodeLine{01602\ }
\DoxyCodeLine{01609\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledMasterClock(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01610\ \{}
\DoxyCodeLine{01611\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\_I2SPR\_MCKOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01612\ \}}
\DoxyCodeLine{01613\ }
\DoxyCodeLine{01614\ \textcolor{preprocessor}{\#if\ defined(SPI\_I2SCFGR\_ASTRTEN)}}
\DoxyCodeLine{01621\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableAsyncStart(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01622\ \{}
\DoxyCodeLine{01623\ \ \ SET\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\_I2SCFGR\_ASTRTEN}});}
\DoxyCodeLine{01624\ \}}
\DoxyCodeLine{01625\ }
\DoxyCodeLine{01632\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableAsyncStart(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01633\ \{}
\DoxyCodeLine{01634\ \ \ CLEAR\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\_I2SCFGR\_ASTRTEN}});}
\DoxyCodeLine{01635\ \}}
\DoxyCodeLine{01636\ }
\DoxyCodeLine{01643\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledAsyncStart(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01644\ \{}
\DoxyCodeLine{01645\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\_I2SCFGR\_ASTRTEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\_I2SCFGR\_ASTRTEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01646\ \}}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI\_I2SCFGR\_ASTRTEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01648\ }
\DoxyCodeLine{01663\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01664\ \{}
\DoxyCodeLine{01665\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_RXNE(SPIx);}
\DoxyCodeLine{01666\ \}}
\DoxyCodeLine{01667\ }
\DoxyCodeLine{01674\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01675\ \{}
\DoxyCodeLine{01676\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_TXE(SPIx);}
\DoxyCodeLine{01677\ \}}
\DoxyCodeLine{01678\ }
\DoxyCodeLine{01685\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_BSY(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01686\ \{}
\DoxyCodeLine{01687\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_BSY(SPIx);}
\DoxyCodeLine{01688\ \}}
\DoxyCodeLine{01689\ }
\DoxyCodeLine{01696\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_OVR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01697\ \{}
\DoxyCodeLine{01698\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_OVR(SPIx);}
\DoxyCodeLine{01699\ \}}
\DoxyCodeLine{01700\ }
\DoxyCodeLine{01707\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_UDR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01708\ \{}
\DoxyCodeLine{01709\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\_SR\_UDR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\_SR\_UDR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01710\ \}}
\DoxyCodeLine{01711\ }
\DoxyCodeLine{01718\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_FRE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01719\ \{}
\DoxyCodeLine{01720\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsActiveFlag\_FRE(SPIx);}
\DoxyCodeLine{01721\ \}}
\DoxyCodeLine{01722\ }
\DoxyCodeLine{01732\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsActiveFlag\_CHSIDE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01733\ \{}
\DoxyCodeLine{01734\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\_SR\_CHSIDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\_SR\_CHSIDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01735\ \}}
\DoxyCodeLine{01736\ }
\DoxyCodeLine{01743\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_ClearFlag\_OVR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01744\ \{}
\DoxyCodeLine{01745\ \ \ LL\_SPI\_ClearFlag\_OVR(SPIx);}
\DoxyCodeLine{01746\ \}}
\DoxyCodeLine{01747\ }
\DoxyCodeLine{01754\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_ClearFlag\_UDR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01755\ \{}
\DoxyCodeLine{01756\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{01757\ \ \ tmpreg\ =\ SPIx-\/>\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};}
\DoxyCodeLine{01758\ \ \ (void)tmpreg;}
\DoxyCodeLine{01759\ \}}
\DoxyCodeLine{01760\ }
\DoxyCodeLine{01767\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_ClearFlag\_FRE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01768\ \{}
\DoxyCodeLine{01769\ \ \ LL\_SPI\_ClearFlag\_FRE(SPIx);}
\DoxyCodeLine{01770\ \}}
\DoxyCodeLine{01771\ }
\DoxyCodeLine{01787\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01788\ \{}
\DoxyCodeLine{01789\ \ \ LL\_SPI\_EnableIT\_ERR(SPIx);}
\DoxyCodeLine{01790\ \}}
\DoxyCodeLine{01791\ }
\DoxyCodeLine{01798\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01799\ \{}
\DoxyCodeLine{01800\ \ \ LL\_SPI\_EnableIT\_RXNE(SPIx);}
\DoxyCodeLine{01801\ \}}
\DoxyCodeLine{01802\ }
\DoxyCodeLine{01809\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01810\ \{}
\DoxyCodeLine{01811\ \ \ LL\_SPI\_EnableIT\_TXE(SPIx);}
\DoxyCodeLine{01812\ \}}
\DoxyCodeLine{01813\ }
\DoxyCodeLine{01821\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01822\ \{}
\DoxyCodeLine{01823\ \ \ LL\_SPI\_DisableIT\_ERR(SPIx);}
\DoxyCodeLine{01824\ \}}
\DoxyCodeLine{01825\ }
\DoxyCodeLine{01832\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01833\ \{}
\DoxyCodeLine{01834\ \ \ LL\_SPI\_DisableIT\_RXNE(SPIx);}
\DoxyCodeLine{01835\ \}}
\DoxyCodeLine{01836\ }
\DoxyCodeLine{01843\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01844\ \{}
\DoxyCodeLine{01845\ \ \ LL\_SPI\_DisableIT\_TXE(SPIx);}
\DoxyCodeLine{01846\ \}}
\DoxyCodeLine{01847\ }
\DoxyCodeLine{01854\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledIT\_ERR(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01855\ \{}
\DoxyCodeLine{01856\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledIT\_ERR(SPIx);}
\DoxyCodeLine{01857\ \}}
\DoxyCodeLine{01858\ }
\DoxyCodeLine{01865\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledIT\_RXNE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01866\ \{}
\DoxyCodeLine{01867\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledIT\_RXNE(SPIx);}
\DoxyCodeLine{01868\ \}}
\DoxyCodeLine{01869\ }
\DoxyCodeLine{01876\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledIT\_TXE(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01877\ \{}
\DoxyCodeLine{01878\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledIT\_TXE(SPIx);}
\DoxyCodeLine{01879\ \}}
\DoxyCodeLine{01880\ }
\DoxyCodeLine{01895\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01896\ \{}
\DoxyCodeLine{01897\ \ \ LL\_SPI\_EnableDMAReq\_RX(SPIx);}
\DoxyCodeLine{01898\ \}}
\DoxyCodeLine{01899\ }
\DoxyCodeLine{01906\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01907\ \{}
\DoxyCodeLine{01908\ \ \ LL\_SPI\_DisableDMAReq\_RX(SPIx);}
\DoxyCodeLine{01909\ \}}
\DoxyCodeLine{01910\ }
\DoxyCodeLine{01917\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledDMAReq\_RX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01918\ \{}
\DoxyCodeLine{01919\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledDMAReq\_RX(SPIx);}
\DoxyCodeLine{01920\ \}}
\DoxyCodeLine{01921\ }
\DoxyCodeLine{01928\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_EnableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01929\ \{}
\DoxyCodeLine{01930\ \ \ LL\_SPI\_EnableDMAReq\_TX(SPIx);}
\DoxyCodeLine{01931\ \}}
\DoxyCodeLine{01932\ }
\DoxyCodeLine{01939\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_DisableDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01940\ \{}
\DoxyCodeLine{01941\ \ \ LL\_SPI\_DisableDMAReq\_TX(SPIx);}
\DoxyCodeLine{01942\ \}}
\DoxyCodeLine{01943\ }
\DoxyCodeLine{01950\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_I2S\_IsEnabledDMAReq\_TX(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01951\ \{}
\DoxyCodeLine{01952\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_IsEnabledDMAReq\_TX(SPIx);}
\DoxyCodeLine{01953\ \}}
\DoxyCodeLine{01954\ }
\DoxyCodeLine{01969\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_I2S\_ReceiveData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx)}
\DoxyCodeLine{01970\ \{}
\DoxyCodeLine{01971\ \ \ \textcolor{keywordflow}{return}\ LL\_SPI\_ReceiveData16(SPIx);}
\DoxyCodeLine{01972\ \}}
\DoxyCodeLine{01973\ }
\DoxyCodeLine{01981\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_I2S\_TransmitData16(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint16\_t\ TxData)}
\DoxyCodeLine{01982\ \{}
\DoxyCodeLine{01983\ \ \ LL\_SPI\_TransmitData16(SPIx,\ TxData);}
\DoxyCodeLine{01984\ \}}
\DoxyCodeLine{01985\ }
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{01995\ ErrorStatus\ LL\_I2S\_DeInit(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx);}
\DoxyCodeLine{01996\ ErrorStatus\ LL\_I2S\_Init(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ LL\_I2S\_InitTypeDef\ *I2S\_InitStruct);}
\DoxyCodeLine{01997\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_I2S\_StructInit(LL\_I2S\_InitTypeDef\ *I2S\_InitStruct);}
\DoxyCodeLine{01998\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_I2S\_ConfigPrescaler(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *SPIx,\ uint32\_t\ PrescalerLinear,\ uint32\_t\ PrescalerParity);}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\#if\ defined\ (SPI\_I2S\_FULLDUPLEX\_SUPPORT)}}
\DoxyCodeLine{02000\ ErrorStatus\ LL\_I2S\_InitFullDuplex(\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ *I2Sxext,\ LL\_I2S\_InitTypeDef\ *I2S\_InitStruct);}
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI\_I2S\_FULLDUPLEX\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02002\ }
\DoxyCodeLine{02006\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02007\ }
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SPI1)\ ||\ defined\ (SPI2)\ ||\ defined\ (SPI3)\ ||\ defined\ (SPI4)\ ||\ defined\ (SPI5)\ ||\ defined(SPI6)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02017\ }
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{02023\ \}}
\DoxyCodeLine{02024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02025\ }
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_LL\_SPI\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02027\ }

\end{DoxyCode}
