

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Fri Mar 13 22:09:04 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution4
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.28|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     52|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     19|
|Register         |        -|      -|      36|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      36|     71|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_130_p2                  |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_110_p2  |     +    |      0|  0|   7|           7|           1|
    |p_addr1_fu_189_p2              |     +    |      0|  0|   8|           8|           8|
    |r_s_fu_136_p2                  |     +    |      0|  0|   4|           4|           1|
    |tmp_5_fu_164_p2                |     +    |      0|  0|   6|           6|           6|
    |c_mid2_fu_122_p3               |  Select  |      0|  0|   4|           1|           1|
    |r_mid2_fu_142_p3               |  Select  |      0|  0|   4|           1|           4|
    |exitcond4_fu_116_p2            |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_flatten_fu_104_p2     |   icmp   |      0|  0|   8|           7|           8|
    |ap_sig_bdd_76                  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  52|          43|          36|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |c_reg_92               |   4|          2|    4|          8|
    |indvar_flatten_reg_69  |   7|          2|    7|         14|
    |r_phi_fu_84_p4         |   4|          2|    4|          8|
    |r_reg_80               |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  19|          8|   19|         38|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+-----+-----------+
    |                      Name                     | FF| Bits| Const Bits|
    +-----------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                      |  2|    2|          0|
    |ap_done_reg                                    |  1|    1|          0|
    |ap_reg_ppiten_pp0_it0                          |  1|    1|          0|
    |ap_reg_ppiten_pp0_it1                          |  1|    1|          0|
    |ap_reg_ppiten_pp0_it2                          |  1|    1|          0|
    |ap_reg_ppstg_c_mid2_reg_214_pp0_it1            |  4|    4|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_200_pp0_it1  |  1|    1|          0|
    |c_mid2_reg_214                                 |  4|    4|          0|
    |c_reg_92                                       |  4|    4|          0|
    |exitcond4_reg_209                              |  1|    1|          0|
    |exitcond_flatten_reg_200                       |  1|    1|          0|
    |indvar_flatten_reg_69                          |  7|    7|          0|
    |r_mid2_reg_225                                 |  4|    4|          0|
    |r_reg_80                                       |  4|    4|          0|
    +-----------------------------------------------+---+-----+-----------+
    |Total                                          | 36|   36|          0|
    +-----------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   read_data  | return value |
|input_r_address0  | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   16|  ap_memory |    input_r   |     array    |
|buf_r_address0    | out |    6|  ap_memory |     buf_r    |     array    |
|buf_r_ce0         | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_we0         | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_d0          | out |   16|  ap_memory |     buf_r    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.35ns
ST_1: stg_6 [1/1] 1.35ns
:0  br label %1


 <State 2>: 4.05ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r [1/1] 0.00ns
:1  %r = phi i4 [ 0, %0 ], [ %r_mid2, %.reset ]

ST_2: c [1/1] 0.00ns
:2  %c = phi i4 [ 0, %0 ], [ %c_1, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_12 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: exitcond4 [1/1] 1.88ns
.reset:2  %exitcond4 = icmp eq i4 %c, -8

ST_2: c_mid2 [1/1] 1.37ns
.reset:3  %c_mid2 = select i1 %exitcond4, i4 0, i4 %c

ST_2: c_1 [1/1] 0.80ns
.reset:24  %c_1 = add i4 %c_mid2, 1


 <State 3>: 6.28ns
ST_3: r_s [1/1] 0.80ns
.reset:4  %r_s = add i4 %r, 1

ST_3: r_mid2 [1/1] 1.37ns
.reset:5  %r_mid2 = select i1 %exitcond4, i4 %r_s, i4 %r

ST_3: tmp_1 [1/1] 0.00ns
.reset:6  %tmp_1 = trunc i4 %r_mid2 to i3

ST_3: tmp [1/1] 0.00ns
.reset:7  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_1, i3 0)

ST_3: c_cast6 [1/1] 0.00ns
.reset:8  %c_cast6 = zext i4 %c_mid2 to i6

ST_3: tmp_5 [1/1] 1.72ns
.reset:12  %tmp_5 = add i6 %tmp, %c_cast6

ST_3: tmp_6 [1/1] 0.00ns
.reset:13  %tmp_6 = zext i6 %tmp_5 to i64

ST_3: input_addr [1/1] 0.00ns
.reset:14  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_6

ST_3: input_load [2/2] 2.39ns
.reset:15  %input_load = load i16* %input_addr, align 2


 <State 4>: 4.78ns
ST_4: stg_25 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @str4)

ST_4: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_4: stg_27 [1/1] 0.00ns
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_4: tmp_3 [1/1] 0.00ns
.reset:10  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

ST_4: stg_29 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_4: input_load [1/2] 2.39ns
.reset:15  %input_load = load i16* %input_addr, align 2

ST_4: tmp_7_trn_cast [1/1] 0.00ns
.reset:16  %tmp_7_trn_cast = zext i4 %c_mid2 to i8

ST_4: tmp_s [1/1] 0.00ns
.reset:17  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_mid2, i3 0)

ST_4: p_addr_cast [1/1] 0.00ns
.reset:18  %p_addr_cast = zext i7 %tmp_s to i8

ST_4: p_addr1 [1/1] 1.72ns
.reset:19  %p_addr1 = add i8 %p_addr_cast, %tmp_7_trn_cast

ST_4: tmp_4 [1/1] 0.00ns
.reset:20  %tmp_4 = zext i8 %p_addr1 to i64

ST_4: buf_addr [1/1] 0.00ns
.reset:21  %buf_addr = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_4

ST_4: stg_37 [1/1] 2.39ns
.reset:22  store i16 %input_load, i16* %buf_addr, align 2

ST_4: empty_21 [1/1] 0.00ns
.reset:23  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_3)

ST_4: stg_39 [1/1] 0.00ns
.reset:25  br label %1


 <State 5>: 0.00ns
ST_5: stg_40 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4e1d740; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x76690c0; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6               (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
r                   (phi              ) [ 001100]
c                   (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001110]
indvar_flatten_next (add              ) [ 011110]
stg_12              (br               ) [ 000000]
exitcond4           (icmp             ) [ 001100]
c_mid2              (select           ) [ 001110]
c_1                 (add              ) [ 011110]
r_s                 (add              ) [ 000000]
r_mid2              (select           ) [ 011010]
tmp_1               (trunc            ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
c_cast6             (zext             ) [ 000000]
tmp_5               (add              ) [ 000000]
tmp_6               (zext             ) [ 000000]
input_addr          (getelementptr    ) [ 001010]
stg_25              (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
stg_27              (specloopname     ) [ 000000]
tmp_3               (specregionbegin  ) [ 000000]
stg_29              (specpipeline     ) [ 000000]
input_load          (load             ) [ 000000]
tmp_7_trn_cast      (zext             ) [ 000000]
tmp_s               (bitconcatenate   ) [ 000000]
p_addr_cast         (zext             ) [ 000000]
p_addr1             (add              ) [ 000000]
tmp_4               (zext             ) [ 000000]
buf_addr            (getelementptr    ) [ 000000]
stg_37              (store            ) [ 000000]
empty_21            (specregionend    ) [ 000000]
stg_39              (br               ) [ 011110]
stg_40              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="input_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="6" slack="0"/>
<pin id="48" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="6" slack="0"/>
<pin id="53" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="54" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="buf_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="stg_37_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_37/4 "/>
</bind>
</comp>

<comp id="69" class="1005" name="indvar_flatten_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="1"/>
<pin id="71" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="indvar_flatten_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="r_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="1"/>
<pin id="82" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="r_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="4" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="c_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="1"/>
<pin id="94" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="c_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="exitcond_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_next_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="c_mid2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="c_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="r_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="1"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_s/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="r_mid2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="1"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_mid2/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="c_cast6_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast6/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_5_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_6_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_7_trn_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="2"/>
<pin id="177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_trn_cast/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="1"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_addr_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_addr1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="exitcond_flatten_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="204" class="1005" name="indvar_flatten_next_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="209" class="1005" name="exitcond4_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="c_mid2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_mid2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="c_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="r_mid2_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_mid2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="input_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="51" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="84" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="73" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="73" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="96" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="96" pin="4"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="80" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="80" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="168"><net_src comp="153" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="175" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="203"><net_src comp="104" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="110" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="212"><net_src comp="116" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="217"><net_src comp="122" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="223"><net_src comp="130" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="228"><net_src comp="142" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="234"><net_src comp="44" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="51" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_12 : 2
		exitcond4 : 1
		c_mid2 : 2
		c_1 : 3
	State 3
		r_mid2 : 1
		tmp_1 : 2
		tmp : 3
		tmp_5 : 4
		tmp_6 : 5
		input_addr : 6
		input_load : 7
	State 4
		p_addr_cast : 1
		p_addr1 : 2
		tmp_4 : 3
		buf_addr : 4
		stg_37 : 5
		empty_21 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_110 |    0    |    7    |
|          |         c_1_fu_130         |    0    |    4    |
|    add   |         r_s_fu_136         |    0    |    4    |
|          |        tmp_5_fu_164        |    0    |    6    |
|          |       p_addr1_fu_189       |    0    |    7    |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_104  |    0    |    7    |
|          |      exitcond4_fu_116      |    0    |    4    |
|----------|----------------------------|---------|---------|
|  select  |        c_mid2_fu_122       |    0    |    4    |
|          |        r_mid2_fu_142       |    0    |    4    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_1_fu_149        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_153         |    0    |    0    |
|          |        tmp_s_fu_178        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       c_cast6_fu_161       |    0    |    0    |
|          |        tmp_6_fu_170        |    0    |    0    |
|   zext   |    tmp_7_trn_cast_fu_175   |    0    |    0    |
|          |     p_addr_cast_fu_185     |    0    |    0    |
|          |        tmp_4_fu_195        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    47   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        c_1_reg_220        |    4   |
|       c_mid2_reg_214      |    4   |
|          c_reg_92         |    4   |
|     exitcond4_reg_209     |    1   |
|  exitcond_flatten_reg_200 |    1   |
|indvar_flatten_next_reg_204|    7   |
|   indvar_flatten_reg_69   |    7   |
|     input_addr_reg_231    |    6   |
|       r_mid2_reg_225      |    4   |
|          r_reg_80         |    4   |
+---------------------------+--------+
|           Total           |   42   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   6  |   12   ||    6    |
|     r_reg_80     |  p0  |   2  |   4  |    8   ||    4    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  2.5135 ||    10   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   47   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   10   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   42   |   57   |
+-----------+--------+--------+--------+
