// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Fri Jan 12 14:36:18 2024
// Host        : smaz-brn running 64-bit Linux Mint 21.2
// Command     : write_verilog -mode funcsim -nolib -force -file
//               /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.sim/sim_1/synth/func/xsim/tb_w_icons_top_func_synth.v
// Design      : w_icons_top
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module common_clkdiv_by_n
   (CLK_REC_O_OBUF,
    CLK,
    clkdiv_n_reg_0);
  output CLK_REC_O_OBUF;
  input CLK;
  input clkdiv_n_reg_0;

  wire CLK;
  wire CLK_REC_O_OBUF;
  wire clkdiv_n_i_1_n_0;
  wire clkdiv_n_reg_0;
  wire [11:0]count;
  wire \count[0]_i_1_n_0 ;
  wire [11:1]next_count;
  wire next_count0_carry__0_n_0;
  wire next_count0_carry__0_n_1;
  wire next_count0_carry__0_n_2;
  wire next_count0_carry__0_n_3;
  wire next_count0_carry__0_n_4;
  wire next_count0_carry__0_n_5;
  wire next_count0_carry__0_n_6;
  wire next_count0_carry__0_n_7;
  wire next_count0_carry__1_n_2;
  wire next_count0_carry__1_n_3;
  wire next_count0_carry__1_n_5;
  wire next_count0_carry__1_n_6;
  wire next_count0_carry__1_n_7;
  wire next_count0_carry_n_0;
  wire next_count0_carry_n_1;
  wire next_count0_carry_n_2;
  wire next_count0_carry_n_3;
  wire next_count0_carry_n_4;
  wire next_count0_carry_n_5;
  wire next_count0_carry_n_6;
  wire next_count0_carry_n_7;
  wire reset_clk;
  wire reset_clk0;
  wire reset_clk0_carry_i_1__0_n_0;
  wire reset_clk0_carry_i_2__0_n_0;
  wire reset_clk0_carry_i_3__0_n_0;
  wire reset_clk0_carry_i_4_n_0;
  wire reset_clk0_carry_n_1;
  wire reset_clk0_carry_n_2;
  wire reset_clk0_carry_n_3;
  wire set_clk;
  wire set_clk0;
  wire set_clk0_carry_i_1__0_n_0;
  wire set_clk0_carry_i_2__0_n_0;
  wire set_clk0_carry_i_3__0_n_0;
  wire set_clk0_carry_i_4__0_n_0;
  wire set_clk0_carry_n_1;
  wire set_clk0_carry_n_2;
  wire set_clk0_carry_n_3;
  wire [3:2]NLW_next_count0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_next_count0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_reset_clk0_carry_O_UNCONNECTED;
  wire [3:0]NLW_set_clk0_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    clkdiv_n_i_1
       (.I0(set_clk),
        .I1(reset_clk),
        .I2(CLK_REC_O_OBUF),
        .O(clkdiv_n_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    clkdiv_n_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(clkdiv_n_i_1_n_0),
        .Q(CLK_REC_O_OBUF));
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1 
       (.I0(set_clk),
        .I1(count[0]),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[10]_i_1 
       (.I0(next_count0_carry__1_n_6),
        .I1(set_clk),
        .O(next_count[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[11]_i_1 
       (.I0(next_count0_carry__1_n_5),
        .I1(set_clk),
        .O(next_count[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[1]_i_1 
       (.I0(next_count0_carry_n_7),
        .I1(set_clk),
        .O(next_count[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[2]_i_1 
       (.I0(next_count0_carry_n_6),
        .I1(set_clk),
        .O(next_count[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[3]_i_1 
       (.I0(next_count0_carry_n_5),
        .I1(set_clk),
        .O(next_count[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_1 
       (.I0(next_count0_carry_n_4),
        .I1(set_clk),
        .O(next_count[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1 
       (.I0(next_count0_carry__0_n_7),
        .I1(set_clk),
        .O(next_count[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[6]_i_1 
       (.I0(next_count0_carry__0_n_6),
        .I1(set_clk),
        .O(next_count[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[7]_i_1 
       (.I0(next_count0_carry__0_n_5),
        .I1(set_clk),
        .O(next_count[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_1 
       (.I0(next_count0_carry__0_n_4),
        .I1(set_clk),
        .O(next_count[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[9]_i_1 
       (.I0(next_count0_carry__1_n_7),
        .I1(set_clk),
        .O(next_count[9]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[10]),
        .Q(count[10]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[11]),
        .Q(count[11]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[1]),
        .Q(count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[2]),
        .Q(count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[3]),
        .Q(count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[4]),
        .Q(count[4]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[5]),
        .Q(count[5]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[6]),
        .Q(count[6]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[7]),
        .Q(count[7]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[8]),
        .Q(count[8]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(next_count[9]),
        .Q(count[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 next_count0_carry
       (.CI(1'b0),
        .CO({next_count0_carry_n_0,next_count0_carry_n_1,next_count0_carry_n_2,next_count0_carry_n_3}),
        .CYINIT(count[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_count0_carry_n_4,next_count0_carry_n_5,next_count0_carry_n_6,next_count0_carry_n_7}),
        .S(count[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 next_count0_carry__0
       (.CI(next_count0_carry_n_0),
        .CO({next_count0_carry__0_n_0,next_count0_carry__0_n_1,next_count0_carry__0_n_2,next_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_count0_carry__0_n_4,next_count0_carry__0_n_5,next_count0_carry__0_n_6,next_count0_carry__0_n_7}),
        .S(count[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 next_count0_carry__1
       (.CI(next_count0_carry__0_n_0),
        .CO({NLW_next_count0_carry__1_CO_UNCONNECTED[3:2],next_count0_carry__1_n_2,next_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_next_count0_carry__1_O_UNCONNECTED[3],next_count0_carry__1_n_5,next_count0_carry__1_n_6,next_count0_carry__1_n_7}),
        .S({1'b0,count[11:9]}));
  CARRY4 reset_clk0_carry
       (.CI(1'b0),
        .CO({reset_clk0,reset_clk0_carry_n_1,reset_clk0_carry_n_2,reset_clk0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_reset_clk0_carry_O_UNCONNECTED[3:0]),
        .S({reset_clk0_carry_i_1__0_n_0,reset_clk0_carry_i_2__0_n_0,reset_clk0_carry_i_3__0_n_0,reset_clk0_carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'hF0F1)) 
    reset_clk0_carry_i_1__0
       (.I0(next_count0_carry__1_n_5),
        .I1(next_count0_carry__1_n_6),
        .I2(set_clk),
        .I3(next_count0_carry__1_n_7),
        .O(reset_clk0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hF0F1)) 
    reset_clk0_carry_i_2__0
       (.I0(next_count0_carry__0_n_4),
        .I1(next_count0_carry__0_n_5),
        .I2(set_clk),
        .I3(next_count0_carry__0_n_6),
        .O(reset_clk0_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hF0F1)) 
    reset_clk0_carry_i_3__0
       (.I0(next_count0_carry__0_n_7),
        .I1(next_count0_carry_n_4),
        .I2(set_clk),
        .I3(next_count0_carry_n_5),
        .O(reset_clk0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    reset_clk0_carry_i_4
       (.I0(count[0]),
        .I1(next_count0_carry_n_6),
        .I2(set_clk),
        .I3(next_count0_carry_n_7),
        .O(reset_clk0_carry_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reset_clk_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(reset_clk0),
        .Q(reset_clk));
  CARRY4 set_clk0_carry
       (.CI(1'b0),
        .CO({set_clk0,set_clk0_carry_n_1,set_clk0_carry_n_2,set_clk0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_set_clk0_carry_O_UNCONNECTED[3:0]),
        .S({set_clk0_carry_i_1__0_n_0,set_clk0_carry_i_2__0_n_0,set_clk0_carry_i_3__0_n_0,set_clk0_carry_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'hF0F1)) 
    set_clk0_carry_i_1__0
       (.I0(next_count0_carry__1_n_5),
        .I1(next_count0_carry__1_n_6),
        .I2(set_clk),
        .I3(next_count0_carry__1_n_7),
        .O(set_clk0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hF0F1)) 
    set_clk0_carry_i_2__0
       (.I0(next_count0_carry__0_n_4),
        .I1(next_count0_carry__0_n_5),
        .I2(set_clk),
        .I3(next_count0_carry__0_n_6),
        .O(set_clk0_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hF0F1)) 
    set_clk0_carry_i_3__0
       (.I0(next_count0_carry__0_n_7),
        .I1(next_count0_carry_n_4),
        .I2(set_clk),
        .I3(next_count0_carry_n_5),
        .O(set_clk0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    set_clk0_carry_i_4__0
       (.I0(next_count0_carry_n_6),
        .I1(next_count0_carry_n_7),
        .I2(count[0]),
        .I3(set_clk),
        .O(set_clk0_carry_i_4__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    set_clk_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_0),
        .D(set_clk0),
        .Q(set_clk));
endmodule

(* ORIG_REF_NAME = "common_clkdiv_by_n" *) 
module common_clkdiv_by_n_0
   (clkdiv_n_reg_0,
    E,
    CLK_REC_O_OBUF_BUFG,
    clkdiv_p_reg_0,
    div_clk_stim_o,
    S,
    set_clk0_carry_i_3_0,
    set_clk0_carry_i_1_0,
    CLK_REC_O_OBUF,
    data_sync0_reg);
  output clkdiv_n_reg_0;
  input [0:0]E;
  input CLK_REC_O_OBUF_BUFG;
  input clkdiv_p_reg_0;
  input [10:0]div_clk_stim_o;
  input [3:0]S;
  input [3:0]set_clk0_carry_i_3_0;
  input [2:0]set_clk0_carry_i_1_0;
  input CLK_REC_O_OBUF;
  input data_sync0_reg;

  wire CLK_REC_O_OBUF;
  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]E;
  wire [3:0]S;
  wire clkdiv_n;
  wire clkdiv_n_i_1__0_n_0;
  wire clkdiv_n_reg_0;
  wire clkdiv_p;
  wire clkdiv_p_i_1_n_0;
  wire clkdiv_p_reg_0;
  wire [11:0]count;
  wire \count[0]_i_1__0_n_0 ;
  wire data_sync0_reg;
  wire [10:0]div_clk_stim_o;
  wire div_val_minus_1_carry__0_n_0;
  wire div_val_minus_1_carry__0_n_1;
  wire div_val_minus_1_carry__0_n_2;
  wire div_val_minus_1_carry__0_n_3;
  wire div_val_minus_1_carry__1_n_2;
  wire div_val_minus_1_carry__1_n_3;
  wire div_val_minus_1_carry_n_0;
  wire div_val_minus_1_carry_n_1;
  wire div_val_minus_1_carry_n_2;
  wire div_val_minus_1_carry_n_3;
  wire [11:1]next_count;
  wire next_count0_carry__0_n_0;
  wire next_count0_carry__0_n_1;
  wire next_count0_carry__0_n_2;
  wire next_count0_carry__0_n_3;
  wire next_count0_carry__0_n_4;
  wire next_count0_carry__0_n_5;
  wire next_count0_carry__0_n_6;
  wire next_count0_carry__0_n_7;
  wire next_count0_carry__1_n_2;
  wire next_count0_carry__1_n_3;
  wire next_count0_carry__1_n_5;
  wire next_count0_carry__1_n_6;
  wire next_count0_carry__1_n_7;
  wire next_count0_carry_n_0;
  wire next_count0_carry_n_1;
  wire next_count0_carry_n_2;
  wire next_count0_carry_n_3;
  wire next_count0_carry_n_4;
  wire next_count0_carry_n_5;
  wire next_count0_carry_n_6;
  wire next_count0_carry_n_7;
  wire [10:0]p_0_in;
  wire reset_clk;
  wire reset_clk0;
  wire reset_clk0_carry_i_1_n_0;
  wire reset_clk0_carry_i_2_n_0;
  wire reset_clk0_carry_i_3_n_0;
  wire reset_clk0_carry_i_4__0_n_0;
  wire reset_clk0_carry_n_1;
  wire reset_clk0_carry_n_2;
  wire reset_clk0_carry_n_3;
  wire set_clk;
  wire set_clk0;
  wire [2:0]set_clk0_carry_i_1_0;
  wire set_clk0_carry_i_1_n_0;
  wire set_clk0_carry_i_2_n_0;
  wire [3:0]set_clk0_carry_i_3_0;
  wire set_clk0_carry_i_3_n_0;
  wire set_clk0_carry_i_4_n_0;
  wire set_clk0_carry_n_1;
  wire set_clk0_carry_n_2;
  wire set_clk0_carry_n_3;
  wire [3:2]NLW_div_val_minus_1_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_div_val_minus_1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_next_count0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_next_count0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_reset_clk0_carry_O_UNCONNECTED;
  wire [3:0]NLW_set_clk0_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hDFDC)) 
    clkdiv_n_i_1__0
       (.I0(div_clk_stim_o[0]),
        .I1(set_clk),
        .I2(reset_clk),
        .I3(clkdiv_n),
        .O(clkdiv_n_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    clkdiv_n_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(clkdiv_p_reg_0),
        .D(clkdiv_n_i_1__0_n_0),
        .Q(clkdiv_n));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    clkdiv_p_i_1
       (.I0(set_clk),
        .I1(reset_clk),
        .I2(clkdiv_p),
        .O(clkdiv_p_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    clkdiv_p_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(clkdiv_p_reg_0),
        .D(clkdiv_p_i_1_n_0),
        .Q(clkdiv_p));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__0 
       (.I0(set_clk),
        .I1(count[0]),
        .O(\count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[10]_i_1 
       (.I0(next_count0_carry__1_n_6),
        .I1(set_clk),
        .O(next_count[10]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[11]_i_2__0 
       (.I0(next_count0_carry__1_n_5),
        .I1(set_clk),
        .O(next_count[11]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[1]_i_1 
       (.I0(next_count0_carry_n_7),
        .I1(set_clk),
        .O(next_count[1]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[2]_i_1 
       (.I0(next_count0_carry_n_6),
        .I1(set_clk),
        .O(next_count[2]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[3]_i_1 
       (.I0(next_count0_carry_n_5),
        .I1(set_clk),
        .O(next_count[3]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_1 
       (.I0(next_count0_carry_n_4),
        .I1(set_clk),
        .O(next_count[4]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1 
       (.I0(next_count0_carry__0_n_7),
        .I1(set_clk),
        .O(next_count[5]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[6]_i_1 
       (.I0(next_count0_carry__0_n_6),
        .I1(set_clk),
        .O(next_count[6]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[7]_i_1 
       (.I0(next_count0_carry__0_n_5),
        .I1(set_clk),
        .O(next_count[7]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_1 
       (.I0(next_count0_carry__0_n_4),
        .I1(set_clk),
        .O(next_count[8]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \count[9]_i_1 
       (.I0(next_count0_carry__1_n_7),
        .I1(set_clk),
        .O(next_count[9]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(\count[0]_i_1__0_n_0 ),
        .Q(count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[10]),
        .Q(count[10]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[11]),
        .Q(count[11]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[1]),
        .Q(count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[2]),
        .Q(count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[3]),
        .Q(count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[4]),
        .Q(count[4]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[5]),
        .Q(count[5]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[6]),
        .Q(count[6]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[7]),
        .Q(count[7]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[8]),
        .Q(count[8]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(next_count[9]),
        .Q(count[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    data_sync0_i_1
       (.I0(CLK_REC_O_OBUF),
        .I1(data_sync0_reg),
        .I2(clkdiv_p),
        .I3(clkdiv_n),
        .O(clkdiv_n_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 div_val_minus_1_carry
       (.CI(1'b0),
        .CO({div_val_minus_1_carry_n_0,div_val_minus_1_carry_n_1,div_val_minus_1_carry_n_2,div_val_minus_1_carry_n_3}),
        .CYINIT(div_clk_stim_o[0]),
        .DI(div_clk_stim_o[4:1]),
        .O(p_0_in[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 div_val_minus_1_carry__0
       (.CI(div_val_minus_1_carry_n_0),
        .CO({div_val_minus_1_carry__0_n_0,div_val_minus_1_carry__0_n_1,div_val_minus_1_carry__0_n_2,div_val_minus_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(div_clk_stim_o[8:5]),
        .O(p_0_in[7:4]),
        .S(set_clk0_carry_i_3_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 div_val_minus_1_carry__1
       (.CI(div_val_minus_1_carry__0_n_0),
        .CO({NLW_div_val_minus_1_carry__1_CO_UNCONNECTED[3:2],div_val_minus_1_carry__1_n_2,div_val_minus_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,div_clk_stim_o[10:9]}),
        .O({NLW_div_val_minus_1_carry__1_O_UNCONNECTED[3],p_0_in[10:8]}),
        .S({1'b0,set_clk0_carry_i_1_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 next_count0_carry
       (.CI(1'b0),
        .CO({next_count0_carry_n_0,next_count0_carry_n_1,next_count0_carry_n_2,next_count0_carry_n_3}),
        .CYINIT(count[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_count0_carry_n_4,next_count0_carry_n_5,next_count0_carry_n_6,next_count0_carry_n_7}),
        .S(count[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 next_count0_carry__0
       (.CI(next_count0_carry_n_0),
        .CO({next_count0_carry__0_n_0,next_count0_carry__0_n_1,next_count0_carry__0_n_2,next_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({next_count0_carry__0_n_4,next_count0_carry__0_n_5,next_count0_carry__0_n_6,next_count0_carry__0_n_7}),
        .S(count[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 next_count0_carry__1
       (.CI(next_count0_carry__0_n_0),
        .CO({NLW_next_count0_carry__1_CO_UNCONNECTED[3:2],next_count0_carry__1_n_2,next_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_next_count0_carry__1_O_UNCONNECTED[3],next_count0_carry__1_n_5,next_count0_carry__1_n_6,next_count0_carry__1_n_7}),
        .S({1'b0,count[11:9]}));
  CARRY4 reset_clk0_carry
       (.CI(1'b0),
        .CO({reset_clk0,reset_clk0_carry_n_1,reset_clk0_carry_n_2,reset_clk0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_reset_clk0_carry_O_UNCONNECTED[3:0]),
        .S({reset_clk0_carry_i_1_n_0,reset_clk0_carry_i_2_n_0,reset_clk0_carry_i_3_n_0,reset_clk0_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h0009330000003309)) 
    reset_clk0_carry_i_1
       (.I0(next_count0_carry__1_n_7),
        .I1(p_0_in[9]),
        .I2(next_count0_carry__1_n_5),
        .I3(set_clk),
        .I4(p_0_in[10]),
        .I5(next_count0_carry__1_n_6),
        .O(reset_clk0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_clk0_carry_i_2
       (.I0(next_count[6]),
        .I1(p_0_in[6]),
        .I2(p_0_in[8]),
        .I3(next_count[8]),
        .I4(p_0_in[7]),
        .I5(next_count[7]),
        .O(reset_clk0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_clk0_carry_i_3
       (.I0(next_count[3]),
        .I1(p_0_in[3]),
        .I2(p_0_in[5]),
        .I3(next_count[5]),
        .I4(p_0_in[4]),
        .I5(next_count[4]),
        .O(reset_clk0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_clk0_carry_i_4__0
       (.I0(\count[0]_i_1__0_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(next_count[2]),
        .I4(p_0_in[1]),
        .I5(next_count[1]),
        .O(reset_clk0_carry_i_4__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reset_clk_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(reset_clk0),
        .Q(reset_clk));
  CARRY4 set_clk0_carry
       (.CI(1'b0),
        .CO({set_clk0,set_clk0_carry_n_1,set_clk0_carry_n_2,set_clk0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_set_clk0_carry_O_UNCONNECTED[3:0]),
        .S({set_clk0_carry_i_1_n_0,set_clk0_carry_i_2_n_0,set_clk0_carry_i_3_n_0,set_clk0_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    set_clk0_carry_i_1
       (.I0(next_count[9]),
        .I1(p_0_in[8]),
        .I2(p_0_in[10]),
        .I3(next_count[11]),
        .I4(p_0_in[9]),
        .I5(next_count[10]),
        .O(set_clk0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    set_clk0_carry_i_2
       (.I0(next_count[6]),
        .I1(p_0_in[5]),
        .I2(p_0_in[7]),
        .I3(next_count[8]),
        .I4(p_0_in[6]),
        .I5(next_count[7]),
        .O(set_clk0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    set_clk0_carry_i_3
       (.I0(next_count[3]),
        .I1(p_0_in[2]),
        .I2(p_0_in[4]),
        .I3(next_count[5]),
        .I4(p_0_in[3]),
        .I5(next_count[4]),
        .O(set_clk0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    set_clk0_carry_i_4
       (.I0(\count[0]_i_1__0_n_0 ),
        .I1(div_clk_stim_o[0]),
        .I2(p_0_in[1]),
        .I3(next_count[2]),
        .I4(p_0_in[0]),
        .I5(next_count[1]),
        .O(set_clk0_carry_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    set_clk_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_p_reg_0),
        .D(set_clk0),
        .Q(set_clk));
endmodule

(* ORIG_REF_NAME = "common_clkdiv_by_n" *) 
module common_clkdiv_by_n__parameterized0
   (set_clk_reg_0,
    Q,
    clkdiv_n_reg_0,
    D,
    \reg_rec_discharge_control_div_clk_discharge_reg[2] ,
    E,
    set_clk_reg_1,
    CLK_REC_O_OBUF_BUFG,
    clkdiv_n_reg_1,
    CLK_REC_O_OBUF,
    \discharge_cnt_reg[19] ,
    reset_clk_reg_0,
    reset_clk_reg_1,
    div_clk_discharge_o);
  output set_clk_reg_0;
  output [0:0]Q;
  output clkdiv_n_reg_0;
  output [6:0]D;
  output \reg_rec_discharge_control_div_clk_discharge_reg[2] ;
  input [0:0]E;
  input set_clk_reg_1;
  input CLK_REC_O_OBUF_BUFG;
  input clkdiv_n_reg_1;
  input CLK_REC_O_OBUF;
  input \discharge_cnt_reg[19] ;
  input reset_clk_reg_0;
  input reset_clk_reg_1;
  input [2:0]div_clk_discharge_o;

  wire CLK_REC_O_OBUF;
  wire CLK_REC_O_OBUF_BUFG;
  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clkdiv_n;
  wire clkdiv_n_i_1__1_n_0;
  wire clkdiv_n_reg_0;
  wire clkdiv_n_reg_1;
  wire clkdiv_p;
  wire clkdiv_p_i_1__0_n_0;
  wire \count[0]_i_1__1_n_0 ;
  wire \count[5]_i_2_n_0 ;
  wire \count[7]_i_2_n_0 ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire \count_reg_n_0_[7] ;
  wire \discharge_cnt_reg[19] ;
  wire [2:0]div_clk_discharge_o;
  wire \reg_rec_discharge_control_div_clk_discharge_reg[2] ;
  wire reset_clk;
  wire reset_clk_i_1_n_0;
  wire reset_clk_reg_0;
  wire reset_clk_reg_1;
  wire set_clk_reg_0;
  wire set_clk_reg_1;

  LUT4 #(
    .INIT(16'hB888)) 
    \FSM_onehot_stim_discharge[2]_i_4 
       (.I0(CLK_REC_O_OBUF),
        .I1(\discharge_cnt_reg[19] ),
        .I2(clkdiv_p),
        .I3(clkdiv_n),
        .O(clkdiv_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'hDFDC)) 
    clkdiv_n_i_1__1
       (.I0(div_clk_discharge_o[0]),
        .I1(set_clk_reg_0),
        .I2(reset_clk),
        .I3(clkdiv_n),
        .O(clkdiv_n_i_1__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    clkdiv_n_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_1),
        .D(clkdiv_n_i_1__1_n_0),
        .Q(clkdiv_n));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    clkdiv_p_i_1__0
       (.I0(set_clk_reg_0),
        .I1(reset_clk),
        .I2(clkdiv_p),
        .O(clkdiv_p_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    clkdiv_p_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(clkdiv_n_reg_1),
        .D(clkdiv_p_i_1__0_n_0),
        .Q(clkdiv_p));
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_1__1 
       (.I0(set_clk_reg_0),
        .I1(Q),
        .O(\count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[1]_i_1__0 
       (.I0(\count_reg_n_0_[1] ),
        .I1(Q),
        .I2(set_clk_reg_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[2]_i_1__0 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(Q),
        .I3(set_clk_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \count[3]_i_1__0 
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(Q),
        .I3(\count_reg_n_0_[1] ),
        .I4(set_clk_reg_0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \count[4]_i_1__0 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(Q),
        .I4(\count_reg_n_0_[2] ),
        .I5(set_clk_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[5]_i_1__0 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count[5]_i_2_n_0 ),
        .I2(set_clk_reg_0),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \count[5]_i_2 
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[2] ),
        .I2(Q),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .O(\count[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \count[6]_i_1__0 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count[7]_i_2_n_0 ),
        .I2(set_clk_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \count[7]_i_1__0 
       (.I0(\count_reg_n_0_[7] ),
        .I1(\count_reg_n_0_[6] ),
        .I2(\count[7]_i_2_n_0 ),
        .I3(set_clk_reg_0),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count[7]_i_2 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(Q),
        .I4(\count_reg_n_0_[2] ),
        .I5(\count_reg_n_0_[4] ),
        .O(\count[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_n_reg_1),
        .D(\count[0]_i_1__1_n_0 ),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_n_reg_1),
        .D(D[0]),
        .Q(\count_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_n_reg_1),
        .D(D[1]),
        .Q(\count_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_n_reg_1),
        .D(D[2]),
        .Q(\count_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_n_reg_1),
        .D(D[3]),
        .Q(\count_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_n_reg_1),
        .D(D[4]),
        .Q(\count_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_n_reg_1),
        .D(D[5]),
        .Q(\count_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_n_reg_1),
        .D(D[6]),
        .Q(\count_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'h00000000A888899A)) 
    reset_clk_i_1
       (.I0(reset_clk_reg_0),
        .I1(set_clk_reg_0),
        .I2(\count[7]_i_2_n_0 ),
        .I3(\count_reg_n_0_[6] ),
        .I4(\count_reg_n_0_[7] ),
        .I5(reset_clk_reg_1),
        .O(reset_clk_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reset_clk_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_n_reg_1),
        .D(reset_clk_i_1_n_0),
        .Q(reset_clk));
  LUT6 #(
    .INIT(64'h4002100808400210)) 
    set_clk_i_5
       (.I0(\count[0]_i_1__1_n_0 ),
        .I1(div_clk_discharge_o[2]),
        .I2(div_clk_discharge_o[0]),
        .I3(div_clk_discharge_o[1]),
        .I4(D[1]),
        .I5(D[0]),
        .O(\reg_rec_discharge_control_div_clk_discharge_reg[2] ));
  FDCE #(
    .INIT(1'b0)) 
    set_clk_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(clkdiv_n_reg_1),
        .D(set_clk_reg_1),
        .Q(set_clk_reg_0));
endmodule

module common_clkgate
   (clkdiv_n_reg,
    clk_adc1_gated_s,
    en_clk_adc1_sync_s,
    CLK_REC_O_OBUF,
    CLK_REC_O_OBUF_BUFG);
  output clkdiv_n_reg;
  output clk_adc1_gated_s;
  input en_clk_adc1_sync_s;
  input CLK_REC_O_OBUF;
  input CLK_REC_O_OBUF_BUFG;

  wire CKL;
  wire CLK_REC_O_OBUF;
  wire CLK_REC_O_OBUF_BUFG;
  wire clk_adc1_gated_s;
  wire en_clk_adc1_sync_s;

  assign clkdiv_n_reg = CLK_REC_O_OBUF_BUFG;
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    CKL_reg
       (.CLR(1'b0),
        .D(en_clk_adc1_sync_s),
        .G(CLK_REC_O_OBUF_BUFG),
        .GE(1'b1),
        .Q(CKL));
  LUT2 #(
    .INIT(4'h8)) 
    clk_adc1_gated_s_BUFG_inst_i_1
       (.I0(CKL),
        .I1(CLK_REC_O_OBUF),
        .O(clk_adc1_gated_s));
endmodule

(* ORIG_REF_NAME = "common_clkgate" *) 
module common_clkgate_1
   (clk_adc2_gated_s,
    en_clk_adc2_sync_s,
    clk_adc2_gated_s_BUFG_inst_i_1_0,
    CLK_REC_O_OBUF);
  output clk_adc2_gated_s;
  input en_clk_adc2_sync_s;
  input clk_adc2_gated_s_BUFG_inst_i_1_0;
  input CLK_REC_O_OBUF;

  wire CKL;
  wire CLK_REC_O_OBUF;
  wire clk_adc2_gated_s;
  wire clk_adc2_gated_s_BUFG_inst_i_1_0;
  wire en_clk_adc2_sync_s;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    CKL_reg
       (.CLR(1'b0),
        .D(en_clk_adc2_sync_s),
        .G(clk_adc2_gated_s_BUFG_inst_i_1_0),
        .GE(1'b1),
        .Q(CKL));
  LUT2 #(
    .INIT(4'h8)) 
    clk_adc2_gated_s_BUFG_inst_i_1
       (.I0(CKL),
        .I1(CLK_REC_O_OBUF),
        .O(clk_adc2_gated_s));
endmodule

module common_reset_sync
   (resetn_top_sync_o,
    data_sync1_reg_0,
    CLK_REF_I,
    data_sync1_reg_1);
  output resetn_top_sync_o;
  output data_sync1_reg_0;
  input CLK_REF_I;
  input data_sync1_reg_1;

  wire CLK_REF_I;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire data_sync1_reg_1;

  assign resetn_top_sync_o = data_sync1;
  LUT1 #(
    .INIT(2'h1)) 
    \count[11]_i_2 
       (.I0(data_sync1),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REF_I),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(1'b1),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REF_I),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_reset_sync" *) 
module common_reset_sync_2
   (out,
    RESET_N_I,
    SPI_CLK_I_IBUF_BUFG,
    RESET_N_I_IBUF);
  output out;
  output RESET_N_I;
  input SPI_CLK_I_IBUF_BUFG;
  input RESET_N_I_IBUF;

  wire RESET_N_I;
  wire RESET_N_I_IBUF;
  wire SPI_CLK_I_IBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;

  assign out = data_sync1;
  LUT1 #(
    .INIT(2'h1)) 
    data_sync0_i_1__0
       (.I0(RESET_N_I_IBUF),
        .O(RESET_N_I));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(RESET_N_I),
        .D(1'b1),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(RESET_N_I),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

module common_sync
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_10
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_100
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[6] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[6] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[6] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[6]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[6] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_101
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    \rec_change_g2_reg[7] ,
    sample_out_adc2_1d_reg_i_6,
    adc_idx_o,
    sample_out_adc2_1d_reg_i_6_0,
    sample_out_adc2_1d_reg_i_6_1);
  output out;
  output [0:0]data_sync1_reg_0;
  output data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input [0:0]\rec_change_g2_reg[7] ;
  input sample_out_adc2_1d_reg_i_6;
  input [1:0]adc_idx_o;
  input sample_out_adc2_1d_reg_i_6_0;
  input sample_out_adc2_1d_reg_i_6_1;

  wire CLK_REC_O_OBUF_BUFG;
  wire [1:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[7] ;
  wire sample_out_adc2_1d_reg_i_6;
  wire sample_out_adc2_1d_reg_i_6_0;
  wire sample_out_adc2_1d_reg_i_6_1;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[7]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[7] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc2_1d_i_14
       (.I0(data_sync1),
        .I1(sample_out_adc2_1d_reg_i_6),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc2_1d_reg_i_6_0),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc2_1d_reg_i_6_1),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_102
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[4] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[4] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[4] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[4]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[4] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_103
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[8] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[8] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[8] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[8]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[8] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_104
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[9] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[9] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[9] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[9]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[9] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_105
   (out,
    en_clk_adc2_sync_s,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    CKL_reg,
    CKL_reg_0,
    CKL_reg_1,
    CKL_reg_i_1__0_0,
    CKL_reg_i_1__0_1,
    CKL_reg_i_1__0_2,
    CKL_reg_i_1__0_3,
    \rec_change_g2_reg[10] );
  output out;
  output en_clk_adc2_sync_s;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input CKL_reg;
  input CKL_reg_0;
  input CKL_reg_1;
  input CKL_reg_i_1__0_0;
  input CKL_reg_i_1__0_1;
  input CKL_reg_i_1__0_2;
  input CKL_reg_i_1__0_3;
  input [0:0]\rec_change_g2_reg[10] ;

  wire CKL_reg;
  wire CKL_reg_0;
  wire CKL_reg_1;
  wire CKL_reg_i_1__0_0;
  wire CKL_reg_i_1__0_1;
  wire CKL_reg_i_1__0_2;
  wire CKL_reg_i_1__0_3;
  wire CKL_reg_i_2__0_n_0;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire en_clk_adc2_sync_s;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[10] ;

  assign out = data_sync1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    CKL_reg_i_1__0
       (.I0(CKL_reg_i_2__0_n_0),
        .I1(CKL_reg),
        .I2(CKL_reg_0),
        .I3(CKL_reg_1),
        .O(en_clk_adc2_sync_s));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CKL_reg_i_2__0
       (.I0(data_sync1),
        .I1(CKL_reg_i_1__0_0),
        .I2(CKL_reg_i_1__0_1),
        .I3(CKL_reg_i_1__0_2),
        .I4(CKL_reg_i_1__0_3),
        .O(CKL_reg_i_2__0_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[10]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[10] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_106
   (out,
    data_sync1_reg_0,
    \adc_idx_reg[2] ,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[11] ,
    adc_idx_o,
    sample_out_adc2_1d_i_2,
    sample_out_adc2_1d_reg_i_5_0,
    sample_out_adc2_1d_reg_i_5_1,
    sample_out_adc2_1d_reg_i_5_2);
  output out;
  output [0:0]data_sync1_reg_0;
  output \adc_idx_reg[2] ;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[11] ;
  input [2:0]adc_idx_o;
  input sample_out_adc2_1d_i_2;
  input sample_out_adc2_1d_reg_i_5_0;
  input sample_out_adc2_1d_reg_i_5_1;
  input sample_out_adc2_1d_reg_i_5_2;

  wire CLK_REC_O_OBUF_BUFG;
  wire [2:0]adc_idx_o;
  wire \adc_idx_reg[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[11] ;
  wire sample_out_adc2_1d_i_11_n_0;
  wire sample_out_adc2_1d_i_2;
  wire sample_out_adc2_1d_reg_i_5_0;
  wire sample_out_adc2_1d_reg_i_5_1;
  wire sample_out_adc2_1d_reg_i_5_2;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[11]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[11] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc2_1d_i_11
       (.I0(data_sync1),
        .I1(sample_out_adc2_1d_reg_i_5_0),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc2_1d_reg_i_5_1),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc2_1d_reg_i_5_2),
        .O(sample_out_adc2_1d_i_11_n_0));
  MUXF7 sample_out_adc2_1d_reg_i_5
       (.I0(sample_out_adc2_1d_i_11_n_0),
        .I1(sample_out_adc2_1d_i_2),
        .O(\adc_idx_reg[2] ),
        .S(adc_idx_o[2]));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_107
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[12] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[12] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[12] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[12]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[12] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_108
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_2__0,
    CKL_reg_i_2__0_0,
    CKL_reg_i_2__0_1,
    \rec_change_g2_reg[13] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_2__0;
  input CKL_reg_i_2__0_0;
  input CKL_reg_i_2__0_1;
  input [0:0]\rec_change_g2_reg[13] ;

  wire CKL_reg_i_2__0;
  wire CKL_reg_i_2__0_0;
  wire CKL_reg_i_2__0_1;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[13] ;

  assign out = data_sync1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    CKL_reg_i_6__0
       (.I0(data_sync1),
        .I1(CKL_reg_i_2__0),
        .I2(CKL_reg_i_2__0_0),
        .I3(CKL_reg_i_2__0_1),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[13]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[13] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_109
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[14] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[14] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[14] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[14]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[14] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_11
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_110
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    \rec_change_g2_reg[15] ,
    sample_out_adc2_1d_reg_i_5,
    adc_idx_o,
    sample_out_adc2_1d_reg_i_5_0,
    sample_out_adc2_1d_reg_i_5_1);
  output out;
  output [0:0]data_sync1_reg_0;
  output data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input [0:0]\rec_change_g2_reg[15] ;
  input sample_out_adc2_1d_reg_i_5;
  input [1:0]adc_idx_o;
  input sample_out_adc2_1d_reg_i_5_0;
  input sample_out_adc2_1d_reg_i_5_1;

  wire CLK_REC_O_OBUF_BUFG;
  wire [1:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[15] ;
  wire sample_out_adc2_1d_reg_i_5;
  wire sample_out_adc2_1d_reg_i_5_0;
  wire sample_out_adc2_1d_reg_i_5_1;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[15]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[15] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc2_1d_i_12
       (.I0(data_sync1),
        .I1(sample_out_adc2_1d_reg_i_5),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc2_1d_reg_i_5_0),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc2_1d_reg_i_5_1),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_111
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[16] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[16] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[16] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[16]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[16] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_112
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[17] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[17] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[17] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[17]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[17] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_113
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_4,
    CKL_reg_i_4_0,
    CKL_reg_i_4_1,
    \rec_change_g1_reg[5] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_4;
  input CKL_reg_i_4_0;
  input CKL_reg_i_4_1;
  input [0:0]\rec_change_g1_reg[5] ;

  wire CKL_reg_i_4;
  wire CKL_reg_i_4_0;
  wire CKL_reg_i_4_1;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[5] ;

  assign out = data_sync1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    CKL_reg_i_8
       (.I0(data_sync1),
        .I1(CKL_reg_i_4),
        .I2(CKL_reg_i_4_0),
        .I3(CKL_reg_i_4_1),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[5]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[5] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_114
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_1__0,
    CKL_reg_i_1__0_0,
    CKL_reg_i_1__0_1,
    CKL_reg_i_1__0_2,
    \rec_change_g2_reg[18] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_1__0;
  input CKL_reg_i_1__0_0;
  input CKL_reg_i_1__0_1;
  input CKL_reg_i_1__0_2;
  input [0:0]\rec_change_g2_reg[18] ;

  wire CKL_reg_i_1__0;
  wire CKL_reg_i_1__0_0;
  wire CKL_reg_i_1__0_1;
  wire CKL_reg_i_1__0_2;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[18] ;

  assign out = data_sync1;
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CKL_reg_i_5__0
       (.I0(data_sync1),
        .I1(CKL_reg_i_1__0),
        .I2(CKL_reg_i_1__0_0),
        .I3(CKL_reg_i_1__0_1),
        .I4(CKL_reg_i_1__0_2),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[18]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[18] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_115
   (out,
    data_sync1_reg_0,
    \adc_idx_reg[2] ,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[19] ,
    adc_idx_o,
    sample_out_adc2_1d_i_2,
    sample_out_adc2_1d_reg_i_4_0,
    sample_out_adc2_1d_reg_i_4_1,
    sample_out_adc2_1d_reg_i_4_2);
  output out;
  output [0:0]data_sync1_reg_0;
  output \adc_idx_reg[2] ;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[19] ;
  input [2:0]adc_idx_o;
  input sample_out_adc2_1d_i_2;
  input sample_out_adc2_1d_reg_i_4_0;
  input sample_out_adc2_1d_reg_i_4_1;
  input sample_out_adc2_1d_reg_i_4_2;

  wire CLK_REC_O_OBUF_BUFG;
  wire [2:0]adc_idx_o;
  wire \adc_idx_reg[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[19] ;
  wire sample_out_adc2_1d_i_2;
  wire sample_out_adc2_1d_i_9_n_0;
  wire sample_out_adc2_1d_reg_i_4_0;
  wire sample_out_adc2_1d_reg_i_4_1;
  wire sample_out_adc2_1d_reg_i_4_2;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[19]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[19] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc2_1d_i_9
       (.I0(data_sync1),
        .I1(sample_out_adc2_1d_reg_i_4_0),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc2_1d_reg_i_4_1),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc2_1d_reg_i_4_2),
        .O(sample_out_adc2_1d_i_9_n_0));
  MUXF7 sample_out_adc2_1d_reg_i_4
       (.I0(sample_out_adc2_1d_i_9_n_0),
        .I1(sample_out_adc2_1d_i_2),
        .O(\adc_idx_reg[2] ),
        .S(adc_idx_o[2]));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_116
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[20] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[20] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[20] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[20]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[20] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_117
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_5__0,
    CKL_reg_i_5__0_0,
    CKL_reg_i_5__0_1,
    \rec_change_g2_reg[21] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_5__0;
  input CKL_reg_i_5__0_0;
  input CKL_reg_i_5__0_1;
  input [0:0]\rec_change_g2_reg[21] ;

  wire CKL_reg_i_5__0;
  wire CKL_reg_i_5__0_0;
  wire CKL_reg_i_5__0_1;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[21] ;

  assign out = data_sync1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    CKL_reg_i_9__0
       (.I0(data_sync1),
        .I1(CKL_reg_i_5__0),
        .I2(CKL_reg_i_5__0_0),
        .I3(CKL_reg_i_5__0_1),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[21]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[21] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_118
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[22] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[22] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[22] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[22]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[22] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_119
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    \rec_change_g2_reg[23] ,
    sample_out_adc2_1d_reg_i_4,
    adc_idx_o,
    sample_out_adc2_1d_reg_i_4_0,
    sample_out_adc2_1d_reg_i_4_1);
  output out;
  output [0:0]data_sync1_reg_0;
  output data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input [0:0]\rec_change_g2_reg[23] ;
  input sample_out_adc2_1d_reg_i_4;
  input [1:0]adc_idx_o;
  input sample_out_adc2_1d_reg_i_4_0;
  input sample_out_adc2_1d_reg_i_4_1;

  wire CLK_REC_O_OBUF_BUFG;
  wire [1:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[23] ;
  wire sample_out_adc2_1d_reg_i_4;
  wire sample_out_adc2_1d_reg_i_4_0;
  wire sample_out_adc2_1d_reg_i_4_1;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[23]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[23] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc2_1d_i_10
       (.I0(data_sync1),
        .I1(sample_out_adc2_1d_reg_i_4),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc2_1d_reg_i_4_0),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc2_1d_reg_i_4_1),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_12
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_120
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[24] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[24] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[24] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[24]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[24] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_121
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[25] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[25] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[25] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[25]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[25] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_122
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_1__0,
    CKL_reg_i_1__0_0,
    CKL_reg_i_1__0_1,
    CKL_reg_i_1__0_2,
    \rec_change_g2_reg[26] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_1__0;
  input CKL_reg_i_1__0_0;
  input CKL_reg_i_1__0_1;
  input CKL_reg_i_1__0_2;
  input [0:0]\rec_change_g2_reg[26] ;

  wire CKL_reg_i_1__0;
  wire CKL_reg_i_1__0_0;
  wire CKL_reg_i_1__0_1;
  wire CKL_reg_i_1__0_2;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[26] ;

  assign out = data_sync1;
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CKL_reg_i_4__0
       (.I0(data_sync1),
        .I1(CKL_reg_i_1__0),
        .I2(CKL_reg_i_1__0_0),
        .I3(CKL_reg_i_1__0_1),
        .I4(CKL_reg_i_1__0_2),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[26]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[26] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_123
   (out,
    data_sync1_reg_0,
    imp_adc2_idx2__30,
    data_sync1_reg_1,
    adc_en_o1__1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    \imp_adc2_idx_reg[0] ,
    \imp_adc2_idx_reg[0]_0 ,
    \rec_change_g2_reg[27] ,
    imp_adc1_idx2__30,
    \imp_adc2_idx_reg[0]_1 ,
    adc_idx_o,
    \imp_adc2_idx_reg[0]_2 ,
    \imp_adc2_idx_reg[0]_3 ,
    sample_out_adc2_1d_i_2_0,
    sample_out_adc2_1d_reg_i_3_0,
    sample_out_adc2_1d_reg_i_3_1,
    sample_out_adc2_1d_reg_i_3_2);
  output out;
  output [0:0]data_sync1_reg_0;
  output imp_adc2_idx2__30;
  output [0:0]data_sync1_reg_1;
  output adc_en_o1__1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input \imp_adc2_idx_reg[0] ;
  input \imp_adc2_idx_reg[0]_0 ;
  input [0:0]\rec_change_g2_reg[27] ;
  input imp_adc1_idx2__30;
  input \imp_adc2_idx_reg[0]_1 ;
  input [4:0]adc_idx_o;
  input \imp_adc2_idx_reg[0]_2 ;
  input \imp_adc2_idx_reg[0]_3 ;
  input sample_out_adc2_1d_i_2_0;
  input sample_out_adc2_1d_reg_i_3_0;
  input sample_out_adc2_1d_reg_i_3_1;
  input sample_out_adc2_1d_reg_i_3_2;

  wire CLK_REC_O_OBUF_BUFG;
  wire adc_en_o1__1;
  wire [4:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire imp_adc1_idx2__30;
  wire imp_adc2_idx2__30;
  wire \imp_adc2_idx_reg[0] ;
  wire \imp_adc2_idx_reg[0]_0 ;
  wire \imp_adc2_idx_reg[0]_1 ;
  wire \imp_adc2_idx_reg[0]_2 ;
  wire \imp_adc2_idx_reg[0]_3 ;
  wire [0:0]\rec_change_g2_reg[27] ;
  wire sample_out_adc2_1d_i_2_0;
  wire sample_out_adc2_1d_i_7_n_0;
  wire sample_out_adc2_1d_reg_i_3_0;
  wire sample_out_adc2_1d_reg_i_3_1;
  wire sample_out_adc2_1d_reg_i_3_2;
  wire sample_out_adc2_1d_reg_i_3_n_0;

  assign out = data_sync1;
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    adc_en_o_i_3
       (.I0(imp_adc2_idx2__30),
        .I1(imp_adc1_idx2__30),
        .I2(\imp_adc2_idx_reg[0] ),
        .O(adc_en_o1__1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB3)) 
    \imp_adc2_idx[7]_i_1 
       (.I0(imp_adc2_idx2__30),
        .I1(\imp_adc2_idx_reg[0] ),
        .I2(\imp_adc2_idx_reg[0]_0 ),
        .O(data_sync1_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[27]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[27] ),
        .O(data_sync1_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc2_1d_i_2
       (.I0(sample_out_adc2_1d_reg_i_3_n_0),
        .I1(\imp_adc2_idx_reg[0]_1 ),
        .I2(adc_idx_o[4]),
        .I3(\imp_adc2_idx_reg[0]_2 ),
        .I4(adc_idx_o[3]),
        .I5(\imp_adc2_idx_reg[0]_3 ),
        .O(imp_adc2_idx2__30));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc2_1d_i_7
       (.I0(data_sync1),
        .I1(sample_out_adc2_1d_reg_i_3_0),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc2_1d_reg_i_3_1),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc2_1d_reg_i_3_2),
        .O(sample_out_adc2_1d_i_7_n_0));
  MUXF7 sample_out_adc2_1d_reg_i_3
       (.I0(sample_out_adc2_1d_i_7_n_0),
        .I1(sample_out_adc2_1d_i_2_0),
        .O(sample_out_adc2_1d_reg_i_3_n_0),
        .S(adc_idx_o[2]));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_124
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[6] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[6] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[6] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[6]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[6] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_125
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[28] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[28] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[28] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[28]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[28] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_126
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_4__0,
    CKL_reg_i_4__0_0,
    CKL_reg_i_4__0_1,
    \rec_change_g2_reg[29] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_4__0;
  input CKL_reg_i_4__0_0;
  input CKL_reg_i_4__0_1;
  input [0:0]\rec_change_g2_reg[29] ;

  wire CKL_reg_i_4__0;
  wire CKL_reg_i_4__0_0;
  wire CKL_reg_i_4__0_1;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[29] ;

  assign out = data_sync1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    CKL_reg_i_8__0
       (.I0(data_sync1),
        .I1(CKL_reg_i_4__0),
        .I2(CKL_reg_i_4__0_0),
        .I3(CKL_reg_i_4__0_1),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[29]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[29] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_127
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[30] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[30] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[30] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[30]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[30] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_128
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    \rec_change_g2_reg[31] ,
    sample_out_adc2_1d_reg_i_3,
    adc_idx_o,
    sample_out_adc2_1d_reg_i_3_0,
    sample_out_adc2_1d_reg_i_3_1);
  output out;
  output [0:0]data_sync1_reg_0;
  output data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input [0:0]\rec_change_g2_reg[31] ;
  input sample_out_adc2_1d_reg_i_3;
  input [1:0]adc_idx_o;
  input sample_out_adc2_1d_reg_i_3_0;
  input sample_out_adc2_1d_reg_i_3_1;

  wire CLK_REC_O_OBUF_BUFG;
  wire [1:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[31] ;
  wire sample_out_adc2_1d_reg_i_3;
  wire sample_out_adc2_1d_reg_i_3_0;
  wire sample_out_adc2_1d_reg_i_3_1;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[31]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[31] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc2_1d_i_8
       (.I0(data_sync1),
        .I1(sample_out_adc2_1d_reg_i_3),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc2_1d_reg_i_3_0),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc2_1d_reg_i_3_1),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_129
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    \rec_change_g1_reg[7] ,
    sample_out_adc1_1d_reg_i_6,
    adc_idx_o,
    sample_out_adc1_1d_reg_i_6_0,
    sample_out_adc1_1d_reg_i_6_1);
  output out;
  output [0:0]data_sync1_reg_0;
  output data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input [0:0]\rec_change_g1_reg[7] ;
  input sample_out_adc1_1d_reg_i_6;
  input [1:0]adc_idx_o;
  input sample_out_adc1_1d_reg_i_6_0;
  input sample_out_adc1_1d_reg_i_6_1;

  wire CLK_REC_O_OBUF_BUFG;
  wire [1:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[7] ;
  wire sample_out_adc1_1d_reg_i_6;
  wire sample_out_adc1_1d_reg_i_6_0;
  wire sample_out_adc1_1d_reg_i_6_1;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[7]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[7] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc1_1d_i_14
       (.I0(data_sync1),
        .I1(sample_out_adc1_1d_reg_i_6),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc1_1d_reg_i_6_0),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc1_1d_reg_i_6_1),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_13
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_130
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[8] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[8] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[8] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[8]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[8] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_131
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[9] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[9] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[9] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[9]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[9] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_132
   (ERR_CRC_O,
    error_s,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  output ERR_CRC_O;
  input error_s;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire error_s;

  assign ERR_CRC_O = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(error_s),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_133
   (ERR_STIM_O,
    err_stim_s,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  output ERR_STIM_O;
  input err_stim_s;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire err_stim_s;

  assign ERR_STIM_O = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(err_stim_s),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_134
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    data_sync1_reg_2,
    data_sync1_reg_3,
    data_sync1_reg_4,
    data_sync1_reg_5,
    rec_en_s,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_6,
    imp_adc1_idx__0,
    \en_g2_1d_reg[0] ,
    \en_g2_1d_reg[1] ,
    \en_g2_1d_reg[2] ,
    \en_g2_1d_reg[3] ,
    \en_g2_1d_reg[4] ,
    \en_g2_1d_reg[5] ,
    \en_g2_1d_reg[6] ,
    \en_g2_1d_reg[7] ,
    \en_g2_1d_reg[8] ,
    \en_g2_1d_reg[9] ,
    \en_g2_1d_reg[10] ,
    \en_g2_1d_reg[11] ,
    \en_g2_1d_reg[12] ,
    \en_g2_1d_reg[13] ,
    \en_g2_1d_reg[14] ,
    \en_g2_1d_reg[15] ,
    \en_g2_1d_reg[16] ,
    \en_g2_1d_reg[17] ,
    \en_g2_1d_reg[18] ,
    \en_g2_1d_reg[19] ,
    \en_g2_1d_reg[20] ,
    \en_g2_1d_reg[21] ,
    \en_g2_1d_reg[22] ,
    \en_g2_1d_reg[23] ,
    \en_g2_1d_reg[24] ,
    \en_g2_1d_reg[25] ,
    \en_g2_1d_reg[26] ,
    \en_g2_1d_reg[27] ,
    \en_g2_1d_reg[28] ,
    \en_g2_1d_reg[29] ,
    \en_g2_1d_reg[30] ,
    \en_g2_1d_reg[31] ,
    \en_g1_1d_reg[0] ,
    \en_g1_1d_reg[1] ,
    \en_g1_1d_reg[2] ,
    \en_g1_1d_reg[3] ,
    \en_g1_1d_reg[4] ,
    \en_g1_1d_reg[5] ,
    \en_g1_1d_reg[6] ,
    \en_g1_1d_reg[7] ,
    \en_g1_1d_reg[8] ,
    \en_g1_1d_reg[9] ,
    \en_g1_1d_reg[10] ,
    \en_g1_1d_reg[11] ,
    \en_g1_1d_reg[12] ,
    \en_g1_1d_reg[13] ,
    \en_g1_1d_reg[14] ,
    \en_g1_1d_reg[15] ,
    \en_g1_1d_reg[16] ,
    \en_g1_1d_reg[17] ,
    \en_g1_1d_reg[18] ,
    \en_g1_1d_reg[19] ,
    \en_g1_1d_reg[20] ,
    \en_g1_1d_reg[21] ,
    \en_g1_1d_reg[22] ,
    \en_g1_1d_reg[23] ,
    \en_g1_1d_reg[24] ,
    \en_g1_1d_reg[25] ,
    \en_g1_1d_reg[26] ,
    \en_g1_1d_reg[27] ,
    \en_g1_1d_reg[28] ,
    \en_g1_1d_reg[29] ,
    \en_g1_1d_reg[30] ,
    \en_g1_1d_reg[31] ,
    sample_out_adc2_1d_reg,
    imp_adc2_idx2__30,
    imp_adc1_idx2__30,
    adc_idx_o);
  output out;
  output [0:0]data_sync1_reg_0;
  output [31:0]data_sync1_reg_1;
  output [31:0]data_sync1_reg_2;
  output data_sync1_reg_3;
  output data_sync1_reg_4;
  output [0:0]data_sync1_reg_5;
  input rec_en_s;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_6;
  input [0:0]imp_adc1_idx__0;
  input \en_g2_1d_reg[0] ;
  input \en_g2_1d_reg[1] ;
  input \en_g2_1d_reg[2] ;
  input \en_g2_1d_reg[3] ;
  input \en_g2_1d_reg[4] ;
  input \en_g2_1d_reg[5] ;
  input \en_g2_1d_reg[6] ;
  input \en_g2_1d_reg[7] ;
  input \en_g2_1d_reg[8] ;
  input \en_g2_1d_reg[9] ;
  input \en_g2_1d_reg[10] ;
  input \en_g2_1d_reg[11] ;
  input \en_g2_1d_reg[12] ;
  input \en_g2_1d_reg[13] ;
  input \en_g2_1d_reg[14] ;
  input \en_g2_1d_reg[15] ;
  input \en_g2_1d_reg[16] ;
  input \en_g2_1d_reg[17] ;
  input \en_g2_1d_reg[18] ;
  input \en_g2_1d_reg[19] ;
  input \en_g2_1d_reg[20] ;
  input \en_g2_1d_reg[21] ;
  input \en_g2_1d_reg[22] ;
  input \en_g2_1d_reg[23] ;
  input \en_g2_1d_reg[24] ;
  input \en_g2_1d_reg[25] ;
  input \en_g2_1d_reg[26] ;
  input \en_g2_1d_reg[27] ;
  input \en_g2_1d_reg[28] ;
  input \en_g2_1d_reg[29] ;
  input \en_g2_1d_reg[30] ;
  input \en_g2_1d_reg[31] ;
  input \en_g1_1d_reg[0] ;
  input \en_g1_1d_reg[1] ;
  input \en_g1_1d_reg[2] ;
  input \en_g1_1d_reg[3] ;
  input \en_g1_1d_reg[4] ;
  input \en_g1_1d_reg[5] ;
  input \en_g1_1d_reg[6] ;
  input \en_g1_1d_reg[7] ;
  input \en_g1_1d_reg[8] ;
  input \en_g1_1d_reg[9] ;
  input \en_g1_1d_reg[10] ;
  input \en_g1_1d_reg[11] ;
  input \en_g1_1d_reg[12] ;
  input \en_g1_1d_reg[13] ;
  input \en_g1_1d_reg[14] ;
  input \en_g1_1d_reg[15] ;
  input \en_g1_1d_reg[16] ;
  input \en_g1_1d_reg[17] ;
  input \en_g1_1d_reg[18] ;
  input \en_g1_1d_reg[19] ;
  input \en_g1_1d_reg[20] ;
  input \en_g1_1d_reg[21] ;
  input \en_g1_1d_reg[22] ;
  input \en_g1_1d_reg[23] ;
  input \en_g1_1d_reg[24] ;
  input \en_g1_1d_reg[25] ;
  input \en_g1_1d_reg[26] ;
  input \en_g1_1d_reg[27] ;
  input \en_g1_1d_reg[28] ;
  input \en_g1_1d_reg[29] ;
  input \en_g1_1d_reg[30] ;
  input \en_g1_1d_reg[31] ;
  input [1:0]sample_out_adc2_1d_reg;
  input imp_adc2_idx2__30;
  input imp_adc1_idx2__30;
  input [0:0]adc_idx_o;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire [31:0]data_sync1_reg_1;
  wire [31:0]data_sync1_reg_2;
  wire data_sync1_reg_3;
  wire data_sync1_reg_4;
  wire [0:0]data_sync1_reg_5;
  wire data_sync1_reg_6;
  wire \en_g1_1d_reg[0] ;
  wire \en_g1_1d_reg[10] ;
  wire \en_g1_1d_reg[11] ;
  wire \en_g1_1d_reg[12] ;
  wire \en_g1_1d_reg[13] ;
  wire \en_g1_1d_reg[14] ;
  wire \en_g1_1d_reg[15] ;
  wire \en_g1_1d_reg[16] ;
  wire \en_g1_1d_reg[17] ;
  wire \en_g1_1d_reg[18] ;
  wire \en_g1_1d_reg[19] ;
  wire \en_g1_1d_reg[1] ;
  wire \en_g1_1d_reg[20] ;
  wire \en_g1_1d_reg[21] ;
  wire \en_g1_1d_reg[22] ;
  wire \en_g1_1d_reg[23] ;
  wire \en_g1_1d_reg[24] ;
  wire \en_g1_1d_reg[25] ;
  wire \en_g1_1d_reg[26] ;
  wire \en_g1_1d_reg[27] ;
  wire \en_g1_1d_reg[28] ;
  wire \en_g1_1d_reg[29] ;
  wire \en_g1_1d_reg[2] ;
  wire \en_g1_1d_reg[30] ;
  wire \en_g1_1d_reg[31] ;
  wire \en_g1_1d_reg[3] ;
  wire \en_g1_1d_reg[4] ;
  wire \en_g1_1d_reg[5] ;
  wire \en_g1_1d_reg[6] ;
  wire \en_g1_1d_reg[7] ;
  wire \en_g1_1d_reg[8] ;
  wire \en_g1_1d_reg[9] ;
  wire \en_g2_1d_reg[0] ;
  wire \en_g2_1d_reg[10] ;
  wire \en_g2_1d_reg[11] ;
  wire \en_g2_1d_reg[12] ;
  wire \en_g2_1d_reg[13] ;
  wire \en_g2_1d_reg[14] ;
  wire \en_g2_1d_reg[15] ;
  wire \en_g2_1d_reg[16] ;
  wire \en_g2_1d_reg[17] ;
  wire \en_g2_1d_reg[18] ;
  wire \en_g2_1d_reg[19] ;
  wire \en_g2_1d_reg[1] ;
  wire \en_g2_1d_reg[20] ;
  wire \en_g2_1d_reg[21] ;
  wire \en_g2_1d_reg[22] ;
  wire \en_g2_1d_reg[23] ;
  wire \en_g2_1d_reg[24] ;
  wire \en_g2_1d_reg[25] ;
  wire \en_g2_1d_reg[26] ;
  wire \en_g2_1d_reg[27] ;
  wire \en_g2_1d_reg[28] ;
  wire \en_g2_1d_reg[29] ;
  wire \en_g2_1d_reg[2] ;
  wire \en_g2_1d_reg[30] ;
  wire \en_g2_1d_reg[31] ;
  wire \en_g2_1d_reg[3] ;
  wire \en_g2_1d_reg[4] ;
  wire \en_g2_1d_reg[5] ;
  wire \en_g2_1d_reg[6] ;
  wire \en_g2_1d_reg[7] ;
  wire \en_g2_1d_reg[8] ;
  wire \en_g2_1d_reg[9] ;
  wire imp_adc1_idx2__30;
  wire [0:0]imp_adc1_idx__0;
  wire imp_adc2_idx2__30;
  wire rec_en_s;
  wire [1:0]sample_out_adc2_1d_reg;

  assign out = data_sync1;
  LUT2 #(
    .INIT(4'h2)) 
    \adc_idx[0]_i_1 
       (.I0(data_sync1),
        .I1(adc_idx_o),
        .O(data_sync1_reg_5));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_6),
        .D(rec_en_s),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_6),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[0]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[0] ),
        .O(data_sync1_reg_2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[10]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[10] ),
        .O(data_sync1_reg_2[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[11]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[11] ),
        .O(data_sync1_reg_2[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[12]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[12] ),
        .O(data_sync1_reg_2[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[13]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[13] ),
        .O(data_sync1_reg_2[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[14]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[14] ),
        .O(data_sync1_reg_2[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[15]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[15] ),
        .O(data_sync1_reg_2[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[16]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[16] ),
        .O(data_sync1_reg_2[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[17]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[17] ),
        .O(data_sync1_reg_2[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[18]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[18] ),
        .O(data_sync1_reg_2[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[19]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[19] ),
        .O(data_sync1_reg_2[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[1]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[1] ),
        .O(data_sync1_reg_2[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[20]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[20] ),
        .O(data_sync1_reg_2[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[21]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[21] ),
        .O(data_sync1_reg_2[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[22]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[22] ),
        .O(data_sync1_reg_2[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[23]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[23] ),
        .O(data_sync1_reg_2[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[24]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[24] ),
        .O(data_sync1_reg_2[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[25]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[25] ),
        .O(data_sync1_reg_2[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[26]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[26] ),
        .O(data_sync1_reg_2[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[27]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[27] ),
        .O(data_sync1_reg_2[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[28]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[28] ),
        .O(data_sync1_reg_2[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[29]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[29] ),
        .O(data_sync1_reg_2[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[2]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[2] ),
        .O(data_sync1_reg_2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[30]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[30] ),
        .O(data_sync1_reg_2[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[31]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[31] ),
        .O(data_sync1_reg_2[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[3]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[3] ),
        .O(data_sync1_reg_2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[4]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[4] ),
        .O(data_sync1_reg_2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[5]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[5] ),
        .O(data_sync1_reg_2[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[6]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[6] ),
        .O(data_sync1_reg_2[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[7]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[7] ),
        .O(data_sync1_reg_2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[8]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[8] ),
        .O(data_sync1_reg_2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g1_1d[9]_i_1 
       (.I0(data_sync1),
        .I1(\en_g1_1d_reg[9] ),
        .O(data_sync1_reg_2[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[0]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[0] ),
        .O(data_sync1_reg_1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[10]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[10] ),
        .O(data_sync1_reg_1[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[11]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[11] ),
        .O(data_sync1_reg_1[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[12]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[12] ),
        .O(data_sync1_reg_1[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[13]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[13] ),
        .O(data_sync1_reg_1[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[14]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[14] ),
        .O(data_sync1_reg_1[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[15]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[15] ),
        .O(data_sync1_reg_1[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[16]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[16] ),
        .O(data_sync1_reg_1[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[17]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[17] ),
        .O(data_sync1_reg_1[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[18]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[18] ),
        .O(data_sync1_reg_1[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[19]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[19] ),
        .O(data_sync1_reg_1[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[1]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[1] ),
        .O(data_sync1_reg_1[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[20]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[20] ),
        .O(data_sync1_reg_1[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[21]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[21] ),
        .O(data_sync1_reg_1[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[22]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[22] ),
        .O(data_sync1_reg_1[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[23]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[23] ),
        .O(data_sync1_reg_1[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[24]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[24] ),
        .O(data_sync1_reg_1[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[25]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[25] ),
        .O(data_sync1_reg_1[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[26]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[26] ),
        .O(data_sync1_reg_1[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[27]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[27] ),
        .O(data_sync1_reg_1[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[28]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[28] ),
        .O(data_sync1_reg_1[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[29]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[29] ),
        .O(data_sync1_reg_1[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[2]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[2] ),
        .O(data_sync1_reg_1[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[30]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[30] ),
        .O(data_sync1_reg_1[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[31]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[31] ),
        .O(data_sync1_reg_1[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[3]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[3] ),
        .O(data_sync1_reg_1[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[4]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[4] ),
        .O(data_sync1_reg_1[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[5]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[5] ),
        .O(data_sync1_reg_1[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[6]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[6] ),
        .O(data_sync1_reg_1[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[7]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[7] ),
        .O(data_sync1_reg_1[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[8]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[8] ),
        .O(data_sync1_reg_1[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \en_g2_1d[9]_i_1 
       (.I0(data_sync1),
        .I1(\en_g2_1d_reg[9] ),
        .O(data_sync1_reg_1[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \imp_adc1_idx[6]_i_1 
       (.I0(data_sync1),
        .I1(imp_adc1_idx__0),
        .O(data_sync1_reg_0));
  LUT4 #(
    .INIT(16'h57FF)) 
    sample_out_adc1_1d_i_1
       (.I0(data_sync1),
        .I1(sample_out_adc2_1d_reg[0]),
        .I2(sample_out_adc2_1d_reg[1]),
        .I3(imp_adc1_idx2__30),
        .O(data_sync1_reg_4));
  LUT4 #(
    .INIT(16'h57FF)) 
    sample_out_adc2_1d_i_1
       (.I0(data_sync1),
        .I1(sample_out_adc2_1d_reg[0]),
        .I2(sample_out_adc2_1d_reg[1]),
        .I3(imp_adc2_idx2__30),
        .O(data_sync1_reg_3));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_135
   (out,
    stim_mask_en_o,
    data_sync0_reg_0,
    data_sync1_reg_0);
  output out;
  input [0:0]stim_mask_en_o;
  input data_sync0_reg_0;
  input data_sync1_reg_0;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  wire data_sync0_reg_0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]stim_mask_en_o;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(stim_mask_en_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_136
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    stim_mask_en_o,
    data_sync0_reg_0,
    data_sync1_reg_2,
    \FSM_onehot_stim_discharge_reg[1] ,
    \FSM_onehot_stim_discharge_reg[1]_0 ,
    \FSM_onehot_stim_discharge_reg[1]_1 ,
    \FSM_onehot_stim_discharge_reg[1]_2 ,
    \FSM_onehot_stim_discharge_reg[2] );
  output out;
  output data_sync1_reg_0;
  output data_sync1_reg_1;
  input [0:0]stim_mask_en_o;
  input data_sync0_reg_0;
  input data_sync1_reg_2;
  input \FSM_onehot_stim_discharge_reg[1] ;
  input \FSM_onehot_stim_discharge_reg[1]_0 ;
  input \FSM_onehot_stim_discharge_reg[1]_1 ;
  input \FSM_onehot_stim_discharge_reg[1]_2 ;
  input \FSM_onehot_stim_discharge_reg[2] ;

  wire \FSM_onehot_stim_discharge_reg[1] ;
  wire \FSM_onehot_stim_discharge_reg[1]_0 ;
  wire \FSM_onehot_stim_discharge_reg[1]_1 ;
  wire \FSM_onehot_stim_discharge_reg[1]_2 ;
  wire \FSM_onehot_stim_discharge_reg[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  wire data_sync0_reg_0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]stim_mask_en_o;

  assign out = data_sync1;
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_stim_discharge[1]_i_1 
       (.I0(data_sync1),
        .I1(\FSM_onehot_stim_discharge_reg[1] ),
        .I2(\FSM_onehot_stim_discharge_reg[1]_0 ),
        .I3(\FSM_onehot_stim_discharge_reg[1]_1 ),
        .I4(\FSM_onehot_stim_discharge_reg[1]_2 ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \FSM_onehot_stim_discharge[2]_i_1 
       (.I0(data_sync1),
        .I1(\FSM_onehot_stim_discharge_reg[1] ),
        .I2(\FSM_onehot_stim_discharge_reg[1]_0 ),
        .I3(\FSM_onehot_stim_discharge_reg[1]_1 ),
        .I4(\FSM_onehot_stim_discharge_reg[1]_2 ),
        .I5(\FSM_onehot_stim_discharge_reg[2] ),
        .O(data_sync1_reg_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(stim_mask_en_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_137
   (out,
    stim_mask_en_o,
    data_sync0_reg_0,
    data_sync1_reg_0);
  output out;
  input [0:0]stim_mask_en_o;
  input data_sync0_reg_0;
  input data_sync1_reg_0;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  wire data_sync0_reg_0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]stim_mask_en_o;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(stim_mask_en_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_138
   (out,
    stim_mask_en_o,
    data_sync0_reg_0,
    data_sync1_reg_0);
  output out;
  input [0:0]stim_mask_en_o;
  input data_sync0_reg_0;
  input data_sync1_reg_0;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  wire data_sync0_reg_0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]stim_mask_en_o;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(stim_mask_en_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_139
   (data_sync1_reg_0,
    data_sync1_reg_1,
    stim_mask_en_o,
    data_sync0_reg_0,
    data_sync1_reg_2,
    \imp_adc1_idx[6]_i_4 ,
    out,
    err_stim_s,
    \imp_adc1_idx[6]_i_8_0 ,
    \FSM_onehot_stim_discharge_reg[1] ,
    \imp_adc1_idx[6]_i_8_1 ,
    \FSM_onehot_stim_discharge_reg[1]_0 ,
    \FSM_onehot_stim_discharge_reg[1]_1 );
  output data_sync1_reg_0;
  output data_sync1_reg_1;
  input [0:0]stim_mask_en_o;
  input data_sync0_reg_0;
  input data_sync1_reg_2;
  input \imp_adc1_idx[6]_i_4 ;
  input out;
  input err_stim_s;
  input \imp_adc1_idx[6]_i_8_0 ;
  input \FSM_onehot_stim_discharge_reg[1] ;
  input \imp_adc1_idx[6]_i_8_1 ;
  input \FSM_onehot_stim_discharge_reg[1]_0 ;
  input \FSM_onehot_stim_discharge_reg[1]_1 ;

  wire \FSM_onehot_stim_discharge_reg[1] ;
  wire \FSM_onehot_stim_discharge_reg[1]_0 ;
  wire \FSM_onehot_stim_discharge_reg[1]_1 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  wire data_sync0_reg_0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire err_stim_s;
  wire \imp_adc1_idx[6]_i_13_n_0 ;
  wire \imp_adc1_idx[6]_i_4 ;
  wire \imp_adc1_idx[6]_i_8_0 ;
  wire \imp_adc1_idx[6]_i_8_1 ;
  wire out;
  wire [0:0]stim_mask_en_o;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_stim_discharge[2]_i_3 
       (.I0(data_sync1),
        .I1(\FSM_onehot_stim_discharge_reg[1] ),
        .I2(\FSM_onehot_stim_discharge_reg[1]_0 ),
        .I3(\FSM_onehot_stim_discharge_reg[1]_1 ),
        .O(data_sync1_reg_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(stim_mask_en_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[6]_i_13 
       (.I0(data_sync1),
        .I1(\imp_adc1_idx[6]_i_8_0 ),
        .I2(\FSM_onehot_stim_discharge_reg[1] ),
        .I3(\imp_adc1_idx[6]_i_8_1 ),
        .O(\imp_adc1_idx[6]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \imp_adc1_idx[6]_i_8 
       (.I0(\imp_adc1_idx[6]_i_13_n_0 ),
        .I1(\imp_adc1_idx[6]_i_4 ),
        .I2(out),
        .I3(err_stim_s),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_14
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_140
   (out,
    stim_mask_en_o,
    data_sync0_reg_0,
    data_sync1_reg_0);
  output out;
  input [0:0]stim_mask_en_o;
  input data_sync0_reg_0;
  input data_sync1_reg_0;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  wire data_sync0_reg_0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]stim_mask_en_o;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(stim_mask_en_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_141
   (out,
    data_sync1_reg_0,
    stim_mask_en_o,
    data_sync0_reg_0,
    data_sync1_reg_1,
    \imp_adc1_idx[6]_i_8 ,
    \imp_adc1_idx[6]_i_8_0 ,
    \imp_adc1_idx[6]_i_8_1 );
  output out;
  output data_sync1_reg_0;
  input [0:0]stim_mask_en_o;
  input data_sync0_reg_0;
  input data_sync1_reg_1;
  input \imp_adc1_idx[6]_i_8 ;
  input \imp_adc1_idx[6]_i_8_0 ;
  input \imp_adc1_idx[6]_i_8_1 ;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  wire data_sync0_reg_0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire \imp_adc1_idx[6]_i_8 ;
  wire \imp_adc1_idx[6]_i_8_0 ;
  wire \imp_adc1_idx[6]_i_8_1 ;
  wire [0:0]stim_mask_en_o;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(stim_mask_en_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[6]_i_14 
       (.I0(data_sync1),
        .I1(\imp_adc1_idx[6]_i_8 ),
        .I2(\imp_adc1_idx[6]_i_8_0 ),
        .I3(\imp_adc1_idx[6]_i_8_1 ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_142
   (out,
    stim_mask_en_o,
    data_sync0_reg_0,
    data_sync1_reg_0);
  output out;
  input [0:0]stim_mask_en_o;
  input data_sync0_reg_0;
  input data_sync1_reg_0;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  wire data_sync0_reg_0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]stim_mask_en_o;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(stim_mask_en_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(data_sync0_reg_0),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_143
   (out,
    STIM_XEN_I,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  output out;
  input STIM_XEN_I;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire STIM_XEN_I;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(STIM_XEN_I),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_15
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_16
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_17
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_18
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_19
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_20
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_21
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_22
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_23
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_24
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_25
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_26
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_27
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_28
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_29
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_3
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_30
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_31
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_32
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_33
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_34
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_35
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_36
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_37
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_38
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_39
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_4
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_40
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_41
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_42
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_43
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_44
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_45
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_46
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_47
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_48
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_49
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_5
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_50
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_51
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_52
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_53
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_54
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_55
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_56
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_57
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_58
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_59
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_6
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_60
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_61
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_62
   (amp_gain_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g2_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_63
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_64
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_65
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_66
   (data_sync1_reg_0,
    en_clk_discharge_s,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1);
  output data_sync1_reg_0;
  input en_clk_discharge_s;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_1;
  wire en_clk_discharge_s;

  assign data_sync1_reg_0 = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_clk_discharge_s),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_67
   (data_sync1_reg_0,
    en_clk_stim_s,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    out);
  output [0:0]data_sync1_reg_0;
  input en_clk_stim_s;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input out;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire en_clk_stim_s;
  wire out;

  LUT2 #(
    .INIT(4'hE)) 
    \count[11]_i_1 
       (.I0(data_sync1),
        .I1(out),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_clk_stim_s),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_68
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[0] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[0] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[0] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[0]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[0] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_69
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[1] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[1] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[1] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[1]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[1] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_7
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_70
   (out,
    en_clk_adc1_sync_s,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    CKL_reg,
    CKL_reg_0,
    CKL_reg_1,
    CKL_reg_i_1_0,
    CKL_reg_i_1_1,
    CKL_reg_i_1_2,
    CKL_reg_i_1_3,
    \rec_change_g1_reg[10] );
  output out;
  output en_clk_adc1_sync_s;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input CKL_reg;
  input CKL_reg_0;
  input CKL_reg_1;
  input CKL_reg_i_1_0;
  input CKL_reg_i_1_1;
  input CKL_reg_i_1_2;
  input CKL_reg_i_1_3;
  input [0:0]\rec_change_g1_reg[10] ;

  wire CKL_reg;
  wire CKL_reg_0;
  wire CKL_reg_1;
  wire CKL_reg_i_1_0;
  wire CKL_reg_i_1_1;
  wire CKL_reg_i_1_2;
  wire CKL_reg_i_1_3;
  wire CKL_reg_i_3_n_0;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire en_clk_adc1_sync_s;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[10] ;

  assign out = data_sync1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    CKL_reg_i_1
       (.I0(CKL_reg_i_3_n_0),
        .I1(CKL_reg),
        .I2(CKL_reg_0),
        .I3(CKL_reg_1),
        .O(en_clk_adc1_sync_s));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CKL_reg_i_3
       (.I0(data_sync1),
        .I1(CKL_reg_i_1_0),
        .I2(CKL_reg_i_1_1),
        .I3(CKL_reg_i_1_2),
        .I4(CKL_reg_i_1_3),
        .O(CKL_reg_i_3_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[10]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[10] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_71
   (out,
    data_sync1_reg_0,
    \adc_idx_reg[2] ,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[11] ,
    adc_idx_o,
    sample_out_adc1_1d_i_2,
    sample_out_adc1_1d_reg_i_5_0,
    sample_out_adc1_1d_reg_i_5_1,
    sample_out_adc1_1d_reg_i_5_2);
  output out;
  output [0:0]data_sync1_reg_0;
  output \adc_idx_reg[2] ;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[11] ;
  input [2:0]adc_idx_o;
  input sample_out_adc1_1d_i_2;
  input sample_out_adc1_1d_reg_i_5_0;
  input sample_out_adc1_1d_reg_i_5_1;
  input sample_out_adc1_1d_reg_i_5_2;

  wire CLK_REC_O_OBUF_BUFG;
  wire [2:0]adc_idx_o;
  wire \adc_idx_reg[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[11] ;
  wire sample_out_adc1_1d_i_11_n_0;
  wire sample_out_adc1_1d_i_2;
  wire sample_out_adc1_1d_reg_i_5_0;
  wire sample_out_adc1_1d_reg_i_5_1;
  wire sample_out_adc1_1d_reg_i_5_2;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[11]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[11] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc1_1d_i_11
       (.I0(data_sync1),
        .I1(sample_out_adc1_1d_reg_i_5_0),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc1_1d_reg_i_5_1),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc1_1d_reg_i_5_2),
        .O(sample_out_adc1_1d_i_11_n_0));
  MUXF7 sample_out_adc1_1d_reg_i_5
       (.I0(sample_out_adc1_1d_i_11_n_0),
        .I1(sample_out_adc1_1d_i_2),
        .O(\adc_idx_reg[2] ),
        .S(adc_idx_o[2]));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_72
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[12] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[12] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[12] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[12]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[12] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_73
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_3,
    CKL_reg_i_3_0,
    CKL_reg_i_3_1,
    \rec_change_g1_reg[13] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_3;
  input CKL_reg_i_3_0;
  input CKL_reg_i_3_1;
  input [0:0]\rec_change_g1_reg[13] ;

  wire CKL_reg_i_3;
  wire CKL_reg_i_3_0;
  wire CKL_reg_i_3_1;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[13] ;

  assign out = data_sync1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    CKL_reg_i_7
       (.I0(data_sync1),
        .I1(CKL_reg_i_3),
        .I2(CKL_reg_i_3_0),
        .I3(CKL_reg_i_3_1),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[13]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[13] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_74
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[14] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[14] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[14] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[14]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[14] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_75
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    \rec_change_g1_reg[15] ,
    sample_out_adc1_1d_reg_i_5,
    adc_idx_o,
    sample_out_adc1_1d_reg_i_5_0,
    sample_out_adc1_1d_reg_i_5_1);
  output out;
  output [0:0]data_sync1_reg_0;
  output data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input [0:0]\rec_change_g1_reg[15] ;
  input sample_out_adc1_1d_reg_i_5;
  input [1:0]adc_idx_o;
  input sample_out_adc1_1d_reg_i_5_0;
  input sample_out_adc1_1d_reg_i_5_1;

  wire CLK_REC_O_OBUF_BUFG;
  wire [1:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[15] ;
  wire sample_out_adc1_1d_reg_i_5;
  wire sample_out_adc1_1d_reg_i_5_0;
  wire sample_out_adc1_1d_reg_i_5_1;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[15]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[15] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc1_1d_i_12
       (.I0(data_sync1),
        .I1(sample_out_adc1_1d_reg_i_5),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc1_1d_reg_i_5_0),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc1_1d_reg_i_5_1),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_76
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[16] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[16] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[16] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[16]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[16] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_77
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[17] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[17] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[17] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[17]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[17] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_78
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_1,
    CKL_reg_i_1_0,
    CKL_reg_i_1_1,
    CKL_reg_i_1_2,
    \rec_change_g1_reg[18] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_1;
  input CKL_reg_i_1_0;
  input CKL_reg_i_1_1;
  input CKL_reg_i_1_2;
  input [0:0]\rec_change_g1_reg[18] ;

  wire CKL_reg_i_1;
  wire CKL_reg_i_1_0;
  wire CKL_reg_i_1_1;
  wire CKL_reg_i_1_2;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[18] ;

  assign out = data_sync1;
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CKL_reg_i_6
       (.I0(data_sync1),
        .I1(CKL_reg_i_1),
        .I2(CKL_reg_i_1_0),
        .I3(CKL_reg_i_1_1),
        .I4(CKL_reg_i_1_2),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[18]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[18] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_79
   (out,
    data_sync1_reg_0,
    \adc_idx_reg[2] ,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[19] ,
    adc_idx_o,
    sample_out_adc1_1d_i_2,
    sample_out_adc1_1d_reg_i_4_0,
    sample_out_adc1_1d_reg_i_4_1,
    sample_out_adc1_1d_reg_i_4_2);
  output out;
  output [0:0]data_sync1_reg_0;
  output \adc_idx_reg[2] ;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[19] ;
  input [2:0]adc_idx_o;
  input sample_out_adc1_1d_i_2;
  input sample_out_adc1_1d_reg_i_4_0;
  input sample_out_adc1_1d_reg_i_4_1;
  input sample_out_adc1_1d_reg_i_4_2;

  wire CLK_REC_O_OBUF_BUFG;
  wire [2:0]adc_idx_o;
  wire \adc_idx_reg[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[19] ;
  wire sample_out_adc1_1d_i_2;
  wire sample_out_adc1_1d_i_9_n_0;
  wire sample_out_adc1_1d_reg_i_4_0;
  wire sample_out_adc1_1d_reg_i_4_1;
  wire sample_out_adc1_1d_reg_i_4_2;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[19]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[19] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc1_1d_i_9
       (.I0(data_sync1),
        .I1(sample_out_adc1_1d_reg_i_4_0),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc1_1d_reg_i_4_1),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc1_1d_reg_i_4_2),
        .O(sample_out_adc1_1d_i_9_n_0));
  MUXF7 sample_out_adc1_1d_reg_i_4
       (.I0(sample_out_adc1_1d_i_9_n_0),
        .I1(sample_out_adc1_1d_i_2),
        .O(\adc_idx_reg[2] ),
        .S(adc_idx_o[2]));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_8
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_80
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_1,
    CKL_reg_i_1_0,
    CKL_reg_i_1_1,
    CKL_reg_i_1_2,
    \rec_change_g1_reg[2] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_1;
  input CKL_reg_i_1_0;
  input CKL_reg_i_1_1;
  input CKL_reg_i_1_2;
  input [0:0]\rec_change_g1_reg[2] ;

  wire CKL_reg_i_1;
  wire CKL_reg_i_1_0;
  wire CKL_reg_i_1_1;
  wire CKL_reg_i_1_2;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[2] ;

  assign out = data_sync1;
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CKL_reg_i_4
       (.I0(data_sync1),
        .I1(CKL_reg_i_1),
        .I2(CKL_reg_i_1_0),
        .I3(CKL_reg_i_1_1),
        .I4(CKL_reg_i_1_2),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[2]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[2] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_81
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[20] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[20] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[20] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[20]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[20] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_82
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_6,
    CKL_reg_i_6_0,
    CKL_reg_i_6_1,
    \rec_change_g1_reg[21] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_6;
  input CKL_reg_i_6_0;
  input CKL_reg_i_6_1;
  input [0:0]\rec_change_g1_reg[21] ;

  wire CKL_reg_i_6;
  wire CKL_reg_i_6_0;
  wire CKL_reg_i_6_1;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[21] ;

  assign out = data_sync1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    CKL_reg_i_10
       (.I0(data_sync1),
        .I1(CKL_reg_i_6),
        .I2(CKL_reg_i_6_0),
        .I3(CKL_reg_i_6_1),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[21]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[21] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_83
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[22] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[22] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[22] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[22]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[22] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_84
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    \rec_change_g1_reg[23] ,
    sample_out_adc1_1d_reg_i_4,
    adc_idx_o,
    sample_out_adc1_1d_reg_i_4_0,
    sample_out_adc1_1d_reg_i_4_1);
  output out;
  output [0:0]data_sync1_reg_0;
  output data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input [0:0]\rec_change_g1_reg[23] ;
  input sample_out_adc1_1d_reg_i_4;
  input [1:0]adc_idx_o;
  input sample_out_adc1_1d_reg_i_4_0;
  input sample_out_adc1_1d_reg_i_4_1;

  wire CLK_REC_O_OBUF_BUFG;
  wire [1:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[23] ;
  wire sample_out_adc1_1d_reg_i_4;
  wire sample_out_adc1_1d_reg_i_4_0;
  wire sample_out_adc1_1d_reg_i_4_1;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[23]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[23] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc1_1d_i_10
       (.I0(data_sync1),
        .I1(sample_out_adc1_1d_reg_i_4),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc1_1d_reg_i_4_0),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc1_1d_reg_i_4_1),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_85
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[24] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[24] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[24] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[24]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[24] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_86
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[25] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[25] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[25] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[25]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[25] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_87
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_1,
    CKL_reg_i_1_0,
    CKL_reg_i_1_1,
    CKL_reg_i_1_2,
    \rec_change_g1_reg[26] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_1;
  input CKL_reg_i_1_0;
  input CKL_reg_i_1_1;
  input CKL_reg_i_1_2;
  input [0:0]\rec_change_g1_reg[26] ;

  wire CKL_reg_i_1;
  wire CKL_reg_i_1_0;
  wire CKL_reg_i_1_1;
  wire CKL_reg_i_1_2;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[26] ;

  assign out = data_sync1;
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CKL_reg_i_5
       (.I0(data_sync1),
        .I1(CKL_reg_i_1),
        .I2(CKL_reg_i_1_0),
        .I3(CKL_reg_i_1_1),
        .I4(CKL_reg_i_1_2),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[26]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[26] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_88
   (out,
    E,
    imp_adc1_idx2__30,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \imp_adc1_idx_reg[0] ,
    \imp_adc1_idx_reg[0]_0 ,
    \rec_change_g1_reg[27] ,
    \imp_adc1_idx_reg[0]_1 ,
    adc_idx_o,
    \imp_adc1_idx_reg[0]_2 ,
    \imp_adc1_idx_reg[0]_3 ,
    sample_out_adc1_1d_i_2_0,
    sample_out_adc1_1d_reg_i_3_0,
    sample_out_adc1_1d_reg_i_3_1,
    sample_out_adc1_1d_reg_i_3_2);
  output out;
  output [0:0]E;
  output imp_adc1_idx2__30;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input \imp_adc1_idx_reg[0] ;
  input \imp_adc1_idx_reg[0]_0 ;
  input [0:0]\rec_change_g1_reg[27] ;
  input \imp_adc1_idx_reg[0]_1 ;
  input [4:0]adc_idx_o;
  input \imp_adc1_idx_reg[0]_2 ;
  input \imp_adc1_idx_reg[0]_3 ;
  input sample_out_adc1_1d_i_2_0;
  input sample_out_adc1_1d_reg_i_3_0;
  input sample_out_adc1_1d_reg_i_3_1;
  input sample_out_adc1_1d_reg_i_3_2;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]E;
  wire [4:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire imp_adc1_idx2__30;
  wire \imp_adc1_idx_reg[0] ;
  wire \imp_adc1_idx_reg[0]_0 ;
  wire \imp_adc1_idx_reg[0]_1 ;
  wire \imp_adc1_idx_reg[0]_2 ;
  wire \imp_adc1_idx_reg[0]_3 ;
  wire [0:0]\rec_change_g1_reg[27] ;
  wire sample_out_adc1_1d_i_2_0;
  wire sample_out_adc1_1d_i_7_n_0;
  wire sample_out_adc1_1d_reg_i_3_0;
  wire sample_out_adc1_1d_reg_i_3_1;
  wire sample_out_adc1_1d_reg_i_3_2;
  wire sample_out_adc1_1d_reg_i_3_n_0;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT3 #(
    .INIT(8'hB3)) 
    \imp_adc1_idx[7]_i_1 
       (.I0(imp_adc1_idx2__30),
        .I1(\imp_adc1_idx_reg[0] ),
        .I2(\imp_adc1_idx_reg[0]_0 ),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[27]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[27] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc1_1d_i_2
       (.I0(sample_out_adc1_1d_reg_i_3_n_0),
        .I1(\imp_adc1_idx_reg[0]_1 ),
        .I2(adc_idx_o[4]),
        .I3(\imp_adc1_idx_reg[0]_2 ),
        .I4(adc_idx_o[3]),
        .I5(\imp_adc1_idx_reg[0]_3 ),
        .O(imp_adc1_idx2__30));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc1_1d_i_7
       (.I0(data_sync1),
        .I1(sample_out_adc1_1d_reg_i_3_0),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc1_1d_reg_i_3_1),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc1_1d_reg_i_3_2),
        .O(sample_out_adc1_1d_i_7_n_0));
  MUXF7 sample_out_adc1_1d_reg_i_3
       (.I0(sample_out_adc1_1d_i_7_n_0),
        .I1(sample_out_adc1_1d_i_2_0),
        .O(sample_out_adc1_1d_reg_i_3_n_0),
        .S(adc_idx_o[2]));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_89
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[28] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[28] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[28] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[28]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[28] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_9
   (amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_0);
  input [0:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_0;

  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]amp_gain_g1_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(amp_gain_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_0),
        .D(data_sync0),
        .Q(data_sync1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_90
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_5,
    CKL_reg_i_5_0,
    CKL_reg_i_5_1,
    \rec_change_g1_reg[29] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_5;
  input CKL_reg_i_5_0;
  input CKL_reg_i_5_1;
  input [0:0]\rec_change_g1_reg[29] ;

  wire CKL_reg_i_5;
  wire CKL_reg_i_5_0;
  wire CKL_reg_i_5_1;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[29] ;

  assign out = data_sync1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    CKL_reg_i_9
       (.I0(data_sync1),
        .I1(CKL_reg_i_5),
        .I2(CKL_reg_i_5_0),
        .I3(CKL_reg_i_5_1),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[29]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[29] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_91
   (out,
    data_sync1_reg_0,
    \adc_idx_reg[2] ,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[3] ,
    adc_idx_o,
    sample_out_adc1_1d_i_2,
    sample_out_adc1_1d_reg_i_6_0,
    sample_out_adc1_1d_reg_i_6_1,
    sample_out_adc1_1d_reg_i_6_2);
  output out;
  output [0:0]data_sync1_reg_0;
  output \adc_idx_reg[2] ;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[3] ;
  input [2:0]adc_idx_o;
  input sample_out_adc1_1d_i_2;
  input sample_out_adc1_1d_reg_i_6_0;
  input sample_out_adc1_1d_reg_i_6_1;
  input sample_out_adc1_1d_reg_i_6_2;

  wire CLK_REC_O_OBUF_BUFG;
  wire [2:0]adc_idx_o;
  wire \adc_idx_reg[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[3] ;
  wire sample_out_adc1_1d_i_13_n_0;
  wire sample_out_adc1_1d_i_2;
  wire sample_out_adc1_1d_reg_i_6_0;
  wire sample_out_adc1_1d_reg_i_6_1;
  wire sample_out_adc1_1d_reg_i_6_2;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[3]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[3] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc1_1d_i_13
       (.I0(data_sync1),
        .I1(sample_out_adc1_1d_reg_i_6_0),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc1_1d_reg_i_6_1),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc1_1d_reg_i_6_2),
        .O(sample_out_adc1_1d_i_13_n_0));
  MUXF7 sample_out_adc1_1d_reg_i_6
       (.I0(sample_out_adc1_1d_i_13_n_0),
        .I1(sample_out_adc1_1d_i_2),
        .O(\adc_idx_reg[2] ),
        .S(adc_idx_o[2]));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_92
   (out,
    data_sync1_reg_0,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g1_reg[30] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g1_reg[30] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[30] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[30]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[30] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_93
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g1_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    \rec_change_g1_reg[31] ,
    sample_out_adc1_1d_reg_i_3,
    adc_idx_o,
    sample_out_adc1_1d_reg_i_3_0,
    sample_out_adc1_1d_reg_i_3_1);
  output out;
  output [0:0]data_sync1_reg_0;
  output data_sync1_reg_1;
  input [0:0]en_rec_ch_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input [0:0]\rec_change_g1_reg[31] ;
  input sample_out_adc1_1d_reg_i_3;
  input [1:0]adc_idx_o;
  input sample_out_adc1_1d_reg_i_3_0;
  input sample_out_adc1_1d_reg_i_3_1;

  wire CLK_REC_O_OBUF_BUFG;
  wire [1:0]adc_idx_o;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g1_o;
  wire [0:0]\rec_change_g1_reg[31] ;
  wire sample_out_adc1_1d_reg_i_3;
  wire sample_out_adc1_1d_reg_i_3_0;
  wire sample_out_adc1_1d_reg_i_3_1;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g1_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g1[31]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g1_reg[31] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc1_1d_i_8
       (.I0(data_sync1),
        .I1(sample_out_adc1_1d_reg_i_3),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc1_1d_reg_i_3_0),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc1_1d_reg_i_3_1),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_94
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[0] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[0] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[0] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[0]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[0] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_95
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[1] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[1] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[1] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[1]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[1] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_96
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_1__0,
    CKL_reg_i_1__0_0,
    CKL_reg_i_1__0_1,
    CKL_reg_i_1__0_2,
    \rec_change_g2_reg[2] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_1__0;
  input CKL_reg_i_1__0_0;
  input CKL_reg_i_1__0_1;
  input CKL_reg_i_1__0_2;
  input [0:0]\rec_change_g2_reg[2] ;

  wire CKL_reg_i_1__0;
  wire CKL_reg_i_1__0_0;
  wire CKL_reg_i_1__0_1;
  wire CKL_reg_i_1__0_2;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[2] ;

  assign out = data_sync1;
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CKL_reg_i_3__0
       (.I0(data_sync1),
        .I1(CKL_reg_i_1__0),
        .I2(CKL_reg_i_1__0_0),
        .I3(CKL_reg_i_1__0_1),
        .I4(CKL_reg_i_1__0_2),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[2]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[2] ),
        .O(data_sync1_reg_1));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_97
   (out,
    data_sync1_reg_0,
    \adc_idx_reg[2] ,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[3] ,
    adc_idx_o,
    sample_out_adc2_1d_i_2,
    sample_out_adc2_1d_reg_i_6_0,
    sample_out_adc2_1d_reg_i_6_1,
    sample_out_adc2_1d_reg_i_6_2);
  output out;
  output [0:0]data_sync1_reg_0;
  output \adc_idx_reg[2] ;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[3] ;
  input [2:0]adc_idx_o;
  input sample_out_adc2_1d_i_2;
  input sample_out_adc2_1d_reg_i_6_0;
  input sample_out_adc2_1d_reg_i_6_1;
  input sample_out_adc2_1d_reg_i_6_2;

  wire CLK_REC_O_OBUF_BUFG;
  wire [2:0]adc_idx_o;
  wire \adc_idx_reg[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[3] ;
  wire sample_out_adc2_1d_i_13_n_0;
  wire sample_out_adc2_1d_i_2;
  wire sample_out_adc2_1d_reg_i_6_0;
  wire sample_out_adc2_1d_reg_i_6_1;
  wire sample_out_adc2_1d_reg_i_6_2;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[3]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[3] ),
        .O(data_sync1_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sample_out_adc2_1d_i_13
       (.I0(data_sync1),
        .I1(sample_out_adc2_1d_reg_i_6_0),
        .I2(adc_idx_o[1]),
        .I3(sample_out_adc2_1d_reg_i_6_1),
        .I4(adc_idx_o[0]),
        .I5(sample_out_adc2_1d_reg_i_6_2),
        .O(sample_out_adc2_1d_i_13_n_0));
  MUXF7 sample_out_adc2_1d_reg_i_6
       (.I0(sample_out_adc2_1d_i_13_n_0),
        .I1(sample_out_adc2_1d_i_2),
        .O(\adc_idx_reg[2] ),
        .S(adc_idx_o[2]));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_98
   (out,
    data_sync1_reg_0,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_1,
    \rec_change_g2_reg[4] );
  output out;
  output [0:0]data_sync1_reg_0;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_1;
  input [0:0]\rec_change_g2_reg[4] ;

  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire [0:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[4] ;

  assign out = data_sync1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_1),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[4]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[4] ),
        .O(data_sync1_reg_0));
endmodule

(* ORIG_REF_NAME = "common_sync" *) 
module common_sync_99
   (out,
    data_sync1_reg_0,
    data_sync1_reg_1,
    en_rec_ch_g2_o,
    CLK_REC_O_OBUF_BUFG,
    data_sync1_reg_2,
    CKL_reg_i_3__0,
    CKL_reg_i_3__0_0,
    CKL_reg_i_3__0_1,
    \rec_change_g2_reg[5] );
  output out;
  output data_sync1_reg_0;
  output [0:0]data_sync1_reg_1;
  input [0:0]en_rec_ch_g2_o;
  input CLK_REC_O_OBUF_BUFG;
  input data_sync1_reg_2;
  input CKL_reg_i_3__0;
  input CKL_reg_i_3__0_0;
  input CKL_reg_i_3__0_1;
  input [0:0]\rec_change_g2_reg[5] ;

  wire CKL_reg_i_3__0;
  wire CKL_reg_i_3__0_0;
  wire CKL_reg_i_3__0_1;
  wire CLK_REC_O_OBUF_BUFG;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync0;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) wire data_sync1;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire data_sync1_reg_2;
  wire [0:0]en_rec_ch_g2_o;
  wire [0:0]\rec_change_g2_reg[5] ;

  assign out = data_sync1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    CKL_reg_i_7__0
       (.I0(data_sync1),
        .I1(CKL_reg_i_3__0),
        .I2(CKL_reg_i_3__0_0),
        .I3(CKL_reg_i_3__0_1),
        .O(data_sync1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync0_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(en_rec_ch_g2_o),
        .Q(data_sync0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    data_sync1_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(data_sync1_reg_2),
        .D(data_sync0),
        .Q(data_sync1));
  LUT2 #(
    .INIT(4'h2)) 
    \rec_change_g2[5]_i_1 
       (.I0(data_sync1),
        .I1(\rec_change_g2_reg[5] ),
        .O(data_sync1_reg_1));
endmodule

module rec_ctrl
   (ADC_EN_O,
    CO,
    Q,
    \adc_seq_reg[5]_0 ,
    data_sync1_reg,
    data_sync1_reg_0,
    data_sync1_reg_1,
    data_sync1_reg_2,
    data_sync1_reg_3,
    data_sync1_reg_4,
    data_sync1_reg_5,
    data_sync1_reg_6,
    data_sync1_reg_7,
    data_sync1_reg_8,
    data_sync1_reg_9,
    data_sync1_reg_10,
    data_sync1_reg_11,
    data_sync1_reg_12,
    data_sync1_reg_13,
    data_sync1_reg_14,
    data_sync1_reg_15,
    data_sync1_reg_16,
    data_sync1_reg_17,
    data_sync1_reg_18,
    data_sync1_reg_19,
    data_sync1_reg_20,
    data_sync1_reg_21,
    data_sync1_reg_22,
    data_sync1_reg_23,
    data_sync1_reg_24,
    data_sync1_reg_25,
    data_sync1_reg_26,
    data_sync1_reg_27,
    data_sync1_reg_28,
    data_sync1_reg_29,
    data_sync1_reg_30,
    data_sync1_reg_31,
    data_sync1_reg_32,
    data_sync1_reg_33,
    data_sync1_reg_34,
    data_sync1_reg_35,
    data_sync1_reg_36,
    data_sync1_reg_37,
    data_sync1_reg_38,
    data_sync1_reg_39,
    data_sync1_reg_40,
    data_sync1_reg_41,
    data_sync1_reg_42,
    data_sync1_reg_43,
    data_sync1_reg_44,
    data_sync1_reg_45,
    data_sync1_reg_46,
    data_sync1_reg_47,
    data_sync1_reg_48,
    data_sync1_reg_49,
    data_sync1_reg_50,
    data_sync1_reg_51,
    data_sync1_reg_52,
    data_sync1_reg_53,
    data_sync1_reg_54,
    data_sync1_reg_55,
    data_sync1_reg_56,
    data_sync1_reg_57,
    data_sync1_reg_58,
    data_sync1_reg_59,
    data_sync1_reg_60,
    data_sync1_reg_61,
    data_sync1_reg_62,
    data_sync1_reg_63,
    data_sync1_reg_64,
    data_sync1_reg_65,
    data_sync1_reg_66,
    data_sync1_reg_67,
    data_sync1_reg_68,
    data_sync1_reg_69,
    data_sync1_reg_70,
    data_sync1_reg_71,
    data_sync1_reg_72,
    data_sync1_reg_73,
    data_sync1_reg_74,
    data_sync1_reg_75,
    data_sync1_reg_76,
    data_sync1_reg_77,
    data_sync1_reg_78,
    data_sync1_reg_79,
    data_sync1_reg_80,
    data_sync1_reg_81,
    data_sync1_reg_82,
    data_sync1_reg_83,
    data_sync1_reg_84,
    data_sync1_reg_85,
    data_sync1_reg_86,
    data_sync1_reg_87,
    data_sync1_reg_88,
    data_sync1_reg_89,
    data_sync1_reg_90,
    data_sync1_reg_91,
    data_sync1_reg_92,
    data_sync1_reg_93,
    data_sync1_reg_94,
    data_sync1_reg_95,
    data_sync1_reg_96,
    data_sync1_reg_97,
    data_sync1_reg_98,
    data_sync1_reg_99,
    data_sync1_reg_100,
    data_sync1_reg_101,
    data_sync1_reg_102,
    data_sync1_reg_103,
    data_sync1_reg_104,
    data_sync1_reg_105,
    data_sync1_reg_106,
    data_sync1_reg_107,
    data_sync1_reg_108,
    data_sync1_reg_109,
    data_sync1_reg_110,
    data_sync1_reg_111,
    data_sync1_reg_112,
    data_sync1_reg_113,
    data_sync1_reg_114,
    data_sync1_reg_115,
    data_sync1_reg_116,
    data_sync1_reg_117,
    data_sync1_reg_118,
    data_sync1_reg_119,
    data_sync1_reg_120,
    D,
    imp_adc1_idx__0,
    \discharge_cnt_reg[19]_0 ,
    sample_out_s,
    \adc_seq_reg[2]_0 ,
    discharge_cnt0,
    ADC1_OUT_O_OBUF,
    ADC2_OUT_O_OBUF,
    \FSM_onehot_stim_discharge_reg[1]_0 ,
    \en_g2_1d_reg[31]_0 ,
    \en_g1_1d_reg[31]_0 ,
    CLK_REC_O_OBUF_BUFG,
    \adc_seq_reg[4]_rep__4_0 ,
    sample_out_adc1_1d_reg_0,
    sample_out_adc2_1d_reg_0,
    DI,
    S,
    discharge_cnt1_carry__1_0,
    discharge_cnt1_carry__1_1,
    \discharge_cnt_reg[19]_1 ,
    \discharge_cnt_reg[19]_2 ,
    out,
    \test_adc2_out_reg[31][7] ,
    \test_adc2_out_reg[31][9] ,
    \test_adc2_out_reg[31][17] ,
    \test_adc2_out_reg[31][12] ,
    \test_adc2_out_reg[30][7] ,
    \test_adc2_out_reg[30][9] ,
    \test_adc2_out_reg[30][17] ,
    \test_adc2_out_reg[30][12] ,
    \test_adc2_out_reg[29][7] ,
    \test_adc2_out_reg[29][9] ,
    \test_adc2_out_reg[29][17] ,
    \test_adc2_out_reg[29][12] ,
    \test_adc2_out_reg[28][7] ,
    \test_adc2_out_reg[28][9] ,
    \test_adc2_out_reg[28][10] ,
    \test_adc2_out_reg[28][12] ,
    \test_adc2_out_reg[28][17] ,
    \test_adc2_out_reg[27][9] ,
    \test_adc2_out_reg[27][17] ,
    \test_adc2_out_reg[27][12] ,
    \test_adc2_out_reg[26][9] ,
    \test_adc2_out_reg[26][17] ,
    \test_adc2_out_reg[26][12] ,
    \test_adc2_out_reg[25][9] ,
    \test_adc2_out_reg[25][17] ,
    \test_adc2_out_reg[25][12] ,
    \test_adc2_out_reg[24][9] ,
    \test_adc2_out_reg[24][10] ,
    \test_adc2_out_reg[24][12] ,
    \test_adc2_out_reg[24][13] ,
    \test_adc2_out_reg[24][14] ,
    \test_adc2_out_reg[24][17] ,
    \test_adc2_out_reg[23][9] ,
    \test_adc2_out_reg[23][17] ,
    \test_adc2_out_reg[23][12] ,
    \test_adc2_out_reg[22][9] ,
    \test_adc2_out_reg[22][17] ,
    \test_adc2_out_reg[22][12] ,
    \test_adc2_out_reg[21][9] ,
    \test_adc2_out_reg[21][17] ,
    \test_adc2_out_reg[21][12] ,
    \test_adc2_out_reg[20][9] ,
    \test_adc2_out_reg[20][10] ,
    \test_adc2_out_reg[20][12] ,
    \test_adc2_out_reg[20][17] ,
    \test_adc2_out_reg[19][5] ,
    \test_adc2_out_reg[19][7] ,
    \test_adc2_out_reg[19][9] ,
    \test_adc2_out_reg[19][17] ,
    \test_adc2_out_reg[19][12] ,
    \test_adc2_out_reg[18][5] ,
    \test_adc2_out_reg[18][7] ,
    \test_adc2_out_reg[18][9] ,
    \test_adc2_out_reg[18][17] ,
    \test_adc2_out_reg[18][12] ,
    \test_adc2_out_reg[17][5] ,
    \test_adc2_out_reg[17][7] ,
    \test_adc2_out_reg[17][9] ,
    \test_adc2_out_reg[17][17] ,
    \test_adc2_out_reg[17][12] ,
    \test_adc2_out_reg[16][7] ,
    \test_adc2_out_reg[16][9] ,
    \test_adc2_out_reg[16][10] ,
    \test_adc2_out_reg[16][12] ,
    \test_adc2_out_reg[16][13] ,
    \test_adc2_out_reg[16][14] ,
    \test_adc2_out_reg[16][17] ,
    \test_adc2_out_reg[15][6] ,
    \test_adc2_out_reg[15][17] ,
    \test_adc2_out_reg[15][9] ,
    \test_adc2_out_reg[15][12] ,
    \test_adc2_out_reg[14][6] ,
    \test_adc2_out_reg[14][7] ,
    \test_adc2_out_reg[14][9] ,
    \test_adc2_out_reg[14][17] ,
    \test_adc2_out_reg[14][12] ,
    \test_adc2_out_reg[13][6] ,
    \test_adc2_out_reg[13][17] ,
    \test_adc2_out_reg[13][9] ,
    \test_adc2_out_reg[13][12] ,
    \test_adc2_out_reg[12][6] ,
    \test_adc2_out_reg[12][7] ,
    \test_adc2_out_reg[12][9] ,
    \test_adc2_out_reg[12][10] ,
    \test_adc2_out_reg[12][12] ,
    \test_adc2_out_reg[12][17] ,
    \test_adc2_out_reg[11][6] ,
    \test_adc2_out_reg[11][17] ,
    \test_adc2_out_reg[11][9] ,
    \test_adc2_out_reg[11][12] ,
    \test_adc2_out_reg[10][6] ,
    \test_adc2_out_reg[10][7] ,
    \test_adc2_out_reg[10][9] ,
    \test_adc2_out_reg[10][17] ,
    \test_adc2_out_reg[10][12] ,
    \test_adc2_out_reg[9][6] ,
    \test_adc2_out_reg[9][17] ,
    \test_adc2_out_reg[9][9] ,
    \test_adc2_out_reg[9][12] ,
    \test_adc2_out_reg[8][6] ,
    \test_adc2_out_reg[8][7] ,
    \test_adc2_out_reg[8][9] ,
    \test_adc2_out_reg[8][10] ,
    \test_adc2_out_reg[8][12] ,
    \test_adc2_out_reg[8][13] ,
    \test_adc2_out_reg[8][14] ,
    \test_adc2_out_reg[8][17] ,
    \test_adc2_out_reg[7][7] ,
    \test_adc2_out_reg[7][9] ,
    \test_adc2_out_reg[7][17] ,
    \test_adc2_out_reg[7][12] ,
    \test_adc2_out_reg[6][7] ,
    \test_adc2_out_reg[6][9] ,
    \test_adc2_out_reg[6][17] ,
    \test_adc2_out_reg[6][12] ,
    \test_adc2_out_reg[5][12] ,
    \test_adc2_out_reg[5][17] ,
    \test_adc2_out_reg[4][12] ,
    \test_adc2_out_reg[4][17] ,
    \test_adc2_out_reg[3][12] ,
    \test_adc2_out_reg[3][17] ,
    \test_adc2_out_reg[2][12] ,
    \test_adc2_out_reg[2][17] ,
    \test_adc2_out_reg[1][7] ,
    \test_adc2_out_reg[1][9] ,
    \test_adc2_out_reg[1][17] ,
    \test_adc2_out_reg[1][12] ,
    \test_adc2_out_reg[0][7] ,
    \test_adc2_out_reg[0][9] ,
    \test_adc2_out_reg[0][10] ,
    \test_adc2_out_reg[0][12] ,
    \test_adc2_out_reg[0][13] ,
    \test_adc2_out_reg[0][14] ,
    \test_adc2_out_reg[0][17] ,
    \test_adc1_out_reg[31][7] ,
    \test_adc1_out_reg[31][11] ,
    \test_adc1_out_reg[31][17] ,
    \test_adc1_out_reg[30][7] ,
    \test_adc1_out_reg[30][11] ,
    \test_adc1_out_reg[30][17] ,
    \test_adc1_out_reg[29][7] ,
    \test_adc1_out_reg[29][11] ,
    \test_adc1_out_reg[29][17] ,
    \test_adc1_out_reg[28][7] ,
    \test_adc1_out_reg[28][11] ,
    \test_adc1_out_reg[28][17] ,
    \test_adc1_out_reg[27][7] ,
    \test_adc1_out_reg[27][11] ,
    \test_adc1_out_reg[27][17] ,
    \test_adc1_out_reg[26][7] ,
    \test_adc1_out_reg[26][11] ,
    \test_adc1_out_reg[26][17] ,
    \test_adc1_out_reg[25][7] ,
    \test_adc1_out_reg[25][11] ,
    \test_adc1_out_reg[25][17] ,
    \test_adc1_out_reg[24][7] ,
    \test_adc1_out_reg[24][11] ,
    \test_adc1_out_reg[24][17] ,
    \test_adc1_out_reg[23][7] ,
    \test_adc1_out_reg[23][11] ,
    \test_adc1_out_reg[23][17] ,
    \test_adc1_out_reg[22][7] ,
    \test_adc1_out_reg[22][11] ,
    \test_adc1_out_reg[22][17] ,
    \test_adc1_out_reg[21][7] ,
    \test_adc1_out_reg[21][11] ,
    \test_adc1_out_reg[21][17] ,
    \test_adc1_out_reg[20][7] ,
    \test_adc1_out_reg[20][11] ,
    \test_adc1_out_reg[20][17] ,
    \test_adc1_out_reg[19][5] ,
    \test_adc1_out_reg[19][7] ,
    \test_adc1_out_reg[19][11] ,
    \test_adc1_out_reg[19][17] ,
    \test_adc1_out_reg[18][5] ,
    \test_adc1_out_reg[18][7] ,
    \test_adc1_out_reg[18][11] ,
    \test_adc1_out_reg[18][17] ,
    \test_adc1_out_reg[17][5] ,
    \test_adc1_out_reg[17][7] ,
    \test_adc1_out_reg[17][11] ,
    \test_adc1_out_reg[17][17] ,
    \test_adc1_out_reg[16][7] ,
    \test_adc1_out_reg[16][11] ,
    \test_adc1_out_reg[16][12] ,
    \test_adc1_out_reg[16][13] ,
    \test_adc1_out_reg[16][17] ,
    \test_adc1_out_reg[15][6] ,
    \test_adc1_out_reg[15][17] ,
    \test_adc1_out_reg[15][11] ,
    \test_adc1_out_reg[14][6] ,
    \test_adc1_out_reg[14][7] ,
    \test_adc1_out_reg[14][11] ,
    \test_adc1_out_reg[14][17] ,
    \test_adc1_out_reg[13][11] ,
    \test_adc1_out_reg[13][17] ,
    \test_adc1_out_reg[12][6] ,
    \test_adc1_out_reg[12][7] ,
    \test_adc1_out_reg[12][11] ,
    \test_adc1_out_reg[12][17] ,
    \test_adc1_out_reg[11][6] ,
    \test_adc1_out_reg[11][17] ,
    \test_adc1_out_reg[11][11] ,
    \test_adc1_out_reg[10][6] ,
    \test_adc1_out_reg[10][7] ,
    \test_adc1_out_reg[10][11] ,
    \test_adc1_out_reg[10][17] ,
    \test_adc1_out_reg[9][11] ,
    \test_adc1_out_reg[9][17] ,
    \test_adc1_out_reg[8][6] ,
    \test_adc1_out_reg[8][7] ,
    \test_adc1_out_reg[8][11] ,
    \test_adc1_out_reg[8][17] ,
    \test_adc1_out_reg[7][7] ,
    \test_adc1_out_reg[7][11] ,
    \test_adc1_out_reg[7][17] ,
    \test_adc1_out_reg[6][7] ,
    \test_adc1_out_reg[6][11] ,
    \test_adc1_out_reg[6][17] ,
    \test_adc1_out_reg[5][7] ,
    \test_adc1_out_reg[5][11] ,
    \test_adc1_out_reg[5][17] ,
    \test_adc1_out_reg[4][7] ,
    \test_adc1_out_reg[4][11] ,
    \test_adc1_out_reg[4][17] ,
    \test_adc1_imp_out_reg[3][10] ,
    \test_adc1_imp_out_reg[3][17] ,
    \test_adc1_out_reg[3][7] ,
    \test_adc1_out_reg[3][11] ,
    \test_adc1_out_reg[3][17] ,
    \test_adc1_imp_out_reg[2][10] ,
    \test_adc1_imp_out_reg[2][17] ,
    \test_adc1_out_reg[2][7] ,
    \test_adc1_out_reg[2][11] ,
    \test_adc1_out_reg[2][17] ,
    \test_adc1_imp_out_reg[1][10] ,
    \test_adc1_imp_out_reg[1][17] ,
    \test_adc1_out_reg[1][7] ,
    \test_adc1_out_reg[1][11] ,
    \test_adc1_out_reg[1][17] ,
    \test_adc1_imp_out_reg[0][10] ,
    \test_adc1_imp_out_reg[0][11] ,
    \test_adc1_imp_out_reg[0][12] ,
    \test_adc1_imp_out_reg[0][17] ,
    \test_adc1_out_reg[0][7] ,
    \test_adc1_out_reg[0][11] ,
    \test_adc1_out_reg[0][17] ,
    \imp_adc1_idx_reg[6]_0 ,
    adc_en_o1__1,
    pw_discharge_o,
    adc_res1_o,
    adc_res2_o,
    \FSM_onehot_stim_discharge_reg[2]_0 ,
    CLK,
    \FSM_onehot_stim_discharge_reg[1]_1 ,
    \en_g2_1d_reg[31]_1 ,
    \rec_change_g2_reg[31]_0 ,
    \en_g1_1d_reg[31]_1 ,
    \rec_change_g1_reg[31]_0 ,
    \discharge_cnt_reg[19]_3 ,
    \adc_idx_reg[0]_0 ,
    E,
    \imp_adc1_idx_reg[6]_1 ,
    \imp_adc2_idx_reg[0]_0 );
  output ADC_EN_O;
  output [0:0]CO;
  output [4:0]Q;
  output [1:0]\adc_seq_reg[5]_0 ;
  output [8:0]data_sync1_reg;
  output data_sync1_reg_0;
  output [7:0]data_sync1_reg_1;
  output [8:0]data_sync1_reg_2;
  output data_sync1_reg_3;
  output data_sync1_reg_4;
  output [6:0]data_sync1_reg_5;
  output [7:0]data_sync1_reg_6;
  output [7:0]data_sync1_reg_7;
  output [7:0]data_sync1_reg_8;
  output data_sync1_reg_9;
  output data_sync1_reg_10;
  output data_sync1_reg_11;
  output data_sync1_reg_12;
  output [3:0]data_sync1_reg_13;
  output [7:0]data_sync1_reg_14;
  output [7:0]data_sync1_reg_15;
  output [7:0]data_sync1_reg_16;
  output data_sync1_reg_17;
  output [6:0]data_sync1_reg_18;
  output [9:0]data_sync1_reg_19;
  output data_sync1_reg_20;
  output data_sync1_reg_21;
  output [7:0]data_sync1_reg_22;
  output [9:0]data_sync1_reg_23;
  output data_sync1_reg_24;
  output data_sync1_reg_25;
  output data_sync1_reg_26;
  output data_sync1_reg_27;
  output data_sync1_reg_28;
  output [3:0]data_sync1_reg_29;
  output [9:0]data_sync1_reg_30;
  output data_sync1_reg_31;
  output [8:0]data_sync1_reg_32;
  output [9:0]data_sync1_reg_33;
  output data_sync1_reg_34;
  output data_sync1_reg_35;
  output data_sync1_reg_36;
  output [6:0]data_sync1_reg_37;
  output [9:0]data_sync1_reg_38;
  output data_sync1_reg_39;
  output [8:0]data_sync1_reg_40;
  output [9:0]data_sync1_reg_41;
  output data_sync1_reg_42;
  output data_sync1_reg_43;
  output data_sync1_reg_44;
  output data_sync1_reg_45;
  output data_sync1_reg_46;
  output data_sync1_reg_47;
  output [3:0]data_sync1_reg_48;
  output [8:0]data_sync1_reg_49;
  output [8:0]data_sync1_reg_50;
  output [5:0]data_sync1_reg_51;
  output [5:0]data_sync1_reg_52;
  output [5:0]data_sync1_reg_53;
  output [5:0]data_sync1_reg_54;
  output [8:0]data_sync1_reg_55;
  output data_sync1_reg_56;
  output data_sync1_reg_57;
  output data_sync1_reg_58;
  output data_sync1_reg_59;
  output data_sync1_reg_60;
  output [3:0]data_sync1_reg_61;
  output [7:0]data_sync1_reg_62;
  output data_sync1_reg_63;
  output [6:0]data_sync1_reg_64;
  output [7:0]data_sync1_reg_65;
  output data_sync1_reg_66;
  output [6:0]data_sync1_reg_67;
  output [7:0]data_sync1_reg_68;
  output data_sync1_reg_69;
  output [6:0]data_sync1_reg_70;
  output [7:0]data_sync1_reg_71;
  output data_sync1_reg_72;
  output [6:0]data_sync1_reg_73;
  output [7:0]data_sync1_reg_74;
  output data_sync1_reg_75;
  output [6:0]data_sync1_reg_76;
  output [7:0]data_sync1_reg_77;
  output data_sync1_reg_78;
  output [6:0]data_sync1_reg_79;
  output [8:0]data_sync1_reg_80;
  output data_sync1_reg_81;
  output data_sync1_reg_82;
  output [6:0]data_sync1_reg_83;
  output [8:0]data_sync1_reg_84;
  output data_sync1_reg_85;
  output data_sync1_reg_86;
  output data_sync1_reg_87;
  output [4:0]data_sync1_reg_88;
  output [8:0]data_sync1_reg_89;
  output data_sync1_reg_90;
  output [7:0]data_sync1_reg_91;
  output [6:0]data_sync1_reg_92;
  output data_sync1_reg_93;
  output data_sync1_reg_94;
  output [6:0]data_sync1_reg_95;
  output [8:0]data_sync1_reg_96;
  output data_sync1_reg_97;
  output [7:0]data_sync1_reg_98;
  output [6:0]data_sync1_reg_99;
  output data_sync1_reg_100;
  output data_sync1_reg_101;
  output [6:0]data_sync1_reg_102;
  output [7:0]data_sync1_reg_103;
  output [7:0]data_sync1_reg_104;
  output [7:0]data_sync1_reg_105;
  output data_sync1_reg_106;
  output [6:0]data_sync1_reg_107;
  output [7:0]data_sync1_reg_108;
  output data_sync1_reg_109;
  output [6:0]data_sync1_reg_110;
  output [7:0]data_sync1_reg_111;
  output data_sync1_reg_112;
  output [6:0]data_sync1_reg_113;
  output [7:0]data_sync1_reg_114;
  output data_sync1_reg_115;
  output [6:0]data_sync1_reg_116;
  output data_sync1_reg_117;
  output data_sync1_reg_118;
  output [5:0]data_sync1_reg_119;
  output data_sync1_reg_120;
  output [6:0]D;
  output [0:0]imp_adc1_idx__0;
  output [19:0]\discharge_cnt_reg[19]_0 ;
  output sample_out_s;
  output \adc_seq_reg[2]_0 ;
  output [18:0]discharge_cnt0;
  output ADC1_OUT_O_OBUF;
  output ADC2_OUT_O_OBUF;
  output \FSM_onehot_stim_discharge_reg[1]_0 ;
  output [31:0]\en_g2_1d_reg[31]_0 ;
  output [31:0]\en_g1_1d_reg[31]_0 ;
  input CLK_REC_O_OBUF_BUFG;
  input \adc_seq_reg[4]_rep__4_0 ;
  input sample_out_adc1_1d_reg_0;
  input sample_out_adc2_1d_reg_0;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]discharge_cnt1_carry__1_0;
  input [3:0]discharge_cnt1_carry__1_1;
  input [1:0]\discharge_cnt_reg[19]_1 ;
  input [1:0]\discharge_cnt_reg[19]_2 ;
  input out;
  input \test_adc2_out_reg[31][7] ;
  input \test_adc2_out_reg[31][9] ;
  input [5:0]\test_adc2_out_reg[31][17] ;
  input \test_adc2_out_reg[31][12] ;
  input \test_adc2_out_reg[30][7] ;
  input \test_adc2_out_reg[30][9] ;
  input [5:0]\test_adc2_out_reg[30][17] ;
  input \test_adc2_out_reg[30][12] ;
  input \test_adc2_out_reg[29][7] ;
  input \test_adc2_out_reg[29][9] ;
  input [5:0]\test_adc2_out_reg[29][17] ;
  input \test_adc2_out_reg[29][12] ;
  input \test_adc2_out_reg[28][7] ;
  input \test_adc2_out_reg[28][9] ;
  input \test_adc2_out_reg[28][10] ;
  input \test_adc2_out_reg[28][12] ;
  input [4:0]\test_adc2_out_reg[28][17] ;
  input \test_adc2_out_reg[27][9] ;
  input [5:0]\test_adc2_out_reg[27][17] ;
  input \test_adc2_out_reg[27][12] ;
  input \test_adc2_out_reg[26][9] ;
  input [5:0]\test_adc2_out_reg[26][17] ;
  input \test_adc2_out_reg[26][12] ;
  input \test_adc2_out_reg[25][9] ;
  input [5:0]\test_adc2_out_reg[25][17] ;
  input \test_adc2_out_reg[25][12] ;
  input \test_adc2_out_reg[24][9] ;
  input \test_adc2_out_reg[24][10] ;
  input \test_adc2_out_reg[24][12] ;
  input \test_adc2_out_reg[24][13] ;
  input \test_adc2_out_reg[24][14] ;
  input [2:0]\test_adc2_out_reg[24][17] ;
  input \test_adc2_out_reg[23][9] ;
  input [5:0]\test_adc2_out_reg[23][17] ;
  input \test_adc2_out_reg[23][12] ;
  input \test_adc2_out_reg[22][9] ;
  input [5:0]\test_adc2_out_reg[22][17] ;
  input \test_adc2_out_reg[22][12] ;
  input \test_adc2_out_reg[21][9] ;
  input [5:0]\test_adc2_out_reg[21][17] ;
  input \test_adc2_out_reg[21][12] ;
  input \test_adc2_out_reg[20][9] ;
  input \test_adc2_out_reg[20][10] ;
  input \test_adc2_out_reg[20][12] ;
  input [4:0]\test_adc2_out_reg[20][17] ;
  input \test_adc2_out_reg[19][5] ;
  input \test_adc2_out_reg[19][7] ;
  input \test_adc2_out_reg[19][9] ;
  input [5:0]\test_adc2_out_reg[19][17] ;
  input \test_adc2_out_reg[19][12] ;
  input \test_adc2_out_reg[18][5] ;
  input \test_adc2_out_reg[18][7] ;
  input \test_adc2_out_reg[18][9] ;
  input [5:0]\test_adc2_out_reg[18][17] ;
  input \test_adc2_out_reg[18][12] ;
  input \test_adc2_out_reg[17][5] ;
  input \test_adc2_out_reg[17][7] ;
  input \test_adc2_out_reg[17][9] ;
  input [5:0]\test_adc2_out_reg[17][17] ;
  input \test_adc2_out_reg[17][12] ;
  input \test_adc2_out_reg[16][7] ;
  input \test_adc2_out_reg[16][9] ;
  input \test_adc2_out_reg[16][10] ;
  input \test_adc2_out_reg[16][12] ;
  input \test_adc2_out_reg[16][13] ;
  input \test_adc2_out_reg[16][14] ;
  input [2:0]\test_adc2_out_reg[16][17] ;
  input \test_adc2_out_reg[15][6] ;
  input [6:0]\test_adc2_out_reg[15][17] ;
  input \test_adc2_out_reg[15][9] ;
  input \test_adc2_out_reg[15][12] ;
  input \test_adc2_out_reg[14][6] ;
  input \test_adc2_out_reg[14][7] ;
  input \test_adc2_out_reg[14][9] ;
  input [5:0]\test_adc2_out_reg[14][17] ;
  input \test_adc2_out_reg[14][12] ;
  input \test_adc2_out_reg[13][6] ;
  input [6:0]\test_adc2_out_reg[13][17] ;
  input \test_adc2_out_reg[13][9] ;
  input \test_adc2_out_reg[13][12] ;
  input \test_adc2_out_reg[12][6] ;
  input \test_adc2_out_reg[12][7] ;
  input \test_adc2_out_reg[12][9] ;
  input \test_adc2_out_reg[12][10] ;
  input \test_adc2_out_reg[12][12] ;
  input [4:0]\test_adc2_out_reg[12][17] ;
  input \test_adc2_out_reg[11][6] ;
  input [6:0]\test_adc2_out_reg[11][17] ;
  input \test_adc2_out_reg[11][9] ;
  input \test_adc2_out_reg[11][12] ;
  input \test_adc2_out_reg[10][6] ;
  input \test_adc2_out_reg[10][7] ;
  input \test_adc2_out_reg[10][9] ;
  input [5:0]\test_adc2_out_reg[10][17] ;
  input \test_adc2_out_reg[10][12] ;
  input \test_adc2_out_reg[9][6] ;
  input [6:0]\test_adc2_out_reg[9][17] ;
  input \test_adc2_out_reg[9][9] ;
  input \test_adc2_out_reg[9][12] ;
  input \test_adc2_out_reg[8][6] ;
  input \test_adc2_out_reg[8][7] ;
  input \test_adc2_out_reg[8][9] ;
  input \test_adc2_out_reg[8][10] ;
  input \test_adc2_out_reg[8][12] ;
  input \test_adc2_out_reg[8][13] ;
  input \test_adc2_out_reg[8][14] ;
  input [2:0]\test_adc2_out_reg[8][17] ;
  input \test_adc2_out_reg[7][7] ;
  input \test_adc2_out_reg[7][9] ;
  input [5:0]\test_adc2_out_reg[7][17] ;
  input \test_adc2_out_reg[7][12] ;
  input \test_adc2_out_reg[6][7] ;
  input \test_adc2_out_reg[6][9] ;
  input [5:0]\test_adc2_out_reg[6][17] ;
  input \test_adc2_out_reg[6][12] ;
  input \test_adc2_out_reg[5][12] ;
  input [4:0]\test_adc2_out_reg[5][17] ;
  input \test_adc2_out_reg[4][12] ;
  input [4:0]\test_adc2_out_reg[4][17] ;
  input \test_adc2_out_reg[3][12] ;
  input [4:0]\test_adc2_out_reg[3][17] ;
  input \test_adc2_out_reg[2][12] ;
  input [4:0]\test_adc2_out_reg[2][17] ;
  input \test_adc2_out_reg[1][7] ;
  input \test_adc2_out_reg[1][9] ;
  input [5:0]\test_adc2_out_reg[1][17] ;
  input \test_adc2_out_reg[1][12] ;
  input \test_adc2_out_reg[0][7] ;
  input \test_adc2_out_reg[0][9] ;
  input \test_adc2_out_reg[0][10] ;
  input \test_adc2_out_reg[0][12] ;
  input \test_adc2_out_reg[0][13] ;
  input \test_adc2_out_reg[0][14] ;
  input [2:0]\test_adc2_out_reg[0][17] ;
  input \test_adc1_out_reg[31][7] ;
  input \test_adc1_out_reg[31][11] ;
  input [5:0]\test_adc1_out_reg[31][17] ;
  input \test_adc1_out_reg[30][7] ;
  input \test_adc1_out_reg[30][11] ;
  input [5:0]\test_adc1_out_reg[30][17] ;
  input \test_adc1_out_reg[29][7] ;
  input \test_adc1_out_reg[29][11] ;
  input [5:0]\test_adc1_out_reg[29][17] ;
  input \test_adc1_out_reg[28][7] ;
  input \test_adc1_out_reg[28][11] ;
  input [5:0]\test_adc1_out_reg[28][17] ;
  input \test_adc1_out_reg[27][7] ;
  input \test_adc1_out_reg[27][11] ;
  input [5:0]\test_adc1_out_reg[27][17] ;
  input \test_adc1_out_reg[26][7] ;
  input \test_adc1_out_reg[26][11] ;
  input [5:0]\test_adc1_out_reg[26][17] ;
  input \test_adc1_out_reg[25][7] ;
  input \test_adc1_out_reg[25][11] ;
  input [5:0]\test_adc1_out_reg[25][17] ;
  input \test_adc1_out_reg[24][7] ;
  input \test_adc1_out_reg[24][11] ;
  input [5:0]\test_adc1_out_reg[24][17] ;
  input \test_adc1_out_reg[23][7] ;
  input \test_adc1_out_reg[23][11] ;
  input [5:0]\test_adc1_out_reg[23][17] ;
  input \test_adc1_out_reg[22][7] ;
  input \test_adc1_out_reg[22][11] ;
  input [5:0]\test_adc1_out_reg[22][17] ;
  input \test_adc1_out_reg[21][7] ;
  input \test_adc1_out_reg[21][11] ;
  input [5:0]\test_adc1_out_reg[21][17] ;
  input \test_adc1_out_reg[20][7] ;
  input \test_adc1_out_reg[20][11] ;
  input [5:0]\test_adc1_out_reg[20][17] ;
  input \test_adc1_out_reg[19][5] ;
  input \test_adc1_out_reg[19][7] ;
  input \test_adc1_out_reg[19][11] ;
  input [5:0]\test_adc1_out_reg[19][17] ;
  input \test_adc1_out_reg[18][5] ;
  input \test_adc1_out_reg[18][7] ;
  input \test_adc1_out_reg[18][11] ;
  input [5:0]\test_adc1_out_reg[18][17] ;
  input \test_adc1_out_reg[17][5] ;
  input \test_adc1_out_reg[17][7] ;
  input \test_adc1_out_reg[17][11] ;
  input [5:0]\test_adc1_out_reg[17][17] ;
  input \test_adc1_out_reg[16][7] ;
  input \test_adc1_out_reg[16][11] ;
  input \test_adc1_out_reg[16][12] ;
  input \test_adc1_out_reg[16][13] ;
  input [3:0]\test_adc1_out_reg[16][17] ;
  input \test_adc1_out_reg[15][6] ;
  input [6:0]\test_adc1_out_reg[15][17] ;
  input \test_adc1_out_reg[15][11] ;
  input \test_adc1_out_reg[14][6] ;
  input \test_adc1_out_reg[14][7] ;
  input \test_adc1_out_reg[14][11] ;
  input [5:0]\test_adc1_out_reg[14][17] ;
  input \test_adc1_out_reg[13][11] ;
  input [5:0]\test_adc1_out_reg[13][17] ;
  input \test_adc1_out_reg[12][6] ;
  input \test_adc1_out_reg[12][7] ;
  input \test_adc1_out_reg[12][11] ;
  input [5:0]\test_adc1_out_reg[12][17] ;
  input \test_adc1_out_reg[11][6] ;
  input [6:0]\test_adc1_out_reg[11][17] ;
  input \test_adc1_out_reg[11][11] ;
  input \test_adc1_out_reg[10][6] ;
  input \test_adc1_out_reg[10][7] ;
  input \test_adc1_out_reg[10][11] ;
  input [5:0]\test_adc1_out_reg[10][17] ;
  input \test_adc1_out_reg[9][11] ;
  input [5:0]\test_adc1_out_reg[9][17] ;
  input \test_adc1_out_reg[8][6] ;
  input \test_adc1_out_reg[8][7] ;
  input \test_adc1_out_reg[8][11] ;
  input [5:0]\test_adc1_out_reg[8][17] ;
  input \test_adc1_out_reg[7][7] ;
  input \test_adc1_out_reg[7][11] ;
  input [5:0]\test_adc1_out_reg[7][17] ;
  input \test_adc1_out_reg[6][7] ;
  input \test_adc1_out_reg[6][11] ;
  input [5:0]\test_adc1_out_reg[6][17] ;
  input \test_adc1_out_reg[5][7] ;
  input \test_adc1_out_reg[5][11] ;
  input [5:0]\test_adc1_out_reg[5][17] ;
  input \test_adc1_out_reg[4][7] ;
  input \test_adc1_out_reg[4][11] ;
  input [5:0]\test_adc1_out_reg[4][17] ;
  input \test_adc1_imp_out_reg[3][10] ;
  input [6:0]\test_adc1_imp_out_reg[3][17] ;
  input \test_adc1_out_reg[3][7] ;
  input \test_adc1_out_reg[3][11] ;
  input [5:0]\test_adc1_out_reg[3][17] ;
  input \test_adc1_imp_out_reg[2][10] ;
  input [6:0]\test_adc1_imp_out_reg[2][17] ;
  input \test_adc1_out_reg[2][7] ;
  input \test_adc1_out_reg[2][11] ;
  input [5:0]\test_adc1_out_reg[2][17] ;
  input \test_adc1_imp_out_reg[1][10] ;
  input [6:0]\test_adc1_imp_out_reg[1][17] ;
  input \test_adc1_out_reg[1][7] ;
  input \test_adc1_out_reg[1][11] ;
  input [5:0]\test_adc1_out_reg[1][17] ;
  input \test_adc1_imp_out_reg[0][10] ;
  input \test_adc1_imp_out_reg[0][11] ;
  input \test_adc1_imp_out_reg[0][12] ;
  input [4:0]\test_adc1_imp_out_reg[0][17] ;
  input \test_adc1_out_reg[0][7] ;
  input \test_adc1_out_reg[0][11] ;
  input [5:0]\test_adc1_out_reg[0][17] ;
  input \imp_adc1_idx_reg[6]_0 ;
  input adc_en_o1__1;
  input [19:0]pw_discharge_o;
  input adc_res1_o;
  input adc_res2_o;
  input \FSM_onehot_stim_discharge_reg[2]_0 ;
  input CLK;
  input \FSM_onehot_stim_discharge_reg[1]_1 ;
  input [31:0]\en_g2_1d_reg[31]_1 ;
  input [31:0]\rec_change_g2_reg[31]_0 ;
  input [31:0]\en_g1_1d_reg[31]_1 ;
  input [31:0]\rec_change_g1_reg[31]_0 ;
  input [19:0]\discharge_cnt_reg[19]_3 ;
  input [0:0]\adc_idx_reg[0]_0 ;
  input [0:0]E;
  input [0:0]\imp_adc1_idx_reg[6]_1 ;
  input [0:0]\imp_adc2_idx_reg[0]_0 ;

  wire ADC1_OUT_O_OBUF;
  wire ADC2_OUT_O_OBUF;
  wire ADC_EN_O;
  wire CLK;
  wire CLK_REC_O_OBUF_BUFG;
  wire [0:0]CO;
  wire [6:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_stim_discharge_reg[1]_0 ;
  wire \FSM_onehot_stim_discharge_reg[1]_1 ;
  wire \FSM_onehot_stim_discharge_reg[2]_0 ;
  wire \FSM_onehot_stim_discharge_reg_n_0_[2] ;
  wire [4:0]Q;
  wire [3:0]S;
  wire adc_en_o0;
  wire adc_en_o1__1;
  wire adc_en_o2_out;
  wire adc_en_o_i_4_n_0;
  wire adc_idx;
  wire \adc_idx[1]_i_1_n_0 ;
  wire \adc_idx[2]_i_1_n_0 ;
  wire \adc_idx[3]_i_1_n_0 ;
  wire \adc_idx[4]_i_2_n_0 ;
  wire [0:0]\adc_idx_reg[0]_0 ;
  wire adc_res1_o;
  wire adc_res2_o;
  wire [3:0]adc_seq;
  wire \adc_seq[0]_i_1_n_0 ;
  wire \adc_seq[1]_i_1_n_0 ;
  wire \adc_seq[2]_i_1_n_0 ;
  wire \adc_seq[3]_i_1_n_0 ;
  wire \adc_seq[3]_i_2_n_0 ;
  wire \adc_seq[4]_i_1_n_0 ;
  wire \adc_seq[4]_rep__0_i_1_n_0 ;
  wire \adc_seq[4]_rep__1_i_1_n_0 ;
  wire \adc_seq[4]_rep__2_i_1_n_0 ;
  wire \adc_seq[4]_rep__3_i_1_n_0 ;
  wire \adc_seq[4]_rep__4_i_1_n_0 ;
  wire \adc_seq[4]_rep_i_1_n_0 ;
  wire \adc_seq[5]_i_1_n_0 ;
  wire \adc_seq[5]_i_2_n_0 ;
  wire \adc_seq[5]_i_3_n_0 ;
  wire \adc_seq_reg[2]_0 ;
  wire \adc_seq_reg[4]_rep__0_n_0 ;
  wire \adc_seq_reg[4]_rep__1_n_0 ;
  wire \adc_seq_reg[4]_rep__2_n_0 ;
  wire \adc_seq_reg[4]_rep__3_n_0 ;
  wire \adc_seq_reg[4]_rep__4_0 ;
  wire \adc_seq_reg[4]_rep__4_n_0 ;
  wire \adc_seq_reg[4]_rep_n_0 ;
  wire [1:0]\adc_seq_reg[5]_0 ;
  wire [7:1]data1;
  wire [8:0]data_sync1_reg;
  wire data_sync1_reg_0;
  wire [7:0]data_sync1_reg_1;
  wire data_sync1_reg_10;
  wire data_sync1_reg_100;
  wire data_sync1_reg_101;
  wire [6:0]data_sync1_reg_102;
  wire [7:0]data_sync1_reg_103;
  wire [7:0]data_sync1_reg_104;
  wire [7:0]data_sync1_reg_105;
  wire data_sync1_reg_106;
  wire [6:0]data_sync1_reg_107;
  wire [7:0]data_sync1_reg_108;
  wire data_sync1_reg_109;
  wire data_sync1_reg_11;
  wire [6:0]data_sync1_reg_110;
  wire [7:0]data_sync1_reg_111;
  wire data_sync1_reg_112;
  wire [6:0]data_sync1_reg_113;
  wire [7:0]data_sync1_reg_114;
  wire data_sync1_reg_115;
  wire [6:0]data_sync1_reg_116;
  wire data_sync1_reg_117;
  wire data_sync1_reg_118;
  wire [5:0]data_sync1_reg_119;
  wire data_sync1_reg_12;
  wire data_sync1_reg_120;
  wire [3:0]data_sync1_reg_13;
  wire [7:0]data_sync1_reg_14;
  wire [7:0]data_sync1_reg_15;
  wire [7:0]data_sync1_reg_16;
  wire data_sync1_reg_17;
  wire [6:0]data_sync1_reg_18;
  wire [9:0]data_sync1_reg_19;
  wire [8:0]data_sync1_reg_2;
  wire data_sync1_reg_20;
  wire data_sync1_reg_21;
  wire [7:0]data_sync1_reg_22;
  wire [9:0]data_sync1_reg_23;
  wire data_sync1_reg_24;
  wire data_sync1_reg_25;
  wire data_sync1_reg_26;
  wire data_sync1_reg_27;
  wire data_sync1_reg_28;
  wire [3:0]data_sync1_reg_29;
  wire data_sync1_reg_3;
  wire [9:0]data_sync1_reg_30;
  wire data_sync1_reg_31;
  wire [8:0]data_sync1_reg_32;
  wire [9:0]data_sync1_reg_33;
  wire data_sync1_reg_34;
  wire data_sync1_reg_35;
  wire data_sync1_reg_36;
  wire [6:0]data_sync1_reg_37;
  wire [9:0]data_sync1_reg_38;
  wire data_sync1_reg_39;
  wire data_sync1_reg_4;
  wire [8:0]data_sync1_reg_40;
  wire [9:0]data_sync1_reg_41;
  wire data_sync1_reg_42;
  wire data_sync1_reg_43;
  wire data_sync1_reg_44;
  wire data_sync1_reg_45;
  wire data_sync1_reg_46;
  wire data_sync1_reg_47;
  wire [3:0]data_sync1_reg_48;
  wire [8:0]data_sync1_reg_49;
  wire [6:0]data_sync1_reg_5;
  wire [8:0]data_sync1_reg_50;
  wire [5:0]data_sync1_reg_51;
  wire [5:0]data_sync1_reg_52;
  wire [5:0]data_sync1_reg_53;
  wire [5:0]data_sync1_reg_54;
  wire [8:0]data_sync1_reg_55;
  wire data_sync1_reg_56;
  wire data_sync1_reg_57;
  wire data_sync1_reg_58;
  wire data_sync1_reg_59;
  wire [7:0]data_sync1_reg_6;
  wire data_sync1_reg_60;
  wire [3:0]data_sync1_reg_61;
  wire [7:0]data_sync1_reg_62;
  wire data_sync1_reg_63;
  wire [6:0]data_sync1_reg_64;
  wire [7:0]data_sync1_reg_65;
  wire data_sync1_reg_66;
  wire [6:0]data_sync1_reg_67;
  wire [7:0]data_sync1_reg_68;
  wire data_sync1_reg_69;
  wire [7:0]data_sync1_reg_7;
  wire [6:0]data_sync1_reg_70;
  wire [7:0]data_sync1_reg_71;
  wire data_sync1_reg_72;
  wire [6:0]data_sync1_reg_73;
  wire [7:0]data_sync1_reg_74;
  wire data_sync1_reg_75;
  wire [6:0]data_sync1_reg_76;
  wire [7:0]data_sync1_reg_77;
  wire data_sync1_reg_78;
  wire [6:0]data_sync1_reg_79;
  wire [7:0]data_sync1_reg_8;
  wire [8:0]data_sync1_reg_80;
  wire data_sync1_reg_81;
  wire data_sync1_reg_82;
  wire [6:0]data_sync1_reg_83;
  wire [8:0]data_sync1_reg_84;
  wire data_sync1_reg_85;
  wire data_sync1_reg_86;
  wire data_sync1_reg_87;
  wire [4:0]data_sync1_reg_88;
  wire [8:0]data_sync1_reg_89;
  wire data_sync1_reg_9;
  wire data_sync1_reg_90;
  wire [7:0]data_sync1_reg_91;
  wire [6:0]data_sync1_reg_92;
  wire data_sync1_reg_93;
  wire data_sync1_reg_94;
  wire [6:0]data_sync1_reg_95;
  wire [8:0]data_sync1_reg_96;
  wire data_sync1_reg_97;
  wire [7:0]data_sync1_reg_98;
  wire [6:0]data_sync1_reg_99;
  wire [18:0]discharge_cnt0;
  wire discharge_cnt1_carry__0_n_0;
  wire discharge_cnt1_carry__0_n_1;
  wire discharge_cnt1_carry__0_n_2;
  wire discharge_cnt1_carry__0_n_3;
  wire [3:0]discharge_cnt1_carry__1_0;
  wire [3:0]discharge_cnt1_carry__1_1;
  wire discharge_cnt1_carry__1_n_3;
  wire discharge_cnt1_carry_n_0;
  wire discharge_cnt1_carry_n_1;
  wire discharge_cnt1_carry_n_2;
  wire discharge_cnt1_carry_n_3;
  wire \discharge_cnt_reg[12]_i_2_n_0 ;
  wire \discharge_cnt_reg[12]_i_2_n_1 ;
  wire \discharge_cnt_reg[12]_i_2_n_2 ;
  wire \discharge_cnt_reg[12]_i_2_n_3 ;
  wire \discharge_cnt_reg[16]_i_2_n_0 ;
  wire \discharge_cnt_reg[16]_i_2_n_1 ;
  wire \discharge_cnt_reg[16]_i_2_n_2 ;
  wire \discharge_cnt_reg[16]_i_2_n_3 ;
  wire [19:0]\discharge_cnt_reg[19]_0 ;
  wire [1:0]\discharge_cnt_reg[19]_1 ;
  wire [1:0]\discharge_cnt_reg[19]_2 ;
  wire [19:0]\discharge_cnt_reg[19]_3 ;
  wire \discharge_cnt_reg[19]_i_2_n_2 ;
  wire \discharge_cnt_reg[19]_i_2_n_3 ;
  wire \discharge_cnt_reg[4]_i_2_n_0 ;
  wire \discharge_cnt_reg[4]_i_2_n_1 ;
  wire \discharge_cnt_reg[4]_i_2_n_2 ;
  wire \discharge_cnt_reg[4]_i_2_n_3 ;
  wire \discharge_cnt_reg[8]_i_2_n_0 ;
  wire \discharge_cnt_reg[8]_i_2_n_1 ;
  wire \discharge_cnt_reg[8]_i_2_n_2 ;
  wire \discharge_cnt_reg[8]_i_2_n_3 ;
  wire [31:0]\en_g1_1d_reg[31]_0 ;
  wire [31:0]\en_g1_1d_reg[31]_1 ;
  wire [31:0]\en_g2_1d_reg[31]_0 ;
  wire [31:0]\en_g2_1d_reg[31]_1 ;
  wire gdischarge_o11_in;
  wire gdischarge_o1_carry__0_i_1_n_0;
  wire gdischarge_o1_carry__0_i_2_n_0;
  wire gdischarge_o1_carry__0_i_3_n_0;
  wire gdischarge_o1_carry__0_n_2;
  wire gdischarge_o1_carry__0_n_3;
  wire gdischarge_o1_carry_i_1_n_0;
  wire gdischarge_o1_carry_i_2_n_0;
  wire gdischarge_o1_carry_i_3_n_0;
  wire gdischarge_o1_carry_i_4_n_0;
  wire gdischarge_o1_carry_n_0;
  wire gdischarge_o1_carry_n_1;
  wire gdischarge_o1_carry_n_2;
  wire gdischarge_o1_carry_n_3;
  wire \imp_adc1_idx[0]_i_10_n_0 ;
  wire \imp_adc1_idx[0]_i_11_n_0 ;
  wire \imp_adc1_idx[0]_i_12_n_0 ;
  wire \imp_adc1_idx[0]_i_13_n_0 ;
  wire \imp_adc1_idx[0]_i_14_n_0 ;
  wire \imp_adc1_idx[0]_i_15_n_0 ;
  wire \imp_adc1_idx[0]_i_16_n_0 ;
  wire \imp_adc1_idx[0]_i_17_n_0 ;
  wire \imp_adc1_idx[0]_i_18_n_0 ;
  wire \imp_adc1_idx[0]_i_19_n_0 ;
  wire \imp_adc1_idx[0]_i_1_n_0 ;
  wire \imp_adc1_idx[0]_i_20_n_0 ;
  wire \imp_adc1_idx[0]_i_2_n_0 ;
  wire \imp_adc1_idx[0]_i_3_n_0 ;
  wire \imp_adc1_idx[0]_i_4_n_0 ;
  wire \imp_adc1_idx[0]_i_5_n_0 ;
  wire \imp_adc1_idx[0]_i_6_n_0 ;
  wire \imp_adc1_idx[0]_i_7_n_0 ;
  wire \imp_adc1_idx[0]_i_8_n_0 ;
  wire \imp_adc1_idx[0]_i_9_n_0 ;
  wire \imp_adc1_idx[1]_i_1_n_0 ;
  wire \imp_adc1_idx[2]_i_1_n_0 ;
  wire \imp_adc1_idx[3]_i_1_n_0 ;
  wire \imp_adc1_idx[4]_i_1_n_0 ;
  wire \imp_adc1_idx[5]_i_1_n_0 ;
  wire \imp_adc1_idx[7]_i_2_n_0 ;
  wire \imp_adc1_idx[7]_i_4_n_0 ;
  wire imp_adc1_idx_1d;
  wire [0:0]imp_adc1_idx__0;
  wire \imp_adc1_idx_reg[6]_0 ;
  wire [0:0]\imp_adc1_idx_reg[6]_1 ;
  wire \imp_adc2_idx[1]_i_1_n_0 ;
  wire \imp_adc2_idx[2]_i_1_n_0 ;
  wire \imp_adc2_idx[3]_i_1_n_0 ;
  wire \imp_adc2_idx[4]_i_1_n_0 ;
  wire \imp_adc2_idx[5]_i_1_n_0 ;
  wire \imp_adc2_idx[6]_i_1_n_0 ;
  wire \imp_adc2_idx[7]_i_2_n_0 ;
  wire imp_adc2_idx_1d;
  wire [0:0]\imp_adc2_idx_reg[0]_0 ;
  wire \imp_adc2_idx_reg_n_0_[0] ;
  wire \imp_adc2_idx_reg_n_0_[1] ;
  wire \imp_adc2_idx_reg_n_0_[2] ;
  wire \imp_adc2_idx_reg_n_0_[3] ;
  wire \imp_adc2_idx_reg_n_0_[4] ;
  wire \imp_adc2_idx_reg_n_0_[5] ;
  wire \imp_adc2_idx_reg_n_0_[6] ;
  wire \imp_adc2_idx_reg_n_0_[7] ;
  wire \initial_dly[4]_i_1_n_0 ;
  wire [4:1]initial_dly_reg;
  wire \initial_dly_reg_n_0_[0] ;
  wire out;
  wire p_0_in;
  wire [4:0]p_0_in__1;
  wire [19:0]pw_discharge_o;
  wire [31:0]rec_change_g1;
  wire [31:0]\rec_change_g1_reg[31]_0 ;
  wire [31:0]rec_change_g2;
  wire [31:0]\rec_change_g2_reg[31]_0 ;
  wire sample_out_adc1_1d;
  wire sample_out_adc1_1d_reg_0;
  wire sample_out_adc2_1d;
  wire sample_out_adc2_1d_reg_0;
  wire sample_out_s;
  wire \test_adc1_imp_out_reg[0][10] ;
  wire \test_adc1_imp_out_reg[0][11] ;
  wire \test_adc1_imp_out_reg[0][12] ;
  wire [4:0]\test_adc1_imp_out_reg[0][17] ;
  wire \test_adc1_imp_out_reg[1][10] ;
  wire [6:0]\test_adc1_imp_out_reg[1][17] ;
  wire \test_adc1_imp_out_reg[2][10] ;
  wire [6:0]\test_adc1_imp_out_reg[2][17] ;
  wire \test_adc1_imp_out_reg[3][10] ;
  wire [6:0]\test_adc1_imp_out_reg[3][17] ;
  wire \test_adc1_out_reg[0][11] ;
  wire [5:0]\test_adc1_out_reg[0][17] ;
  wire \test_adc1_out_reg[0][7] ;
  wire \test_adc1_out_reg[10][11] ;
  wire [5:0]\test_adc1_out_reg[10][17] ;
  wire \test_adc1_out_reg[10][6] ;
  wire \test_adc1_out_reg[10][7] ;
  wire \test_adc1_out_reg[11][11] ;
  wire [6:0]\test_adc1_out_reg[11][17] ;
  wire \test_adc1_out_reg[11][6] ;
  wire \test_adc1_out_reg[12][11] ;
  wire [5:0]\test_adc1_out_reg[12][17] ;
  wire \test_adc1_out_reg[12][6] ;
  wire \test_adc1_out_reg[12][7] ;
  wire \test_adc1_out_reg[13][11] ;
  wire [5:0]\test_adc1_out_reg[13][17] ;
  wire \test_adc1_out_reg[14][11] ;
  wire [5:0]\test_adc1_out_reg[14][17] ;
  wire \test_adc1_out_reg[14][6] ;
  wire \test_adc1_out_reg[14][7] ;
  wire \test_adc1_out_reg[15][11] ;
  wire [6:0]\test_adc1_out_reg[15][17] ;
  wire \test_adc1_out_reg[15][6] ;
  wire \test_adc1_out_reg[16][11] ;
  wire \test_adc1_out_reg[16][12] ;
  wire \test_adc1_out_reg[16][13] ;
  wire [3:0]\test_adc1_out_reg[16][17] ;
  wire \test_adc1_out_reg[16][7] ;
  wire \test_adc1_out_reg[17][11] ;
  wire [5:0]\test_adc1_out_reg[17][17] ;
  wire \test_adc1_out_reg[17][5] ;
  wire \test_adc1_out_reg[17][7] ;
  wire \test_adc1_out_reg[18][11] ;
  wire [5:0]\test_adc1_out_reg[18][17] ;
  wire \test_adc1_out_reg[18][5] ;
  wire \test_adc1_out_reg[18][7] ;
  wire \test_adc1_out_reg[19][11] ;
  wire [5:0]\test_adc1_out_reg[19][17] ;
  wire \test_adc1_out_reg[19][5] ;
  wire \test_adc1_out_reg[19][7] ;
  wire \test_adc1_out_reg[1][11] ;
  wire [5:0]\test_adc1_out_reg[1][17] ;
  wire \test_adc1_out_reg[1][7] ;
  wire \test_adc1_out_reg[20][11] ;
  wire [5:0]\test_adc1_out_reg[20][17] ;
  wire \test_adc1_out_reg[20][7] ;
  wire \test_adc1_out_reg[21][11] ;
  wire [5:0]\test_adc1_out_reg[21][17] ;
  wire \test_adc1_out_reg[21][7] ;
  wire \test_adc1_out_reg[22][11] ;
  wire [5:0]\test_adc1_out_reg[22][17] ;
  wire \test_adc1_out_reg[22][7] ;
  wire \test_adc1_out_reg[23][11] ;
  wire [5:0]\test_adc1_out_reg[23][17] ;
  wire \test_adc1_out_reg[23][7] ;
  wire \test_adc1_out_reg[24][11] ;
  wire [5:0]\test_adc1_out_reg[24][17] ;
  wire \test_adc1_out_reg[24][7] ;
  wire \test_adc1_out_reg[25][11] ;
  wire [5:0]\test_adc1_out_reg[25][17] ;
  wire \test_adc1_out_reg[25][7] ;
  wire \test_adc1_out_reg[26][11] ;
  wire [5:0]\test_adc1_out_reg[26][17] ;
  wire \test_adc1_out_reg[26][7] ;
  wire \test_adc1_out_reg[27][11] ;
  wire [5:0]\test_adc1_out_reg[27][17] ;
  wire \test_adc1_out_reg[27][7] ;
  wire \test_adc1_out_reg[28][11] ;
  wire [5:0]\test_adc1_out_reg[28][17] ;
  wire \test_adc1_out_reg[28][7] ;
  wire \test_adc1_out_reg[29][11] ;
  wire [5:0]\test_adc1_out_reg[29][17] ;
  wire \test_adc1_out_reg[29][7] ;
  wire \test_adc1_out_reg[2][11] ;
  wire [5:0]\test_adc1_out_reg[2][17] ;
  wire \test_adc1_out_reg[2][7] ;
  wire \test_adc1_out_reg[30][11] ;
  wire [5:0]\test_adc1_out_reg[30][17] ;
  wire \test_adc1_out_reg[30][7] ;
  wire \test_adc1_out_reg[31][11] ;
  wire [5:0]\test_adc1_out_reg[31][17] ;
  wire \test_adc1_out_reg[31][7] ;
  wire \test_adc1_out_reg[3][11] ;
  wire [5:0]\test_adc1_out_reg[3][17] ;
  wire \test_adc1_out_reg[3][7] ;
  wire \test_adc1_out_reg[4][11] ;
  wire [5:0]\test_adc1_out_reg[4][17] ;
  wire \test_adc1_out_reg[4][7] ;
  wire \test_adc1_out_reg[5][11] ;
  wire [5:0]\test_adc1_out_reg[5][17] ;
  wire \test_adc1_out_reg[5][7] ;
  wire \test_adc1_out_reg[6][11] ;
  wire [5:0]\test_adc1_out_reg[6][17] ;
  wire \test_adc1_out_reg[6][7] ;
  wire \test_adc1_out_reg[7][11] ;
  wire [5:0]\test_adc1_out_reg[7][17] ;
  wire \test_adc1_out_reg[7][7] ;
  wire \test_adc1_out_reg[8][11] ;
  wire [5:0]\test_adc1_out_reg[8][17] ;
  wire \test_adc1_out_reg[8][6] ;
  wire \test_adc1_out_reg[8][7] ;
  wire \test_adc1_out_reg[9][11] ;
  wire [5:0]\test_adc1_out_reg[9][17] ;
  wire \test_adc2_out_reg[0][10] ;
  wire \test_adc2_out_reg[0][12] ;
  wire \test_adc2_out_reg[0][13] ;
  wire \test_adc2_out_reg[0][14] ;
  wire [2:0]\test_adc2_out_reg[0][17] ;
  wire \test_adc2_out_reg[0][7] ;
  wire \test_adc2_out_reg[0][9] ;
  wire \test_adc2_out_reg[10][12] ;
  wire [5:0]\test_adc2_out_reg[10][17] ;
  wire \test_adc2_out_reg[10][6] ;
  wire \test_adc2_out_reg[10][7] ;
  wire \test_adc2_out_reg[10][9] ;
  wire \test_adc2_out_reg[11][12] ;
  wire [6:0]\test_adc2_out_reg[11][17] ;
  wire \test_adc2_out_reg[11][6] ;
  wire \test_adc2_out_reg[11][9] ;
  wire \test_adc2_out_reg[12][10] ;
  wire \test_adc2_out_reg[12][12] ;
  wire [4:0]\test_adc2_out_reg[12][17] ;
  wire \test_adc2_out_reg[12][6] ;
  wire \test_adc2_out_reg[12][7] ;
  wire \test_adc2_out_reg[12][9] ;
  wire \test_adc2_out_reg[13][12] ;
  wire [6:0]\test_adc2_out_reg[13][17] ;
  wire \test_adc2_out_reg[13][6] ;
  wire \test_adc2_out_reg[13][9] ;
  wire \test_adc2_out_reg[14][12] ;
  wire [5:0]\test_adc2_out_reg[14][17] ;
  wire \test_adc2_out_reg[14][6] ;
  wire \test_adc2_out_reg[14][7] ;
  wire \test_adc2_out_reg[14][9] ;
  wire \test_adc2_out_reg[15][12] ;
  wire [6:0]\test_adc2_out_reg[15][17] ;
  wire \test_adc2_out_reg[15][6] ;
  wire \test_adc2_out_reg[15][9] ;
  wire \test_adc2_out_reg[16][10] ;
  wire \test_adc2_out_reg[16][12] ;
  wire \test_adc2_out_reg[16][13] ;
  wire \test_adc2_out_reg[16][14] ;
  wire [2:0]\test_adc2_out_reg[16][17] ;
  wire \test_adc2_out_reg[16][7] ;
  wire \test_adc2_out_reg[16][9] ;
  wire \test_adc2_out_reg[17][12] ;
  wire [5:0]\test_adc2_out_reg[17][17] ;
  wire \test_adc2_out_reg[17][5] ;
  wire \test_adc2_out_reg[17][7] ;
  wire \test_adc2_out_reg[17][9] ;
  wire \test_adc2_out_reg[18][12] ;
  wire [5:0]\test_adc2_out_reg[18][17] ;
  wire \test_adc2_out_reg[18][5] ;
  wire \test_adc2_out_reg[18][7] ;
  wire \test_adc2_out_reg[18][9] ;
  wire \test_adc2_out_reg[19][12] ;
  wire [5:0]\test_adc2_out_reg[19][17] ;
  wire \test_adc2_out_reg[19][5] ;
  wire \test_adc2_out_reg[19][7] ;
  wire \test_adc2_out_reg[19][9] ;
  wire \test_adc2_out_reg[1][12] ;
  wire [5:0]\test_adc2_out_reg[1][17] ;
  wire \test_adc2_out_reg[1][7] ;
  wire \test_adc2_out_reg[1][9] ;
  wire \test_adc2_out_reg[20][10] ;
  wire \test_adc2_out_reg[20][12] ;
  wire [4:0]\test_adc2_out_reg[20][17] ;
  wire \test_adc2_out_reg[20][9] ;
  wire \test_adc2_out_reg[21][12] ;
  wire [5:0]\test_adc2_out_reg[21][17] ;
  wire \test_adc2_out_reg[21][9] ;
  wire \test_adc2_out_reg[22][12] ;
  wire [5:0]\test_adc2_out_reg[22][17] ;
  wire \test_adc2_out_reg[22][9] ;
  wire \test_adc2_out_reg[23][12] ;
  wire [5:0]\test_adc2_out_reg[23][17] ;
  wire \test_adc2_out_reg[23][9] ;
  wire \test_adc2_out_reg[24][10] ;
  wire \test_adc2_out_reg[24][12] ;
  wire \test_adc2_out_reg[24][13] ;
  wire \test_adc2_out_reg[24][14] ;
  wire [2:0]\test_adc2_out_reg[24][17] ;
  wire \test_adc2_out_reg[24][9] ;
  wire \test_adc2_out_reg[25][12] ;
  wire [5:0]\test_adc2_out_reg[25][17] ;
  wire \test_adc2_out_reg[25][9] ;
  wire \test_adc2_out_reg[26][12] ;
  wire [5:0]\test_adc2_out_reg[26][17] ;
  wire \test_adc2_out_reg[26][9] ;
  wire \test_adc2_out_reg[27][12] ;
  wire [5:0]\test_adc2_out_reg[27][17] ;
  wire \test_adc2_out_reg[27][9] ;
  wire \test_adc2_out_reg[28][10] ;
  wire \test_adc2_out_reg[28][12] ;
  wire [4:0]\test_adc2_out_reg[28][17] ;
  wire \test_adc2_out_reg[28][7] ;
  wire \test_adc2_out_reg[28][9] ;
  wire \test_adc2_out_reg[29][12] ;
  wire [5:0]\test_adc2_out_reg[29][17] ;
  wire \test_adc2_out_reg[29][7] ;
  wire \test_adc2_out_reg[29][9] ;
  wire \test_adc2_out_reg[2][12] ;
  wire [4:0]\test_adc2_out_reg[2][17] ;
  wire \test_adc2_out_reg[30][12] ;
  wire [5:0]\test_adc2_out_reg[30][17] ;
  wire \test_adc2_out_reg[30][7] ;
  wire \test_adc2_out_reg[30][9] ;
  wire \test_adc2_out_reg[31][12] ;
  wire [5:0]\test_adc2_out_reg[31][17] ;
  wire \test_adc2_out_reg[31][7] ;
  wire \test_adc2_out_reg[31][9] ;
  wire \test_adc2_out_reg[3][12] ;
  wire [4:0]\test_adc2_out_reg[3][17] ;
  wire \test_adc2_out_reg[4][12] ;
  wire [4:0]\test_adc2_out_reg[4][17] ;
  wire \test_adc2_out_reg[5][12] ;
  wire [4:0]\test_adc2_out_reg[5][17] ;
  wire \test_adc2_out_reg[6][12] ;
  wire [5:0]\test_adc2_out_reg[6][17] ;
  wire \test_adc2_out_reg[6][7] ;
  wire \test_adc2_out_reg[6][9] ;
  wire \test_adc2_out_reg[7][12] ;
  wire [5:0]\test_adc2_out_reg[7][17] ;
  wire \test_adc2_out_reg[7][7] ;
  wire \test_adc2_out_reg[7][9] ;
  wire \test_adc2_out_reg[8][10] ;
  wire \test_adc2_out_reg[8][12] ;
  wire \test_adc2_out_reg[8][13] ;
  wire \test_adc2_out_reg[8][14] ;
  wire [2:0]\test_adc2_out_reg[8][17] ;
  wire \test_adc2_out_reg[8][6] ;
  wire \test_adc2_out_reg[8][7] ;
  wire \test_adc2_out_reg[8][9] ;
  wire \test_adc2_out_reg[9][12] ;
  wire [6:0]\test_adc2_out_reg[9][17] ;
  wire \test_adc2_out_reg[9][6] ;
  wire \test_adc2_out_reg[9][9] ;
  wire [3:0]NLW_discharge_cnt1_carry_O_UNCONNECTED;
  wire [3:0]NLW_discharge_cnt1_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_discharge_cnt1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_discharge_cnt1_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_discharge_cnt_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_discharge_cnt_reg[19]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_gdischarge_o1_carry_O_UNCONNECTED;
  wire [3:3]NLW_gdischarge_o1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_gdischarge_o1_carry__0_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    ADC1_OUT_O_OBUF_inst_i_1
       (.I0(imp_adc1_idx_1d),
        .I1(sample_out_adc1_1d),
        .I2(adc_res1_o),
        .O(ADC1_OUT_O_OBUF));
  LUT3 #(
    .INIT(8'hB8)) 
    ADC2_OUT_O_OBUF_inst_i_1
       (.I0(imp_adc2_idx_1d),
        .I1(sample_out_adc2_1d),
        .I2(adc_res2_o),
        .O(ADC2_OUT_O_OBUF));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:100,iSTATE1:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_stim_discharge_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\FSM_onehot_stim_discharge_reg[1]_1 ),
        .Q(\FSM_onehot_stim_discharge_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:100,iSTATE1:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_stim_discharge_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\FSM_onehot_stim_discharge_reg[2]_0 ),
        .Q(\FSM_onehot_stim_discharge_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    adc_en_o_i_1
       (.I0(adc_en_o1__1),
        .I1(adc_seq[2]),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(adc_seq[0]),
        .I4(adc_seq[1]),
        .I5(adc_seq[3]),
        .O(adc_en_o0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    adc_en_o_i_2
       (.I0(adc_en_o1__1),
        .I1(adc_seq[2]),
        .I2(adc_en_o_i_4_n_0),
        .I3(\adc_seq_reg[5]_0 [1]),
        .I4(adc_seq[3]),
        .I5(\adc_seq_reg[4]_rep__1_n_0 ),
        .O(adc_en_o2_out));
  LUT2 #(
    .INIT(4'hE)) 
    adc_en_o_i_4
       (.I0(adc_seq[1]),
        .I1(adc_seq[0]),
        .O(adc_en_o_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    adc_en_o_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(adc_en_o0),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(adc_en_o2_out),
        .Q(ADC_EN_O));
  LUT3 #(
    .INIT(8'h28)) 
    \adc_idx[1]_i_1 
       (.I0(out),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\adc_idx[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \adc_idx[2]_i_1 
       (.I0(out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\adc_idx[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \adc_idx[3]_i_1 
       (.I0(out),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\adc_idx[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \adc_idx[4]_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(out),
        .I2(initial_dly_reg[3]),
        .I3(initial_dly_reg[4]),
        .I4(initial_dly_reg[1]),
        .I5(initial_dly_reg[2]),
        .O(adc_idx));
  LUT6 #(
    .INIT(64'h2AAA8000AAAA0000)) 
    \adc_idx[4]_i_2 
       (.I0(out),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\adc_idx[4]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_idx_reg[0] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(adc_idx),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_idx_reg[0]_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_idx_reg[1] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(adc_idx),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_idx[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_idx_reg[2] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(adc_idx),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_idx[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_idx_reg[3] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(adc_idx),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_idx[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_idx_reg[4] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(adc_idx),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_idx[4]_i_2_n_0 ),
        .Q(Q[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \adc_seq[0]_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(adc_seq[0]),
        .I2(out),
        .I3(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00002800)) 
    \adc_seq[1]_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(adc_seq[1]),
        .I2(adc_seq[0]),
        .I3(out),
        .I4(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028880000)) 
    \adc_seq[2]_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(adc_seq[2]),
        .I2(adc_seq[1]),
        .I3(adc_seq[0]),
        .I4(out),
        .I5(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002800)) 
    \adc_seq[3]_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(adc_seq[3]),
        .I2(\adc_seq[3]_i_2_n_0 ),
        .I3(out),
        .I4(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \adc_seq[3]_i_2 
       (.I0(adc_seq[2]),
        .I1(adc_seq[0]),
        .I2(adc_seq[1]),
        .O(\adc_seq[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00002800)) 
    \adc_seq[4]_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(\adc_seq_reg[5]_0 [0]),
        .I2(\adc_seq[5]_i_3_n_0 ),
        .I3(out),
        .I4(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002800)) 
    \adc_seq[4]_rep__0_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(\adc_seq_reg[5]_0 [0]),
        .I2(\adc_seq[5]_i_3_n_0 ),
        .I3(out),
        .I4(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[4]_rep__0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002800)) 
    \adc_seq[4]_rep__1_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(\adc_seq_reg[5]_0 [0]),
        .I2(\adc_seq[5]_i_3_n_0 ),
        .I3(out),
        .I4(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[4]_rep__1_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002800)) 
    \adc_seq[4]_rep__2_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(\adc_seq_reg[5]_0 [0]),
        .I2(\adc_seq[5]_i_3_n_0 ),
        .I3(out),
        .I4(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[4]_rep__2_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002800)) 
    \adc_seq[4]_rep__3_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(\adc_seq_reg[5]_0 [0]),
        .I2(\adc_seq[5]_i_3_n_0 ),
        .I3(out),
        .I4(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[4]_rep__3_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002800)) 
    \adc_seq[4]_rep__4_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(\adc_seq_reg[5]_0 [0]),
        .I2(\adc_seq[5]_i_3_n_0 ),
        .I3(out),
        .I4(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[4]_rep__4_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002800)) 
    \adc_seq[4]_rep_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(\adc_seq_reg[5]_0 [0]),
        .I2(\adc_seq[5]_i_3_n_0 ),
        .I3(out),
        .I4(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[4]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028880000)) 
    \adc_seq[5]_i_1 
       (.I0(\adc_seq[5]_i_2_n_0 ),
        .I1(\adc_seq_reg[5]_0 [1]),
        .I2(\adc_seq_reg[4]_rep__1_n_0 ),
        .I3(\adc_seq[5]_i_3_n_0 ),
        .I4(out),
        .I5(\initial_dly[4]_i_1_n_0 ),
        .O(\adc_seq[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \adc_seq[5]_i_2 
       (.I0(adc_seq[0]),
        .I1(adc_seq[2]),
        .I2(adc_seq[1]),
        .I3(\adc_seq_reg[4]_rep__1_n_0 ),
        .I4(adc_seq[3]),
        .I5(\adc_seq_reg[5]_0 [1]),
        .O(\adc_seq[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \adc_seq[5]_i_3 
       (.I0(adc_seq[3]),
        .I1(adc_seq[1]),
        .I2(adc_seq[0]),
        .I3(adc_seq[2]),
        .O(\adc_seq[5]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[0] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[0]_i_1_n_0 ),
        .Q(adc_seq[0]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[1] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[1]_i_1_n_0 ),
        .Q(adc_seq[1]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[2] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[2]_i_1_n_0 ),
        .Q(adc_seq[2]));
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[3] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[3]_i_1_n_0 ),
        .Q(adc_seq[3]));
  (* ORIG_CELL_NAME = "adc_seq_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[4] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[4]_i_1_n_0 ),
        .Q(\adc_seq_reg[5]_0 [0]));
  (* ORIG_CELL_NAME = "adc_seq_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[4]_rep 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[4]_rep_i_1_n_0 ),
        .Q(\adc_seq_reg[4]_rep_n_0 ));
  (* ORIG_CELL_NAME = "adc_seq_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[4]_rep__0 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[4]_rep__0_i_1_n_0 ),
        .Q(\adc_seq_reg[4]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "adc_seq_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[4]_rep__1 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[4]_rep__1_i_1_n_0 ),
        .Q(\adc_seq_reg[4]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "adc_seq_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[4]_rep__2 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[4]_rep__2_i_1_n_0 ),
        .Q(\adc_seq_reg[4]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "adc_seq_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[4]_rep__3 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[4]_rep__3_i_1_n_0 ),
        .Q(\adc_seq_reg[4]_rep__3_n_0 ));
  (* ORIG_CELL_NAME = "adc_seq_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[4]_rep__4 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[4]_rep__4_i_1_n_0 ),
        .Q(\adc_seq_reg[4]_rep__4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \adc_seq_reg[5] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\adc_seq[5]_i_1_n_0 ),
        .Q(\adc_seq_reg[5]_0 [1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 discharge_cnt1_carry
       (.CI(1'b0),
        .CO({discharge_cnt1_carry_n_0,discharge_cnt1_carry_n_1,discharge_cnt1_carry_n_2,discharge_cnt1_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_discharge_cnt1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 discharge_cnt1_carry__0
       (.CI(discharge_cnt1_carry_n_0),
        .CO({discharge_cnt1_carry__0_n_0,discharge_cnt1_carry__0_n_1,discharge_cnt1_carry__0_n_2,discharge_cnt1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(discharge_cnt1_carry__1_0),
        .O(NLW_discharge_cnt1_carry__0_O_UNCONNECTED[3:0]),
        .S(discharge_cnt1_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 discharge_cnt1_carry__1
       (.CI(discharge_cnt1_carry__0_n_0),
        .CO({NLW_discharge_cnt1_carry__1_CO_UNCONNECTED[3:2],CO,discharge_cnt1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\discharge_cnt_reg[19]_1 }),
        .O(NLW_discharge_cnt1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\discharge_cnt_reg[19]_2 }));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [0]),
        .Q(\discharge_cnt_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [10]),
        .Q(\discharge_cnt_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [11]),
        .Q(\discharge_cnt_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [12]),
        .Q(\discharge_cnt_reg[19]_0 [12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \discharge_cnt_reg[12]_i_2 
       (.CI(\discharge_cnt_reg[8]_i_2_n_0 ),
        .CO({\discharge_cnt_reg[12]_i_2_n_0 ,\discharge_cnt_reg[12]_i_2_n_1 ,\discharge_cnt_reg[12]_i_2_n_2 ,\discharge_cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(discharge_cnt0[11:8]),
        .S(\discharge_cnt_reg[19]_0 [12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [13]),
        .Q(\discharge_cnt_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [14]),
        .Q(\discharge_cnt_reg[19]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [15]),
        .Q(\discharge_cnt_reg[19]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [16]),
        .Q(\discharge_cnt_reg[19]_0 [16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \discharge_cnt_reg[16]_i_2 
       (.CI(\discharge_cnt_reg[12]_i_2_n_0 ),
        .CO({\discharge_cnt_reg[16]_i_2_n_0 ,\discharge_cnt_reg[16]_i_2_n_1 ,\discharge_cnt_reg[16]_i_2_n_2 ,\discharge_cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(discharge_cnt0[15:12]),
        .S(\discharge_cnt_reg[19]_0 [16:13]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [17]),
        .Q(\discharge_cnt_reg[19]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [18]),
        .Q(\discharge_cnt_reg[19]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [19]),
        .Q(\discharge_cnt_reg[19]_0 [19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \discharge_cnt_reg[19]_i_2 
       (.CI(\discharge_cnt_reg[16]_i_2_n_0 ),
        .CO({\NLW_discharge_cnt_reg[19]_i_2_CO_UNCONNECTED [3:2],\discharge_cnt_reg[19]_i_2_n_2 ,\discharge_cnt_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_discharge_cnt_reg[19]_i_2_O_UNCONNECTED [3],discharge_cnt0[18:16]}),
        .S({1'b0,\discharge_cnt_reg[19]_0 [19:17]}));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [1]),
        .Q(\discharge_cnt_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [2]),
        .Q(\discharge_cnt_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [3]),
        .Q(\discharge_cnt_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [4]),
        .Q(\discharge_cnt_reg[19]_0 [4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \discharge_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\discharge_cnt_reg[4]_i_2_n_0 ,\discharge_cnt_reg[4]_i_2_n_1 ,\discharge_cnt_reg[4]_i_2_n_2 ,\discharge_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(\discharge_cnt_reg[19]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(discharge_cnt0[3:0]),
        .S(\discharge_cnt_reg[19]_0 [4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [5]),
        .Q(\discharge_cnt_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [6]),
        .Q(\discharge_cnt_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [7]),
        .Q(\discharge_cnt_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [8]),
        .Q(\discharge_cnt_reg[19]_0 [8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \discharge_cnt_reg[8]_i_2 
       (.CI(\discharge_cnt_reg[4]_i_2_n_0 ),
        .CO({\discharge_cnt_reg[8]_i_2_n_0 ,\discharge_cnt_reg[8]_i_2_n_1 ,\discharge_cnt_reg[8]_i_2_n_2 ,\discharge_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(discharge_cnt0[7:4]),
        .S(\discharge_cnt_reg[19]_0 [8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \discharge_cnt_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\discharge_cnt_reg[19]_3 [9]),
        .Q(\discharge_cnt_reg[19]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [0]),
        .Q(\en_g1_1d_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [10]),
        .Q(\en_g1_1d_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [11]),
        .Q(\en_g1_1d_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [12]),
        .Q(\en_g1_1d_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [13]),
        .Q(\en_g1_1d_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [14]),
        .Q(\en_g1_1d_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [15]),
        .Q(\en_g1_1d_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [16]),
        .Q(\en_g1_1d_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [17]),
        .Q(\en_g1_1d_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [18]),
        .Q(\en_g1_1d_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [19]),
        .Q(\en_g1_1d_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [1]),
        .Q(\en_g1_1d_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [20]),
        .Q(\en_g1_1d_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [21]),
        .Q(\en_g1_1d_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [22]),
        .Q(\en_g1_1d_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [23]),
        .Q(\en_g1_1d_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [24]),
        .Q(\en_g1_1d_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [25]),
        .Q(\en_g1_1d_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [26]),
        .Q(\en_g1_1d_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [27]),
        .Q(\en_g1_1d_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [28]),
        .Q(\en_g1_1d_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [29]),
        .Q(\en_g1_1d_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [2]),
        .Q(\en_g1_1d_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [30]),
        .Q(\en_g1_1d_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [31]),
        .Q(\en_g1_1d_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [3]),
        .Q(\en_g1_1d_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [4]),
        .Q(\en_g1_1d_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [5]),
        .Q(\en_g1_1d_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [6]),
        .Q(\en_g1_1d_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [7]),
        .Q(\en_g1_1d_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [8]),
        .Q(\en_g1_1d_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g1_1d_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g1_1d_reg[31]_1 [9]),
        .Q(\en_g1_1d_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [0]),
        .Q(\en_g2_1d_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [10]),
        .Q(\en_g2_1d_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [11]),
        .Q(\en_g2_1d_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [12]),
        .Q(\en_g2_1d_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [13]),
        .Q(\en_g2_1d_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [14]),
        .Q(\en_g2_1d_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [15]),
        .Q(\en_g2_1d_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [16]),
        .Q(\en_g2_1d_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [17]),
        .Q(\en_g2_1d_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [18]),
        .Q(\en_g2_1d_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [19]),
        .Q(\en_g2_1d_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [1]),
        .Q(\en_g2_1d_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [20]),
        .Q(\en_g2_1d_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [21]),
        .Q(\en_g2_1d_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [22]),
        .Q(\en_g2_1d_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [23]),
        .Q(\en_g2_1d_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [24]),
        .Q(\en_g2_1d_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [25]),
        .Q(\en_g2_1d_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [26]),
        .Q(\en_g2_1d_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [27]),
        .Q(\en_g2_1d_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [28]),
        .Q(\en_g2_1d_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [29]),
        .Q(\en_g2_1d_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [2]),
        .Q(\en_g2_1d_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [30]),
        .Q(\en_g2_1d_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [31]),
        .Q(\en_g2_1d_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [3]),
        .Q(\en_g2_1d_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [4]),
        .Q(\en_g2_1d_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [5]),
        .Q(\en_g2_1d_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [6]),
        .Q(\en_g2_1d_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [7]),
        .Q(\en_g2_1d_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [8]),
        .Q(\en_g2_1d_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \en_g2_1d_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\en_g2_1d_reg[31]_1 [9]),
        .Q(\en_g2_1d_reg[31]_0 [9]));
  CARRY4 gdischarge_o1_carry
       (.CI(1'b0),
        .CO({gdischarge_o1_carry_n_0,gdischarge_o1_carry_n_1,gdischarge_o1_carry_n_2,gdischarge_o1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_gdischarge_o1_carry_O_UNCONNECTED[3:0]),
        .S({gdischarge_o1_carry_i_1_n_0,gdischarge_o1_carry_i_2_n_0,gdischarge_o1_carry_i_3_n_0,gdischarge_o1_carry_i_4_n_0}));
  CARRY4 gdischarge_o1_carry__0
       (.CI(gdischarge_o1_carry_n_0),
        .CO({NLW_gdischarge_o1_carry__0_CO_UNCONNECTED[3],gdischarge_o11_in,gdischarge_o1_carry__0_n_2,gdischarge_o1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_gdischarge_o1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,gdischarge_o1_carry__0_i_1_n_0,gdischarge_o1_carry__0_i_2_n_0,gdischarge_o1_carry__0_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    gdischarge_o1_carry__0_i_1
       (.I0(\discharge_cnt_reg[19]_0 [18]),
        .I1(pw_discharge_o[18]),
        .I2(\discharge_cnt_reg[19]_0 [19]),
        .I3(pw_discharge_o[19]),
        .O(gdischarge_o1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    gdischarge_o1_carry__0_i_2
       (.I0(\discharge_cnt_reg[19]_0 [15]),
        .I1(pw_discharge_o[15]),
        .I2(pw_discharge_o[17]),
        .I3(\discharge_cnt_reg[19]_0 [17]),
        .I4(pw_discharge_o[16]),
        .I5(\discharge_cnt_reg[19]_0 [16]),
        .O(gdischarge_o1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    gdischarge_o1_carry__0_i_3
       (.I0(\discharge_cnt_reg[19]_0 [12]),
        .I1(pw_discharge_o[12]),
        .I2(pw_discharge_o[14]),
        .I3(\discharge_cnt_reg[19]_0 [14]),
        .I4(pw_discharge_o[13]),
        .I5(\discharge_cnt_reg[19]_0 [13]),
        .O(gdischarge_o1_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    gdischarge_o1_carry_i_1
       (.I0(\discharge_cnt_reg[19]_0 [9]),
        .I1(pw_discharge_o[9]),
        .I2(pw_discharge_o[11]),
        .I3(\discharge_cnt_reg[19]_0 [11]),
        .I4(pw_discharge_o[10]),
        .I5(\discharge_cnt_reg[19]_0 [10]),
        .O(gdischarge_o1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    gdischarge_o1_carry_i_2
       (.I0(\discharge_cnt_reg[19]_0 [6]),
        .I1(pw_discharge_o[6]),
        .I2(pw_discharge_o[8]),
        .I3(\discharge_cnt_reg[19]_0 [8]),
        .I4(pw_discharge_o[7]),
        .I5(\discharge_cnt_reg[19]_0 [7]),
        .O(gdischarge_o1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    gdischarge_o1_carry_i_3
       (.I0(\discharge_cnt_reg[19]_0 [3]),
        .I1(pw_discharge_o[3]),
        .I2(pw_discharge_o[5]),
        .I3(\discharge_cnt_reg[19]_0 [5]),
        .I4(pw_discharge_o[4]),
        .I5(\discharge_cnt_reg[19]_0 [4]),
        .O(gdischarge_o1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    gdischarge_o1_carry_i_4
       (.I0(\discharge_cnt_reg[19]_0 [0]),
        .I1(pw_discharge_o[0]),
        .I2(pw_discharge_o[2]),
        .I3(\discharge_cnt_reg[19]_0 [2]),
        .I4(pw_discharge_o[1]),
        .I5(\discharge_cnt_reg[19]_0 [1]),
        .O(gdischarge_o1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \imp_adc1_idx[0]_i_1 
       (.I0(out),
        .I1(\imp_adc1_idx[0]_i_2_n_0 ),
        .I2(\imp_adc1_idx[0]_i_3_n_0 ),
        .I3(adc_seq[0]),
        .I4(\adc_seq_reg[5]_0 [1]),
        .I5(\imp_adc1_idx[0]_i_4_n_0 ),
        .O(\imp_adc1_idx[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \imp_adc1_idx[0]_i_10 
       (.I0(rec_change_g1[10]),
        .I1(rec_change_g1[11]),
        .I2(rec_change_g1[8]),
        .I3(rec_change_g1[9]),
        .I4(\imp_adc1_idx[0]_i_17_n_0 ),
        .O(\imp_adc1_idx[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[0]_i_11 
       (.I0(rec_change_g1[21]),
        .I1(rec_change_g1[20]),
        .I2(rec_change_g1[23]),
        .I3(rec_change_g1[22]),
        .O(\imp_adc1_idx[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \imp_adc1_idx[0]_i_12 
       (.I0(rec_change_g1[26]),
        .I1(rec_change_g1[27]),
        .I2(rec_change_g1[24]),
        .I3(rec_change_g1[25]),
        .I4(\imp_adc1_idx[0]_i_18_n_0 ),
        .O(\imp_adc1_idx[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[0]_i_13 
       (.I0(rec_change_g2[5]),
        .I1(rec_change_g2[4]),
        .I2(rec_change_g2[7]),
        .I3(rec_change_g2[6]),
        .O(\imp_adc1_idx[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \imp_adc1_idx[0]_i_14 
       (.I0(rec_change_g2[10]),
        .I1(rec_change_g2[11]),
        .I2(rec_change_g2[8]),
        .I3(rec_change_g2[9]),
        .I4(\imp_adc1_idx[0]_i_19_n_0 ),
        .O(\imp_adc1_idx[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[0]_i_15 
       (.I0(rec_change_g2[21]),
        .I1(rec_change_g2[20]),
        .I2(rec_change_g2[23]),
        .I3(rec_change_g2[22]),
        .O(\imp_adc1_idx[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \imp_adc1_idx[0]_i_16 
       (.I0(rec_change_g2[26]),
        .I1(rec_change_g2[27]),
        .I2(rec_change_g2[24]),
        .I3(rec_change_g2[25]),
        .I4(\imp_adc1_idx[0]_i_20_n_0 ),
        .O(\imp_adc1_idx[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[0]_i_17 
       (.I0(rec_change_g1[13]),
        .I1(rec_change_g1[12]),
        .I2(rec_change_g1[15]),
        .I3(rec_change_g1[14]),
        .O(\imp_adc1_idx[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[0]_i_18 
       (.I0(rec_change_g1[29]),
        .I1(rec_change_g1[28]),
        .I2(rec_change_g1[31]),
        .I3(rec_change_g1[30]),
        .O(\imp_adc1_idx[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[0]_i_19 
       (.I0(rec_change_g2[13]),
        .I1(rec_change_g2[12]),
        .I2(rec_change_g2[15]),
        .I3(rec_change_g2[14]),
        .O(\imp_adc1_idx[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \imp_adc1_idx[0]_i_2 
       (.I0(adc_seq[3]),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .O(\imp_adc1_idx[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[0]_i_20 
       (.I0(rec_change_g2[29]),
        .I1(rec_change_g2[28]),
        .I2(rec_change_g2[31]),
        .I3(rec_change_g2[30]),
        .O(\imp_adc1_idx[0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \imp_adc1_idx[0]_i_3 
       (.I0(adc_seq[1]),
        .I1(adc_seq[2]),
        .O(\imp_adc1_idx[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \imp_adc1_idx[0]_i_4 
       (.I0(\imp_adc1_idx[0]_i_5_n_0 ),
        .I1(\imp_adc1_idx[0]_i_6_n_0 ),
        .I2(gdischarge_o11_in),
        .I3(\imp_adc1_idx[0]_i_7_n_0 ),
        .I4(\imp_adc1_idx[0]_i_8_n_0 ),
        .I5(\FSM_onehot_stim_discharge_reg_n_0_[2] ),
        .O(\imp_adc1_idx[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \imp_adc1_idx[0]_i_5 
       (.I0(\imp_adc1_idx[0]_i_9_n_0 ),
        .I1(rec_change_g1[1]),
        .I2(rec_change_g1[0]),
        .I3(rec_change_g1[3]),
        .I4(rec_change_g1[2]),
        .I5(\imp_adc1_idx[0]_i_10_n_0 ),
        .O(\imp_adc1_idx[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \imp_adc1_idx[0]_i_6 
       (.I0(\imp_adc1_idx[0]_i_11_n_0 ),
        .I1(rec_change_g1[17]),
        .I2(rec_change_g1[16]),
        .I3(rec_change_g1[19]),
        .I4(rec_change_g1[18]),
        .I5(\imp_adc1_idx[0]_i_12_n_0 ),
        .O(\imp_adc1_idx[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \imp_adc1_idx[0]_i_7 
       (.I0(\imp_adc1_idx[0]_i_13_n_0 ),
        .I1(rec_change_g2[1]),
        .I2(rec_change_g2[0]),
        .I3(rec_change_g2[3]),
        .I4(rec_change_g2[2]),
        .I5(\imp_adc1_idx[0]_i_14_n_0 ),
        .O(\imp_adc1_idx[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \imp_adc1_idx[0]_i_8 
       (.I0(\imp_adc1_idx[0]_i_15_n_0 ),
        .I1(rec_change_g2[17]),
        .I2(rec_change_g2[16]),
        .I3(rec_change_g2[19]),
        .I4(rec_change_g2[18]),
        .I5(\imp_adc1_idx[0]_i_16_n_0 ),
        .O(\imp_adc1_idx[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[0]_i_9 
       (.I0(rec_change_g1[5]),
        .I1(rec_change_g1[4]),
        .I2(rec_change_g1[7]),
        .I3(rec_change_g1[6]),
        .O(\imp_adc1_idx[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \imp_adc1_idx[1]_i_1 
       (.I0(out),
        .I1(data1[1]),
        .I2(\imp_adc1_idx[7]_i_4_n_0 ),
        .I3(Q[0]),
        .O(\imp_adc1_idx[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \imp_adc1_idx[2]_i_1 
       (.I0(out),
        .I1(data1[2]),
        .I2(\imp_adc1_idx[7]_i_4_n_0 ),
        .I3(Q[1]),
        .O(\imp_adc1_idx[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \imp_adc1_idx[3]_i_1 
       (.I0(out),
        .I1(data1[3]),
        .I2(\imp_adc1_idx[7]_i_4_n_0 ),
        .I3(Q[2]),
        .O(\imp_adc1_idx[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \imp_adc1_idx[4]_i_1 
       (.I0(out),
        .I1(data1[4]),
        .I2(\imp_adc1_idx[7]_i_4_n_0 ),
        .I3(Q[3]),
        .O(\imp_adc1_idx[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \imp_adc1_idx[5]_i_1 
       (.I0(out),
        .I1(data1[5]),
        .I2(\imp_adc1_idx[7]_i_4_n_0 ),
        .I3(Q[4]),
        .O(\imp_adc1_idx[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \imp_adc1_idx[6]_i_2 
       (.I0(Q[3]),
        .I1(\imp_adc1_idx_reg[6]_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\imp_adc1_idx[7]_i_4_n_0 ),
        .I5(data1[6]),
        .O(imp_adc1_idx__0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \imp_adc1_idx[7]_i_2 
       (.I0(out),
        .I1(\imp_adc1_idx[7]_i_4_n_0 ),
        .I2(data1[7]),
        .O(\imp_adc1_idx[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000037)) 
    \imp_adc1_idx[7]_i_3 
       (.I0(adc_seq[2]),
        .I1(adc_seq[3]),
        .I2(adc_seq[1]),
        .I3(\adc_seq_reg[4]_rep__1_n_0 ),
        .I4(\adc_seq_reg[5]_0 [1]),
        .O(\adc_seq_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \imp_adc1_idx[7]_i_4 
       (.I0(\adc_seq_reg[5]_0 [1]),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(adc_seq[1]),
        .I3(adc_seq[0]),
        .I4(adc_seq[3]),
        .I5(adc_seq[2]),
        .O(\imp_adc1_idx[7]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    imp_adc1_idx_1d_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(p_0_in),
        .Q(imp_adc1_idx_1d));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc1_idx_reg[0] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc1_idx[0]_i_1_n_0 ),
        .Q(data1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc1_idx_reg[1] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc1_idx[1]_i_1_n_0 ),
        .Q(data1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc1_idx_reg[2] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc1_idx[2]_i_1_n_0 ),
        .Q(data1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc1_idx_reg[3] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc1_idx[3]_i_1_n_0 ),
        .Q(data1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc1_idx_reg[4] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc1_idx[4]_i_1_n_0 ),
        .Q(data1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc1_idx_reg[5] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc1_idx[5]_i_1_n_0 ),
        .Q(data1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc1_idx_reg[6] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc1_idx_reg[6]_1 ),
        .Q(data1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc1_idx_reg[7] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(E),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc1_idx[7]_i_2_n_0 ),
        .Q(p_0_in));
  LUT4 #(
    .INIT(16'hA808)) 
    \imp_adc2_idx[1]_i_1 
       (.I0(out),
        .I1(\imp_adc2_idx_reg_n_0_[0] ),
        .I2(\imp_adc1_idx[7]_i_4_n_0 ),
        .I3(Q[0]),
        .O(\imp_adc2_idx[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \imp_adc2_idx[2]_i_1 
       (.I0(out),
        .I1(\imp_adc2_idx_reg_n_0_[1] ),
        .I2(\imp_adc1_idx[7]_i_4_n_0 ),
        .I3(Q[1]),
        .O(\imp_adc2_idx[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \imp_adc2_idx[3]_i_1 
       (.I0(out),
        .I1(\imp_adc2_idx_reg_n_0_[2] ),
        .I2(\imp_adc1_idx[7]_i_4_n_0 ),
        .I3(Q[2]),
        .O(\imp_adc2_idx[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \imp_adc2_idx[4]_i_1 
       (.I0(out),
        .I1(\imp_adc2_idx_reg_n_0_[3] ),
        .I2(\imp_adc1_idx[7]_i_4_n_0 ),
        .I3(Q[3]),
        .O(\imp_adc2_idx[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \imp_adc2_idx[5]_i_1 
       (.I0(out),
        .I1(\imp_adc2_idx_reg_n_0_[4] ),
        .I2(\imp_adc1_idx[7]_i_4_n_0 ),
        .I3(Q[4]),
        .O(\imp_adc2_idx[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \imp_adc2_idx[6]_i_1 
       (.I0(out),
        .I1(\imp_adc1_idx[7]_i_4_n_0 ),
        .I2(\imp_adc2_idx_reg_n_0_[5] ),
        .O(\imp_adc2_idx[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \imp_adc2_idx[7]_i_2 
       (.I0(out),
        .I1(\imp_adc1_idx[7]_i_4_n_0 ),
        .I2(\imp_adc2_idx_reg_n_0_[6] ),
        .O(\imp_adc2_idx[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    imp_adc2_idx_1d_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc2_idx_reg_n_0_[7] ),
        .Q(imp_adc2_idx_1d));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc2_idx_reg[0] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\imp_adc2_idx_reg[0]_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc1_idx[0]_i_1_n_0 ),
        .Q(\imp_adc2_idx_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc2_idx_reg[1] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\imp_adc2_idx_reg[0]_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc2_idx[1]_i_1_n_0 ),
        .Q(\imp_adc2_idx_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc2_idx_reg[2] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\imp_adc2_idx_reg[0]_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc2_idx[2]_i_1_n_0 ),
        .Q(\imp_adc2_idx_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc2_idx_reg[3] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\imp_adc2_idx_reg[0]_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc2_idx[3]_i_1_n_0 ),
        .Q(\imp_adc2_idx_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc2_idx_reg[4] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\imp_adc2_idx_reg[0]_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc2_idx[4]_i_1_n_0 ),
        .Q(\imp_adc2_idx_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc2_idx_reg[5] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\imp_adc2_idx_reg[0]_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc2_idx[5]_i_1_n_0 ),
        .Q(\imp_adc2_idx_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc2_idx_reg[6] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\imp_adc2_idx_reg[0]_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc2_idx[6]_i_1_n_0 ),
        .Q(\imp_adc2_idx_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \imp_adc2_idx_reg[7] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\imp_adc2_idx_reg[0]_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\imp_adc2_idx[7]_i_2_n_0 ),
        .Q(\imp_adc2_idx_reg_n_0_[7] ));
  LUT1 #(
    .INIT(2'h1)) 
    \initial_dly[0]_i_1 
       (.I0(\initial_dly_reg_n_0_[0] ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \initial_dly[1]_i_1 
       (.I0(\initial_dly_reg_n_0_[0] ),
        .I1(initial_dly_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \initial_dly[2]_i_1 
       (.I0(\initial_dly_reg_n_0_[0] ),
        .I1(initial_dly_reg[1]),
        .I2(initial_dly_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \initial_dly[3]_i_1 
       (.I0(initial_dly_reg[1]),
        .I1(\initial_dly_reg_n_0_[0] ),
        .I2(initial_dly_reg[2]),
        .I3(initial_dly_reg[3]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \initial_dly[4]_i_1 
       (.I0(initial_dly_reg[2]),
        .I1(initial_dly_reg[1]),
        .I2(initial_dly_reg[4]),
        .I3(initial_dly_reg[3]),
        .O(\initial_dly[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \initial_dly[4]_i_2 
       (.I0(initial_dly_reg[2]),
        .I1(\initial_dly_reg_n_0_[0] ),
        .I2(initial_dly_reg[1]),
        .I3(initial_dly_reg[3]),
        .I4(initial_dly_reg[4]),
        .O(p_0_in__1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \initial_dly_reg[0] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\initial_dly[4]_i_1_n_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(p_0_in__1[0]),
        .Q(\initial_dly_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \initial_dly_reg[1] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\initial_dly[4]_i_1_n_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(p_0_in__1[1]),
        .Q(initial_dly_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \initial_dly_reg[2] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\initial_dly[4]_i_1_n_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(p_0_in__1[2]),
        .Q(initial_dly_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \initial_dly_reg[3] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\initial_dly[4]_i_1_n_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(p_0_in__1[3]),
        .Q(initial_dly_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \initial_dly_reg[4] 
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(\initial_dly[4]_i_1_n_0 ),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(p_0_in__1[4]),
        .Q(initial_dly_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[0] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [0]),
        .Q(rec_change_g1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[10] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [10]),
        .Q(rec_change_g1[10]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[11] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [11]),
        .Q(rec_change_g1[11]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[12] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [12]),
        .Q(rec_change_g1[12]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[13] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [13]),
        .Q(rec_change_g1[13]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[14] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [14]),
        .Q(rec_change_g1[14]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[15] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [15]),
        .Q(rec_change_g1[15]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[16] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [16]),
        .Q(rec_change_g1[16]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[17] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [17]),
        .Q(rec_change_g1[17]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[18] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [18]),
        .Q(rec_change_g1[18]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[19] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [19]),
        .Q(rec_change_g1[19]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[1] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [1]),
        .Q(rec_change_g1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[20] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [20]),
        .Q(rec_change_g1[20]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[21] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [21]),
        .Q(rec_change_g1[21]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[22] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [22]),
        .Q(rec_change_g1[22]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[23] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [23]),
        .Q(rec_change_g1[23]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[24] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [24]),
        .Q(rec_change_g1[24]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[25] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [25]),
        .Q(rec_change_g1[25]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[26] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [26]),
        .Q(rec_change_g1[26]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[27] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [27]),
        .Q(rec_change_g1[27]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[28] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [28]),
        .Q(rec_change_g1[28]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[29] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [29]),
        .Q(rec_change_g1[29]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[2] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [2]),
        .Q(rec_change_g1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[30] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [30]),
        .Q(rec_change_g1[30]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[31] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [31]),
        .Q(rec_change_g1[31]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[3] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [3]),
        .Q(rec_change_g1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[4] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [4]),
        .Q(rec_change_g1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[5] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [5]),
        .Q(rec_change_g1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[6] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [6]),
        .Q(rec_change_g1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[7] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [7]),
        .Q(rec_change_g1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[8] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [8]),
        .Q(rec_change_g1[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g1_reg[9] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g1_reg[31]_0 [9]),
        .Q(rec_change_g1[9]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[0] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [0]),
        .Q(rec_change_g2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[10] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [10]),
        .Q(rec_change_g2[10]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[11] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [11]),
        .Q(rec_change_g2[11]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[12] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [12]),
        .Q(rec_change_g2[12]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[13] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [13]),
        .Q(rec_change_g2[13]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[14] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [14]),
        .Q(rec_change_g2[14]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[15] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [15]),
        .Q(rec_change_g2[15]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[16] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [16]),
        .Q(rec_change_g2[16]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[17] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [17]),
        .Q(rec_change_g2[17]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[18] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [18]),
        .Q(rec_change_g2[18]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[19] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [19]),
        .Q(rec_change_g2[19]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[1] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [1]),
        .Q(rec_change_g2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[20] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [20]),
        .Q(rec_change_g2[20]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[21] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [21]),
        .Q(rec_change_g2[21]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[22] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [22]),
        .Q(rec_change_g2[22]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[23] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [23]),
        .Q(rec_change_g2[23]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[24] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [24]),
        .Q(rec_change_g2[24]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[25] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [25]),
        .Q(rec_change_g2[25]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[26] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [26]),
        .Q(rec_change_g2[26]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[27] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [27]),
        .Q(rec_change_g2[27]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[28] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [28]),
        .Q(rec_change_g2[28]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[29] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [29]),
        .Q(rec_change_g2[29]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[2] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [2]),
        .Q(rec_change_g2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[30] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [30]),
        .Q(rec_change_g2[30]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[31] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [31]),
        .Q(rec_change_g2[31]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[3] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [3]),
        .Q(rec_change_g2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[4] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [4]),
        .Q(rec_change_g2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[5] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [5]),
        .Q(rec_change_g2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[6] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [6]),
        .Q(rec_change_g2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[7] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [7]),
        .Q(rec_change_g2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[8] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [8]),
        .Q(rec_change_g2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rec_change_g2_reg[9] 
       (.C(CLK),
        .CE(out),
        .CLR(\adc_seq_reg[4]_rep__4_0 ),
        .D(\rec_change_g2_reg[31]_0 [9]),
        .Q(rec_change_g2[9]));
  FDPE #(
    .INIT(1'b1)) 
    sample_out_adc1_1d_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .D(sample_out_adc1_1d_reg_0),
        .PRE(\adc_seq_reg[4]_rep__4_0 ),
        .Q(sample_out_adc1_1d));
  FDPE #(
    .INIT(1'b1)) 
    sample_out_adc2_1d_reg
       (.C(CLK_REC_O_OBUF_BUFG),
        .CE(1'b1),
        .D(sample_out_adc2_1d_reg_0),
        .PRE(\adc_seq_reg[4]_rep__4_0 ),
        .Q(sample_out_adc2_1d));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[0][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[0][10] ),
        .O(data_sync1_reg_117));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[0][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[0][11] ),
        .O(data_sync1_reg_118));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[0][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[0][12] ),
        .O(data_sync1_reg_119[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[0][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[0][17] [0]),
        .O(data_sync1_reg_119[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[0][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[0][17] [1]),
        .O(data_sync1_reg_119[2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[0][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[0][17] [2]),
        .O(data_sync1_reg_119[3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[0][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[0][17] [3]),
        .O(data_sync1_reg_119[4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[0][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[0][17] [4]),
        .O(data_sync1_reg_119[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[1][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[1][10] ),
        .O(data_sync1_reg_114[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[1][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[1][17] [0]),
        .O(data_sync1_reg_114[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[1][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[1][17] [1]),
        .O(data_sync1_reg_114[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[1][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[1][17] [2]),
        .O(data_sync1_reg_114[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[1][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[1][17] [3]),
        .O(data_sync1_reg_114[4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[1][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[1][17] [4]),
        .O(data_sync1_reg_114[5]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[1][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[1][17] [5]),
        .O(data_sync1_reg_114[6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[1][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[1][17] [6]),
        .O(data_sync1_reg_114[7]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[2][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[2][10] ),
        .O(data_sync1_reg_111[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[2][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[2][17] [0]),
        .O(data_sync1_reg_111[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[2][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[2][17] [1]),
        .O(data_sync1_reg_111[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[2][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[2][17] [2]),
        .O(data_sync1_reg_111[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[2][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[2][17] [3]),
        .O(data_sync1_reg_111[4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[2][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[2][17] [4]),
        .O(data_sync1_reg_111[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[2][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[2][17] [5]),
        .O(data_sync1_reg_111[6]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[2][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[2][17] [6]),
        .O(data_sync1_reg_111[7]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[3][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[3][10] ),
        .O(data_sync1_reg_108[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[3][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[3][17] [0]),
        .O(data_sync1_reg_108[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[3][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[3][17] [1]),
        .O(data_sync1_reg_108[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[3][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[3][17] [2]),
        .O(data_sync1_reg_108[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[3][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[3][17] [3]),
        .O(data_sync1_reg_108[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[3][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[3][17] [4]),
        .O(data_sync1_reg_108[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[3][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[3][17] [5]),
        .O(data_sync1_reg_108[6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_imp_out[3][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_imp_out_reg[3][17] [6]),
        .O(data_sync1_reg_108[7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \test_adc1_out[0][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[5]_0 [0]),
        .I2(\adc_seq_reg[5]_0 [1]),
        .O(sample_out_s));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[0][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[0][11] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[0][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[0][17] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[0][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[0][17] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[0][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[0][17] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[0][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[0][17] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[0][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[0][17] [4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[0][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[0][17] [5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[0][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[0][7] ),
        .O(data_sync1_reg_120));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[10][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[10][11] ),
        .O(data_sync1_reg_98[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[10][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[10][17] [0]),
        .O(data_sync1_reg_98[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[10][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[10][17] [1]),
        .O(data_sync1_reg_98[3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[10][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[10][17] [2]),
        .O(data_sync1_reg_98[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[10][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[10][17] [3]),
        .O(data_sync1_reg_98[5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[10][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[10][17] [4]),
        .O(data_sync1_reg_98[6]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[10][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[10][17] [5]),
        .O(data_sync1_reg_98[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[10][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[10][6] ),
        .O(data_sync1_reg_97));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[10][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[10][7] ),
        .O(data_sync1_reg_98[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[11][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[11][11] ),
        .O(data_sync1_reg_96[2]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[11][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[11][17] [1]),
        .O(data_sync1_reg_96[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[11][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[11][17] [2]),
        .O(data_sync1_reg_96[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[11][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[11][17] [3]),
        .O(data_sync1_reg_96[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[11][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[11][17] [4]),
        .O(data_sync1_reg_96[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[11][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[11][17] [5]),
        .O(data_sync1_reg_96[7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[11][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[11][17] [6]),
        .O(data_sync1_reg_96[8]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[11][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[11][6] ),
        .O(data_sync1_reg_96[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[11][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[11][17] [0]),
        .O(data_sync1_reg_96[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[12][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[12][11] ),
        .O(data_sync1_reg_95[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[12][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[12][17] [0]),
        .O(data_sync1_reg_95[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[12][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[12][17] [1]),
        .O(data_sync1_reg_95[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[12][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[12][17] [2]),
        .O(data_sync1_reg_95[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[12][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[12][17] [3]),
        .O(data_sync1_reg_95[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[12][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[12][17] [4]),
        .O(data_sync1_reg_95[5]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[12][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[12][17] [5]),
        .O(data_sync1_reg_95[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[12][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[12][6] ),
        .O(data_sync1_reg_93));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[12][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[12][7] ),
        .O(data_sync1_reg_94));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[13][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[13][11] ),
        .O(data_sync1_reg_92[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[13][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[13][17] [0]),
        .O(data_sync1_reg_92[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[13][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[13][17] [1]),
        .O(data_sync1_reg_92[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[13][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[13][17] [2]),
        .O(data_sync1_reg_92[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[13][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[13][17] [3]),
        .O(data_sync1_reg_92[4]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[13][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[13][17] [4]),
        .O(data_sync1_reg_92[5]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[13][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[13][17] [5]),
        .O(data_sync1_reg_92[6]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[14][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[14][11] ),
        .O(data_sync1_reg_91[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[14][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[14][17] [0]),
        .O(data_sync1_reg_91[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[14][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[14][17] [1]),
        .O(data_sync1_reg_91[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[14][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[14][17] [2]),
        .O(data_sync1_reg_91[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[14][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[14][17] [3]),
        .O(data_sync1_reg_91[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[14][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[14][17] [4]),
        .O(data_sync1_reg_91[6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[14][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[14][17] [5]),
        .O(data_sync1_reg_91[7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[14][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[14][6] ),
        .O(data_sync1_reg_90));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[14][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[14][7] ),
        .O(data_sync1_reg_91[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[15][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[15][11] ),
        .O(data_sync1_reg_89[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[15][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[15][17] [1]),
        .O(data_sync1_reg_89[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[15][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[15][17] [2]),
        .O(data_sync1_reg_89[4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[15][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[15][17] [3]),
        .O(data_sync1_reg_89[5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[15][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[15][17] [4]),
        .O(data_sync1_reg_89[6]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[15][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[15][17] [5]),
        .O(data_sync1_reg_89[7]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[15][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[15][17] [6]),
        .O(data_sync1_reg_89[8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[15][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[15][6] ),
        .O(data_sync1_reg_89[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[15][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[15][17] [0]),
        .O(data_sync1_reg_89[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[16][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[16][11] ),
        .O(data_sync1_reg_86));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[16][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[16][12] ),
        .O(data_sync1_reg_87));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[16][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[16][13] ),
        .O(data_sync1_reg_88[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[16][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[16][17] [0]),
        .O(data_sync1_reg_88[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[16][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[16][17] [1]),
        .O(data_sync1_reg_88[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[16][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[16][17] [2]),
        .O(data_sync1_reg_88[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[16][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[16][17] [3]),
        .O(data_sync1_reg_88[4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[16][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[16][7] ),
        .O(data_sync1_reg_85));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[17][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[17][11] ),
        .O(data_sync1_reg_84[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[17][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[17][17] [0]),
        .O(data_sync1_reg_84[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[17][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[17][17] [1]),
        .O(data_sync1_reg_84[4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[17][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[17][17] [2]),
        .O(data_sync1_reg_84[5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[17][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[17][17] [3]),
        .O(data_sync1_reg_84[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[17][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[17][17] [4]),
        .O(data_sync1_reg_84[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[17][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[17][17] [5]),
        .O(data_sync1_reg_84[8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[17][5]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[17][5] ),
        .O(data_sync1_reg_84[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[17][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[17][7] ),
        .O(data_sync1_reg_84[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[18][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[18][11] ),
        .O(data_sync1_reg_83[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[18][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[18][17] [0]),
        .O(data_sync1_reg_83[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[18][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[18][17] [1]),
        .O(data_sync1_reg_83[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[18][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[18][17] [2]),
        .O(data_sync1_reg_83[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[18][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[18][17] [3]),
        .O(data_sync1_reg_83[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[18][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[18][17] [4]),
        .O(data_sync1_reg_83[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[18][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[18][17] [5]),
        .O(data_sync1_reg_83[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[18][5]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[5]_0 [0]),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[18][5] ),
        .O(data_sync1_reg_81));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[18][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[18][7] ),
        .O(data_sync1_reg_82));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[19][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[19][11] ),
        .O(data_sync1_reg_80[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[19][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[19][17] [0]),
        .O(data_sync1_reg_80[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[19][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[19][17] [1]),
        .O(data_sync1_reg_80[4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[19][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[19][17] [2]),
        .O(data_sync1_reg_80[5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[19][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[19][17] [3]),
        .O(data_sync1_reg_80[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[19][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[19][17] [4]),
        .O(data_sync1_reg_80[7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[19][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[19][17] [5]),
        .O(data_sync1_reg_80[8]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[19][5]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[19][5] ),
        .O(data_sync1_reg_80[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[19][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[19][7] ),
        .O(data_sync1_reg_80[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[1][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[1][11] ),
        .O(data_sync1_reg_116[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[1][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[1][17] [0]),
        .O(data_sync1_reg_116[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[1][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[1][17] [1]),
        .O(data_sync1_reg_116[2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[1][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[1][17] [2]),
        .O(data_sync1_reg_116[3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[1][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[1][17] [3]),
        .O(data_sync1_reg_116[4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[1][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[1][17] [4]),
        .O(data_sync1_reg_116[5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[1][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[5]_0 [0]),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[1][17] [5]),
        .O(data_sync1_reg_116[6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[1][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[1][7] ),
        .O(data_sync1_reg_115));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[20][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[20][11] ),
        .O(data_sync1_reg_79[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[20][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[20][17] [0]),
        .O(data_sync1_reg_79[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[20][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[20][17] [1]),
        .O(data_sync1_reg_79[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[20][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[20][17] [2]),
        .O(data_sync1_reg_79[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[20][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[20][17] [3]),
        .O(data_sync1_reg_79[4]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[20][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[20][17] [4]),
        .O(data_sync1_reg_79[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[20][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[20][17] [5]),
        .O(data_sync1_reg_79[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[20][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[20][7] ),
        .O(data_sync1_reg_78));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[21][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[21][11] ),
        .O(data_sync1_reg_77[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[21][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[21][17] [0]),
        .O(data_sync1_reg_77[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[21][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[21][17] [1]),
        .O(data_sync1_reg_77[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[21][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[21][17] [2]),
        .O(data_sync1_reg_77[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[21][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[21][17] [3]),
        .O(data_sync1_reg_77[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[21][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[21][17] [4]),
        .O(data_sync1_reg_77[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[21][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[21][17] [5]),
        .O(data_sync1_reg_77[7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[21][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[21][7] ),
        .O(data_sync1_reg_77[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[22][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[22][11] ),
        .O(data_sync1_reg_76[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[22][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[22][17] [0]),
        .O(data_sync1_reg_76[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[22][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[22][17] [1]),
        .O(data_sync1_reg_76[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[22][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[22][17] [2]),
        .O(data_sync1_reg_76[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[22][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[22][17] [3]),
        .O(data_sync1_reg_76[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[22][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[22][17] [4]),
        .O(data_sync1_reg_76[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[22][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[22][17] [5]),
        .O(data_sync1_reg_76[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[22][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[22][7] ),
        .O(data_sync1_reg_75));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[23][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[23][11] ),
        .O(data_sync1_reg_74[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[23][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[23][17] [0]),
        .O(data_sync1_reg_74[2]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[23][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[23][17] [1]),
        .O(data_sync1_reg_74[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[23][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[23][17] [2]),
        .O(data_sync1_reg_74[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[23][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[23][17] [3]),
        .O(data_sync1_reg_74[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[23][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[23][17] [4]),
        .O(data_sync1_reg_74[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[23][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[23][17] [5]),
        .O(data_sync1_reg_74[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[23][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[23][7] ),
        .O(data_sync1_reg_74[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[24][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[24][11] ),
        .O(data_sync1_reg_73[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[24][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[24][17] [0]),
        .O(data_sync1_reg_73[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[24][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[24][17] [1]),
        .O(data_sync1_reg_73[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[24][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[24][17] [2]),
        .O(data_sync1_reg_73[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[24][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[24][17] [3]),
        .O(data_sync1_reg_73[4]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[24][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[24][17] [4]),
        .O(data_sync1_reg_73[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[24][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[24][17] [5]),
        .O(data_sync1_reg_73[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[24][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[24][7] ),
        .O(data_sync1_reg_72));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[25][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[25][11] ),
        .O(data_sync1_reg_71[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[25][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[25][17] [0]),
        .O(data_sync1_reg_71[2]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[25][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[25][17] [1]),
        .O(data_sync1_reg_71[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[25][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[25][17] [2]),
        .O(data_sync1_reg_71[4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[25][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[25][17] [3]),
        .O(data_sync1_reg_71[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[25][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[25][17] [4]),
        .O(data_sync1_reg_71[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[25][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[25][17] [5]),
        .O(data_sync1_reg_71[7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[25][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[25][7] ),
        .O(data_sync1_reg_71[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[26][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[26][11] ),
        .O(data_sync1_reg_70[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[26][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[26][17] [0]),
        .O(data_sync1_reg_70[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[26][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[26][17] [1]),
        .O(data_sync1_reg_70[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[26][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[26][17] [2]),
        .O(data_sync1_reg_70[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[26][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[26][17] [3]),
        .O(data_sync1_reg_70[4]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[26][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[26][17] [4]),
        .O(data_sync1_reg_70[5]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[26][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[26][17] [5]),
        .O(data_sync1_reg_70[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[26][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[26][7] ),
        .O(data_sync1_reg_69));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[27][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[27][11] ),
        .O(data_sync1_reg_68[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[27][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[27][17] [0]),
        .O(data_sync1_reg_68[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[27][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[27][17] [1]),
        .O(data_sync1_reg_68[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[27][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[27][17] [2]),
        .O(data_sync1_reg_68[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[27][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[27][17] [3]),
        .O(data_sync1_reg_68[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[27][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[27][17] [4]),
        .O(data_sync1_reg_68[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[27][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[27][17] [5]),
        .O(data_sync1_reg_68[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[27][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[27][7] ),
        .O(data_sync1_reg_68[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[28][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[28][11] ),
        .O(data_sync1_reg_67[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[28][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[28][17] [0]),
        .O(data_sync1_reg_67[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[28][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[28][17] [1]),
        .O(data_sync1_reg_67[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[28][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[28][17] [2]),
        .O(data_sync1_reg_67[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[28][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[28][17] [3]),
        .O(data_sync1_reg_67[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[28][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[28][17] [4]),
        .O(data_sync1_reg_67[5]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[28][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[28][17] [5]),
        .O(data_sync1_reg_67[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[28][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[28][7] ),
        .O(data_sync1_reg_66));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[29][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[29][11] ),
        .O(data_sync1_reg_65[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[29][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[29][17] [0]),
        .O(data_sync1_reg_65[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[29][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[29][17] [1]),
        .O(data_sync1_reg_65[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[29][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[29][17] [2]),
        .O(data_sync1_reg_65[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[29][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[29][17] [3]),
        .O(data_sync1_reg_65[5]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[29][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[29][17] [4]),
        .O(data_sync1_reg_65[6]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[29][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[29][17] [5]),
        .O(data_sync1_reg_65[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[29][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[29][7] ),
        .O(data_sync1_reg_65[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[2][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[2][11] ),
        .O(data_sync1_reg_113[0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[2][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[2][17] [0]),
        .O(data_sync1_reg_113[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[2][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[2][17] [1]),
        .O(data_sync1_reg_113[2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[2][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[2][17] [2]),
        .O(data_sync1_reg_113[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[2][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[2][17] [3]),
        .O(data_sync1_reg_113[4]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[2][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[2][17] [4]),
        .O(data_sync1_reg_113[5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[2][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[2][17] [5]),
        .O(data_sync1_reg_113[6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[2][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[2][7] ),
        .O(data_sync1_reg_112));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[30][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[30][11] ),
        .O(data_sync1_reg_64[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[30][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[30][17] [0]),
        .O(data_sync1_reg_64[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[30][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[30][17] [1]),
        .O(data_sync1_reg_64[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[30][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[30][17] [2]),
        .O(data_sync1_reg_64[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[30][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[30][17] [3]),
        .O(data_sync1_reg_64[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[30][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[30][17] [4]),
        .O(data_sync1_reg_64[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[30][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__0_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[30][17] [5]),
        .O(data_sync1_reg_64[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[30][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[30][7] ),
        .O(data_sync1_reg_63));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[31][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[31][11] ),
        .O(data_sync1_reg_62[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[31][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[31][17] [0]),
        .O(data_sync1_reg_62[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[31][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[31][17] [1]),
        .O(data_sync1_reg_62[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[31][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[31][17] [2]),
        .O(data_sync1_reg_62[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[31][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[31][17] [3]),
        .O(data_sync1_reg_62[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[31][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[31][17] [4]),
        .O(data_sync1_reg_62[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[31][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[31][17] [5]),
        .O(data_sync1_reg_62[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[31][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[31][7] ),
        .O(data_sync1_reg_62[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[3][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[3][11] ),
        .O(data_sync1_reg_110[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[3][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[3][17] [0]),
        .O(data_sync1_reg_110[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[3][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[3][17] [1]),
        .O(data_sync1_reg_110[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[3][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[3][17] [2]),
        .O(data_sync1_reg_110[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[3][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[3][17] [3]),
        .O(data_sync1_reg_110[4]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[3][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[3][17] [4]),
        .O(data_sync1_reg_110[5]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[3][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[3][17] [5]),
        .O(data_sync1_reg_110[6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[3][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[3][7] ),
        .O(data_sync1_reg_109));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[4][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[4][11] ),
        .O(data_sync1_reg_107[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[4][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[4][17] [0]),
        .O(data_sync1_reg_107[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[4][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[4][17] [1]),
        .O(data_sync1_reg_107[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[4][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[4][17] [2]),
        .O(data_sync1_reg_107[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[4][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[4][17] [3]),
        .O(data_sync1_reg_107[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[4][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[4][17] [4]),
        .O(data_sync1_reg_107[5]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[4][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[4][17] [5]),
        .O(data_sync1_reg_107[6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[4][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[4][7] ),
        .O(data_sync1_reg_106));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[5][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[5][11] ),
        .O(data_sync1_reg_105[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[5][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[5][17] [0]),
        .O(data_sync1_reg_105[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[5][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[5][17] [1]),
        .O(data_sync1_reg_105[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[5][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[5][17] [2]),
        .O(data_sync1_reg_105[4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[5][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[5][17] [3]),
        .O(data_sync1_reg_105[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[5][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[5][17] [4]),
        .O(data_sync1_reg_105[6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[5][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[5][17] [5]),
        .O(data_sync1_reg_105[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[5][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[5][7] ),
        .O(data_sync1_reg_105[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[6][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[6][11] ),
        .O(data_sync1_reg_104[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[6][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[6][17] [0]),
        .O(data_sync1_reg_104[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[6][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[6][17] [1]),
        .O(data_sync1_reg_104[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[6][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[6][17] [2]),
        .O(data_sync1_reg_104[4]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[6][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[6][17] [3]),
        .O(data_sync1_reg_104[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[6][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[6][17] [4]),
        .O(data_sync1_reg_104[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[6][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[6][17] [5]),
        .O(data_sync1_reg_104[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[6][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[6][7] ),
        .O(data_sync1_reg_104[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[7][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[7][11] ),
        .O(data_sync1_reg_103[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[7][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[7][17] [0]),
        .O(data_sync1_reg_103[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[7][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[7][17] [1]),
        .O(data_sync1_reg_103[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[7][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[7][17] [2]),
        .O(data_sync1_reg_103[4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[7][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[7][17] [3]),
        .O(data_sync1_reg_103[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[7][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[7][17] [4]),
        .O(data_sync1_reg_103[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[7][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[7][17] [5]),
        .O(data_sync1_reg_103[7]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[7][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[7][7] ),
        .O(data_sync1_reg_103[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[8][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[8][11] ),
        .O(data_sync1_reg_102[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[8][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[8][17] [0]),
        .O(data_sync1_reg_102[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[8][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[8][17] [1]),
        .O(data_sync1_reg_102[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[8][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[8][17] [2]),
        .O(data_sync1_reg_102[3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[8][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[8][17] [3]),
        .O(data_sync1_reg_102[4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[8][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[8][17] [4]),
        .O(data_sync1_reg_102[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[8][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[8][17] [5]),
        .O(data_sync1_reg_102[6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[8][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[8][6] ),
        .O(data_sync1_reg_100));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[8][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[8][7] ),
        .O(data_sync1_reg_101));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[9][11]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[9][11] ),
        .O(data_sync1_reg_99[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[9][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[9][17] [0]),
        .O(data_sync1_reg_99[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[9][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[9][17] [1]),
        .O(data_sync1_reg_99[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[9][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[9][17] [2]),
        .O(data_sync1_reg_99[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[9][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[9][17] [3]),
        .O(data_sync1_reg_99[4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[9][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[9][17] [4]),
        .O(data_sync1_reg_99[5]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc1_out[9][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__1_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc1_out_reg[9][17] [5]),
        .O(data_sync1_reg_99[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[0][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[0][10] ),
        .O(data_sync1_reg_58));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[0][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[0][12] ),
        .O(data_sync1_reg_59));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[0][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[0][13] ),
        .O(data_sync1_reg_60));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[0][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[0][14] ),
        .O(data_sync1_reg_61[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[0][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[0][17] [0]),
        .O(data_sync1_reg_61[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[0][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[0][17] [1]),
        .O(data_sync1_reg_61[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[0][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__4_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[0][17] [2]),
        .O(data_sync1_reg_61[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[0][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[0][7] ),
        .O(data_sync1_reg_56));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[0][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[0][9] ),
        .O(data_sync1_reg_57));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[10][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[10][17] [0]),
        .O(data_sync1_reg_40[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[10][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[10][12] ),
        .O(data_sync1_reg_40[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[10][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[10][17] [1]),
        .O(data_sync1_reg_40[4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[10][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[10][17] [2]),
        .O(data_sync1_reg_40[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[10][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[10][17] [3]),
        .O(data_sync1_reg_40[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[10][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[10][17] [4]),
        .O(data_sync1_reg_40[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[10][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[10][17] [5]),
        .O(data_sync1_reg_40[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[10][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[10][6] ),
        .O(data_sync1_reg_39));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[10][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[10][7] ),
        .O(data_sync1_reg_40[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[10][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[10][9] ),
        .O(data_sync1_reg_40[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[11][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[11][17] [1]),
        .O(data_sync1_reg_38[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[11][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[11][12] ),
        .O(data_sync1_reg_38[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[11][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[11][17] [2]),
        .O(data_sync1_reg_38[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[11][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[11][17] [3]),
        .O(data_sync1_reg_38[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[11][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[11][17] [4]),
        .O(data_sync1_reg_38[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[11][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[11][17] [5]),
        .O(data_sync1_reg_38[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[11][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[11][17] [6]),
        .O(data_sync1_reg_38[9]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[11][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[11][6] ),
        .O(data_sync1_reg_38[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[11][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[11][17] [0]),
        .O(data_sync1_reg_38[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[11][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[11][9] ),
        .O(data_sync1_reg_38[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[12][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[12][10] ),
        .O(data_sync1_reg_37[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[12][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[12][12] ),
        .O(data_sync1_reg_37[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[12][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[12][17] [0]),
        .O(data_sync1_reg_37[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[12][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[12][17] [1]),
        .O(data_sync1_reg_37[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[12][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[12][17] [2]),
        .O(data_sync1_reg_37[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[12][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[12][17] [3]),
        .O(data_sync1_reg_37[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[12][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[12][17] [4]),
        .O(data_sync1_reg_37[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[12][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[12][6] ),
        .O(data_sync1_reg_34));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[12][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[12][7] ),
        .O(data_sync1_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[12][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[12][9] ),
        .O(data_sync1_reg_36));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[13][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[13][17] [1]),
        .O(data_sync1_reg_33[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[13][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[13][12] ),
        .O(data_sync1_reg_33[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[13][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[13][17] [2]),
        .O(data_sync1_reg_33[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[13][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[13][17] [3]),
        .O(data_sync1_reg_33[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[13][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[13][17] [4]),
        .O(data_sync1_reg_33[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[13][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[13][17] [5]),
        .O(data_sync1_reg_33[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[13][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[13][17] [6]),
        .O(data_sync1_reg_33[9]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[13][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[13][6] ),
        .O(data_sync1_reg_33[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[13][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[13][17] [0]),
        .O(data_sync1_reg_33[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[13][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[13][9] ),
        .O(data_sync1_reg_33[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[14][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[14][17] [0]),
        .O(data_sync1_reg_32[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[14][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[14][12] ),
        .O(data_sync1_reg_32[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[14][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[14][17] [1]),
        .O(data_sync1_reg_32[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[14][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[14][17] [2]),
        .O(data_sync1_reg_32[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[14][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[14][17] [3]),
        .O(data_sync1_reg_32[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[14][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[14][17] [4]),
        .O(data_sync1_reg_32[7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[14][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[14][17] [5]),
        .O(data_sync1_reg_32[8]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[14][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[14][6] ),
        .O(data_sync1_reg_31));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[14][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[14][7] ),
        .O(data_sync1_reg_32[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[14][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[14][9] ),
        .O(data_sync1_reg_32[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[15][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[15][17] [1]),
        .O(data_sync1_reg_30[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[15][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[15][12] ),
        .O(data_sync1_reg_30[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[15][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[15][17] [2]),
        .O(data_sync1_reg_30[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[15][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[15][17] [3]),
        .O(data_sync1_reg_30[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[15][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[15][17] [4]),
        .O(data_sync1_reg_30[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[15][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[15][17] [5]),
        .O(data_sync1_reg_30[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[15][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[15][17] [6]),
        .O(data_sync1_reg_30[9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[15][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[15][6] ),
        .O(data_sync1_reg_30[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[15][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[15][17] [0]),
        .O(data_sync1_reg_30[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[15][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[15][9] ),
        .O(data_sync1_reg_30[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[16][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[16][10] ),
        .O(data_sync1_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[16][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[16][12] ),
        .O(data_sync1_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[16][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[16][13] ),
        .O(data_sync1_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[16][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[16][14] ),
        .O(data_sync1_reg_29[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[16][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[16][17] [0]),
        .O(data_sync1_reg_29[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[16][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[16][17] [1]),
        .O(data_sync1_reg_29[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[16][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[16][17] [2]),
        .O(data_sync1_reg_29[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[16][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[16][7] ),
        .O(data_sync1_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[16][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[16][9] ),
        .O(data_sync1_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[17][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[17][17] [0]),
        .O(data_sync1_reg_23[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[17][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[17][12] ),
        .O(data_sync1_reg_23[4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[17][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[17][17] [1]),
        .O(data_sync1_reg_23[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[17][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[17][17] [2]),
        .O(data_sync1_reg_23[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[17][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[17][17] [3]),
        .O(data_sync1_reg_23[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[17][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[17][17] [4]),
        .O(data_sync1_reg_23[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[17][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[17][17] [5]),
        .O(data_sync1_reg_23[9]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[17][5]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[17][5] ),
        .O(data_sync1_reg_23[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[17][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[17][7] ),
        .O(data_sync1_reg_23[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[17][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[17][9] ),
        .O(data_sync1_reg_23[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[18][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[18][17] [0]),
        .O(data_sync1_reg_22[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[18][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[18][12] ),
        .O(data_sync1_reg_22[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[18][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[18][17] [1]),
        .O(data_sync1_reg_22[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[18][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[18][17] [2]),
        .O(data_sync1_reg_22[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[18][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[18][17] [3]),
        .O(data_sync1_reg_22[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[18][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[18][17] [4]),
        .O(data_sync1_reg_22[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[18][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[18][17] [5]),
        .O(data_sync1_reg_22[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[18][5]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[18][5] ),
        .O(data_sync1_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[18][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[18][7] ),
        .O(data_sync1_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[18][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[18][9] ),
        .O(data_sync1_reg_22[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[19][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[19][17] [0]),
        .O(data_sync1_reg_19[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[19][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[19][12] ),
        .O(data_sync1_reg_19[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[19][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[19][17] [1]),
        .O(data_sync1_reg_19[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[19][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[19][17] [2]),
        .O(data_sync1_reg_19[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[19][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[19][17] [3]),
        .O(data_sync1_reg_19[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[19][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[19][17] [4]),
        .O(data_sync1_reg_19[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[19][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[19][17] [5]),
        .O(data_sync1_reg_19[9]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[19][5]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[19][5] ),
        .O(data_sync1_reg_19[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[19][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[19][7] ),
        .O(data_sync1_reg_19[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[19][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[19][9] ),
        .O(data_sync1_reg_19[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[1][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[1][17] [0]),
        .O(data_sync1_reg_55[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[1][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[1][12] ),
        .O(data_sync1_reg_55[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[1][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[1][17] [1]),
        .O(data_sync1_reg_55[4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[1][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[1][17] [2]),
        .O(data_sync1_reg_55[5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[1][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[1][17] [3]),
        .O(data_sync1_reg_55[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[1][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[1][17] [4]),
        .O(data_sync1_reg_55[7]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[1][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[1][17] [5]),
        .O(data_sync1_reg_55[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[1][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[1][7] ),
        .O(data_sync1_reg_55[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[1][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[1][9] ),
        .O(data_sync1_reg_55[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[20][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[20][10] ),
        .O(data_sync1_reg_18[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[20][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[20][12] ),
        .O(data_sync1_reg_18[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[20][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[20][17] [0]),
        .O(data_sync1_reg_18[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[20][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[20][17] [1]),
        .O(data_sync1_reg_18[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[20][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[20][17] [2]),
        .O(data_sync1_reg_18[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[20][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[20][17] [3]),
        .O(data_sync1_reg_18[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[20][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[20][17] [4]),
        .O(data_sync1_reg_18[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[20][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[20][9] ),
        .O(data_sync1_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[21][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[21][17] [0]),
        .O(data_sync1_reg_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[21][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[21][12] ),
        .O(data_sync1_reg_16[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[21][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[21][17] [1]),
        .O(data_sync1_reg_16[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[21][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[21][17] [2]),
        .O(data_sync1_reg_16[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[21][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[21][17] [3]),
        .O(data_sync1_reg_16[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[21][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[21][17] [4]),
        .O(data_sync1_reg_16[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[21][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[21][17] [5]),
        .O(data_sync1_reg_16[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[21][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[21][9] ),
        .O(data_sync1_reg_16[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[22][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[22][17] [0]),
        .O(data_sync1_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[22][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[22][12] ),
        .O(data_sync1_reg_15[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[22][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[22][17] [1]),
        .O(data_sync1_reg_15[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[22][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[22][17] [2]),
        .O(data_sync1_reg_15[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[22][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[22][17] [3]),
        .O(data_sync1_reg_15[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[22][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[22][17] [4]),
        .O(data_sync1_reg_15[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[22][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[22][17] [5]),
        .O(data_sync1_reg_15[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[22][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[22][9] ),
        .O(data_sync1_reg_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[23][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[23][17] [0]),
        .O(data_sync1_reg_14[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[23][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[23][12] ),
        .O(data_sync1_reg_14[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[23][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[23][17] [1]),
        .O(data_sync1_reg_14[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[23][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[23][17] [2]),
        .O(data_sync1_reg_14[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[23][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[23][17] [3]),
        .O(data_sync1_reg_14[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[23][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[23][17] [4]),
        .O(data_sync1_reg_14[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[23][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[23][17] [5]),
        .O(data_sync1_reg_14[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[23][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[23][9] ),
        .O(data_sync1_reg_14[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[24][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[24][10] ),
        .O(data_sync1_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[24][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[24][12] ),
        .O(data_sync1_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[24][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[24][13] ),
        .O(data_sync1_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[24][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[24][14] ),
        .O(data_sync1_reg_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[24][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[24][17] [0]),
        .O(data_sync1_reg_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[24][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[24][17] [1]),
        .O(data_sync1_reg_13[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[24][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[24][17] [2]),
        .O(data_sync1_reg_13[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[24][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[24][9] ),
        .O(data_sync1_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[25][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[25][17] [0]),
        .O(data_sync1_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[25][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[25][12] ),
        .O(data_sync1_reg_8[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[25][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[25][17] [1]),
        .O(data_sync1_reg_8[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[25][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[25][17] [2]),
        .O(data_sync1_reg_8[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[25][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[25][17] [3]),
        .O(data_sync1_reg_8[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[25][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[25][17] [4]),
        .O(data_sync1_reg_8[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[25][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[25][17] [5]),
        .O(data_sync1_reg_8[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[25][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[25][9] ),
        .O(data_sync1_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[26][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[26][17] [0]),
        .O(data_sync1_reg_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[26][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[26][12] ),
        .O(data_sync1_reg_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[26][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[26][17] [1]),
        .O(data_sync1_reg_7[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[26][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[26][17] [2]),
        .O(data_sync1_reg_7[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[26][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[26][17] [3]),
        .O(data_sync1_reg_7[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[26][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[26][17] [4]),
        .O(data_sync1_reg_7[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[26][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[26][17] [5]),
        .O(data_sync1_reg_7[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[26][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[26][9] ),
        .O(data_sync1_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[27][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[27][17] [0]),
        .O(data_sync1_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[27][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[27][12] ),
        .O(data_sync1_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[27][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[27][17] [1]),
        .O(data_sync1_reg_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[27][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[27][17] [2]),
        .O(data_sync1_reg_6[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[27][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[27][17] [3]),
        .O(data_sync1_reg_6[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[27][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[27][17] [4]),
        .O(data_sync1_reg_6[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[27][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[27][17] [5]),
        .O(data_sync1_reg_6[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[27][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[27][9] ),
        .O(data_sync1_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[28][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[28][10] ),
        .O(data_sync1_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[28][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[28][12] ),
        .O(data_sync1_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[28][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[28][17] [0]),
        .O(data_sync1_reg_5[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[28][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[28][17] [1]),
        .O(data_sync1_reg_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[28][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[28][17] [2]),
        .O(data_sync1_reg_5[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[28][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[28][17] [3]),
        .O(data_sync1_reg_5[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[28][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[28][17] [4]),
        .O(data_sync1_reg_5[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[28][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[28][7] ),
        .O(data_sync1_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[28][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[28][9] ),
        .O(data_sync1_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[29][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[29][17] [0]),
        .O(data_sync1_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[29][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[29][12] ),
        .O(data_sync1_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[29][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[29][17] [1]),
        .O(data_sync1_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[29][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[29][17] [2]),
        .O(data_sync1_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[29][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[29][17] [3]),
        .O(data_sync1_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[29][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[29][17] [4]),
        .O(data_sync1_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[29][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[29][17] [5]),
        .O(data_sync1_reg_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[29][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[29][7] ),
        .O(data_sync1_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[29][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[29][9] ),
        .O(data_sync1_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[2][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[2][12] ),
        .O(data_sync1_reg_54[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[2][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[2][17] [0]),
        .O(data_sync1_reg_54[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[2][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[2][17] [1]),
        .O(data_sync1_reg_54[2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[2][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[2][17] [2]),
        .O(data_sync1_reg_54[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[2][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[2][17] [3]),
        .O(data_sync1_reg_54[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[2][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[2][17] [4]),
        .O(data_sync1_reg_54[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[30][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[30][17] [0]),
        .O(data_sync1_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[30][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[30][12] ),
        .O(data_sync1_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[30][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[30][17] [1]),
        .O(data_sync1_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[30][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[30][17] [2]),
        .O(data_sync1_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[30][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[30][17] [3]),
        .O(data_sync1_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[30][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[30][17] [4]),
        .O(data_sync1_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[30][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[30][17] [5]),
        .O(data_sync1_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[30][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[30][7] ),
        .O(data_sync1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[30][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[30][9] ),
        .O(data_sync1_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[31][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[31][17] [0]),
        .O(data_sync1_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[31][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[31][12] ),
        .O(data_sync1_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[31][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[31][17] [1]),
        .O(data_sync1_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[31][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[31][17] [2]),
        .O(data_sync1_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[31][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[31][17] [3]),
        .O(data_sync1_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[31][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[31][17] [4]),
        .O(data_sync1_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[31][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[31][17] [5]),
        .O(data_sync1_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[31][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[31][7] ),
        .O(data_sync1_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[31][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__2_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[31][9] ),
        .O(data_sync1_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[3][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[3][12] ),
        .O(data_sync1_reg_53[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[3][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[3][17] [0]),
        .O(data_sync1_reg_53[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[3][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[3][17] [1]),
        .O(data_sync1_reg_53[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[3][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[3][17] [2]),
        .O(data_sync1_reg_53[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[3][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[3][17] [3]),
        .O(data_sync1_reg_53[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[3][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[3][17] [4]),
        .O(data_sync1_reg_53[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[4][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[4][12] ),
        .O(data_sync1_reg_52[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[4][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[4][17] [0]),
        .O(data_sync1_reg_52[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[4][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[4][17] [1]),
        .O(data_sync1_reg_52[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[4][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[4][17] [2]),
        .O(data_sync1_reg_52[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[4][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[4][17] [3]),
        .O(data_sync1_reg_52[4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[4][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[4][17] [4]),
        .O(data_sync1_reg_52[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[5][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[5][12] ),
        .O(data_sync1_reg_51[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[5][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[5][17] [0]),
        .O(data_sync1_reg_51[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[5][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[5][17] [1]),
        .O(data_sync1_reg_51[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[5][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[5][17] [2]),
        .O(data_sync1_reg_51[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[5][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[5][17] [3]),
        .O(data_sync1_reg_51[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[5][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[5][17] [4]),
        .O(data_sync1_reg_51[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[6][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[6][17] [0]),
        .O(data_sync1_reg_50[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[6][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[6][12] ),
        .O(data_sync1_reg_50[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[6][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[6][17] [1]),
        .O(data_sync1_reg_50[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[6][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[6][17] [2]),
        .O(data_sync1_reg_50[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[6][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[6][17] [3]),
        .O(data_sync1_reg_50[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[6][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[6][17] [4]),
        .O(data_sync1_reg_50[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[6][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[6][17] [5]),
        .O(data_sync1_reg_50[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[6][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[6][7] ),
        .O(data_sync1_reg_50[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[6][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[6][9] ),
        .O(data_sync1_reg_50[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[7][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[7][17] [0]),
        .O(data_sync1_reg_49[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[7][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[7][12] ),
        .O(data_sync1_reg_49[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[7][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[7][17] [1]),
        .O(data_sync1_reg_49[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[7][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[7][17] [2]),
        .O(data_sync1_reg_49[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[7][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[7][17] [3]),
        .O(data_sync1_reg_49[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[7][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[7][17] [4]),
        .O(data_sync1_reg_49[7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[7][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[7][17] [5]),
        .O(data_sync1_reg_49[8]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[7][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[7][7] ),
        .O(data_sync1_reg_49[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[7][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[7][9] ),
        .O(data_sync1_reg_49[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[8][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[8][10] ),
        .O(data_sync1_reg_45));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[8][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[8][12] ),
        .O(data_sync1_reg_46));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[8][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[8][13] ),
        .O(data_sync1_reg_47));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[8][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[8][14] ),
        .O(data_sync1_reg_48[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[8][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[8][17] [0]),
        .O(data_sync1_reg_48[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[8][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[8][17] [1]),
        .O(data_sync1_reg_48[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[8][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[8][17] [2]),
        .O(data_sync1_reg_48[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[8][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[8][6] ),
        .O(data_sync1_reg_42));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[8][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[8][7] ),
        .O(data_sync1_reg_43));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[8][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[8][9] ),
        .O(data_sync1_reg_44));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[9][10]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[9][17] [1]),
        .O(data_sync1_reg_41[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[9][12]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[9][12] ),
        .O(data_sync1_reg_41[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[9][13]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[9][17] [2]),
        .O(data_sync1_reg_41[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[9][14]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[9][17] [3]),
        .O(data_sync1_reg_41[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[9][15]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[9][17] [4]),
        .O(data_sync1_reg_41[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[9][16]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[9][17] [5]),
        .O(data_sync1_reg_41[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[9][17]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[9][17] [6]),
        .O(data_sync1_reg_41[9]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[9][6]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[9][6] ),
        .O(data_sync1_reg_41[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[9][7]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[9][17] [0]),
        .O(data_sync1_reg_41[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \test_adc2_out[9][9]_i_1 
       (.I0(out),
        .I1(\adc_seq_reg[4]_rep__3_n_0 ),
        .I2(\adc_seq_reg[5]_0 [1]),
        .I3(\test_adc2_out_reg[9][9] ),
        .O(data_sync1_reg_41[2]));
endmodule

module rec_stim64ch_macro
   (Q,
    \test_adc1_out_reg[0][10]_0 ,
    \test_adc1_out_reg[0][9]_0 ,
    \test_adc1_imp_out_reg[0][16]_0 ,
    \test_adc1_out_reg[1][16]_0 ,
    \test_adc1_out_reg[1][10]_0 ,
    \test_adc1_out_reg[1][9]_0 ,
    \test_adc1_imp_out_reg[1][16]_0 ,
    \test_adc1_out_reg[2][16]_0 ,
    \test_adc1_out_reg[2][10]_0 ,
    \test_adc1_out_reg[2][9]_0 ,
    \test_adc1_imp_out_reg[2][16]_0 ,
    \test_adc1_out_reg[3][16]_0 ,
    \test_adc1_out_reg[3][10]_0 ,
    \test_adc1_out_reg[3][9]_0 ,
    \test_adc1_imp_out_reg[3][16]_0 ,
    \test_adc1_out_reg[4][16]_0 ,
    \test_adc1_out_reg[4][10]_0 ,
    \test_adc1_out_reg[4][8]_0 ,
    \test_adc1_out_reg[5][16]_0 ,
    \test_adc1_out_reg[5][10]_0 ,
    \test_adc1_out_reg[6][16]_0 ,
    \test_adc1_out_reg[6][10]_0 ,
    \test_adc1_out_reg[7][16]_0 ,
    \test_adc1_out_reg[7][10]_0 ,
    \test_adc1_out_reg[8][16]_0 ,
    \test_adc1_out_reg[8][10]_0 ,
    \test_adc1_out_reg[8][8]_0 ,
    \test_adc1_out_reg[9][16]_0 ,
    \test_adc1_out_reg[9][10]_0 ,
    \test_adc1_imp_out_reg[0][11]_0 ,
    \test_adc1_out_reg[10][16]_0 ,
    \test_adc1_out_reg[10][10]_0 ,
    \test_adc1_out_reg[11][16]_0 ,
    \test_adc1_out_reg[11][10]_0 ,
    \test_adc1_out_reg[11][5]_0 ,
    \test_adc1_out_reg[28][6]_0 ,
    \test_adc1_out_reg[12][16]_0 ,
    \test_adc1_out_reg[12][10]_0 ,
    \test_adc1_out_reg[12][8]_0 ,
    \test_adc1_out_reg[13][16]_0 ,
    \test_adc1_out_reg[13][10]_0 ,
    \test_adc1_out_reg[16][12]_0 ,
    \test_adc1_out_reg[14][16]_0 ,
    \test_adc1_out_reg[14][10]_0 ,
    \test_adc1_out_reg[15][16]_0 ,
    \test_adc1_out_reg[15][10]_0 ,
    \test_adc1_out_reg[15][5]_0 ,
    \test_adc1_out_reg[14][5]_0 ,
    \test_adc1_out_reg[16][16]_0 ,
    \test_adc1_out_reg[17][16]_0 ,
    \test_adc1_out_reg[17][10]_0 ,
    \test_adc1_out_reg[17][6]_0 ,
    \test_adc1_out_reg[18][16]_0 ,
    \test_adc1_out_reg[18][10]_0 ,
    \test_adc1_out_reg[18][7]_0 ,
    \test_adc1_out_reg[19][16]_0 ,
    \test_adc1_out_reg[19][10]_0 ,
    \test_adc1_out_reg[19][6]_0 ,
    \test_adc1_out_reg[20][16]_0 ,
    \test_adc1_out_reg[20][10]_0 ,
    \test_adc1_out_reg[20][8]_0 ,
    \test_adc1_out_reg[21][16]_0 ,
    \test_adc1_out_reg[21][10]_0 ,
    \test_adc1_out_reg[22][16]_0 ,
    \test_adc1_out_reg[22][10]_0 ,
    \test_adc1_out_reg[22][7]_0 ,
    \test_adc1_out_reg[23][16]_0 ,
    \test_adc1_out_reg[23][10]_0 ,
    \test_adc1_out_reg[24][16]_0 ,
    \test_adc1_out_reg[24][10]_0 ,
    \test_adc1_out_reg[24][8]_0 ,
    \test_adc1_out_reg[25][16]_0 ,
    \test_adc1_out_reg[25][10]_0 ,
    \test_adc1_out_reg[26][16]_0 ,
    \test_adc1_out_reg[26][10]_0 ,
    \test_adc1_out_reg[26][7]_0 ,
    \test_adc1_out_reg[27][16]_0 ,
    \test_adc1_out_reg[27][10]_0 ,
    \test_adc1_out_reg[28][16]_0 ,
    \test_adc1_out_reg[28][10]_0 ,
    \test_adc1_out_reg[28][8]_0 ,
    \test_adc1_out_reg[29][16]_0 ,
    \test_adc1_out_reg[29][10]_0 ,
    \test_adc1_out_reg[29][6]_0 ,
    \test_adc1_out_reg[10][6]_0 ,
    \test_adc1_out_reg[30][16]_0 ,
    \test_adc1_out_reg[30][10]_0 ,
    \test_adc1_out_reg[30][7]_0 ,
    \test_adc1_out_reg[31][16]_0 ,
    \test_adc1_out_reg[31][10]_0 ,
    \test_adc1_out_reg[31][6]_0 ,
    \test_adc1_out_reg[14][6]_0 ,
    adc_res1_o,
    \test_adc2_out_reg[0][16]_0 ,
    \test_adc2_out_reg[1][16]_0 ,
    \test_adc2_out_reg[1][11]_0 ,
    \test_adc2_out_reg[1][8]_0 ,
    \test_adc2_out_reg[2][16]_0 ,
    \test_adc2_out_reg[2][11]_0 ,
    \test_adc2_out_reg[0][13]_0 ,
    \test_adc2_out_reg[3][16]_0 ,
    \test_adc2_out_reg[3][11]_0 ,
    \test_adc2_out_reg[8][13]_0 ,
    \test_adc2_out_reg[4][16]_0 ,
    \test_adc2_out_reg[4][11]_0 ,
    \test_adc2_out_reg[16][13]_0 ,
    \test_adc2_out_reg[5][16]_0 ,
    \test_adc2_out_reg[5][11]_0 ,
    \test_adc2_out_reg[24][13]_0 ,
    \test_adc2_out_reg[6][16]_0 ,
    \test_adc2_out_reg[6][11]_0 ,
    \test_adc2_out_reg[6][8]_0 ,
    \test_adc2_out_reg[7][16]_0 ,
    \test_adc2_out_reg[7][11]_0 ,
    \test_adc2_out_reg[7][8]_0 ,
    \test_adc2_out_reg[8][16]_0 ,
    \test_adc2_out_reg[9][16]_0 ,
    \test_adc2_out_reg[9][11]_0 ,
    \test_adc2_out_reg[9][8]_0 ,
    \test_adc2_out_reg[9][5]_0 ,
    \test_adc2_out_reg[0][8]_0 ,
    \test_adc2_out_reg[10][16]_0 ,
    \test_adc2_out_reg[10][11]_0 ,
    \test_adc2_out_reg[10][8]_0 ,
    \test_adc2_out_reg[11][16]_0 ,
    \test_adc2_out_reg[11][11]_0 ,
    \test_adc2_out_reg[11][8]_0 ,
    \test_adc2_out_reg[11][5]_0 ,
    \test_adc2_out_reg[28][6]_0 ,
    \test_adc2_out_reg[12][16]_0 ,
    \test_adc2_out_reg[12][11]_0 ,
    \test_adc2_out_reg[13][16]_0 ,
    \test_adc2_out_reg[13][11]_0 ,
    \test_adc2_out_reg[13][8]_0 ,
    \test_adc2_out_reg[13][5]_0 ,
    \test_adc2_out_reg[10][5]_0 ,
    \test_adc2_out_reg[14][16]_0 ,
    \test_adc2_out_reg[14][11]_0 ,
    \test_adc2_out_reg[14][8]_0 ,
    \test_adc2_out_reg[15][16]_0 ,
    \test_adc2_out_reg[15][11]_0 ,
    \test_adc2_out_reg[15][8]_0 ,
    \test_adc2_out_reg[15][5]_0 ,
    \test_adc2_out_reg[14][5]_0 ,
    \test_adc2_out_reg[16][16]_0 ,
    \test_adc2_out_reg[17][16]_0 ,
    \test_adc2_out_reg[17][11]_0 ,
    \test_adc2_out_reg[17][8]_0 ,
    \test_adc2_out_reg[17][6]_0 ,
    \test_adc2_out_reg[18][16]_0 ,
    \test_adc2_out_reg[18][11]_0 ,
    \test_adc2_out_reg[18][8]_0 ,
    \test_adc2_out_reg[18][7]_0 ,
    \test_adc2_out_reg[19][16]_0 ,
    \test_adc2_out_reg[19][11]_0 ,
    \test_adc2_out_reg[19][8]_0 ,
    \test_adc2_out_reg[19][6]_0 ,
    \test_adc2_out_reg[20][16]_0 ,
    \test_adc2_out_reg[20][11]_0 ,
    \test_adc2_out_reg[21][16]_0 ,
    \test_adc2_out_reg[21][11]_0 ,
    \test_adc2_out_reg[21][8]_0 ,
    \test_adc2_out_reg[16][12]_0 ,
    \test_adc2_out_reg[22][16]_0 ,
    \test_adc2_out_reg[22][11]_0 ,
    \test_adc2_out_reg[22][8]_0 ,
    \test_adc2_out_reg[8][9]_0 ,
    \test_adc2_out_reg[23][16]_0 ,
    \test_adc2_out_reg[23][11]_0 ,
    \test_adc2_out_reg[23][8]_0 ,
    \test_adc2_out_reg[12][9]_0 ,
    \test_adc2_out_reg[24][16]_0 ,
    \test_adc2_out_reg[25][16]_0 ,
    \test_adc2_out_reg[25][11]_0 ,
    \test_adc2_out_reg[25][8]_0 ,
    \test_adc2_out_reg[20][9]_0 ,
    \test_adc2_out_reg[26][16]_0 ,
    \test_adc2_out_reg[26][11]_0 ,
    \test_adc2_out_reg[26][8]_0 ,
    \test_adc2_out_reg[24][9]_0 ,
    \test_adc2_out_reg[27][16]_0 ,
    \test_adc2_out_reg[27][11]_0 ,
    \test_adc2_out_reg[27][8]_0 ,
    \test_adc2_out_reg[28][9]_0 ,
    \test_adc2_out_reg[28][16]_0 ,
    \test_adc2_out_reg[28][11]_0 ,
    \test_adc2_out_reg[29][16]_0 ,
    \test_adc2_out_reg[29][11]_0 ,
    \test_adc2_out_reg[29][8]_0 ,
    \test_adc2_out_reg[29][6]_0 ,
    \test_adc2_out_reg[10][6]_0 ,
    \test_adc2_out_reg[30][16]_0 ,
    \test_adc2_out_reg[30][11]_0 ,
    \test_adc2_out_reg[30][8]_0 ,
    \test_adc2_out_reg[30][7]_0 ,
    \test_adc2_out_reg[31][16]_0 ,
    \test_adc2_out_reg[31][11]_0 ,
    \test_adc2_out_reg[31][8]_0 ,
    \test_adc2_out_reg[31][6]_0 ,
    \test_adc2_out_reg[14][6]_0 ,
    adc_res2_o,
    \test_adc2_out_reg[16][6]_0 ,
    \test_adc1_out_reg[16][6]_0 ,
    \test_adc2_out_reg[16][7]_0 ,
    \test_adc1_out_reg[16][7]_0 ,
    \test_adc2_out_reg[8][6]_0 ,
    \test_adc2_out_reg[0][7]_0 ,
    \test_adc1_out_reg[8][6]_0 ,
    \test_adc1_out_reg[0][7]_0 ,
    \test_adc2_out_reg[18][5]_0 ,
    \test_adc1_out_reg[18][5]_0 ,
    \test_adc2_out_reg[12][6]_0 ,
    \test_adc2_out_reg[8][7]_0 ,
    \test_adc1_out_reg[12][6]_0 ,
    \test_adc1_out_reg[8][7]_0 ,
    \test_adc1_out_reg[24][7]_0 ,
    \test_adc2_out_reg[16][9]_0 ,
    \test_adc2_out_reg[28][7]_0 ,
    \test_adc1_out_reg[28][7]_0 ,
    \test_adc1_out_reg[20][7]_0 ,
    \test_adc2_out_reg[0][9]_0 ,
    \test_adc1_out_reg[16][11]_0 ,
    \test_adc1_imp_out_reg[0][10]_0 ,
    \test_adc2_out_reg[0][12]_0 ,
    \test_adc2_out_reg[24][12]_0 ,
    \test_adc2_out_reg[8][12]_0 ,
    \test_adc1_out_reg[8][5]_0 ,
    \test_adc1_out_reg[12][5]_0 ,
    \test_adc1_out_reg[16][8]_0 ,
    \test_adc1_out_reg[16][9]_0 ,
    \test_adc1_out_reg[0][8]_0 ,
    \test_adc1_out_reg[16][10]_0 ,
    \test_adc1_out_reg[30][6]_0 ,
    \test_adc1_out_reg[18][6]_0 ,
    \test_adc2_out_reg[8][5]_0 ,
    \test_adc2_out_reg[12][5]_0 ,
    \test_adc2_out_reg[16][8]_0 ,
    \test_adc2_out_reg[30][6]_0 ,
    \test_adc2_out_reg[18][6]_0 ,
    \test_adc2_out_reg[24][8]_0 ,
    \test_adc2_out_reg[8][8]_0 ,
    \test_adc2_out_reg[28][8]_0 ,
    \test_adc2_out_reg[20][8]_0 ,
    \test_adc2_out_reg[12][8]_0 ,
    \test_adc2_out_reg[16][11]_0 ,
    \test_adc2_out_reg[0][11]_0 ,
    \test_adc2_out_reg[24][11]_0 ,
    \test_adc2_out_reg[8][11]_0 ,
    D,
    clk_adc1_gated_s_BUFG,
    \test_adc2_out_reg[31][17]_0 ,
    sample_out_s,
    \test_adc1_imp_out_reg[0][17]_0 ,
    \test_adc1_out_reg[1][17]_0 ,
    \test_adc1_imp_out_reg[1][17]_0 ,
    \test_adc1_out_reg[2][17]_0 ,
    \test_adc1_imp_out_reg[2][17]_0 ,
    \test_adc1_out_reg[3][17]_0 ,
    \test_adc1_imp_out_reg[3][17]_0 ,
    \test_adc1_out_reg[4][17]_0 ,
    \test_adc1_out_reg[5][17]_0 ,
    \test_adc1_out_reg[6][17]_0 ,
    \test_adc1_out_reg[7][17]_0 ,
    \test_adc1_out_reg[8][17]_0 ,
    \test_adc1_out_reg[9][17]_0 ,
    \test_adc1_out_reg[10][17]_0 ,
    \test_adc1_out_reg[11][17]_0 ,
    \test_adc1_out_reg[12][17]_0 ,
    \test_adc1_out_reg[13][17]_0 ,
    \test_adc1_out_reg[14][17]_0 ,
    \test_adc1_out_reg[15][17]_0 ,
    \test_adc1_out_reg[16][17]_0 ,
    \test_adc1_out_reg[17][17]_0 ,
    \test_adc1_out_reg[18][17]_0 ,
    \test_adc1_out_reg[19][17]_0 ,
    \test_adc1_out_reg[20][17]_0 ,
    \test_adc1_out_reg[21][17]_0 ,
    \test_adc1_out_reg[22][17]_0 ,
    \test_adc1_out_reg[23][17]_0 ,
    \test_adc1_out_reg[24][17]_0 ,
    \test_adc1_out_reg[25][17]_0 ,
    \test_adc1_out_reg[26][17]_0 ,
    \test_adc1_out_reg[27][17]_0 ,
    \test_adc1_out_reg[28][17]_0 ,
    \test_adc1_out_reg[29][17]_0 ,
    \test_adc1_out_reg[30][17]_0 ,
    \test_adc1_out_reg[31][17]_0 ,
    resetn_top_sync_o,
    \test_adc2_out_reg[0][17]_0 ,
    clk_adc2_gated_s_BUFG,
    \test_adc2_out_reg[1][17]_0 ,
    \test_adc2_out_reg[2][17]_0 ,
    \test_adc2_out_reg[3][17]_0 ,
    \test_adc2_out_reg[4][17]_0 ,
    \test_adc2_out_reg[5][17]_0 ,
    \test_adc2_out_reg[6][17]_0 ,
    \test_adc2_out_reg[7][17]_0 ,
    \test_adc2_out_reg[8][17]_0 ,
    \test_adc2_out_reg[9][17]_0 ,
    \test_adc2_out_reg[10][17]_0 ,
    \test_adc2_out_reg[11][17]_0 ,
    \test_adc2_out_reg[12][17]_0 ,
    \test_adc2_out_reg[13][17]_0 ,
    \test_adc2_out_reg[14][17]_0 ,
    \test_adc2_out_reg[15][17]_0 ,
    \test_adc2_out_reg[16][17]_0 ,
    \test_adc2_out_reg[17][17]_0 ,
    \test_adc2_out_reg[18][17]_0 ,
    \test_adc2_out_reg[19][17]_0 ,
    \test_adc2_out_reg[20][17]_0 ,
    \test_adc2_out_reg[21][17]_0 ,
    \test_adc2_out_reg[22][17]_0 ,
    \test_adc2_out_reg[23][17]_0 ,
    \test_adc2_out_reg[24][17]_0 ,
    \test_adc2_out_reg[25][17]_0 ,
    \test_adc2_out_reg[26][17]_0 ,
    \test_adc2_out_reg[27][17]_0 ,
    \test_adc2_out_reg[28][17]_0 ,
    \test_adc2_out_reg[29][17]_0 ,
    \test_adc2_out_reg[30][17]_0 ,
    \test_adc2_out_reg[31][17]_1 ,
    adc_res1_o_reg_0,
    stim_en_vec_s,
    \test_adc2_out_reg[16][7]_1 ,
    \test_adc1_out_reg[16][7]_1 ,
    \test_adc2_out_reg[8][6]_1 ,
    \test_adc2_out_reg[0][7]_1 ,
    \test_adc1_out_reg[8][6]_1 ,
    \test_adc1_out_reg[0][7]_1 ,
    \test_adc2_out_reg[18][5]_1 ,
    \test_adc1_out_reg[18][5]_1 ,
    \test_adc2_out_reg[12][6]_1 ,
    \test_adc2_out_reg[8][7]_1 ,
    \test_adc1_out_reg[12][6]_1 ,
    \test_adc1_out_reg[8][7]_1 ,
    \test_adc1_out_reg[24][7]_1 ,
    \test_adc2_out_reg[16][9]_1 ,
    \test_adc2_out_reg[14][6]_1 ,
    \test_adc2_out_reg[10][6]_1 ,
    \test_adc2_out_reg[12][7]_0 ,
    \test_adc1_out_reg[14][6]_1 ,
    \test_adc1_out_reg[10][6]_1 ,
    \test_adc1_out_reg[12][7]_0 ,
    \test_adc1_out_reg[4][7]_0 ,
    \test_adc2_out_reg[28][7]_1 ,
    \test_adc1_out_reg[28][7]_1 ,
    \test_adc1_out_reg[20][7]_1 ,
    \test_adc2_out_reg[0][9]_1 ,
    \test_adc2_out_reg[16][10]_0 ,
    \test_adc2_out_reg[30][7]_1 ,
    \test_adc2_out_reg[18][7]_1 ,
    \test_adc1_out_reg[16][11]_1 ,
    \test_adc1_imp_out_reg[0][10]_1 ,
    \test_adc1_out_reg[30][7]_1 ,
    \test_adc1_out_reg[26][7]_1 ,
    \test_adc1_out_reg[22][7]_1 ,
    \test_adc1_out_reg[18][7]_1 ,
    \test_adc2_out_reg[24][9]_1 ,
    \test_adc2_out_reg[8][9]_1 ,
    \test_adc2_out_reg[0][10]_0 ,
    \test_adc1_out_reg[2][7]_0 ,
    \test_adc2_out_reg[28][9]_1 ,
    \test_adc2_out_reg[20][9]_1 ,
    \test_adc2_out_reg[12][9]_1 ,
    \test_adc2_out_reg[24][10]_0 ,
    \test_adc2_out_reg[8][10]_0 ,
    \test_adc1_out_reg[16][12]_1 ,
    \test_adc1_imp_out_reg[0][11]_1 ,
    \test_adc1_out_reg[3][7]_0 ,
    \test_adc1_out_reg[1][7]_0 ,
    \test_adc2_out_reg[16][12]_1 ,
    \test_adc2_out_reg[0][12]_1 ,
    \test_adc2_out_reg[16][13]_1 ,
    \test_adc2_out_reg[24][12]_1 ,
    \test_adc2_out_reg[8][12]_1 ,
    \test_adc2_out_reg[0][13]_1 ,
    \test_adc2_out_reg[24][13]_1 ,
    \test_adc2_out_reg[8][13]_1 );
  output [5:0]Q;
  output \test_adc1_out_reg[0][10]_0 ;
  output \test_adc1_out_reg[0][9]_0 ;
  output [4:0]\test_adc1_imp_out_reg[0][16]_0 ;
  output [5:0]\test_adc1_out_reg[1][16]_0 ;
  output \test_adc1_out_reg[1][10]_0 ;
  output \test_adc1_out_reg[1][9]_0 ;
  output [6:0]\test_adc1_imp_out_reg[1][16]_0 ;
  output [5:0]\test_adc1_out_reg[2][16]_0 ;
  output \test_adc1_out_reg[2][10]_0 ;
  output \test_adc1_out_reg[2][9]_0 ;
  output [6:0]\test_adc1_imp_out_reg[2][16]_0 ;
  output [5:0]\test_adc1_out_reg[3][16]_0 ;
  output \test_adc1_out_reg[3][10]_0 ;
  output \test_adc1_out_reg[3][9]_0 ;
  output [6:0]\test_adc1_imp_out_reg[3][16]_0 ;
  output [5:0]\test_adc1_out_reg[4][16]_0 ;
  output \test_adc1_out_reg[4][10]_0 ;
  output \test_adc1_out_reg[4][8]_0 ;
  output [5:0]\test_adc1_out_reg[5][16]_0 ;
  output \test_adc1_out_reg[5][10]_0 ;
  output [5:0]\test_adc1_out_reg[6][16]_0 ;
  output \test_adc1_out_reg[6][10]_0 ;
  output [5:0]\test_adc1_out_reg[7][16]_0 ;
  output \test_adc1_out_reg[7][10]_0 ;
  output [5:0]\test_adc1_out_reg[8][16]_0 ;
  output \test_adc1_out_reg[8][10]_0 ;
  output \test_adc1_out_reg[8][8]_0 ;
  output [5:0]\test_adc1_out_reg[9][16]_0 ;
  output \test_adc1_out_reg[9][10]_0 ;
  output \test_adc1_imp_out_reg[0][11]_0 ;
  output [5:0]\test_adc1_out_reg[10][16]_0 ;
  output \test_adc1_out_reg[10][10]_0 ;
  output [6:0]\test_adc1_out_reg[11][16]_0 ;
  output \test_adc1_out_reg[11][10]_0 ;
  output \test_adc1_out_reg[11][5]_0 ;
  output \test_adc1_out_reg[28][6]_0 ;
  output [5:0]\test_adc1_out_reg[12][16]_0 ;
  output \test_adc1_out_reg[12][10]_0 ;
  output \test_adc1_out_reg[12][8]_0 ;
  output [5:0]\test_adc1_out_reg[13][16]_0 ;
  output \test_adc1_out_reg[13][10]_0 ;
  output \test_adc1_out_reg[16][12]_0 ;
  output [5:0]\test_adc1_out_reg[14][16]_0 ;
  output \test_adc1_out_reg[14][10]_0 ;
  output [6:0]\test_adc1_out_reg[15][16]_0 ;
  output \test_adc1_out_reg[15][10]_0 ;
  output \test_adc1_out_reg[15][5]_0 ;
  output \test_adc1_out_reg[14][5]_0 ;
  output [3:0]\test_adc1_out_reg[16][16]_0 ;
  output [5:0]\test_adc1_out_reg[17][16]_0 ;
  output \test_adc1_out_reg[17][10]_0 ;
  output \test_adc1_out_reg[17][6]_0 ;
  output [5:0]\test_adc1_out_reg[18][16]_0 ;
  output \test_adc1_out_reg[18][10]_0 ;
  output \test_adc1_out_reg[18][7]_0 ;
  output [5:0]\test_adc1_out_reg[19][16]_0 ;
  output \test_adc1_out_reg[19][10]_0 ;
  output \test_adc1_out_reg[19][6]_0 ;
  output [5:0]\test_adc1_out_reg[20][16]_0 ;
  output \test_adc1_out_reg[20][10]_0 ;
  output \test_adc1_out_reg[20][8]_0 ;
  output [5:0]\test_adc1_out_reg[21][16]_0 ;
  output \test_adc1_out_reg[21][10]_0 ;
  output [5:0]\test_adc1_out_reg[22][16]_0 ;
  output \test_adc1_out_reg[22][10]_0 ;
  output \test_adc1_out_reg[22][7]_0 ;
  output [5:0]\test_adc1_out_reg[23][16]_0 ;
  output \test_adc1_out_reg[23][10]_0 ;
  output [5:0]\test_adc1_out_reg[24][16]_0 ;
  output \test_adc1_out_reg[24][10]_0 ;
  output \test_adc1_out_reg[24][8]_0 ;
  output [5:0]\test_adc1_out_reg[25][16]_0 ;
  output \test_adc1_out_reg[25][10]_0 ;
  output [5:0]\test_adc1_out_reg[26][16]_0 ;
  output \test_adc1_out_reg[26][10]_0 ;
  output \test_adc1_out_reg[26][7]_0 ;
  output [5:0]\test_adc1_out_reg[27][16]_0 ;
  output \test_adc1_out_reg[27][10]_0 ;
  output [5:0]\test_adc1_out_reg[28][16]_0 ;
  output \test_adc1_out_reg[28][10]_0 ;
  output \test_adc1_out_reg[28][8]_0 ;
  output [5:0]\test_adc1_out_reg[29][16]_0 ;
  output \test_adc1_out_reg[29][10]_0 ;
  output \test_adc1_out_reg[29][6]_0 ;
  output \test_adc1_out_reg[10][6]_0 ;
  output [5:0]\test_adc1_out_reg[30][16]_0 ;
  output \test_adc1_out_reg[30][10]_0 ;
  output \test_adc1_out_reg[30][7]_0 ;
  output [5:0]\test_adc1_out_reg[31][16]_0 ;
  output \test_adc1_out_reg[31][10]_0 ;
  output \test_adc1_out_reg[31][6]_0 ;
  output \test_adc1_out_reg[14][6]_0 ;
  output adc_res1_o;
  output [2:0]\test_adc2_out_reg[0][16]_0 ;
  output [5:0]\test_adc2_out_reg[1][16]_0 ;
  output \test_adc2_out_reg[1][11]_0 ;
  output \test_adc2_out_reg[1][8]_0 ;
  output [4:0]\test_adc2_out_reg[2][16]_0 ;
  output \test_adc2_out_reg[2][11]_0 ;
  output \test_adc2_out_reg[0][13]_0 ;
  output [4:0]\test_adc2_out_reg[3][16]_0 ;
  output \test_adc2_out_reg[3][11]_0 ;
  output \test_adc2_out_reg[8][13]_0 ;
  output [4:0]\test_adc2_out_reg[4][16]_0 ;
  output \test_adc2_out_reg[4][11]_0 ;
  output \test_adc2_out_reg[16][13]_0 ;
  output [4:0]\test_adc2_out_reg[5][16]_0 ;
  output \test_adc2_out_reg[5][11]_0 ;
  output \test_adc2_out_reg[24][13]_0 ;
  output [5:0]\test_adc2_out_reg[6][16]_0 ;
  output \test_adc2_out_reg[6][11]_0 ;
  output \test_adc2_out_reg[6][8]_0 ;
  output [5:0]\test_adc2_out_reg[7][16]_0 ;
  output \test_adc2_out_reg[7][11]_0 ;
  output \test_adc2_out_reg[7][8]_0 ;
  output [2:0]\test_adc2_out_reg[8][16]_0 ;
  output [6:0]\test_adc2_out_reg[9][16]_0 ;
  output \test_adc2_out_reg[9][11]_0 ;
  output \test_adc2_out_reg[9][8]_0 ;
  output \test_adc2_out_reg[9][5]_0 ;
  output \test_adc2_out_reg[0][8]_0 ;
  output [5:0]\test_adc2_out_reg[10][16]_0 ;
  output \test_adc2_out_reg[10][11]_0 ;
  output \test_adc2_out_reg[10][8]_0 ;
  output [6:0]\test_adc2_out_reg[11][16]_0 ;
  output \test_adc2_out_reg[11][11]_0 ;
  output \test_adc2_out_reg[11][8]_0 ;
  output \test_adc2_out_reg[11][5]_0 ;
  output \test_adc2_out_reg[28][6]_0 ;
  output [4:0]\test_adc2_out_reg[12][16]_0 ;
  output \test_adc2_out_reg[12][11]_0 ;
  output [6:0]\test_adc2_out_reg[13][16]_0 ;
  output \test_adc2_out_reg[13][11]_0 ;
  output \test_adc2_out_reg[13][8]_0 ;
  output \test_adc2_out_reg[13][5]_0 ;
  output \test_adc2_out_reg[10][5]_0 ;
  output [5:0]\test_adc2_out_reg[14][16]_0 ;
  output \test_adc2_out_reg[14][11]_0 ;
  output \test_adc2_out_reg[14][8]_0 ;
  output [6:0]\test_adc2_out_reg[15][16]_0 ;
  output \test_adc2_out_reg[15][11]_0 ;
  output \test_adc2_out_reg[15][8]_0 ;
  output \test_adc2_out_reg[15][5]_0 ;
  output \test_adc2_out_reg[14][5]_0 ;
  output [2:0]\test_adc2_out_reg[16][16]_0 ;
  output [5:0]\test_adc2_out_reg[17][16]_0 ;
  output \test_adc2_out_reg[17][11]_0 ;
  output \test_adc2_out_reg[17][8]_0 ;
  output \test_adc2_out_reg[17][6]_0 ;
  output [5:0]\test_adc2_out_reg[18][16]_0 ;
  output \test_adc2_out_reg[18][11]_0 ;
  output \test_adc2_out_reg[18][8]_0 ;
  output \test_adc2_out_reg[18][7]_0 ;
  output [5:0]\test_adc2_out_reg[19][16]_0 ;
  output \test_adc2_out_reg[19][11]_0 ;
  output \test_adc2_out_reg[19][8]_0 ;
  output \test_adc2_out_reg[19][6]_0 ;
  output [4:0]\test_adc2_out_reg[20][16]_0 ;
  output \test_adc2_out_reg[20][11]_0 ;
  output [5:0]\test_adc2_out_reg[21][16]_0 ;
  output \test_adc2_out_reg[21][11]_0 ;
  output \test_adc2_out_reg[21][8]_0 ;
  output \test_adc2_out_reg[16][12]_0 ;
  output [5:0]\test_adc2_out_reg[22][16]_0 ;
  output \test_adc2_out_reg[22][11]_0 ;
  output \test_adc2_out_reg[22][8]_0 ;
  output \test_adc2_out_reg[8][9]_0 ;
  output [5:0]\test_adc2_out_reg[23][16]_0 ;
  output \test_adc2_out_reg[23][11]_0 ;
  output \test_adc2_out_reg[23][8]_0 ;
  output \test_adc2_out_reg[12][9]_0 ;
  output [2:0]\test_adc2_out_reg[24][16]_0 ;
  output [5:0]\test_adc2_out_reg[25][16]_0 ;
  output \test_adc2_out_reg[25][11]_0 ;
  output \test_adc2_out_reg[25][8]_0 ;
  output \test_adc2_out_reg[20][9]_0 ;
  output [5:0]\test_adc2_out_reg[26][16]_0 ;
  output \test_adc2_out_reg[26][11]_0 ;
  output \test_adc2_out_reg[26][8]_0 ;
  output \test_adc2_out_reg[24][9]_0 ;
  output [5:0]\test_adc2_out_reg[27][16]_0 ;
  output \test_adc2_out_reg[27][11]_0 ;
  output \test_adc2_out_reg[27][8]_0 ;
  output \test_adc2_out_reg[28][9]_0 ;
  output [4:0]\test_adc2_out_reg[28][16]_0 ;
  output \test_adc2_out_reg[28][11]_0 ;
  output [5:0]\test_adc2_out_reg[29][16]_0 ;
  output \test_adc2_out_reg[29][11]_0 ;
  output \test_adc2_out_reg[29][8]_0 ;
  output \test_adc2_out_reg[29][6]_0 ;
  output \test_adc2_out_reg[10][6]_0 ;
  output [5:0]\test_adc2_out_reg[30][16]_0 ;
  output \test_adc2_out_reg[30][11]_0 ;
  output \test_adc2_out_reg[30][8]_0 ;
  output \test_adc2_out_reg[30][7]_0 ;
  output [5:0]\test_adc2_out_reg[31][16]_0 ;
  output \test_adc2_out_reg[31][11]_0 ;
  output \test_adc2_out_reg[31][8]_0 ;
  output \test_adc2_out_reg[31][6]_0 ;
  output \test_adc2_out_reg[14][6]_0 ;
  output adc_res2_o;
  output \test_adc2_out_reg[16][6]_0 ;
  output \test_adc1_out_reg[16][6]_0 ;
  output \test_adc2_out_reg[16][7]_0 ;
  output \test_adc1_out_reg[16][7]_0 ;
  output \test_adc2_out_reg[8][6]_0 ;
  output \test_adc2_out_reg[0][7]_0 ;
  output \test_adc1_out_reg[8][6]_0 ;
  output \test_adc1_out_reg[0][7]_0 ;
  output \test_adc2_out_reg[18][5]_0 ;
  output \test_adc1_out_reg[18][5]_0 ;
  output \test_adc2_out_reg[12][6]_0 ;
  output \test_adc2_out_reg[8][7]_0 ;
  output \test_adc1_out_reg[12][6]_0 ;
  output \test_adc1_out_reg[8][7]_0 ;
  output \test_adc1_out_reg[24][7]_0 ;
  output \test_adc2_out_reg[16][9]_0 ;
  output \test_adc2_out_reg[28][7]_0 ;
  output \test_adc1_out_reg[28][7]_0 ;
  output \test_adc1_out_reg[20][7]_0 ;
  output \test_adc2_out_reg[0][9]_0 ;
  output \test_adc1_out_reg[16][11]_0 ;
  output \test_adc1_imp_out_reg[0][10]_0 ;
  output \test_adc2_out_reg[0][12]_0 ;
  output \test_adc2_out_reg[24][12]_0 ;
  output \test_adc2_out_reg[8][12]_0 ;
  output \test_adc1_out_reg[8][5]_0 ;
  output \test_adc1_out_reg[12][5]_0 ;
  output \test_adc1_out_reg[16][8]_0 ;
  output \test_adc1_out_reg[16][9]_0 ;
  output \test_adc1_out_reg[0][8]_0 ;
  output \test_adc1_out_reg[16][10]_0 ;
  output \test_adc1_out_reg[30][6]_0 ;
  output \test_adc1_out_reg[18][6]_0 ;
  output \test_adc2_out_reg[8][5]_0 ;
  output \test_adc2_out_reg[12][5]_0 ;
  output \test_adc2_out_reg[16][8]_0 ;
  output \test_adc2_out_reg[30][6]_0 ;
  output \test_adc2_out_reg[18][6]_0 ;
  output \test_adc2_out_reg[24][8]_0 ;
  output \test_adc2_out_reg[8][8]_0 ;
  output \test_adc2_out_reg[28][8]_0 ;
  output \test_adc2_out_reg[20][8]_0 ;
  output \test_adc2_out_reg[12][8]_0 ;
  output \test_adc2_out_reg[16][11]_0 ;
  output \test_adc2_out_reg[0][11]_0 ;
  output \test_adc2_out_reg[24][11]_0 ;
  output \test_adc2_out_reg[8][11]_0 ;
  input [6:0]D;
  input clk_adc1_gated_s_BUFG;
  input \test_adc2_out_reg[31][17]_0 ;
  input sample_out_s;
  input [5:0]\test_adc1_imp_out_reg[0][17]_0 ;
  input [6:0]\test_adc1_out_reg[1][17]_0 ;
  input [7:0]\test_adc1_imp_out_reg[1][17]_0 ;
  input [6:0]\test_adc1_out_reg[2][17]_0 ;
  input [7:0]\test_adc1_imp_out_reg[2][17]_0 ;
  input [6:0]\test_adc1_out_reg[3][17]_0 ;
  input [7:0]\test_adc1_imp_out_reg[3][17]_0 ;
  input [6:0]\test_adc1_out_reg[4][17]_0 ;
  input [7:0]\test_adc1_out_reg[5][17]_0 ;
  input [7:0]\test_adc1_out_reg[6][17]_0 ;
  input [7:0]\test_adc1_out_reg[7][17]_0 ;
  input [6:0]\test_adc1_out_reg[8][17]_0 ;
  input [6:0]\test_adc1_out_reg[9][17]_0 ;
  input [7:0]\test_adc1_out_reg[10][17]_0 ;
  input [8:0]\test_adc1_out_reg[11][17]_0 ;
  input [6:0]\test_adc1_out_reg[12][17]_0 ;
  input [6:0]\test_adc1_out_reg[13][17]_0 ;
  input [7:0]\test_adc1_out_reg[14][17]_0 ;
  input [8:0]\test_adc1_out_reg[15][17]_0 ;
  input [4:0]\test_adc1_out_reg[16][17]_0 ;
  input [8:0]\test_adc1_out_reg[17][17]_0 ;
  input [6:0]\test_adc1_out_reg[18][17]_0 ;
  input [8:0]\test_adc1_out_reg[19][17]_0 ;
  input [6:0]\test_adc1_out_reg[20][17]_0 ;
  input [7:0]\test_adc1_out_reg[21][17]_0 ;
  input [6:0]\test_adc1_out_reg[22][17]_0 ;
  input [7:0]\test_adc1_out_reg[23][17]_0 ;
  input [6:0]\test_adc1_out_reg[24][17]_0 ;
  input [7:0]\test_adc1_out_reg[25][17]_0 ;
  input [6:0]\test_adc1_out_reg[26][17]_0 ;
  input [7:0]\test_adc1_out_reg[27][17]_0 ;
  input [6:0]\test_adc1_out_reg[28][17]_0 ;
  input [7:0]\test_adc1_out_reg[29][17]_0 ;
  input [6:0]\test_adc1_out_reg[30][17]_0 ;
  input [7:0]\test_adc1_out_reg[31][17]_0 ;
  input resetn_top_sync_o;
  input [3:0]\test_adc2_out_reg[0][17]_0 ;
  input clk_adc2_gated_s_BUFG;
  input [8:0]\test_adc2_out_reg[1][17]_0 ;
  input [5:0]\test_adc2_out_reg[2][17]_0 ;
  input [5:0]\test_adc2_out_reg[3][17]_0 ;
  input [5:0]\test_adc2_out_reg[4][17]_0 ;
  input [5:0]\test_adc2_out_reg[5][17]_0 ;
  input [8:0]\test_adc2_out_reg[6][17]_0 ;
  input [8:0]\test_adc2_out_reg[7][17]_0 ;
  input [3:0]\test_adc2_out_reg[8][17]_0 ;
  input [9:0]\test_adc2_out_reg[9][17]_0 ;
  input [8:0]\test_adc2_out_reg[10][17]_0 ;
  input [9:0]\test_adc2_out_reg[11][17]_0 ;
  input [6:0]\test_adc2_out_reg[12][17]_0 ;
  input [9:0]\test_adc2_out_reg[13][17]_0 ;
  input [8:0]\test_adc2_out_reg[14][17]_0 ;
  input [9:0]\test_adc2_out_reg[15][17]_0 ;
  input [3:0]\test_adc2_out_reg[16][17]_0 ;
  input [9:0]\test_adc2_out_reg[17][17]_0 ;
  input [7:0]\test_adc2_out_reg[18][17]_0 ;
  input [9:0]\test_adc2_out_reg[19][17]_0 ;
  input [6:0]\test_adc2_out_reg[20][17]_0 ;
  input [7:0]\test_adc2_out_reg[21][17]_0 ;
  input [7:0]\test_adc2_out_reg[22][17]_0 ;
  input [7:0]\test_adc2_out_reg[23][17]_0 ;
  input [3:0]\test_adc2_out_reg[24][17]_0 ;
  input [7:0]\test_adc2_out_reg[25][17]_0 ;
  input [7:0]\test_adc2_out_reg[26][17]_0 ;
  input [7:0]\test_adc2_out_reg[27][17]_0 ;
  input [6:0]\test_adc2_out_reg[28][17]_0 ;
  input [8:0]\test_adc2_out_reg[29][17]_0 ;
  input [7:0]\test_adc2_out_reg[30][17]_0 ;
  input [8:0]\test_adc2_out_reg[31][17]_1 ;
  input [4:0]adc_res1_o_reg_0;
  input [3:0]stim_en_vec_s;
  input \test_adc2_out_reg[16][7]_1 ;
  input \test_adc1_out_reg[16][7]_1 ;
  input \test_adc2_out_reg[8][6]_1 ;
  input \test_adc2_out_reg[0][7]_1 ;
  input \test_adc1_out_reg[8][6]_1 ;
  input \test_adc1_out_reg[0][7]_1 ;
  input \test_adc2_out_reg[18][5]_1 ;
  input \test_adc1_out_reg[18][5]_1 ;
  input \test_adc2_out_reg[12][6]_1 ;
  input \test_adc2_out_reg[8][7]_1 ;
  input \test_adc1_out_reg[12][6]_1 ;
  input \test_adc1_out_reg[8][7]_1 ;
  input \test_adc1_out_reg[24][7]_1 ;
  input \test_adc2_out_reg[16][9]_1 ;
  input \test_adc2_out_reg[14][6]_1 ;
  input \test_adc2_out_reg[10][6]_1 ;
  input \test_adc2_out_reg[12][7]_0 ;
  input \test_adc1_out_reg[14][6]_1 ;
  input \test_adc1_out_reg[10][6]_1 ;
  input \test_adc1_out_reg[12][7]_0 ;
  input \test_adc1_out_reg[4][7]_0 ;
  input \test_adc2_out_reg[28][7]_1 ;
  input \test_adc1_out_reg[28][7]_1 ;
  input \test_adc1_out_reg[20][7]_1 ;
  input \test_adc2_out_reg[0][9]_1 ;
  input \test_adc2_out_reg[16][10]_0 ;
  input \test_adc2_out_reg[30][7]_1 ;
  input \test_adc2_out_reg[18][7]_1 ;
  input \test_adc1_out_reg[16][11]_1 ;
  input \test_adc1_imp_out_reg[0][10]_1 ;
  input \test_adc1_out_reg[30][7]_1 ;
  input \test_adc1_out_reg[26][7]_1 ;
  input \test_adc1_out_reg[22][7]_1 ;
  input \test_adc1_out_reg[18][7]_1 ;
  input \test_adc2_out_reg[24][9]_1 ;
  input \test_adc2_out_reg[8][9]_1 ;
  input \test_adc2_out_reg[0][10]_0 ;
  input \test_adc1_out_reg[2][7]_0 ;
  input \test_adc2_out_reg[28][9]_1 ;
  input \test_adc2_out_reg[20][9]_1 ;
  input \test_adc2_out_reg[12][9]_1 ;
  input \test_adc2_out_reg[24][10]_0 ;
  input \test_adc2_out_reg[8][10]_0 ;
  input \test_adc1_out_reg[16][12]_1 ;
  input \test_adc1_imp_out_reg[0][11]_1 ;
  input \test_adc1_out_reg[3][7]_0 ;
  input \test_adc1_out_reg[1][7]_0 ;
  input \test_adc2_out_reg[16][12]_1 ;
  input \test_adc2_out_reg[0][12]_1 ;
  input \test_adc2_out_reg[16][13]_1 ;
  input \test_adc2_out_reg[24][12]_1 ;
  input \test_adc2_out_reg[8][12]_1 ;
  input \test_adc2_out_reg[0][13]_1 ;
  input \test_adc2_out_reg[24][13]_1 ;
  input \test_adc2_out_reg[8][13]_1 ;

  wire [6:0]D;
  wire [5:0]Q;
  wire adc_res1;
  wire adc_res1_o;
  wire adc_res1_o_i_10_n_0;
  wire adc_res1_o_i_11_n_0;
  wire adc_res1_o_i_12_n_0;
  wire adc_res1_o_i_13_n_0;
  wire adc_res1_o_i_14_n_0;
  wire adc_res1_o_i_15_n_0;
  wire adc_res1_o_i_16_n_0;
  wire adc_res1_o_i_3_n_0;
  wire adc_res1_o_i_6_n_0;
  wire adc_res1_o_i_7_n_0;
  wire adc_res1_o_i_8_n_0;
  wire adc_res1_o_i_9_n_0;
  wire [4:0]adc_res1_o_reg_0;
  wire adc_res1_o_reg_i_2_n_0;
  wire adc_res1_o_reg_i_4_n_0;
  wire adc_res1_o_reg_i_5_n_0;
  wire adc_res2;
  wire adc_res2_o;
  wire adc_res2_o_i_10_n_0;
  wire adc_res2_o_i_11_n_0;
  wire adc_res2_o_i_12_n_0;
  wire adc_res2_o_i_13_n_0;
  wire adc_res2_o_i_6_n_0;
  wire adc_res2_o_i_7_n_0;
  wire adc_res2_o_i_8_n_0;
  wire adc_res2_o_i_9_n_0;
  wire adc_res2_o_reg_i_2_n_0;
  wire adc_res2_o_reg_i_3_n_0;
  wire adc_res2_o_reg_i_4_n_0;
  wire adc_res2_o_reg_i_5_n_0;
  wire clk_adc1_gated_s_BUFG;
  wire clk_adc2_gated_s_BUFG;
  wire p_1_in;
  wire p_2_in;
  wire resetn_top_sync_o;
  wire sample_out_s;
  wire [3:0]stim_en_vec_s;
  wire \test_adc1_imp_out_reg[0][10]_0 ;
  wire \test_adc1_imp_out_reg[0][10]_1 ;
  wire \test_adc1_imp_out_reg[0][11]_0 ;
  wire \test_adc1_imp_out_reg[0][11]_1 ;
  wire [4:0]\test_adc1_imp_out_reg[0][16]_0 ;
  wire [5:0]\test_adc1_imp_out_reg[0][17]_0 ;
  wire [6:0]\test_adc1_imp_out_reg[1][16]_0 ;
  wire [7:0]\test_adc1_imp_out_reg[1][17]_0 ;
  wire [6:0]\test_adc1_imp_out_reg[2][16]_0 ;
  wire [7:0]\test_adc1_imp_out_reg[2][17]_0 ;
  wire [6:0]\test_adc1_imp_out_reg[3][16]_0 ;
  wire [7:0]\test_adc1_imp_out_reg[3][17]_0 ;
  wire \test_adc1_imp_out_reg_n_0_[1][17] ;
  wire \test_adc1_imp_out_reg_n_0_[2][17] ;
  wire \test_adc1_imp_out_reg_n_0_[3][17] ;
  wire \test_adc1_out_reg[0][10]_0 ;
  wire \test_adc1_out_reg[0][7]_0 ;
  wire \test_adc1_out_reg[0][7]_1 ;
  wire \test_adc1_out_reg[0][8]_0 ;
  wire \test_adc1_out_reg[0][9]_0 ;
  wire \test_adc1_out_reg[10][10]_0 ;
  wire [5:0]\test_adc1_out_reg[10][16]_0 ;
  wire [7:0]\test_adc1_out_reg[10][17]_0 ;
  wire \test_adc1_out_reg[10][6]_0 ;
  wire \test_adc1_out_reg[10][6]_1 ;
  wire \test_adc1_out_reg[11][10]_0 ;
  wire [6:0]\test_adc1_out_reg[11][16]_0 ;
  wire [8:0]\test_adc1_out_reg[11][17]_0 ;
  wire \test_adc1_out_reg[11][5]_0 ;
  wire \test_adc1_out_reg[12][10]_0 ;
  wire [5:0]\test_adc1_out_reg[12][16]_0 ;
  wire [6:0]\test_adc1_out_reg[12][17]_0 ;
  wire \test_adc1_out_reg[12][5]_0 ;
  wire \test_adc1_out_reg[12][6]_0 ;
  wire \test_adc1_out_reg[12][6]_1 ;
  wire \test_adc1_out_reg[12][7]_0 ;
  wire \test_adc1_out_reg[12][8]_0 ;
  wire \test_adc1_out_reg[13][10]_0 ;
  wire [5:0]\test_adc1_out_reg[13][16]_0 ;
  wire [6:0]\test_adc1_out_reg[13][17]_0 ;
  wire \test_adc1_out_reg[14][10]_0 ;
  wire [5:0]\test_adc1_out_reg[14][16]_0 ;
  wire [7:0]\test_adc1_out_reg[14][17]_0 ;
  wire \test_adc1_out_reg[14][5]_0 ;
  wire \test_adc1_out_reg[14][6]_0 ;
  wire \test_adc1_out_reg[14][6]_1 ;
  wire \test_adc1_out_reg[15][10]_0 ;
  wire [6:0]\test_adc1_out_reg[15][16]_0 ;
  wire [8:0]\test_adc1_out_reg[15][17]_0 ;
  wire \test_adc1_out_reg[15][5]_0 ;
  wire \test_adc1_out_reg[16][10]_0 ;
  wire \test_adc1_out_reg[16][11]_0 ;
  wire \test_adc1_out_reg[16][11]_1 ;
  wire \test_adc1_out_reg[16][12]_0 ;
  wire \test_adc1_out_reg[16][12]_1 ;
  wire [3:0]\test_adc1_out_reg[16][16]_0 ;
  wire [4:0]\test_adc1_out_reg[16][17]_0 ;
  wire \test_adc1_out_reg[16][6]_0 ;
  wire \test_adc1_out_reg[16][7]_0 ;
  wire \test_adc1_out_reg[16][7]_1 ;
  wire \test_adc1_out_reg[16][8]_0 ;
  wire \test_adc1_out_reg[16][9]_0 ;
  wire \test_adc1_out_reg[17][10]_0 ;
  wire [5:0]\test_adc1_out_reg[17][16]_0 ;
  wire [8:0]\test_adc1_out_reg[17][17]_0 ;
  wire \test_adc1_out_reg[17][6]_0 ;
  wire \test_adc1_out_reg[18][10]_0 ;
  wire [5:0]\test_adc1_out_reg[18][16]_0 ;
  wire [6:0]\test_adc1_out_reg[18][17]_0 ;
  wire \test_adc1_out_reg[18][5]_0 ;
  wire \test_adc1_out_reg[18][5]_1 ;
  wire \test_adc1_out_reg[18][6]_0 ;
  wire \test_adc1_out_reg[18][7]_0 ;
  wire \test_adc1_out_reg[18][7]_1 ;
  wire \test_adc1_out_reg[19][10]_0 ;
  wire [5:0]\test_adc1_out_reg[19][16]_0 ;
  wire [8:0]\test_adc1_out_reg[19][17]_0 ;
  wire \test_adc1_out_reg[19][6]_0 ;
  wire \test_adc1_out_reg[1][10]_0 ;
  wire [5:0]\test_adc1_out_reg[1][16]_0 ;
  wire [6:0]\test_adc1_out_reg[1][17]_0 ;
  wire \test_adc1_out_reg[1][7]_0 ;
  wire \test_adc1_out_reg[1][9]_0 ;
  wire \test_adc1_out_reg[20][10]_0 ;
  wire [5:0]\test_adc1_out_reg[20][16]_0 ;
  wire [6:0]\test_adc1_out_reg[20][17]_0 ;
  wire \test_adc1_out_reg[20][7]_0 ;
  wire \test_adc1_out_reg[20][7]_1 ;
  wire \test_adc1_out_reg[20][8]_0 ;
  wire \test_adc1_out_reg[21][10]_0 ;
  wire [5:0]\test_adc1_out_reg[21][16]_0 ;
  wire [7:0]\test_adc1_out_reg[21][17]_0 ;
  wire \test_adc1_out_reg[22][10]_0 ;
  wire [5:0]\test_adc1_out_reg[22][16]_0 ;
  wire [6:0]\test_adc1_out_reg[22][17]_0 ;
  wire \test_adc1_out_reg[22][7]_0 ;
  wire \test_adc1_out_reg[22][7]_1 ;
  wire \test_adc1_out_reg[23][10]_0 ;
  wire [5:0]\test_adc1_out_reg[23][16]_0 ;
  wire [7:0]\test_adc1_out_reg[23][17]_0 ;
  wire \test_adc1_out_reg[24][10]_0 ;
  wire [5:0]\test_adc1_out_reg[24][16]_0 ;
  wire [6:0]\test_adc1_out_reg[24][17]_0 ;
  wire \test_adc1_out_reg[24][7]_0 ;
  wire \test_adc1_out_reg[24][7]_1 ;
  wire \test_adc1_out_reg[24][8]_0 ;
  wire \test_adc1_out_reg[25][10]_0 ;
  wire [5:0]\test_adc1_out_reg[25][16]_0 ;
  wire [7:0]\test_adc1_out_reg[25][17]_0 ;
  wire \test_adc1_out_reg[26][10]_0 ;
  wire [5:0]\test_adc1_out_reg[26][16]_0 ;
  wire [6:0]\test_adc1_out_reg[26][17]_0 ;
  wire \test_adc1_out_reg[26][7]_0 ;
  wire \test_adc1_out_reg[26][7]_1 ;
  wire \test_adc1_out_reg[27][10]_0 ;
  wire [5:0]\test_adc1_out_reg[27][16]_0 ;
  wire [7:0]\test_adc1_out_reg[27][17]_0 ;
  wire \test_adc1_out_reg[28][10]_0 ;
  wire [5:0]\test_adc1_out_reg[28][16]_0 ;
  wire [6:0]\test_adc1_out_reg[28][17]_0 ;
  wire \test_adc1_out_reg[28][6]_0 ;
  wire \test_adc1_out_reg[28][7]_0 ;
  wire \test_adc1_out_reg[28][7]_1 ;
  wire \test_adc1_out_reg[28][8]_0 ;
  wire \test_adc1_out_reg[29][10]_0 ;
  wire [5:0]\test_adc1_out_reg[29][16]_0 ;
  wire [7:0]\test_adc1_out_reg[29][17]_0 ;
  wire \test_adc1_out_reg[29][6]_0 ;
  wire \test_adc1_out_reg[2][10]_0 ;
  wire [5:0]\test_adc1_out_reg[2][16]_0 ;
  wire [6:0]\test_adc1_out_reg[2][17]_0 ;
  wire \test_adc1_out_reg[2][7]_0 ;
  wire \test_adc1_out_reg[2][9]_0 ;
  wire \test_adc1_out_reg[30][10]_0 ;
  wire [5:0]\test_adc1_out_reg[30][16]_0 ;
  wire [6:0]\test_adc1_out_reg[30][17]_0 ;
  wire \test_adc1_out_reg[30][6]_0 ;
  wire \test_adc1_out_reg[30][7]_0 ;
  wire \test_adc1_out_reg[30][7]_1 ;
  wire \test_adc1_out_reg[31][10]_0 ;
  wire [5:0]\test_adc1_out_reg[31][16]_0 ;
  wire [7:0]\test_adc1_out_reg[31][17]_0 ;
  wire \test_adc1_out_reg[31][6]_0 ;
  wire \test_adc1_out_reg[3][10]_0 ;
  wire [5:0]\test_adc1_out_reg[3][16]_0 ;
  wire [6:0]\test_adc1_out_reg[3][17]_0 ;
  wire \test_adc1_out_reg[3][7]_0 ;
  wire \test_adc1_out_reg[3][9]_0 ;
  wire \test_adc1_out_reg[4][10]_0 ;
  wire [5:0]\test_adc1_out_reg[4][16]_0 ;
  wire [6:0]\test_adc1_out_reg[4][17]_0 ;
  wire \test_adc1_out_reg[4][7]_0 ;
  wire \test_adc1_out_reg[4][8]_0 ;
  wire \test_adc1_out_reg[5][10]_0 ;
  wire [5:0]\test_adc1_out_reg[5][16]_0 ;
  wire [7:0]\test_adc1_out_reg[5][17]_0 ;
  wire \test_adc1_out_reg[6][10]_0 ;
  wire [5:0]\test_adc1_out_reg[6][16]_0 ;
  wire [7:0]\test_adc1_out_reg[6][17]_0 ;
  wire \test_adc1_out_reg[7][10]_0 ;
  wire [5:0]\test_adc1_out_reg[7][16]_0 ;
  wire [7:0]\test_adc1_out_reg[7][17]_0 ;
  wire \test_adc1_out_reg[8][10]_0 ;
  wire [5:0]\test_adc1_out_reg[8][16]_0 ;
  wire [6:0]\test_adc1_out_reg[8][17]_0 ;
  wire \test_adc1_out_reg[8][5]_0 ;
  wire \test_adc1_out_reg[8][6]_0 ;
  wire \test_adc1_out_reg[8][6]_1 ;
  wire \test_adc1_out_reg[8][7]_0 ;
  wire \test_adc1_out_reg[8][7]_1 ;
  wire \test_adc1_out_reg[8][8]_0 ;
  wire \test_adc1_out_reg[9][10]_0 ;
  wire [5:0]\test_adc1_out_reg[9][16]_0 ;
  wire [6:0]\test_adc1_out_reg[9][17]_0 ;
  wire \test_adc1_out_reg_n_0_[10][17] ;
  wire \test_adc1_out_reg_n_0_[10][7] ;
  wire \test_adc1_out_reg_n_0_[10][8] ;
  wire \test_adc1_out_reg_n_0_[10][9] ;
  wire \test_adc1_out_reg_n_0_[11][17] ;
  wire \test_adc1_out_reg_n_0_[11][7] ;
  wire \test_adc1_out_reg_n_0_[11][8] ;
  wire \test_adc1_out_reg_n_0_[11][9] ;
  wire \test_adc1_out_reg_n_0_[12][17] ;
  wire \test_adc1_out_reg_n_0_[12][7] ;
  wire \test_adc1_out_reg_n_0_[12][9] ;
  wire \test_adc1_out_reg_n_0_[13][17] ;
  wire \test_adc1_out_reg_n_0_[13][8] ;
  wire \test_adc1_out_reg_n_0_[13][9] ;
  wire \test_adc1_out_reg_n_0_[14][17] ;
  wire \test_adc1_out_reg_n_0_[14][7] ;
  wire \test_adc1_out_reg_n_0_[14][8] ;
  wire \test_adc1_out_reg_n_0_[14][9] ;
  wire \test_adc1_out_reg_n_0_[15][17] ;
  wire \test_adc1_out_reg_n_0_[15][7] ;
  wire \test_adc1_out_reg_n_0_[15][8] ;
  wire \test_adc1_out_reg_n_0_[15][9] ;
  wire \test_adc1_out_reg_n_0_[16][17] ;
  wire \test_adc1_out_reg_n_0_[17][17] ;
  wire \test_adc1_out_reg_n_0_[17][5] ;
  wire \test_adc1_out_reg_n_0_[17][7] ;
  wire \test_adc1_out_reg_n_0_[17][8] ;
  wire \test_adc1_out_reg_n_0_[17][9] ;
  wire \test_adc1_out_reg_n_0_[18][17] ;
  wire \test_adc1_out_reg_n_0_[18][8] ;
  wire \test_adc1_out_reg_n_0_[18][9] ;
  wire \test_adc1_out_reg_n_0_[19][17] ;
  wire \test_adc1_out_reg_n_0_[19][5] ;
  wire \test_adc1_out_reg_n_0_[19][7] ;
  wire \test_adc1_out_reg_n_0_[19][8] ;
  wire \test_adc1_out_reg_n_0_[19][9] ;
  wire \test_adc1_out_reg_n_0_[1][17] ;
  wire \test_adc1_out_reg_n_0_[1][7] ;
  wire \test_adc1_out_reg_n_0_[1][8] ;
  wire \test_adc1_out_reg_n_0_[20][17] ;
  wire \test_adc1_out_reg_n_0_[20][9] ;
  wire \test_adc1_out_reg_n_0_[21][17] ;
  wire \test_adc1_out_reg_n_0_[21][7] ;
  wire \test_adc1_out_reg_n_0_[21][8] ;
  wire \test_adc1_out_reg_n_0_[21][9] ;
  wire \test_adc1_out_reg_n_0_[22][17] ;
  wire \test_adc1_out_reg_n_0_[22][8] ;
  wire \test_adc1_out_reg_n_0_[22][9] ;
  wire \test_adc1_out_reg_n_0_[23][17] ;
  wire \test_adc1_out_reg_n_0_[23][7] ;
  wire \test_adc1_out_reg_n_0_[23][8] ;
  wire \test_adc1_out_reg_n_0_[23][9] ;
  wire \test_adc1_out_reg_n_0_[24][17] ;
  wire \test_adc1_out_reg_n_0_[24][9] ;
  wire \test_adc1_out_reg_n_0_[25][17] ;
  wire \test_adc1_out_reg_n_0_[25][7] ;
  wire \test_adc1_out_reg_n_0_[25][8] ;
  wire \test_adc1_out_reg_n_0_[25][9] ;
  wire \test_adc1_out_reg_n_0_[26][17] ;
  wire \test_adc1_out_reg_n_0_[26][8] ;
  wire \test_adc1_out_reg_n_0_[26][9] ;
  wire \test_adc1_out_reg_n_0_[27][17] ;
  wire \test_adc1_out_reg_n_0_[27][7] ;
  wire \test_adc1_out_reg_n_0_[27][8] ;
  wire \test_adc1_out_reg_n_0_[27][9] ;
  wire \test_adc1_out_reg_n_0_[28][17] ;
  wire \test_adc1_out_reg_n_0_[28][9] ;
  wire \test_adc1_out_reg_n_0_[29][17] ;
  wire \test_adc1_out_reg_n_0_[29][7] ;
  wire \test_adc1_out_reg_n_0_[29][8] ;
  wire \test_adc1_out_reg_n_0_[29][9] ;
  wire \test_adc1_out_reg_n_0_[2][17] ;
  wire \test_adc1_out_reg_n_0_[2][7] ;
  wire \test_adc1_out_reg_n_0_[2][8] ;
  wire \test_adc1_out_reg_n_0_[30][17] ;
  wire \test_adc1_out_reg_n_0_[30][8] ;
  wire \test_adc1_out_reg_n_0_[30][9] ;
  wire \test_adc1_out_reg_n_0_[31][17] ;
  wire \test_adc1_out_reg_n_0_[31][7] ;
  wire \test_adc1_out_reg_n_0_[31][8] ;
  wire \test_adc1_out_reg_n_0_[31][9] ;
  wire \test_adc1_out_reg_n_0_[3][17] ;
  wire \test_adc1_out_reg_n_0_[3][7] ;
  wire \test_adc1_out_reg_n_0_[3][8] ;
  wire \test_adc1_out_reg_n_0_[4][17] ;
  wire \test_adc1_out_reg_n_0_[4][7] ;
  wire \test_adc1_out_reg_n_0_[4][9] ;
  wire \test_adc1_out_reg_n_0_[5][17] ;
  wire \test_adc1_out_reg_n_0_[5][7] ;
  wire \test_adc1_out_reg_n_0_[5][8] ;
  wire \test_adc1_out_reg_n_0_[5][9] ;
  wire \test_adc1_out_reg_n_0_[6][17] ;
  wire \test_adc1_out_reg_n_0_[6][7] ;
  wire \test_adc1_out_reg_n_0_[6][8] ;
  wire \test_adc1_out_reg_n_0_[6][9] ;
  wire \test_adc1_out_reg_n_0_[7][17] ;
  wire \test_adc1_out_reg_n_0_[7][7] ;
  wire \test_adc1_out_reg_n_0_[7][8] ;
  wire \test_adc1_out_reg_n_0_[7][9] ;
  wire \test_adc1_out_reg_n_0_[8][17] ;
  wire \test_adc1_out_reg_n_0_[8][9] ;
  wire \test_adc1_out_reg_n_0_[9][17] ;
  wire \test_adc1_out_reg_n_0_[9][8] ;
  wire \test_adc1_out_reg_n_0_[9][9] ;
  wire \test_adc2_out_reg[0][10]_0 ;
  wire \test_adc2_out_reg[0][11]_0 ;
  wire \test_adc2_out_reg[0][12]_0 ;
  wire \test_adc2_out_reg[0][12]_1 ;
  wire \test_adc2_out_reg[0][13]_0 ;
  wire \test_adc2_out_reg[0][13]_1 ;
  wire [2:0]\test_adc2_out_reg[0][16]_0 ;
  wire [3:0]\test_adc2_out_reg[0][17]_0 ;
  wire \test_adc2_out_reg[0][7]_0 ;
  wire \test_adc2_out_reg[0][7]_1 ;
  wire \test_adc2_out_reg[0][8]_0 ;
  wire \test_adc2_out_reg[0][9]_0 ;
  wire \test_adc2_out_reg[0][9]_1 ;
  wire \test_adc2_out_reg[10][11]_0 ;
  wire [5:0]\test_adc2_out_reg[10][16]_0 ;
  wire [8:0]\test_adc2_out_reg[10][17]_0 ;
  wire \test_adc2_out_reg[10][5]_0 ;
  wire \test_adc2_out_reg[10][6]_0 ;
  wire \test_adc2_out_reg[10][6]_1 ;
  wire \test_adc2_out_reg[10][8]_0 ;
  wire \test_adc2_out_reg[11][11]_0 ;
  wire [6:0]\test_adc2_out_reg[11][16]_0 ;
  wire [9:0]\test_adc2_out_reg[11][17]_0 ;
  wire \test_adc2_out_reg[11][5]_0 ;
  wire \test_adc2_out_reg[11][8]_0 ;
  wire \test_adc2_out_reg[12][11]_0 ;
  wire [4:0]\test_adc2_out_reg[12][16]_0 ;
  wire [6:0]\test_adc2_out_reg[12][17]_0 ;
  wire \test_adc2_out_reg[12][5]_0 ;
  wire \test_adc2_out_reg[12][6]_0 ;
  wire \test_adc2_out_reg[12][6]_1 ;
  wire \test_adc2_out_reg[12][7]_0 ;
  wire \test_adc2_out_reg[12][8]_0 ;
  wire \test_adc2_out_reg[12][9]_0 ;
  wire \test_adc2_out_reg[12][9]_1 ;
  wire \test_adc2_out_reg[13][11]_0 ;
  wire [6:0]\test_adc2_out_reg[13][16]_0 ;
  wire [9:0]\test_adc2_out_reg[13][17]_0 ;
  wire \test_adc2_out_reg[13][5]_0 ;
  wire \test_adc2_out_reg[13][8]_0 ;
  wire \test_adc2_out_reg[14][11]_0 ;
  wire [5:0]\test_adc2_out_reg[14][16]_0 ;
  wire [8:0]\test_adc2_out_reg[14][17]_0 ;
  wire \test_adc2_out_reg[14][5]_0 ;
  wire \test_adc2_out_reg[14][6]_0 ;
  wire \test_adc2_out_reg[14][6]_1 ;
  wire \test_adc2_out_reg[14][8]_0 ;
  wire \test_adc2_out_reg[15][11]_0 ;
  wire [6:0]\test_adc2_out_reg[15][16]_0 ;
  wire [9:0]\test_adc2_out_reg[15][17]_0 ;
  wire \test_adc2_out_reg[15][5]_0 ;
  wire \test_adc2_out_reg[15][8]_0 ;
  wire \test_adc2_out_reg[16][10]_0 ;
  wire \test_adc2_out_reg[16][11]_0 ;
  wire \test_adc2_out_reg[16][12]_0 ;
  wire \test_adc2_out_reg[16][12]_1 ;
  wire \test_adc2_out_reg[16][13]_0 ;
  wire \test_adc2_out_reg[16][13]_1 ;
  wire [2:0]\test_adc2_out_reg[16][16]_0 ;
  wire [3:0]\test_adc2_out_reg[16][17]_0 ;
  wire \test_adc2_out_reg[16][6]_0 ;
  wire \test_adc2_out_reg[16][7]_0 ;
  wire \test_adc2_out_reg[16][7]_1 ;
  wire \test_adc2_out_reg[16][8]_0 ;
  wire \test_adc2_out_reg[16][9]_0 ;
  wire \test_adc2_out_reg[16][9]_1 ;
  wire \test_adc2_out_reg[17][11]_0 ;
  wire [5:0]\test_adc2_out_reg[17][16]_0 ;
  wire [9:0]\test_adc2_out_reg[17][17]_0 ;
  wire \test_adc2_out_reg[17][6]_0 ;
  wire \test_adc2_out_reg[17][8]_0 ;
  wire \test_adc2_out_reg[18][11]_0 ;
  wire [5:0]\test_adc2_out_reg[18][16]_0 ;
  wire [7:0]\test_adc2_out_reg[18][17]_0 ;
  wire \test_adc2_out_reg[18][5]_0 ;
  wire \test_adc2_out_reg[18][5]_1 ;
  wire \test_adc2_out_reg[18][6]_0 ;
  wire \test_adc2_out_reg[18][7]_0 ;
  wire \test_adc2_out_reg[18][7]_1 ;
  wire \test_adc2_out_reg[18][8]_0 ;
  wire \test_adc2_out_reg[19][11]_0 ;
  wire [5:0]\test_adc2_out_reg[19][16]_0 ;
  wire [9:0]\test_adc2_out_reg[19][17]_0 ;
  wire \test_adc2_out_reg[19][6]_0 ;
  wire \test_adc2_out_reg[19][8]_0 ;
  wire \test_adc2_out_reg[1][11]_0 ;
  wire [5:0]\test_adc2_out_reg[1][16]_0 ;
  wire [8:0]\test_adc2_out_reg[1][17]_0 ;
  wire \test_adc2_out_reg[1][8]_0 ;
  wire \test_adc2_out_reg[20][11]_0 ;
  wire [4:0]\test_adc2_out_reg[20][16]_0 ;
  wire [6:0]\test_adc2_out_reg[20][17]_0 ;
  wire \test_adc2_out_reg[20][8]_0 ;
  wire \test_adc2_out_reg[20][9]_0 ;
  wire \test_adc2_out_reg[20][9]_1 ;
  wire \test_adc2_out_reg[21][11]_0 ;
  wire [5:0]\test_adc2_out_reg[21][16]_0 ;
  wire [7:0]\test_adc2_out_reg[21][17]_0 ;
  wire \test_adc2_out_reg[21][8]_0 ;
  wire \test_adc2_out_reg[22][11]_0 ;
  wire [5:0]\test_adc2_out_reg[22][16]_0 ;
  wire [7:0]\test_adc2_out_reg[22][17]_0 ;
  wire \test_adc2_out_reg[22][8]_0 ;
  wire \test_adc2_out_reg[23][11]_0 ;
  wire [5:0]\test_adc2_out_reg[23][16]_0 ;
  wire [7:0]\test_adc2_out_reg[23][17]_0 ;
  wire \test_adc2_out_reg[23][8]_0 ;
  wire \test_adc2_out_reg[24][10]_0 ;
  wire \test_adc2_out_reg[24][11]_0 ;
  wire \test_adc2_out_reg[24][12]_0 ;
  wire \test_adc2_out_reg[24][12]_1 ;
  wire \test_adc2_out_reg[24][13]_0 ;
  wire \test_adc2_out_reg[24][13]_1 ;
  wire [2:0]\test_adc2_out_reg[24][16]_0 ;
  wire [3:0]\test_adc2_out_reg[24][17]_0 ;
  wire \test_adc2_out_reg[24][8]_0 ;
  wire \test_adc2_out_reg[24][9]_0 ;
  wire \test_adc2_out_reg[24][9]_1 ;
  wire \test_adc2_out_reg[25][11]_0 ;
  wire [5:0]\test_adc2_out_reg[25][16]_0 ;
  wire [7:0]\test_adc2_out_reg[25][17]_0 ;
  wire \test_adc2_out_reg[25][8]_0 ;
  wire \test_adc2_out_reg[26][11]_0 ;
  wire [5:0]\test_adc2_out_reg[26][16]_0 ;
  wire [7:0]\test_adc2_out_reg[26][17]_0 ;
  wire \test_adc2_out_reg[26][8]_0 ;
  wire \test_adc2_out_reg[27][11]_0 ;
  wire [5:0]\test_adc2_out_reg[27][16]_0 ;
  wire [7:0]\test_adc2_out_reg[27][17]_0 ;
  wire \test_adc2_out_reg[27][8]_0 ;
  wire \test_adc2_out_reg[28][11]_0 ;
  wire [4:0]\test_adc2_out_reg[28][16]_0 ;
  wire [6:0]\test_adc2_out_reg[28][17]_0 ;
  wire \test_adc2_out_reg[28][6]_0 ;
  wire \test_adc2_out_reg[28][7]_0 ;
  wire \test_adc2_out_reg[28][7]_1 ;
  wire \test_adc2_out_reg[28][8]_0 ;
  wire \test_adc2_out_reg[28][9]_0 ;
  wire \test_adc2_out_reg[28][9]_1 ;
  wire \test_adc2_out_reg[29][11]_0 ;
  wire [5:0]\test_adc2_out_reg[29][16]_0 ;
  wire [8:0]\test_adc2_out_reg[29][17]_0 ;
  wire \test_adc2_out_reg[29][6]_0 ;
  wire \test_adc2_out_reg[29][8]_0 ;
  wire \test_adc2_out_reg[2][11]_0 ;
  wire [4:0]\test_adc2_out_reg[2][16]_0 ;
  wire [5:0]\test_adc2_out_reg[2][17]_0 ;
  wire \test_adc2_out_reg[30][11]_0 ;
  wire [5:0]\test_adc2_out_reg[30][16]_0 ;
  wire [7:0]\test_adc2_out_reg[30][17]_0 ;
  wire \test_adc2_out_reg[30][6]_0 ;
  wire \test_adc2_out_reg[30][7]_0 ;
  wire \test_adc2_out_reg[30][7]_1 ;
  wire \test_adc2_out_reg[30][8]_0 ;
  wire \test_adc2_out_reg[31][11]_0 ;
  wire [5:0]\test_adc2_out_reg[31][16]_0 ;
  wire \test_adc2_out_reg[31][17]_0 ;
  wire [8:0]\test_adc2_out_reg[31][17]_1 ;
  wire \test_adc2_out_reg[31][6]_0 ;
  wire \test_adc2_out_reg[31][8]_0 ;
  wire \test_adc2_out_reg[3][11]_0 ;
  wire [4:0]\test_adc2_out_reg[3][16]_0 ;
  wire [5:0]\test_adc2_out_reg[3][17]_0 ;
  wire \test_adc2_out_reg[4][11]_0 ;
  wire [4:0]\test_adc2_out_reg[4][16]_0 ;
  wire [5:0]\test_adc2_out_reg[4][17]_0 ;
  wire \test_adc2_out_reg[5][11]_0 ;
  wire [4:0]\test_adc2_out_reg[5][16]_0 ;
  wire [5:0]\test_adc2_out_reg[5][17]_0 ;
  wire \test_adc2_out_reg[6][11]_0 ;
  wire [5:0]\test_adc2_out_reg[6][16]_0 ;
  wire [8:0]\test_adc2_out_reg[6][17]_0 ;
  wire \test_adc2_out_reg[6][8]_0 ;
  wire \test_adc2_out_reg[7][11]_0 ;
  wire [5:0]\test_adc2_out_reg[7][16]_0 ;
  wire [8:0]\test_adc2_out_reg[7][17]_0 ;
  wire \test_adc2_out_reg[7][8]_0 ;
  wire \test_adc2_out_reg[8][10]_0 ;
  wire \test_adc2_out_reg[8][11]_0 ;
  wire \test_adc2_out_reg[8][12]_0 ;
  wire \test_adc2_out_reg[8][12]_1 ;
  wire \test_adc2_out_reg[8][13]_0 ;
  wire \test_adc2_out_reg[8][13]_1 ;
  wire [2:0]\test_adc2_out_reg[8][16]_0 ;
  wire [3:0]\test_adc2_out_reg[8][17]_0 ;
  wire \test_adc2_out_reg[8][5]_0 ;
  wire \test_adc2_out_reg[8][6]_0 ;
  wire \test_adc2_out_reg[8][6]_1 ;
  wire \test_adc2_out_reg[8][7]_0 ;
  wire \test_adc2_out_reg[8][7]_1 ;
  wire \test_adc2_out_reg[8][8]_0 ;
  wire \test_adc2_out_reg[8][9]_0 ;
  wire \test_adc2_out_reg[8][9]_1 ;
  wire \test_adc2_out_reg[9][11]_0 ;
  wire [6:0]\test_adc2_out_reg[9][16]_0 ;
  wire [9:0]\test_adc2_out_reg[9][17]_0 ;
  wire \test_adc2_out_reg[9][5]_0 ;
  wire \test_adc2_out_reg[9][8]_0 ;
  wire \test_adc2_out_reg_n_0_[0][10] ;
  wire \test_adc2_out_reg_n_0_[0][17] ;
  wire \test_adc2_out_reg_n_0_[10][10] ;
  wire \test_adc2_out_reg_n_0_[10][17] ;
  wire \test_adc2_out_reg_n_0_[10][7] ;
  wire \test_adc2_out_reg_n_0_[11][10] ;
  wire \test_adc2_out_reg_n_0_[11][17] ;
  wire \test_adc2_out_reg_n_0_[11][7] ;
  wire \test_adc2_out_reg_n_0_[12][10] ;
  wire \test_adc2_out_reg_n_0_[12][17] ;
  wire \test_adc2_out_reg_n_0_[12][7] ;
  wire \test_adc2_out_reg_n_0_[13][10] ;
  wire \test_adc2_out_reg_n_0_[13][17] ;
  wire \test_adc2_out_reg_n_0_[13][7] ;
  wire \test_adc2_out_reg_n_0_[14][10] ;
  wire \test_adc2_out_reg_n_0_[14][17] ;
  wire \test_adc2_out_reg_n_0_[14][7] ;
  wire \test_adc2_out_reg_n_0_[15][10] ;
  wire \test_adc2_out_reg_n_0_[15][17] ;
  wire \test_adc2_out_reg_n_0_[15][7] ;
  wire \test_adc2_out_reg_n_0_[16][10] ;
  wire \test_adc2_out_reg_n_0_[16][17] ;
  wire \test_adc2_out_reg_n_0_[17][10] ;
  wire \test_adc2_out_reg_n_0_[17][17] ;
  wire \test_adc2_out_reg_n_0_[17][5] ;
  wire \test_adc2_out_reg_n_0_[17][7] ;
  wire \test_adc2_out_reg_n_0_[18][10] ;
  wire \test_adc2_out_reg_n_0_[18][17] ;
  wire \test_adc2_out_reg_n_0_[19][10] ;
  wire \test_adc2_out_reg_n_0_[19][17] ;
  wire \test_adc2_out_reg_n_0_[19][5] ;
  wire \test_adc2_out_reg_n_0_[19][7] ;
  wire \test_adc2_out_reg_n_0_[1][10] ;
  wire \test_adc2_out_reg_n_0_[1][17] ;
  wire \test_adc2_out_reg_n_0_[1][7] ;
  wire \test_adc2_out_reg_n_0_[20][10] ;
  wire \test_adc2_out_reg_n_0_[20][17] ;
  wire \test_adc2_out_reg_n_0_[21][10] ;
  wire \test_adc2_out_reg_n_0_[21][17] ;
  wire \test_adc2_out_reg_n_0_[22][10] ;
  wire \test_adc2_out_reg_n_0_[22][17] ;
  wire \test_adc2_out_reg_n_0_[23][10] ;
  wire \test_adc2_out_reg_n_0_[23][17] ;
  wire \test_adc2_out_reg_n_0_[24][10] ;
  wire \test_adc2_out_reg_n_0_[24][17] ;
  wire \test_adc2_out_reg_n_0_[25][10] ;
  wire \test_adc2_out_reg_n_0_[25][17] ;
  wire \test_adc2_out_reg_n_0_[26][10] ;
  wire \test_adc2_out_reg_n_0_[26][17] ;
  wire \test_adc2_out_reg_n_0_[27][10] ;
  wire \test_adc2_out_reg_n_0_[27][17] ;
  wire \test_adc2_out_reg_n_0_[28][10] ;
  wire \test_adc2_out_reg_n_0_[28][17] ;
  wire \test_adc2_out_reg_n_0_[29][10] ;
  wire \test_adc2_out_reg_n_0_[29][17] ;
  wire \test_adc2_out_reg_n_0_[29][7] ;
  wire \test_adc2_out_reg_n_0_[2][17] ;
  wire \test_adc2_out_reg_n_0_[30][10] ;
  wire \test_adc2_out_reg_n_0_[30][17] ;
  wire \test_adc2_out_reg_n_0_[31][10] ;
  wire \test_adc2_out_reg_n_0_[31][17] ;
  wire \test_adc2_out_reg_n_0_[31][7] ;
  wire \test_adc2_out_reg_n_0_[3][17] ;
  wire \test_adc2_out_reg_n_0_[4][17] ;
  wire \test_adc2_out_reg_n_0_[5][17] ;
  wire \test_adc2_out_reg_n_0_[6][10] ;
  wire \test_adc2_out_reg_n_0_[6][17] ;
  wire \test_adc2_out_reg_n_0_[6][7] ;
  wire \test_adc2_out_reg_n_0_[7][10] ;
  wire \test_adc2_out_reg_n_0_[7][17] ;
  wire \test_adc2_out_reg_n_0_[7][7] ;
  wire \test_adc2_out_reg_n_0_[8][10] ;
  wire \test_adc2_out_reg_n_0_[8][17] ;
  wire \test_adc2_out_reg_n_0_[9][10] ;
  wire \test_adc2_out_reg_n_0_[9][17] ;
  wire \test_adc2_out_reg_n_0_[9][7] ;

  LUT6 #(
    .INIT(64'hF0FFF000EECCEECC)) 
    adc_res1_o_i_1
       (.I0(adc_res1_o_reg_i_2_n_0),
        .I1(adc_res1_o_i_3_n_0),
        .I2(adc_res1_o_reg_i_4_n_0),
        .I3(adc_res1_o_reg_0[3]),
        .I4(adc_res1_o_reg_i_5_n_0),
        .I5(adc_res1_o_reg_0[4]),
        .O(adc_res1));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adc_res1_o_i_10
       (.I0(\test_adc1_out_reg_n_0_[7][17] ),
        .I1(\test_adc1_out_reg_n_0_[6][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc1_out_reg_n_0_[5][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc1_out_reg_n_0_[4][17] ),
        .O(adc_res1_o_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res1_o_i_11
       (.I0(\test_adc1_out_reg_n_0_[27][17] ),
        .I1(\test_adc1_out_reg_n_0_[26][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc1_out_reg_n_0_[25][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc1_out_reg_n_0_[24][17] ),
        .O(adc_res1_o_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res1_o_i_12
       (.I0(\test_adc1_out_reg_n_0_[31][17] ),
        .I1(\test_adc1_out_reg_n_0_[30][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc1_out_reg_n_0_[29][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc1_out_reg_n_0_[28][17] ),
        .O(adc_res1_o_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res1_o_i_13
       (.I0(\test_adc1_out_reg_n_0_[19][17] ),
        .I1(\test_adc1_out_reg_n_0_[18][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc1_out_reg_n_0_[17][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc1_out_reg_n_0_[16][17] ),
        .O(adc_res1_o_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res1_o_i_14
       (.I0(\test_adc1_out_reg_n_0_[23][17] ),
        .I1(\test_adc1_out_reg_n_0_[22][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc1_out_reg_n_0_[21][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc1_out_reg_n_0_[20][17] ),
        .O(adc_res1_o_i_14_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    adc_res1_o_i_15
       (.I0(\test_adc1_imp_out_reg_n_0_[2][17] ),
        .I1(stim_en_vec_s[2]),
        .I2(\test_adc1_out_reg_n_0_[2][17] ),
        .O(adc_res1_o_i_15_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    adc_res1_o_i_16
       (.I0(p_2_in),
        .I1(stim_en_vec_s[0]),
        .I2(p_1_in),
        .O(adc_res1_o_i_16_n_0));
  LUT6 #(
    .INIT(64'h0000000000FFB8B8)) 
    adc_res1_o_i_3
       (.I0(adc_res1_o_i_8_n_0),
        .I1(adc_res1_o_reg_0[1]),
        .I2(adc_res1_o_i_9_n_0),
        .I3(adc_res1_o_i_10_n_0),
        .I4(adc_res1_o_reg_0[2]),
        .I5(adc_res1_o_reg_0[3]),
        .O(adc_res1_o_i_3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res1_o_i_6
       (.I0(\test_adc1_out_reg_n_0_[11][17] ),
        .I1(\test_adc1_out_reg_n_0_[10][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc1_out_reg_n_0_[9][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc1_out_reg_n_0_[8][17] ),
        .O(adc_res1_o_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res1_o_i_7
       (.I0(\test_adc1_out_reg_n_0_[15][17] ),
        .I1(\test_adc1_out_reg_n_0_[14][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc1_out_reg_n_0_[13][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc1_out_reg_n_0_[12][17] ),
        .O(adc_res1_o_i_7_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    adc_res1_o_i_8
       (.I0(\test_adc1_imp_out_reg_n_0_[3][17] ),
        .I1(stim_en_vec_s[3]),
        .I2(\test_adc1_out_reg_n_0_[3][17] ),
        .I3(adc_res1_o_reg_0[0]),
        .I4(adc_res1_o_i_15_n_0),
        .O(adc_res1_o_i_8_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    adc_res1_o_i_9
       (.I0(\test_adc1_imp_out_reg_n_0_[1][17] ),
        .I1(stim_en_vec_s[1]),
        .I2(\test_adc1_out_reg_n_0_[1][17] ),
        .I3(adc_res1_o_reg_0[0]),
        .I4(adc_res1_o_i_16_n_0),
        .O(adc_res1_o_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_res1_o_reg
       (.C(clk_adc1_gated_s_BUFG),
        .CE(resetn_top_sync_o),
        .D(adc_res1),
        .Q(adc_res1_o),
        .R(1'b0));
  MUXF7 adc_res1_o_reg_i_2
       (.I0(adc_res1_o_i_6_n_0),
        .I1(adc_res1_o_i_7_n_0),
        .O(adc_res1_o_reg_i_2_n_0),
        .S(adc_res1_o_reg_0[2]));
  MUXF7 adc_res1_o_reg_i_4
       (.I0(adc_res1_o_i_11_n_0),
        .I1(adc_res1_o_i_12_n_0),
        .O(adc_res1_o_reg_i_4_n_0),
        .S(adc_res1_o_reg_0[2]));
  MUXF7 adc_res1_o_reg_i_5
       (.I0(adc_res1_o_i_13_n_0),
        .I1(adc_res1_o_i_14_n_0),
        .O(adc_res1_o_reg_i_5_n_0),
        .S(adc_res1_o_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res2_o_i_1
       (.I0(adc_res2_o_reg_i_2_n_0),
        .I1(adc_res2_o_reg_i_3_n_0),
        .I2(adc_res1_o_reg_0[4]),
        .I3(adc_res2_o_reg_i_4_n_0),
        .I4(adc_res1_o_reg_0[3]),
        .I5(adc_res2_o_reg_i_5_n_0),
        .O(adc_res2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res2_o_i_10
       (.I0(\test_adc2_out_reg_n_0_[11][17] ),
        .I1(\test_adc2_out_reg_n_0_[10][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc2_out_reg_n_0_[9][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc2_out_reg_n_0_[8][17] ),
        .O(adc_res2_o_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res2_o_i_11
       (.I0(\test_adc2_out_reg_n_0_[15][17] ),
        .I1(\test_adc2_out_reg_n_0_[14][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc2_out_reg_n_0_[13][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc2_out_reg_n_0_[12][17] ),
        .O(adc_res2_o_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res2_o_i_12
       (.I0(\test_adc2_out_reg_n_0_[3][17] ),
        .I1(\test_adc2_out_reg_n_0_[2][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc2_out_reg_n_0_[1][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc2_out_reg_n_0_[0][17] ),
        .O(adc_res2_o_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res2_o_i_13
       (.I0(\test_adc2_out_reg_n_0_[7][17] ),
        .I1(\test_adc2_out_reg_n_0_[6][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc2_out_reg_n_0_[5][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc2_out_reg_n_0_[4][17] ),
        .O(adc_res2_o_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res2_o_i_6
       (.I0(\test_adc2_out_reg_n_0_[27][17] ),
        .I1(\test_adc2_out_reg_n_0_[26][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc2_out_reg_n_0_[25][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc2_out_reg_n_0_[24][17] ),
        .O(adc_res2_o_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res2_o_i_7
       (.I0(\test_adc2_out_reg_n_0_[31][17] ),
        .I1(\test_adc2_out_reg_n_0_[30][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc2_out_reg_n_0_[29][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc2_out_reg_n_0_[28][17] ),
        .O(adc_res2_o_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res2_o_i_8
       (.I0(\test_adc2_out_reg_n_0_[19][17] ),
        .I1(\test_adc2_out_reg_n_0_[18][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc2_out_reg_n_0_[17][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc2_out_reg_n_0_[16][17] ),
        .O(adc_res2_o_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adc_res2_o_i_9
       (.I0(\test_adc2_out_reg_n_0_[23][17] ),
        .I1(\test_adc2_out_reg_n_0_[22][17] ),
        .I2(adc_res1_o_reg_0[1]),
        .I3(\test_adc2_out_reg_n_0_[21][17] ),
        .I4(adc_res1_o_reg_0[0]),
        .I5(\test_adc2_out_reg_n_0_[20][17] ),
        .O(adc_res2_o_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_res2_o_reg
       (.C(clk_adc2_gated_s_BUFG),
        .CE(resetn_top_sync_o),
        .D(adc_res2),
        .Q(adc_res2_o),
        .R(1'b0));
  MUXF7 adc_res2_o_reg_i_2
       (.I0(adc_res2_o_i_6_n_0),
        .I1(adc_res2_o_i_7_n_0),
        .O(adc_res2_o_reg_i_2_n_0),
        .S(adc_res1_o_reg_0[2]));
  MUXF7 adc_res2_o_reg_i_3
       (.I0(adc_res2_o_i_8_n_0),
        .I1(adc_res2_o_i_9_n_0),
        .O(adc_res2_o_reg_i_3_n_0),
        .S(adc_res1_o_reg_0[2]));
  MUXF7 adc_res2_o_reg_i_4
       (.I0(adc_res2_o_i_10_n_0),
        .I1(adc_res2_o_i_11_n_0),
        .O(adc_res2_o_reg_i_4_n_0),
        .S(adc_res1_o_reg_0[2]));
  MUXF7 adc_res2_o_reg_i_5
       (.I0(adc_res2_o_i_12_n_0),
        .I1(adc_res2_o_i_13_n_0),
        .O(adc_res2_o_reg_i_5_n_0),
        .S(adc_res1_o_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[0][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[0][10]_1 ),
        .Q(\test_adc1_imp_out_reg[0][10]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[0][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[0][11]_1 ),
        .Q(\test_adc1_imp_out_reg[0][11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[0][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[0][17]_0 [0]),
        .Q(\test_adc1_imp_out_reg[0][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[0][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[0][17]_0 [1]),
        .Q(\test_adc1_imp_out_reg[0][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[0][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[0][17]_0 [2]),
        .Q(\test_adc1_imp_out_reg[0][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[0][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[0][17]_0 [3]),
        .Q(\test_adc1_imp_out_reg[0][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[0][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[0][17]_0 [4]),
        .Q(\test_adc1_imp_out_reg[0][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[0][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[0][17]_0 [5]),
        .Q(p_2_in));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[1][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[1][17]_0 [0]),
        .Q(\test_adc1_imp_out_reg[1][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[1][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[1][17]_0 [1]),
        .Q(\test_adc1_imp_out_reg[1][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[1][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[1][17]_0 [2]),
        .Q(\test_adc1_imp_out_reg[1][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[1][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[1][17]_0 [3]),
        .Q(\test_adc1_imp_out_reg[1][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[1][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[1][17]_0 [4]),
        .Q(\test_adc1_imp_out_reg[1][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[1][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[1][17]_0 [5]),
        .Q(\test_adc1_imp_out_reg[1][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[1][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[1][17]_0 [6]),
        .Q(\test_adc1_imp_out_reg[1][16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[1][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[1][17]_0 [7]),
        .Q(\test_adc1_imp_out_reg_n_0_[1][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[2][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[2][17]_0 [0]),
        .Q(\test_adc1_imp_out_reg[2][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[2][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[2][17]_0 [1]),
        .Q(\test_adc1_imp_out_reg[2][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[2][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[2][17]_0 [2]),
        .Q(\test_adc1_imp_out_reg[2][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[2][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[2][17]_0 [3]),
        .Q(\test_adc1_imp_out_reg[2][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[2][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[2][17]_0 [4]),
        .Q(\test_adc1_imp_out_reg[2][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[2][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[2][17]_0 [5]),
        .Q(\test_adc1_imp_out_reg[2][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[2][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[2][17]_0 [6]),
        .Q(\test_adc1_imp_out_reg[2][16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[2][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[2][17]_0 [7]),
        .Q(\test_adc1_imp_out_reg_n_0_[2][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[3][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[3][17]_0 [0]),
        .Q(\test_adc1_imp_out_reg[3][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[3][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[3][17]_0 [1]),
        .Q(\test_adc1_imp_out_reg[3][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[3][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[3][17]_0 [2]),
        .Q(\test_adc1_imp_out_reg[3][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[3][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[3][17]_0 [3]),
        .Q(\test_adc1_imp_out_reg[3][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[3][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[3][17]_0 [4]),
        .Q(\test_adc1_imp_out_reg[3][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[3][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[3][17]_0 [5]),
        .Q(\test_adc1_imp_out_reg[3][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[3][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[3][17]_0 [6]),
        .Q(\test_adc1_imp_out_reg[3][16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_imp_out_reg[3][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_imp_out_reg[3][17]_0 [7]),
        .Q(\test_adc1_imp_out_reg_n_0_[3][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[0][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[0][9]_0 ),
        .Q(\test_adc1_out_reg[0][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[0][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[0][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[0][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[0][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[0][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[0][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[0][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(D[6]),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[0][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[0][7]_1 ),
        .Q(\test_adc1_out_reg[0][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[0][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[0][7]_0 ),
        .Q(\test_adc1_out_reg[0][8]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[0][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[0][8]_0 ),
        .Q(\test_adc1_out_reg[0][9]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[10][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[10][9] ),
        .Q(\test_adc1_out_reg[10][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[10][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[10][17]_0 [1]),
        .Q(\test_adc1_out_reg[10][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[10][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[10][17]_0 [2]),
        .Q(\test_adc1_out_reg[10][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[10][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[10][17]_0 [3]),
        .Q(\test_adc1_out_reg[10][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[10][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[10][17]_0 [4]),
        .Q(\test_adc1_out_reg[10][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[10][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[10][17]_0 [5]),
        .Q(\test_adc1_out_reg[10][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[10][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[10][17]_0 [6]),
        .Q(\test_adc1_out_reg[10][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[10][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[10][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[10][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[10][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[10][6]_1 ),
        .Q(\test_adc1_out_reg[10][6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[10][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[10][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[10][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[10][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[10][7] ),
        .Q(\test_adc1_out_reg_n_0_[10][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[10][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[10][8] ),
        .Q(\test_adc1_out_reg_n_0_[10][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[11][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[11][9] ),
        .Q(\test_adc1_out_reg[11][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[11][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[11][17]_0 [2]),
        .Q(\test_adc1_out_reg[11][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[11][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[11][17]_0 [3]),
        .Q(\test_adc1_out_reg[11][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[11][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[11][17]_0 [4]),
        .Q(\test_adc1_out_reg[11][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[11][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[11][17]_0 [5]),
        .Q(\test_adc1_out_reg[11][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[11][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[11][17]_0 [6]),
        .Q(\test_adc1_out_reg[11][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[11][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[11][17]_0 [7]),
        .Q(\test_adc1_out_reg[11][16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[11][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[11][17]_0 [8]),
        .Q(\test_adc1_out_reg_n_0_[11][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[11][5] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[28][6]_0 ),
        .Q(\test_adc1_out_reg[11][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[11][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[11][17]_0 [0]),
        .Q(\test_adc1_out_reg[11][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[11][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[11][17]_0 [1]),
        .Q(\test_adc1_out_reg_n_0_[11][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[11][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[11][7] ),
        .Q(\test_adc1_out_reg_n_0_[11][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[11][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[11][8] ),
        .Q(\test_adc1_out_reg_n_0_[11][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[12][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[12][9] ),
        .Q(\test_adc1_out_reg[12][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[12][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[12][17]_0 [0]),
        .Q(\test_adc1_out_reg[12][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[12][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[12][17]_0 [1]),
        .Q(\test_adc1_out_reg[12][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[12][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[12][17]_0 [2]),
        .Q(\test_adc1_out_reg[12][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[12][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[12][17]_0 [3]),
        .Q(\test_adc1_out_reg[12][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[12][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[12][17]_0 [4]),
        .Q(\test_adc1_out_reg[12][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[12][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[12][17]_0 [5]),
        .Q(\test_adc1_out_reg[12][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[12][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[12][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[12][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[12][5] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[8][5]_0 ),
        .Q(\test_adc1_out_reg[12][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[12][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[12][6]_1 ),
        .Q(\test_adc1_out_reg[12][6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[12][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[12][7]_0 ),
        .Q(\test_adc1_out_reg_n_0_[12][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[12][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[12][7] ),
        .Q(\test_adc1_out_reg[12][8]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[12][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[12][8]_0 ),
        .Q(\test_adc1_out_reg_n_0_[12][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[13][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[13][9] ),
        .Q(\test_adc1_out_reg[13][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[13][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[13][17]_0 [0]),
        .Q(\test_adc1_out_reg[13][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[13][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[13][17]_0 [1]),
        .Q(\test_adc1_out_reg[13][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[13][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[13][17]_0 [2]),
        .Q(\test_adc1_out_reg[13][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[13][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[13][17]_0 [3]),
        .Q(\test_adc1_out_reg[13][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[13][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[13][17]_0 [4]),
        .Q(\test_adc1_out_reg[13][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[13][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[13][17]_0 [5]),
        .Q(\test_adc1_out_reg[13][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[13][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[13][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[13][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[13][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[16][12]_0 ),
        .Q(\test_adc1_out_reg_n_0_[13][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[13][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[13][8] ),
        .Q(\test_adc1_out_reg_n_0_[13][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[14][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[14][9] ),
        .Q(\test_adc1_out_reg[14][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[14][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[14][17]_0 [1]),
        .Q(\test_adc1_out_reg[14][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[14][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[14][17]_0 [2]),
        .Q(\test_adc1_out_reg[14][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[14][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[14][17]_0 [3]),
        .Q(\test_adc1_out_reg[14][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[14][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[14][17]_0 [4]),
        .Q(\test_adc1_out_reg[14][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[14][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[14][17]_0 [5]),
        .Q(\test_adc1_out_reg[14][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[14][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[14][17]_0 [6]),
        .Q(\test_adc1_out_reg[14][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[14][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[14][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[14][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[14][5] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[12][5]_0 ),
        .Q(\test_adc1_out_reg[14][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[14][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[14][6]_1 ),
        .Q(\test_adc1_out_reg[14][6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[14][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[14][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[14][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[14][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[14][7] ),
        .Q(\test_adc1_out_reg_n_0_[14][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[14][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[14][8] ),
        .Q(\test_adc1_out_reg_n_0_[14][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[15][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[15][9] ),
        .Q(\test_adc1_out_reg[15][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[15][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[15][17]_0 [2]),
        .Q(\test_adc1_out_reg[15][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[15][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[15][17]_0 [3]),
        .Q(\test_adc1_out_reg[15][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[15][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[15][17]_0 [4]),
        .Q(\test_adc1_out_reg[15][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[15][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[15][17]_0 [5]),
        .Q(\test_adc1_out_reg[15][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[15][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[15][17]_0 [6]),
        .Q(\test_adc1_out_reg[15][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[15][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[15][17]_0 [7]),
        .Q(\test_adc1_out_reg[15][16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[15][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[15][17]_0 [8]),
        .Q(\test_adc1_out_reg_n_0_[15][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[15][5] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[14][5]_0 ),
        .Q(\test_adc1_out_reg[15][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[15][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[15][17]_0 [0]),
        .Q(\test_adc1_out_reg[15][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[15][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[15][17]_0 [1]),
        .Q(\test_adc1_out_reg_n_0_[15][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[15][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[15][7] ),
        .Q(\test_adc1_out_reg_n_0_[15][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[15][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[15][8] ),
        .Q(\test_adc1_out_reg_n_0_[15][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[16][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[16][9]_0 ),
        .Q(\test_adc1_out_reg[16][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[16][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[16][11]_1 ),
        .Q(\test_adc1_out_reg[16][11]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[16][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[16][12]_1 ),
        .Q(\test_adc1_out_reg[16][12]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[16][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[16][17]_0 [0]),
        .Q(\test_adc1_out_reg[16][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[16][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[16][17]_0 [1]),
        .Q(\test_adc1_out_reg[16][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[16][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[16][17]_0 [2]),
        .Q(\test_adc1_out_reg[16][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[16][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[16][17]_0 [3]),
        .Q(\test_adc1_out_reg[16][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[16][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[16][17]_0 [4]),
        .Q(\test_adc1_out_reg_n_0_[16][17] ));
  FDRE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[16][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(sample_out_s),
        .Q(\test_adc1_out_reg[16][6]_0 ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[16][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[16][7]_1 ),
        .Q(\test_adc1_out_reg[16][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[16][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[16][7]_0 ),
        .Q(\test_adc1_out_reg[16][8]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[16][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[16][8]_0 ),
        .Q(\test_adc1_out_reg[16][9]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[17][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[17][9] ),
        .Q(\test_adc1_out_reg[17][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[17][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[17][17]_0 [2]),
        .Q(\test_adc1_out_reg[17][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[17][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[17][17]_0 [3]),
        .Q(\test_adc1_out_reg[17][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[17][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[17][17]_0 [4]),
        .Q(\test_adc1_out_reg[17][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[17][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[17][17]_0 [5]),
        .Q(\test_adc1_out_reg[17][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[17][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[17][17]_0 [6]),
        .Q(\test_adc1_out_reg[17][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[17][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[17][17]_0 [7]),
        .Q(\test_adc1_out_reg[17][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[17][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[17][17]_0 [8]),
        .Q(\test_adc1_out_reg_n_0_[17][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[17][5] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[17][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[17][5] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[17][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[17][5] ),
        .Q(\test_adc1_out_reg[17][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[17][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[17][17]_0 [1]),
        .Q(\test_adc1_out_reg_n_0_[17][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[17][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[17][7] ),
        .Q(\test_adc1_out_reg_n_0_[17][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[17][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[17][8] ),
        .Q(\test_adc1_out_reg_n_0_[17][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[18][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[18][9] ),
        .Q(\test_adc1_out_reg[18][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[18][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[18][17]_0 [0]),
        .Q(\test_adc1_out_reg[18][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[18][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[18][17]_0 [1]),
        .Q(\test_adc1_out_reg[18][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[18][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[18][17]_0 [2]),
        .Q(\test_adc1_out_reg[18][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[18][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[18][17]_0 [3]),
        .Q(\test_adc1_out_reg[18][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[18][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[18][17]_0 [4]),
        .Q(\test_adc1_out_reg[18][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[18][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[18][17]_0 [5]),
        .Q(\test_adc1_out_reg[18][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[18][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[18][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[18][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[18][5] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[18][5]_1 ),
        .Q(\test_adc1_out_reg[18][5]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[18][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[18][5]_0 ),
        .Q(\test_adc1_out_reg[18][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[18][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[18][7]_1 ),
        .Q(\test_adc1_out_reg[18][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[18][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[18][7]_0 ),
        .Q(\test_adc1_out_reg_n_0_[18][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[18][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[18][8] ),
        .Q(\test_adc1_out_reg_n_0_[18][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[19][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[19][9] ),
        .Q(\test_adc1_out_reg[19][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[19][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[19][17]_0 [2]),
        .Q(\test_adc1_out_reg[19][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[19][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[19][17]_0 [3]),
        .Q(\test_adc1_out_reg[19][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[19][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[19][17]_0 [4]),
        .Q(\test_adc1_out_reg[19][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[19][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[19][17]_0 [5]),
        .Q(\test_adc1_out_reg[19][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[19][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[19][17]_0 [6]),
        .Q(\test_adc1_out_reg[19][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[19][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[19][17]_0 [7]),
        .Q(\test_adc1_out_reg[19][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[19][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[19][17]_0 [8]),
        .Q(\test_adc1_out_reg_n_0_[19][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[19][5] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[19][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[19][5] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[19][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[19][5] ),
        .Q(\test_adc1_out_reg[19][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[19][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[19][17]_0 [1]),
        .Q(\test_adc1_out_reg_n_0_[19][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[19][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[19][7] ),
        .Q(\test_adc1_out_reg_n_0_[19][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[19][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[19][8] ),
        .Q(\test_adc1_out_reg_n_0_[19][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[1][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[1][9]_0 ),
        .Q(\test_adc1_out_reg[1][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[1][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[1][17]_0 [0]),
        .Q(\test_adc1_out_reg[1][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[1][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[1][17]_0 [1]),
        .Q(\test_adc1_out_reg[1][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[1][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[1][17]_0 [2]),
        .Q(\test_adc1_out_reg[1][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[1][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[1][17]_0 [3]),
        .Q(\test_adc1_out_reg[1][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[1][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[1][17]_0 [4]),
        .Q(\test_adc1_out_reg[1][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[1][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[1][17]_0 [5]),
        .Q(\test_adc1_out_reg[1][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[1][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[1][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[1][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[1][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[1][7]_0 ),
        .Q(\test_adc1_out_reg_n_0_[1][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[1][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[1][7] ),
        .Q(\test_adc1_out_reg_n_0_[1][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[1][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[1][8] ),
        .Q(\test_adc1_out_reg[1][9]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[20][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[20][9] ),
        .Q(\test_adc1_out_reg[20][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[20][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[20][17]_0 [0]),
        .Q(\test_adc1_out_reg[20][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[20][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[20][17]_0 [1]),
        .Q(\test_adc1_out_reg[20][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[20][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[20][17]_0 [2]),
        .Q(\test_adc1_out_reg[20][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[20][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[20][17]_0 [3]),
        .Q(\test_adc1_out_reg[20][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[20][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[20][17]_0 [4]),
        .Q(\test_adc1_out_reg[20][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[20][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[20][17]_0 [5]),
        .Q(\test_adc1_out_reg[20][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[20][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[20][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[20][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[20][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[20][7]_1 ),
        .Q(\test_adc1_out_reg[20][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[20][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[20][7]_0 ),
        .Q(\test_adc1_out_reg[20][8]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[20][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[20][8]_0 ),
        .Q(\test_adc1_out_reg_n_0_[20][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[21][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[21][9] ),
        .Q(\test_adc1_out_reg[21][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[21][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[21][17]_0 [1]),
        .Q(\test_adc1_out_reg[21][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[21][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[21][17]_0 [2]),
        .Q(\test_adc1_out_reg[21][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[21][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[21][17]_0 [3]),
        .Q(\test_adc1_out_reg[21][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[21][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[21][17]_0 [4]),
        .Q(\test_adc1_out_reg[21][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[21][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[21][17]_0 [5]),
        .Q(\test_adc1_out_reg[21][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[21][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[21][17]_0 [6]),
        .Q(\test_adc1_out_reg[21][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[21][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[21][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[21][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[21][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[21][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[21][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[21][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[21][7] ),
        .Q(\test_adc1_out_reg_n_0_[21][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[21][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[21][8] ),
        .Q(\test_adc1_out_reg_n_0_[21][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[22][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[22][9] ),
        .Q(\test_adc1_out_reg[22][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[22][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[22][17]_0 [0]),
        .Q(\test_adc1_out_reg[22][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[22][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[22][17]_0 [1]),
        .Q(\test_adc1_out_reg[22][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[22][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[22][17]_0 [2]),
        .Q(\test_adc1_out_reg[22][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[22][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[22][17]_0 [3]),
        .Q(\test_adc1_out_reg[22][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[22][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[22][17]_0 [4]),
        .Q(\test_adc1_out_reg[22][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[22][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[22][17]_0 [5]),
        .Q(\test_adc1_out_reg[22][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[22][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[22][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[22][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[22][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[22][7]_1 ),
        .Q(\test_adc1_out_reg[22][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[22][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[22][7]_0 ),
        .Q(\test_adc1_out_reg_n_0_[22][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[22][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[22][8] ),
        .Q(\test_adc1_out_reg_n_0_[22][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[23][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[23][9] ),
        .Q(\test_adc1_out_reg[23][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[23][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[23][17]_0 [1]),
        .Q(\test_adc1_out_reg[23][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[23][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[23][17]_0 [2]),
        .Q(\test_adc1_out_reg[23][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[23][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[23][17]_0 [3]),
        .Q(\test_adc1_out_reg[23][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[23][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[23][17]_0 [4]),
        .Q(\test_adc1_out_reg[23][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[23][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[23][17]_0 [5]),
        .Q(\test_adc1_out_reg[23][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[23][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[23][17]_0 [6]),
        .Q(\test_adc1_out_reg[23][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[23][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[23][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[23][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[23][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[23][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[23][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[23][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[23][7] ),
        .Q(\test_adc1_out_reg_n_0_[23][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[23][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[23][8] ),
        .Q(\test_adc1_out_reg_n_0_[23][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[24][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[24][9] ),
        .Q(\test_adc1_out_reg[24][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[24][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[24][17]_0 [0]),
        .Q(\test_adc1_out_reg[24][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[24][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[24][17]_0 [1]),
        .Q(\test_adc1_out_reg[24][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[24][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[24][17]_0 [2]),
        .Q(\test_adc1_out_reg[24][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[24][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[24][17]_0 [3]),
        .Q(\test_adc1_out_reg[24][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[24][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[24][17]_0 [4]),
        .Q(\test_adc1_out_reg[24][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[24][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[24][17]_0 [5]),
        .Q(\test_adc1_out_reg[24][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[24][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[24][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[24][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[24][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[24][7]_1 ),
        .Q(\test_adc1_out_reg[24][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[24][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[24][7]_0 ),
        .Q(\test_adc1_out_reg[24][8]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[24][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[24][8]_0 ),
        .Q(\test_adc1_out_reg_n_0_[24][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[25][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[25][9] ),
        .Q(\test_adc1_out_reg[25][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[25][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[25][17]_0 [1]),
        .Q(\test_adc1_out_reg[25][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[25][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[25][17]_0 [2]),
        .Q(\test_adc1_out_reg[25][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[25][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[25][17]_0 [3]),
        .Q(\test_adc1_out_reg[25][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[25][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[25][17]_0 [4]),
        .Q(\test_adc1_out_reg[25][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[25][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[25][17]_0 [5]),
        .Q(\test_adc1_out_reg[25][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[25][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[25][17]_0 [6]),
        .Q(\test_adc1_out_reg[25][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[25][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[25][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[25][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[25][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[25][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[25][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[25][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[25][7] ),
        .Q(\test_adc1_out_reg_n_0_[25][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[25][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[25][8] ),
        .Q(\test_adc1_out_reg_n_0_[25][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[26][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[26][9] ),
        .Q(\test_adc1_out_reg[26][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[26][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[26][17]_0 [0]),
        .Q(\test_adc1_out_reg[26][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[26][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[26][17]_0 [1]),
        .Q(\test_adc1_out_reg[26][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[26][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[26][17]_0 [2]),
        .Q(\test_adc1_out_reg[26][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[26][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[26][17]_0 [3]),
        .Q(\test_adc1_out_reg[26][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[26][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[26][17]_0 [4]),
        .Q(\test_adc1_out_reg[26][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[26][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[26][17]_0 [5]),
        .Q(\test_adc1_out_reg[26][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[26][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[26][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[26][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[26][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[26][7]_1 ),
        .Q(\test_adc1_out_reg[26][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[26][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[26][7]_0 ),
        .Q(\test_adc1_out_reg_n_0_[26][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[26][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[26][8] ),
        .Q(\test_adc1_out_reg_n_0_[26][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[27][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[27][9] ),
        .Q(\test_adc1_out_reg[27][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[27][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[27][17]_0 [1]),
        .Q(\test_adc1_out_reg[27][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[27][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[27][17]_0 [2]),
        .Q(\test_adc1_out_reg[27][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[27][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[27][17]_0 [3]),
        .Q(\test_adc1_out_reg[27][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[27][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[27][17]_0 [4]),
        .Q(\test_adc1_out_reg[27][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[27][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[27][17]_0 [5]),
        .Q(\test_adc1_out_reg[27][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[27][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[27][17]_0 [6]),
        .Q(\test_adc1_out_reg[27][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[27][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[27][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[27][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[27][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[27][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[27][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[27][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[27][7] ),
        .Q(\test_adc1_out_reg_n_0_[27][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[27][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[27][8] ),
        .Q(\test_adc1_out_reg_n_0_[27][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[28][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[28][9] ),
        .Q(\test_adc1_out_reg[28][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[28][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[28][17]_0 [0]),
        .Q(\test_adc1_out_reg[28][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[28][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[28][17]_0 [1]),
        .Q(\test_adc1_out_reg[28][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[28][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[28][17]_0 [2]),
        .Q(\test_adc1_out_reg[28][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[28][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[28][17]_0 [3]),
        .Q(\test_adc1_out_reg[28][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[28][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[28][17]_0 [4]),
        .Q(\test_adc1_out_reg[28][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[28][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[28][17]_0 [5]),
        .Q(\test_adc1_out_reg[28][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[28][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[28][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[28][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[28][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[8][6]_0 ),
        .Q(\test_adc1_out_reg[28][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[28][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[28][7]_1 ),
        .Q(\test_adc1_out_reg[28][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[28][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[28][7]_0 ),
        .Q(\test_adc1_out_reg[28][8]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[28][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[28][8]_0 ),
        .Q(\test_adc1_out_reg_n_0_[28][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[29][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[29][9] ),
        .Q(\test_adc1_out_reg[29][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[29][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[29][17]_0 [1]),
        .Q(\test_adc1_out_reg[29][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[29][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[29][17]_0 [2]),
        .Q(\test_adc1_out_reg[29][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[29][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[29][17]_0 [3]),
        .Q(\test_adc1_out_reg[29][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[29][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[29][17]_0 [4]),
        .Q(\test_adc1_out_reg[29][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[29][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[29][17]_0 [5]),
        .Q(\test_adc1_out_reg[29][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[29][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[29][17]_0 [6]),
        .Q(\test_adc1_out_reg[29][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[29][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[29][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[29][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[29][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[10][6]_0 ),
        .Q(\test_adc1_out_reg[29][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[29][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[29][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[29][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[29][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[29][7] ),
        .Q(\test_adc1_out_reg_n_0_[29][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[29][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[29][8] ),
        .Q(\test_adc1_out_reg_n_0_[29][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[2][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[2][9]_0 ),
        .Q(\test_adc1_out_reg[2][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[2][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[2][17]_0 [0]),
        .Q(\test_adc1_out_reg[2][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[2][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[2][17]_0 [1]),
        .Q(\test_adc1_out_reg[2][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[2][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[2][17]_0 [2]),
        .Q(\test_adc1_out_reg[2][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[2][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[2][17]_0 [3]),
        .Q(\test_adc1_out_reg[2][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[2][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[2][17]_0 [4]),
        .Q(\test_adc1_out_reg[2][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[2][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[2][17]_0 [5]),
        .Q(\test_adc1_out_reg[2][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[2][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[2][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[2][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[2][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[2][7]_0 ),
        .Q(\test_adc1_out_reg_n_0_[2][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[2][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[2][7] ),
        .Q(\test_adc1_out_reg_n_0_[2][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[2][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[2][8] ),
        .Q(\test_adc1_out_reg[2][9]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[30][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[30][9] ),
        .Q(\test_adc1_out_reg[30][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[30][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[30][17]_0 [0]),
        .Q(\test_adc1_out_reg[30][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[30][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[30][17]_0 [1]),
        .Q(\test_adc1_out_reg[30][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[30][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[30][17]_0 [2]),
        .Q(\test_adc1_out_reg[30][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[30][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[30][17]_0 [3]),
        .Q(\test_adc1_out_reg[30][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[30][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[30][17]_0 [4]),
        .Q(\test_adc1_out_reg[30][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[30][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[30][17]_0 [5]),
        .Q(\test_adc1_out_reg[30][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[30][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[30][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[30][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[30][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[12][6]_0 ),
        .Q(\test_adc1_out_reg[30][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[30][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[30][7]_1 ),
        .Q(\test_adc1_out_reg[30][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[30][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[30][7]_0 ),
        .Q(\test_adc1_out_reg_n_0_[30][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[30][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[30][8] ),
        .Q(\test_adc1_out_reg_n_0_[30][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[31][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[31][9] ),
        .Q(\test_adc1_out_reg[31][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[31][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[31][17]_0 [1]),
        .Q(\test_adc1_out_reg[31][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[31][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[31][17]_0 [2]),
        .Q(\test_adc1_out_reg[31][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[31][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[31][17]_0 [3]),
        .Q(\test_adc1_out_reg[31][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[31][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[31][17]_0 [4]),
        .Q(\test_adc1_out_reg[31][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[31][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[31][17]_0 [5]),
        .Q(\test_adc1_out_reg[31][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[31][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[31][17]_0 [6]),
        .Q(\test_adc1_out_reg[31][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[31][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[31][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[31][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[31][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[14][6]_0 ),
        .Q(\test_adc1_out_reg[31][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[31][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[31][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[31][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[31][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[31][7] ),
        .Q(\test_adc1_out_reg_n_0_[31][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[31][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[31][8] ),
        .Q(\test_adc1_out_reg_n_0_[31][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[3][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[3][9]_0 ),
        .Q(\test_adc1_out_reg[3][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[3][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[3][17]_0 [0]),
        .Q(\test_adc1_out_reg[3][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[3][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[3][17]_0 [1]),
        .Q(\test_adc1_out_reg[3][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[3][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[3][17]_0 [2]),
        .Q(\test_adc1_out_reg[3][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[3][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[3][17]_0 [3]),
        .Q(\test_adc1_out_reg[3][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[3][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[3][17]_0 [4]),
        .Q(\test_adc1_out_reg[3][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[3][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[3][17]_0 [5]),
        .Q(\test_adc1_out_reg[3][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[3][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[3][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[3][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[3][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[3][7]_0 ),
        .Q(\test_adc1_out_reg_n_0_[3][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[3][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[3][7] ),
        .Q(\test_adc1_out_reg_n_0_[3][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[3][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[3][8] ),
        .Q(\test_adc1_out_reg[3][9]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[4][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[4][9] ),
        .Q(\test_adc1_out_reg[4][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[4][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[4][17]_0 [0]),
        .Q(\test_adc1_out_reg[4][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[4][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[4][17]_0 [1]),
        .Q(\test_adc1_out_reg[4][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[4][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[4][17]_0 [2]),
        .Q(\test_adc1_out_reg[4][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[4][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[4][17]_0 [3]),
        .Q(\test_adc1_out_reg[4][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[4][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[4][17]_0 [4]),
        .Q(\test_adc1_out_reg[4][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[4][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[4][17]_0 [5]),
        .Q(\test_adc1_out_reg[4][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[4][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[4][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[4][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[4][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[4][7]_0 ),
        .Q(\test_adc1_out_reg_n_0_[4][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[4][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[4][7] ),
        .Q(\test_adc1_out_reg[4][8]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[4][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[4][8]_0 ),
        .Q(\test_adc1_out_reg_n_0_[4][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[5][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[5][9] ),
        .Q(\test_adc1_out_reg[5][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[5][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[5][17]_0 [1]),
        .Q(\test_adc1_out_reg[5][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[5][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[5][17]_0 [2]),
        .Q(\test_adc1_out_reg[5][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[5][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[5][17]_0 [3]),
        .Q(\test_adc1_out_reg[5][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[5][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[5][17]_0 [4]),
        .Q(\test_adc1_out_reg[5][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[5][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[5][17]_0 [5]),
        .Q(\test_adc1_out_reg[5][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[5][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[5][17]_0 [6]),
        .Q(\test_adc1_out_reg[5][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[5][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[5][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[5][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[5][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[5][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[5][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[5][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[5][7] ),
        .Q(\test_adc1_out_reg_n_0_[5][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[5][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[5][8] ),
        .Q(\test_adc1_out_reg_n_0_[5][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[6][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[6][9] ),
        .Q(\test_adc1_out_reg[6][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[6][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[6][17]_0 [1]),
        .Q(\test_adc1_out_reg[6][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[6][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[6][17]_0 [2]),
        .Q(\test_adc1_out_reg[6][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[6][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[6][17]_0 [3]),
        .Q(\test_adc1_out_reg[6][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[6][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[6][17]_0 [4]),
        .Q(\test_adc1_out_reg[6][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[6][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[6][17]_0 [5]),
        .Q(\test_adc1_out_reg[6][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[6][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[6][17]_0 [6]),
        .Q(\test_adc1_out_reg[6][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[6][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[6][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[6][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[6][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[6][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[6][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[6][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[6][7] ),
        .Q(\test_adc1_out_reg_n_0_[6][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[6][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[6][8] ),
        .Q(\test_adc1_out_reg_n_0_[6][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[7][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[7][9] ),
        .Q(\test_adc1_out_reg[7][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[7][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[7][17]_0 [1]),
        .Q(\test_adc1_out_reg[7][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[7][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[7][17]_0 [2]),
        .Q(\test_adc1_out_reg[7][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[7][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[7][17]_0 [3]),
        .Q(\test_adc1_out_reg[7][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[7][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[7][17]_0 [4]),
        .Q(\test_adc1_out_reg[7][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[7][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[7][17]_0 [5]),
        .Q(\test_adc1_out_reg[7][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[7][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[7][17]_0 [6]),
        .Q(\test_adc1_out_reg[7][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[7][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[7][17]_0 [7]),
        .Q(\test_adc1_out_reg_n_0_[7][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[7][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[7][17]_0 [0]),
        .Q(\test_adc1_out_reg_n_0_[7][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[7][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[7][7] ),
        .Q(\test_adc1_out_reg_n_0_[7][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[7][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[7][8] ),
        .Q(\test_adc1_out_reg_n_0_[7][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[8][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[8][9] ),
        .Q(\test_adc1_out_reg[8][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[8][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[8][17]_0 [0]),
        .Q(\test_adc1_out_reg[8][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[8][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[8][17]_0 [1]),
        .Q(\test_adc1_out_reg[8][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[8][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[8][17]_0 [2]),
        .Q(\test_adc1_out_reg[8][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[8][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[8][17]_0 [3]),
        .Q(\test_adc1_out_reg[8][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[8][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[8][17]_0 [4]),
        .Q(\test_adc1_out_reg[8][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[8][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[8][17]_0 [5]),
        .Q(\test_adc1_out_reg[8][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[8][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[8][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[8][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[8][5] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[16][6]_0 ),
        .Q(\test_adc1_out_reg[8][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[8][6] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[8][6]_1 ),
        .Q(\test_adc1_out_reg[8][6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[8][7] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[8][7]_1 ),
        .Q(\test_adc1_out_reg[8][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[8][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[8][7]_0 ),
        .Q(\test_adc1_out_reg[8][8]_0 ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[8][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg[8][8]_0 ),
        .Q(\test_adc1_out_reg_n_0_[8][9] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[9][10] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[9][9] ),
        .Q(\test_adc1_out_reg[9][10]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[9][11] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[9][17]_0 [0]),
        .Q(\test_adc1_out_reg[9][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[9][12] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[9][17]_0 [1]),
        .Q(\test_adc1_out_reg[9][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[9][13] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[9][17]_0 [2]),
        .Q(\test_adc1_out_reg[9][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[9][14] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[9][17]_0 [3]),
        .Q(\test_adc1_out_reg[9][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[9][15] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[9][17]_0 [4]),
        .Q(\test_adc1_out_reg[9][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[9][16] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[9][17]_0 [5]),
        .Q(\test_adc1_out_reg[9][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc1_out_reg[9][17] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc1_out_reg[9][17]_0 [6]),
        .Q(\test_adc1_out_reg_n_0_[9][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[9][8] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_imp_out_reg[0][11]_0 ),
        .Q(\test_adc1_out_reg_n_0_[9][8] ),
        .S(sample_out_s));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc1_out_reg[9][9] 
       (.C(clk_adc1_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc1_out_reg_n_0_[9][8] ),
        .Q(\test_adc1_out_reg_n_0_[9][9] ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[0][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[0][10]_0 ),
        .Q(\test_adc2_out_reg_n_0_[0][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[0][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[0][10] ),
        .Q(\test_adc2_out_reg[0][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[0][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[0][12]_1 ),
        .Q(\test_adc2_out_reg[0][12]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[0][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[0][13]_1 ),
        .Q(\test_adc2_out_reg[0][13]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[0][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[0][17]_0 [0]),
        .Q(\test_adc2_out_reg[0][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[0][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[0][17]_0 [1]),
        .Q(\test_adc2_out_reg[0][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[0][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[0][17]_0 [2]),
        .Q(\test_adc2_out_reg[0][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[0][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[0][17]_0 [3]),
        .Q(\test_adc2_out_reg_n_0_[0][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[0][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[0][7]_1 ),
        .Q(\test_adc2_out_reg[0][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[0][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[0][7]_0 ),
        .Q(\test_adc2_out_reg[0][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[0][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[0][9]_1 ),
        .Q(\test_adc2_out_reg[0][9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[10][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[10][17]_0 [2]),
        .Q(\test_adc2_out_reg_n_0_[10][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[10][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[10][10] ),
        .Q(\test_adc2_out_reg[10][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[10][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[10][17]_0 [3]),
        .Q(\test_adc2_out_reg[10][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[10][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[10][17]_0 [4]),
        .Q(\test_adc2_out_reg[10][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[10][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[10][17]_0 [5]),
        .Q(\test_adc2_out_reg[10][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[10][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[10][17]_0 [6]),
        .Q(\test_adc2_out_reg[10][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[10][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[10][17]_0 [7]),
        .Q(\test_adc2_out_reg[10][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[10][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[10][17]_0 [8]),
        .Q(\test_adc2_out_reg_n_0_[10][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[10][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[16][8]_0 ),
        .Q(\test_adc2_out_reg[10][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[10][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[10][6]_1 ),
        .Q(\test_adc2_out_reg[10][6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[10][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[10][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[10][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[10][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[10][7] ),
        .Q(\test_adc2_out_reg[10][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[10][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[10][17]_0 [1]),
        .Q(\test_adc2_out_reg[10][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[11][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[11][17]_0 [3]),
        .Q(\test_adc2_out_reg_n_0_[11][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[11][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[11][10] ),
        .Q(\test_adc2_out_reg[11][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[11][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[11][17]_0 [4]),
        .Q(\test_adc2_out_reg[11][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[11][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[11][17]_0 [5]),
        .Q(\test_adc2_out_reg[11][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[11][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[11][17]_0 [6]),
        .Q(\test_adc2_out_reg[11][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[11][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[11][17]_0 [7]),
        .Q(\test_adc2_out_reg[11][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[11][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[11][17]_0 [8]),
        .Q(\test_adc2_out_reg[11][16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[11][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[11][17]_0 [9]),
        .Q(\test_adc2_out_reg_n_0_[11][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[11][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[28][6]_0 ),
        .Q(\test_adc2_out_reg[11][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[11][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[11][17]_0 [0]),
        .Q(\test_adc2_out_reg[11][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[11][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[11][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[11][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[11][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[11][7] ),
        .Q(\test_adc2_out_reg[11][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[11][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[11][17]_0 [2]),
        .Q(\test_adc2_out_reg[11][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[12][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[12][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[12][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[12][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[12][10] ),
        .Q(\test_adc2_out_reg[12][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[12][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[12][17]_0 [1]),
        .Q(\test_adc2_out_reg[12][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[12][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[12][17]_0 [2]),
        .Q(\test_adc2_out_reg[12][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[12][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[12][17]_0 [3]),
        .Q(\test_adc2_out_reg[12][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[12][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[12][17]_0 [4]),
        .Q(\test_adc2_out_reg[12][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[12][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[12][17]_0 [5]),
        .Q(\test_adc2_out_reg[12][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[12][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[12][17]_0 [6]),
        .Q(\test_adc2_out_reg_n_0_[12][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[12][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[8][5]_0 ),
        .Q(\test_adc2_out_reg[12][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[12][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[12][6]_1 ),
        .Q(\test_adc2_out_reg[12][6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[12][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[12][7]_0 ),
        .Q(\test_adc2_out_reg_n_0_[12][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[12][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[12][7] ),
        .Q(\test_adc2_out_reg[12][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[12][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[12][9]_1 ),
        .Q(\test_adc2_out_reg[12][9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[13][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[13][17]_0 [3]),
        .Q(\test_adc2_out_reg_n_0_[13][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[13][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[13][10] ),
        .Q(\test_adc2_out_reg[13][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[13][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[13][17]_0 [4]),
        .Q(\test_adc2_out_reg[13][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[13][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[13][17]_0 [5]),
        .Q(\test_adc2_out_reg[13][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[13][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[13][17]_0 [6]),
        .Q(\test_adc2_out_reg[13][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[13][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[13][17]_0 [7]),
        .Q(\test_adc2_out_reg[13][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[13][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[13][17]_0 [8]),
        .Q(\test_adc2_out_reg[13][16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[13][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[13][17]_0 [9]),
        .Q(\test_adc2_out_reg_n_0_[13][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[13][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[10][5]_0 ),
        .Q(\test_adc2_out_reg[13][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[13][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[13][17]_0 [0]),
        .Q(\test_adc2_out_reg[13][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[13][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[13][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[13][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[13][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[13][7] ),
        .Q(\test_adc2_out_reg[13][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[13][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[13][17]_0 [2]),
        .Q(\test_adc2_out_reg[13][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[14][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[14][17]_0 [2]),
        .Q(\test_adc2_out_reg_n_0_[14][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[14][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[14][10] ),
        .Q(\test_adc2_out_reg[14][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[14][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[14][17]_0 [3]),
        .Q(\test_adc2_out_reg[14][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[14][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[14][17]_0 [4]),
        .Q(\test_adc2_out_reg[14][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[14][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[14][17]_0 [5]),
        .Q(\test_adc2_out_reg[14][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[14][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[14][17]_0 [6]),
        .Q(\test_adc2_out_reg[14][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[14][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[14][17]_0 [7]),
        .Q(\test_adc2_out_reg[14][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[14][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[14][17]_0 [8]),
        .Q(\test_adc2_out_reg_n_0_[14][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[14][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[12][5]_0 ),
        .Q(\test_adc2_out_reg[14][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[14][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[14][6]_1 ),
        .Q(\test_adc2_out_reg[14][6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[14][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[14][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[14][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[14][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[14][7] ),
        .Q(\test_adc2_out_reg[14][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[14][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[14][17]_0 [1]),
        .Q(\test_adc2_out_reg[14][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[15][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[15][17]_0 [3]),
        .Q(\test_adc2_out_reg_n_0_[15][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[15][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[15][10] ),
        .Q(\test_adc2_out_reg[15][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[15][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[15][17]_0 [4]),
        .Q(\test_adc2_out_reg[15][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[15][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[15][17]_0 [5]),
        .Q(\test_adc2_out_reg[15][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[15][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[15][17]_0 [6]),
        .Q(\test_adc2_out_reg[15][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[15][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[15][17]_0 [7]),
        .Q(\test_adc2_out_reg[15][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[15][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[15][17]_0 [8]),
        .Q(\test_adc2_out_reg[15][16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[15][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[15][17]_0 [9]),
        .Q(\test_adc2_out_reg_n_0_[15][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[15][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[14][5]_0 ),
        .Q(\test_adc2_out_reg[15][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[15][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[15][17]_0 [0]),
        .Q(\test_adc2_out_reg[15][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[15][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[15][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[15][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[15][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[15][7] ),
        .Q(\test_adc2_out_reg[15][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[15][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[15][17]_0 [2]),
        .Q(\test_adc2_out_reg[15][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[16][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[16][10]_0 ),
        .Q(\test_adc2_out_reg_n_0_[16][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[16][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[16][10] ),
        .Q(\test_adc2_out_reg[16][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[16][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[16][12]_1 ),
        .Q(\test_adc2_out_reg[16][12]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[16][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[16][13]_1 ),
        .Q(\test_adc2_out_reg[16][13]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[16][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[16][17]_0 [0]),
        .Q(\test_adc2_out_reg[16][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[16][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[16][17]_0 [1]),
        .Q(\test_adc2_out_reg[16][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[16][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[16][17]_0 [2]),
        .Q(\test_adc2_out_reg[16][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[16][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[16][17]_0 [3]),
        .Q(\test_adc2_out_reg_n_0_[16][17] ));
  FDRE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[16][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(sample_out_s),
        .Q(\test_adc2_out_reg[16][6]_0 ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[16][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[16][7]_1 ),
        .Q(\test_adc2_out_reg[16][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[16][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[16][7]_0 ),
        .Q(\test_adc2_out_reg[16][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[16][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[16][9]_1 ),
        .Q(\test_adc2_out_reg[16][9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[17][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[17][17]_0 [3]),
        .Q(\test_adc2_out_reg_n_0_[17][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[17][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[17][10] ),
        .Q(\test_adc2_out_reg[17][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[17][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[17][17]_0 [4]),
        .Q(\test_adc2_out_reg[17][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[17][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[17][17]_0 [5]),
        .Q(\test_adc2_out_reg[17][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[17][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[17][17]_0 [6]),
        .Q(\test_adc2_out_reg[17][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[17][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[17][17]_0 [7]),
        .Q(\test_adc2_out_reg[17][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[17][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[17][17]_0 [8]),
        .Q(\test_adc2_out_reg[17][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[17][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[17][17]_0 [9]),
        .Q(\test_adc2_out_reg_n_0_[17][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[17][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[17][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[17][5] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[17][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[17][5] ),
        .Q(\test_adc2_out_reg[17][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[17][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[17][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[17][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[17][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[17][7] ),
        .Q(\test_adc2_out_reg[17][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[17][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[17][17]_0 [2]),
        .Q(\test_adc2_out_reg[17][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[18][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[18][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[18][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[18][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[18][10] ),
        .Q(\test_adc2_out_reg[18][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[18][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[18][17]_0 [2]),
        .Q(\test_adc2_out_reg[18][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[18][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[18][17]_0 [3]),
        .Q(\test_adc2_out_reg[18][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[18][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[18][17]_0 [4]),
        .Q(\test_adc2_out_reg[18][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[18][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[18][17]_0 [5]),
        .Q(\test_adc2_out_reg[18][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[18][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[18][17]_0 [6]),
        .Q(\test_adc2_out_reg[18][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[18][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[18][17]_0 [7]),
        .Q(\test_adc2_out_reg_n_0_[18][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[18][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[18][5]_1 ),
        .Q(\test_adc2_out_reg[18][5]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[18][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[18][5]_0 ),
        .Q(\test_adc2_out_reg[18][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[18][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[18][7]_1 ),
        .Q(\test_adc2_out_reg[18][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[18][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[18][7]_0 ),
        .Q(\test_adc2_out_reg[18][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[18][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[18][17]_0 [0]),
        .Q(\test_adc2_out_reg[18][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[19][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[19][17]_0 [3]),
        .Q(\test_adc2_out_reg_n_0_[19][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[19][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[19][10] ),
        .Q(\test_adc2_out_reg[19][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[19][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[19][17]_0 [4]),
        .Q(\test_adc2_out_reg[19][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[19][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[19][17]_0 [5]),
        .Q(\test_adc2_out_reg[19][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[19][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[19][17]_0 [6]),
        .Q(\test_adc2_out_reg[19][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[19][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[19][17]_0 [7]),
        .Q(\test_adc2_out_reg[19][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[19][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[19][17]_0 [8]),
        .Q(\test_adc2_out_reg[19][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[19][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[19][17]_0 [9]),
        .Q(\test_adc2_out_reg_n_0_[19][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[19][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[19][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[19][5] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[19][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[19][5] ),
        .Q(\test_adc2_out_reg[19][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[19][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[19][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[19][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[19][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[19][7] ),
        .Q(\test_adc2_out_reg[19][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[19][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[19][17]_0 [2]),
        .Q(\test_adc2_out_reg[19][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[1][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[1][17]_0 [2]),
        .Q(\test_adc2_out_reg_n_0_[1][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[1][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[1][10] ),
        .Q(\test_adc2_out_reg[1][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[1][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[1][17]_0 [3]),
        .Q(\test_adc2_out_reg[1][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[1][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[1][17]_0 [4]),
        .Q(\test_adc2_out_reg[1][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[1][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[1][17]_0 [5]),
        .Q(\test_adc2_out_reg[1][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[1][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[1][17]_0 [6]),
        .Q(\test_adc2_out_reg[1][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[1][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[1][17]_0 [7]),
        .Q(\test_adc2_out_reg[1][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[1][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[1][17]_0 [8]),
        .Q(\test_adc2_out_reg_n_0_[1][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[1][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[1][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[1][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[1][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[1][7] ),
        .Q(\test_adc2_out_reg[1][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[1][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[1][17]_0 [1]),
        .Q(\test_adc2_out_reg[1][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[20][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[20][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[20][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[20][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[20][10] ),
        .Q(\test_adc2_out_reg[20][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[20][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[20][17]_0 [1]),
        .Q(\test_adc2_out_reg[20][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[20][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[20][17]_0 [2]),
        .Q(\test_adc2_out_reg[20][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[20][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[20][17]_0 [3]),
        .Q(\test_adc2_out_reg[20][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[20][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[20][17]_0 [4]),
        .Q(\test_adc2_out_reg[20][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[20][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[20][17]_0 [5]),
        .Q(\test_adc2_out_reg[20][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[20][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[20][17]_0 [6]),
        .Q(\test_adc2_out_reg_n_0_[20][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[20][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[0][9]_0 ),
        .Q(\test_adc2_out_reg[20][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[20][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[20][9]_1 ),
        .Q(\test_adc2_out_reg[20][9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[21][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[21][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[21][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[21][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[21][10] ),
        .Q(\test_adc2_out_reg[21][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[21][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[21][17]_0 [2]),
        .Q(\test_adc2_out_reg[21][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[21][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[21][17]_0 [3]),
        .Q(\test_adc2_out_reg[21][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[21][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[21][17]_0 [4]),
        .Q(\test_adc2_out_reg[21][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[21][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[21][17]_0 [5]),
        .Q(\test_adc2_out_reg[21][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[21][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[21][17]_0 [6]),
        .Q(\test_adc2_out_reg[21][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[21][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[21][17]_0 [7]),
        .Q(\test_adc2_out_reg_n_0_[21][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[21][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[16][12]_0 ),
        .Q(\test_adc2_out_reg[21][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[21][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[21][17]_0 [0]),
        .Q(\test_adc2_out_reg[21][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[22][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[22][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[22][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[22][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[22][10] ),
        .Q(\test_adc2_out_reg[22][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[22][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[22][17]_0 [2]),
        .Q(\test_adc2_out_reg[22][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[22][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[22][17]_0 [3]),
        .Q(\test_adc2_out_reg[22][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[22][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[22][17]_0 [4]),
        .Q(\test_adc2_out_reg[22][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[22][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[22][17]_0 [5]),
        .Q(\test_adc2_out_reg[22][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[22][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[22][17]_0 [6]),
        .Q(\test_adc2_out_reg[22][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[22][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[22][17]_0 [7]),
        .Q(\test_adc2_out_reg_n_0_[22][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[22][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[8][9]_0 ),
        .Q(\test_adc2_out_reg[22][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[22][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[22][17]_0 [0]),
        .Q(\test_adc2_out_reg[22][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[23][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[23][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[23][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[23][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[23][10] ),
        .Q(\test_adc2_out_reg[23][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[23][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[23][17]_0 [2]),
        .Q(\test_adc2_out_reg[23][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[23][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[23][17]_0 [3]),
        .Q(\test_adc2_out_reg[23][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[23][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[23][17]_0 [4]),
        .Q(\test_adc2_out_reg[23][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[23][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[23][17]_0 [5]),
        .Q(\test_adc2_out_reg[23][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[23][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[23][17]_0 [6]),
        .Q(\test_adc2_out_reg[23][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[23][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[23][17]_0 [7]),
        .Q(\test_adc2_out_reg_n_0_[23][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[23][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[12][9]_0 ),
        .Q(\test_adc2_out_reg[23][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[23][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[23][17]_0 [0]),
        .Q(\test_adc2_out_reg[23][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[24][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[24][10]_0 ),
        .Q(\test_adc2_out_reg_n_0_[24][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[24][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[24][10] ),
        .Q(\test_adc2_out_reg[24][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[24][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[24][12]_1 ),
        .Q(\test_adc2_out_reg[24][12]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[24][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[24][13]_1 ),
        .Q(\test_adc2_out_reg[24][13]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[24][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[24][17]_0 [0]),
        .Q(\test_adc2_out_reg[24][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[24][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[24][17]_0 [1]),
        .Q(\test_adc2_out_reg[24][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[24][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[24][17]_0 [2]),
        .Q(\test_adc2_out_reg[24][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[24][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[24][17]_0 [3]),
        .Q(\test_adc2_out_reg_n_0_[24][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[24][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[16][9]_0 ),
        .Q(\test_adc2_out_reg[24][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[24][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[24][9]_1 ),
        .Q(\test_adc2_out_reg[24][9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[25][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[25][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[25][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[25][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[25][10] ),
        .Q(\test_adc2_out_reg[25][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[25][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[25][17]_0 [2]),
        .Q(\test_adc2_out_reg[25][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[25][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[25][17]_0 [3]),
        .Q(\test_adc2_out_reg[25][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[25][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[25][17]_0 [4]),
        .Q(\test_adc2_out_reg[25][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[25][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[25][17]_0 [5]),
        .Q(\test_adc2_out_reg[25][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[25][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[25][17]_0 [6]),
        .Q(\test_adc2_out_reg[25][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[25][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[25][17]_0 [7]),
        .Q(\test_adc2_out_reg_n_0_[25][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[25][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[20][9]_0 ),
        .Q(\test_adc2_out_reg[25][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[25][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[25][17]_0 [0]),
        .Q(\test_adc2_out_reg[25][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[26][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[26][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[26][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[26][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[26][10] ),
        .Q(\test_adc2_out_reg[26][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[26][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[26][17]_0 [2]),
        .Q(\test_adc2_out_reg[26][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[26][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[26][17]_0 [3]),
        .Q(\test_adc2_out_reg[26][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[26][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[26][17]_0 [4]),
        .Q(\test_adc2_out_reg[26][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[26][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[26][17]_0 [5]),
        .Q(\test_adc2_out_reg[26][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[26][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[26][17]_0 [6]),
        .Q(\test_adc2_out_reg[26][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[26][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[26][17]_0 [7]),
        .Q(\test_adc2_out_reg_n_0_[26][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[26][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[24][9]_0 ),
        .Q(\test_adc2_out_reg[26][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[26][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[26][17]_0 [0]),
        .Q(\test_adc2_out_reg[26][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[27][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[27][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[27][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[27][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[27][10] ),
        .Q(\test_adc2_out_reg[27][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[27][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[27][17]_0 [2]),
        .Q(\test_adc2_out_reg[27][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[27][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[27][17]_0 [3]),
        .Q(\test_adc2_out_reg[27][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[27][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[27][17]_0 [4]),
        .Q(\test_adc2_out_reg[27][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[27][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[27][17]_0 [5]),
        .Q(\test_adc2_out_reg[27][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[27][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[27][17]_0 [6]),
        .Q(\test_adc2_out_reg[27][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[27][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[27][17]_0 [7]),
        .Q(\test_adc2_out_reg_n_0_[27][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[27][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[28][9]_0 ),
        .Q(\test_adc2_out_reg[27][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[27][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[27][17]_0 [0]),
        .Q(\test_adc2_out_reg[27][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[28][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[28][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[28][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[28][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[28][10] ),
        .Q(\test_adc2_out_reg[28][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[28][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[28][17]_0 [1]),
        .Q(\test_adc2_out_reg[28][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[28][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[28][17]_0 [2]),
        .Q(\test_adc2_out_reg[28][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[28][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[28][17]_0 [3]),
        .Q(\test_adc2_out_reg[28][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[28][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[28][17]_0 [4]),
        .Q(\test_adc2_out_reg[28][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[28][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[28][17]_0 [5]),
        .Q(\test_adc2_out_reg[28][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[28][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[28][17]_0 [6]),
        .Q(\test_adc2_out_reg_n_0_[28][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[28][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[8][6]_0 ),
        .Q(\test_adc2_out_reg[28][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[28][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[28][7]_1 ),
        .Q(\test_adc2_out_reg[28][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[28][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[28][7]_0 ),
        .Q(\test_adc2_out_reg[28][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[28][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[28][9]_1 ),
        .Q(\test_adc2_out_reg[28][9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[29][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[29][17]_0 [2]),
        .Q(\test_adc2_out_reg_n_0_[29][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[29][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[29][10] ),
        .Q(\test_adc2_out_reg[29][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[29][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[29][17]_0 [3]),
        .Q(\test_adc2_out_reg[29][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[29][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[29][17]_0 [4]),
        .Q(\test_adc2_out_reg[29][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[29][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[29][17]_0 [5]),
        .Q(\test_adc2_out_reg[29][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[29][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[29][17]_0 [6]),
        .Q(\test_adc2_out_reg[29][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[29][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[29][17]_0 [7]),
        .Q(\test_adc2_out_reg[29][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[29][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[29][17]_0 [8]),
        .Q(\test_adc2_out_reg_n_0_[29][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[29][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[10][6]_0 ),
        .Q(\test_adc2_out_reg[29][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[29][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[29][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[29][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[29][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[29][7] ),
        .Q(\test_adc2_out_reg[29][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[29][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[29][17]_0 [1]),
        .Q(\test_adc2_out_reg[29][16]_0 [0]));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[2][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[0][13]_0 ),
        .Q(\test_adc2_out_reg[2][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[2][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[2][17]_0 [0]),
        .Q(\test_adc2_out_reg[2][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[2][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[2][17]_0 [1]),
        .Q(\test_adc2_out_reg[2][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[2][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[2][17]_0 [2]),
        .Q(\test_adc2_out_reg[2][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[2][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[2][17]_0 [3]),
        .Q(\test_adc2_out_reg[2][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[2][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[2][17]_0 [4]),
        .Q(\test_adc2_out_reg[2][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[2][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[2][17]_0 [5]),
        .Q(\test_adc2_out_reg_n_0_[2][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[30][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[30][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[30][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[30][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[30][10] ),
        .Q(\test_adc2_out_reg[30][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[30][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[30][17]_0 [2]),
        .Q(\test_adc2_out_reg[30][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[30][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[30][17]_0 [3]),
        .Q(\test_adc2_out_reg[30][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[30][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[30][17]_0 [4]),
        .Q(\test_adc2_out_reg[30][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[30][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[30][17]_0 [5]),
        .Q(\test_adc2_out_reg[30][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[30][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[30][17]_0 [6]),
        .Q(\test_adc2_out_reg[30][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[30][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[30][17]_0 [7]),
        .Q(\test_adc2_out_reg_n_0_[30][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[30][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[12][6]_0 ),
        .Q(\test_adc2_out_reg[30][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[30][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[30][7]_1 ),
        .Q(\test_adc2_out_reg[30][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[30][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[30][7]_0 ),
        .Q(\test_adc2_out_reg[30][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[30][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[30][17]_0 [0]),
        .Q(\test_adc2_out_reg[30][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[31][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[31][17]_1 [2]),
        .Q(\test_adc2_out_reg_n_0_[31][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[31][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[31][10] ),
        .Q(\test_adc2_out_reg[31][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[31][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[31][17]_1 [3]),
        .Q(\test_adc2_out_reg[31][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[31][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[31][17]_1 [4]),
        .Q(\test_adc2_out_reg[31][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[31][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[31][17]_1 [5]),
        .Q(\test_adc2_out_reg[31][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[31][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[31][17]_1 [6]),
        .Q(\test_adc2_out_reg[31][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[31][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[31][17]_1 [7]),
        .Q(\test_adc2_out_reg[31][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[31][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[31][17]_1 [8]),
        .Q(\test_adc2_out_reg_n_0_[31][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[31][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[14][6]_0 ),
        .Q(\test_adc2_out_reg[31][6]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[31][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[31][17]_1 [0]),
        .Q(\test_adc2_out_reg_n_0_[31][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[31][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[31][7] ),
        .Q(\test_adc2_out_reg[31][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[31][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[31][17]_1 [1]),
        .Q(\test_adc2_out_reg[31][16]_0 [0]));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[3][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[8][13]_0 ),
        .Q(\test_adc2_out_reg[3][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[3][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[3][17]_0 [0]),
        .Q(\test_adc2_out_reg[3][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[3][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[3][17]_0 [1]),
        .Q(\test_adc2_out_reg[3][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[3][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[3][17]_0 [2]),
        .Q(\test_adc2_out_reg[3][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[3][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[3][17]_0 [3]),
        .Q(\test_adc2_out_reg[3][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[3][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[3][17]_0 [4]),
        .Q(\test_adc2_out_reg[3][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[3][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[3][17]_0 [5]),
        .Q(\test_adc2_out_reg_n_0_[3][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[4][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[16][13]_0 ),
        .Q(\test_adc2_out_reg[4][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[4][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[4][17]_0 [0]),
        .Q(\test_adc2_out_reg[4][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[4][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[4][17]_0 [1]),
        .Q(\test_adc2_out_reg[4][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[4][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[4][17]_0 [2]),
        .Q(\test_adc2_out_reg[4][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[4][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[4][17]_0 [3]),
        .Q(\test_adc2_out_reg[4][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[4][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[4][17]_0 [4]),
        .Q(\test_adc2_out_reg[4][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[4][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[4][17]_0 [5]),
        .Q(\test_adc2_out_reg_n_0_[4][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[5][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[24][13]_0 ),
        .Q(\test_adc2_out_reg[5][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[5][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[5][17]_0 [0]),
        .Q(\test_adc2_out_reg[5][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[5][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[5][17]_0 [1]),
        .Q(\test_adc2_out_reg[5][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[5][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[5][17]_0 [2]),
        .Q(\test_adc2_out_reg[5][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[5][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[5][17]_0 [3]),
        .Q(\test_adc2_out_reg[5][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[5][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[5][17]_0 [4]),
        .Q(\test_adc2_out_reg[5][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[5][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[5][17]_0 [5]),
        .Q(\test_adc2_out_reg_n_0_[5][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[6][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[6][17]_0 [2]),
        .Q(\test_adc2_out_reg_n_0_[6][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[6][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[6][10] ),
        .Q(\test_adc2_out_reg[6][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[6][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[6][17]_0 [3]),
        .Q(\test_adc2_out_reg[6][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[6][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[6][17]_0 [4]),
        .Q(\test_adc2_out_reg[6][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[6][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[6][17]_0 [5]),
        .Q(\test_adc2_out_reg[6][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[6][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[6][17]_0 [6]),
        .Q(\test_adc2_out_reg[6][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[6][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[6][17]_0 [7]),
        .Q(\test_adc2_out_reg[6][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[6][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[6][17]_0 [8]),
        .Q(\test_adc2_out_reg_n_0_[6][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[6][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[6][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[6][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[6][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[6][7] ),
        .Q(\test_adc2_out_reg[6][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[6][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[6][17]_0 [1]),
        .Q(\test_adc2_out_reg[6][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[7][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[7][17]_0 [2]),
        .Q(\test_adc2_out_reg_n_0_[7][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[7][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[7][10] ),
        .Q(\test_adc2_out_reg[7][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[7][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[7][17]_0 [3]),
        .Q(\test_adc2_out_reg[7][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[7][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[7][17]_0 [4]),
        .Q(\test_adc2_out_reg[7][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[7][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[7][17]_0 [5]),
        .Q(\test_adc2_out_reg[7][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[7][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[7][17]_0 [6]),
        .Q(\test_adc2_out_reg[7][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[7][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[7][17]_0 [7]),
        .Q(\test_adc2_out_reg[7][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[7][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[7][17]_0 [8]),
        .Q(\test_adc2_out_reg_n_0_[7][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[7][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[7][17]_0 [0]),
        .Q(\test_adc2_out_reg_n_0_[7][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[7][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[7][7] ),
        .Q(\test_adc2_out_reg[7][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[7][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[7][17]_0 [1]),
        .Q(\test_adc2_out_reg[7][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[8][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[8][10]_0 ),
        .Q(\test_adc2_out_reg_n_0_[8][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[8][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[8][10] ),
        .Q(\test_adc2_out_reg[8][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[8][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[8][12]_1 ),
        .Q(\test_adc2_out_reg[8][12]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[8][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[8][13]_1 ),
        .Q(\test_adc2_out_reg[8][13]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[8][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[8][17]_0 [0]),
        .Q(\test_adc2_out_reg[8][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[8][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[8][17]_0 [1]),
        .Q(\test_adc2_out_reg[8][16]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[8][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[8][17]_0 [2]),
        .Q(\test_adc2_out_reg[8][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[8][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[8][17]_0 [3]),
        .Q(\test_adc2_out_reg_n_0_[8][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[8][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[16][6]_0 ),
        .Q(\test_adc2_out_reg[8][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[8][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[8][6]_1 ),
        .Q(\test_adc2_out_reg[8][6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[8][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[8][7]_1 ),
        .Q(\test_adc2_out_reg[8][7]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[8][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[8][7]_0 ),
        .Q(\test_adc2_out_reg[8][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[8][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[8][9]_1 ),
        .Q(\test_adc2_out_reg[8][9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[9][10] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[9][17]_0 [3]),
        .Q(\test_adc2_out_reg_n_0_[9][10] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[9][11] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[9][10] ),
        .Q(\test_adc2_out_reg[9][11]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[9][12] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[9][17]_0 [4]),
        .Q(\test_adc2_out_reg[9][16]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[9][13] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[9][17]_0 [5]),
        .Q(\test_adc2_out_reg[9][16]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[9][14] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[9][17]_0 [6]),
        .Q(\test_adc2_out_reg[9][16]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[9][15] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[9][17]_0 [7]),
        .Q(\test_adc2_out_reg[9][16]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[9][16] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[9][17]_0 [8]),
        .Q(\test_adc2_out_reg[9][16]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[9][17] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[9][17]_0 [9]),
        .Q(\test_adc2_out_reg_n_0_[9][17] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[9][5] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg[0][8]_0 ),
        .Q(\test_adc2_out_reg[9][5]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[9][6] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[9][17]_0 [0]),
        .Q(\test_adc2_out_reg[9][16]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[9][7] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[9][17]_0 [1]),
        .Q(\test_adc2_out_reg_n_0_[9][7] ));
  FDSE #(
    .INIT(1'b1)) 
    \test_adc2_out_reg[9][8] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .D(\test_adc2_out_reg_n_0_[9][7] ),
        .Q(\test_adc2_out_reg[9][8]_0 ),
        .S(sample_out_s));
  FDCE #(
    .INIT(1'b0)) 
    \test_adc2_out_reg[9][9] 
       (.C(clk_adc2_gated_s_BUFG),
        .CE(1'b1),
        .CLR(\test_adc2_out_reg[31][17]_0 ),
        .D(\test_adc2_out_reg[9][17]_0 [2]),
        .Q(\test_adc2_out_reg[9][16]_0 [1]));
endmodule

module spi_custom_logic
   (tx_ready_s,
    error_s,
    \spi_rx_word_reg[11] ,
    E,
    \FSM_sequential_state_reg[3]_0 ,
    \FSM_onehot_apb_state_reg[0]_0 ,
    \FSM_sequential_state_reg[3]_1 ,
    \spi_rx_word_reg[9] ,
    \spi_rx_word_reg[5] ,
    \spi_rx_word_reg[11]_0 ,
    \spi_rx_word_reg[11]_1 ,
    \spi_rx_word_reg[5]_0 ,
    \spi_rx_word_reg[6] ,
    \spi_rx_word_reg[14] ,
    \spi_rx_word_reg[5]_1 ,
    \spi_rx_word_reg[5]_2 ,
    \spi_rx_word_reg[5]_3 ,
    \spi_rx_word_reg[10] ,
    \spi_rx_word_reg[5]_4 ,
    \spi_rx_word_reg[5]_5 ,
    \spi_rx_word_reg[11]_2 ,
    \FSM_sequential_state_reg[2]_0 ,
    \spi_rx_word_reg[11]_3 ,
    \spi_rx_word_reg[11]_4 ,
    \spi_rx_word_reg[11]_5 ,
    \spi_rx_word_reg[11]_6 ,
    \spi_rx_word_reg[11]_7 ,
    \spi_rx_word_reg[11]_8 ,
    \spi_rx_word_reg[11]_9 ,
    \spi_rx_word_reg[11]_10 ,
    \spi_rx_word_reg[11]_11 ,
    \spi_rx_word_reg[9]_0 ,
    \spi_rx_word_reg[10]_0 ,
    \spi_rx_word_reg[9]_1 ,
    \spi_rx_word_reg[11]_12 ,
    \FSM_sequential_state_reg[2]_1 ,
    \spi_rx_word_reg[12] ,
    \spi_rx_word_reg[11]_13 ,
    \spi_rx_word_reg[11]_14 ,
    \FSM_sequential_state_reg[2]_2 ,
    \spi_rx_word_reg[10]_1 ,
    \spi_rx_word_reg[13] ,
    \spi_rx_word_reg[9]_2 ,
    D,
    \FSM_onehot_apb_state_reg[1]_0 ,
    apb_state_reg,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[3]_2 ,
    \spi_tx_word_o_reg[24]_0 ,
    \spi_tx_word_o_reg[31]_0 ,
    \spi_tx_word_o_reg[30]_0 ,
    \spi_tx_word_o_reg[29]_0 ,
    \spi_tx_word_o_reg[28]_0 ,
    \spi_tx_word_o_reg[27]_0 ,
    \spi_tx_word_o_reg[26]_0 ,
    \spi_tx_word_o_reg[25]_0 ,
    \spi_tx_word_o_reg[23]_0 ,
    \spi_tx_word_o_reg[22]_0 ,
    \spi_tx_word_o_reg[21]_0 ,
    \spi_tx_word_o_reg[20]_0 ,
    \spi_tx_word_o_reg[19]_0 ,
    \spi_tx_word_o_reg[18]_0 ,
    \spi_tx_word_o_reg[17]_0 ,
    \spi_tx_word_o_reg[15]_0 ,
    \spi_tx_word_o_reg[14]_0 ,
    \spi_tx_word_o_reg[13]_0 ,
    \spi_tx_word_o_reg[12]_0 ,
    \spi_tx_word_o_reg[11]_0 ,
    \spi_tx_word_o_reg[10]_0 ,
    \spi_tx_word_o_reg[9]_0 ,
    apb_wdata_s,
    SPI_CLK_I_IBUF_BUFG,
    SPI_MISO_O_TRI,
    Q,
    \apb_wdata_reg[3]_0 ,
    \spi_tx_word_o_reg[13]_1 ,
    \spi_tx_word_o_reg[0]_i_2_0 ,
    \spi_tx_word_o_reg[1]_i_2_0 ,
    \spi_tx_word_o_reg[2]_i_2_0 ,
    \spi_tx_word_o_reg[3]_i_2_0 ,
    \spi_tx_word_o_reg[4]_i_2_0 ,
    \spi_tx_word_o_reg[5]_i_2_0 ,
    \spi_tx_word_o_reg[6]_i_2_0 ,
    \spi_tx_word_o_reg[7]_i_3_0 ,
    \spi_tx_word_o_reg[27]_1 ,
    \spi_tx_word_o_reg[16]_0 ,
    \spi_tx_word_o_reg[24]_1 ,
    tx_done_s,
    \spi_tx_word_o_reg[14]_1 ,
    \spi_tx_word_o_reg[14]_2 ,
    \spi_tx_word_o_reg[15]_1 ,
    \reg_stim_mask2_p1_stim_mask2_g1_reg[26] ,
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ,
    \reg_stim_mask2_p2_stim_mask2_g2_reg[16] ,
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ,
    \spi_tx_word_o_reg[8]_0 ,
    \spi_tx_word_o_reg[8]_1 ,
    \spi_tx_word_o_reg[9]_1 ,
    \spi_tx_word_o_reg[9]_2 ,
    \spi_tx_word_o_reg[10]_1 ,
    \spi_tx_word_o_reg[10]_2 ,
    \spi_tx_word_o_reg[11]_1 ,
    \spi_tx_word_o_reg[11]_2 ,
    \spi_tx_word_o_reg[12]_1 ,
    \spi_tx_word_o_reg[12]_2 ,
    \spi_tx_word_o_reg[13]_2 ,
    \spi_tx_word_o_reg[13]_3 ,
    \spi_tx_word_o_reg[17]_1 ,
    \spi_tx_word_o_reg[17]_2 ,
    \spi_tx_word_o_reg[18]_1 ,
    \spi_tx_word_o_reg[18]_2 ,
    \spi_tx_word_o_reg[19]_1 ,
    \spi_tx_word_o_reg[19]_2 ,
    \spi_tx_word_o_reg[20]_1 ,
    \spi_tx_word_o_reg[20]_2 ,
    \spi_tx_word_o_reg[21]_1 ,
    \spi_tx_word_o_reg[21]_2 ,
    \spi_tx_word_o_reg[22]_1 ,
    \spi_tx_word_o_reg[22]_2 ,
    \spi_tx_word_o_reg[23]_1 ,
    \spi_tx_word_o_reg[23]_2 ,
    \spi_tx_word_o_reg[25]_1 ,
    \spi_tx_word_o_reg[25]_2 ,
    \spi_tx_word_o_reg[26]_1 ,
    \spi_tx_word_o_reg[26]_2 ,
    \spi_tx_word_o_reg[27]_2 ,
    \spi_tx_word_o_reg[27]_3 ,
    \spi_tx_word_o_reg[28]_1 ,
    \spi_tx_word_o_reg[29]_1 ,
    \spi_tx_word_o_reg[30]_1 ,
    \spi_tx_word_o_reg[30]_2 ,
    \spi_tx_word_o_reg[31]_1 ,
    \spi_tx_word_o_reg[31]_2 ,
    \spi_tx_word_o_reg[0]_0 ,
    \spi_tx_word_o_reg[1]_0 ,
    \spi_tx_word_o_reg[2]_0 ,
    \spi_tx_word_o_reg[3]_0 ,
    \spi_tx_word_o_reg[4]_0 ,
    \spi_tx_word_o_reg[5]_0 ,
    \spi_tx_word_o_reg[6]_0 ,
    \spi_tx_word_o_reg[7]_0 ,
    \spi_tx_word_o[8]_i_2_0 ,
    \spi_tx_word_o_reg[9]_3 ,
    \spi_tx_word_o_reg[10]_3 ,
    \spi_tx_word_o_reg[11]_3 ,
    \spi_tx_word_o_reg[12]_3 ,
    \spi_tx_word_o_reg[13]_4 ,
    \spi_tx_word_o_reg[17]_3 ,
    \spi_tx_word_o_reg[18]_3 ,
    \spi_tx_word_o_reg[19]_3 ,
    \spi_tx_word_o_reg[20]_3 ,
    \spi_tx_word_o_reg[21]_3 ,
    \spi_tx_word_o_reg[22]_3 ,
    \spi_tx_word_o_reg[23]_3 ,
    \spi_tx_word_o_reg[25]_3 ,
    \spi_tx_word_o_reg[26]_3 ,
    \spi_tx_word_o_reg[27]_4 ,
    \spi_tx_word_o_reg[29]_2 ,
    \spi_tx_word_o_reg[29]_3 ,
    \spi_tx_word_o_reg[29]_4 ,
    stim_mask_en_o,
    \spi_tx_word_o_reg[16]_1 ,
    \spi_tx_word_o_reg[24]_2 ,
    \spi_tx_word_1d_reg[8] ,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[2]_3 ,
    \FSM_sequential_state_reg[3]_3 ,
    \FSM_sequential_state_reg[3]_4 ,
    \apb_wdata_reg[9]_0 ,
    \apb_wdata_reg[8]_0 ,
    \FSM_sequential_state_reg[1]_0 );
  output tx_ready_s;
  output error_s;
  output [4:0]\spi_rx_word_reg[11] ;
  output [0:0]E;
  output \FSM_sequential_state_reg[3]_0 ;
  output \FSM_onehot_apb_state_reg[0]_0 ;
  output [3:0]\FSM_sequential_state_reg[3]_1 ;
  output [0:0]\spi_rx_word_reg[9] ;
  output [0:0]\spi_rx_word_reg[5] ;
  output [0:0]\spi_rx_word_reg[11]_0 ;
  output [0:0]\spi_rx_word_reg[11]_1 ;
  output [0:0]\spi_rx_word_reg[5]_0 ;
  output [0:0]\spi_rx_word_reg[6] ;
  output \spi_rx_word_reg[14] ;
  output [0:0]\spi_rx_word_reg[5]_1 ;
  output [0:0]\spi_rx_word_reg[5]_2 ;
  output [0:0]\spi_rx_word_reg[5]_3 ;
  output [0:0]\spi_rx_word_reg[10] ;
  output [0:0]\spi_rx_word_reg[5]_4 ;
  output [0:0]\spi_rx_word_reg[5]_5 ;
  output [0:0]\spi_rx_word_reg[11]_2 ;
  output [0:0]\FSM_sequential_state_reg[2]_0 ;
  output [0:0]\spi_rx_word_reg[11]_3 ;
  output [0:0]\spi_rx_word_reg[11]_4 ;
  output [0:0]\spi_rx_word_reg[11]_5 ;
  output [0:0]\spi_rx_word_reg[11]_6 ;
  output [0:0]\spi_rx_word_reg[11]_7 ;
  output [0:0]\spi_rx_word_reg[11]_8 ;
  output [0:0]\spi_rx_word_reg[11]_9 ;
  output [0:0]\spi_rx_word_reg[11]_10 ;
  output [0:0]\spi_rx_word_reg[11]_11 ;
  output [0:0]\spi_rx_word_reg[9]_0 ;
  output [0:0]\spi_rx_word_reg[10]_0 ;
  output [0:0]\spi_rx_word_reg[9]_1 ;
  output [0:0]\spi_rx_word_reg[11]_12 ;
  output [0:0]\FSM_sequential_state_reg[2]_1 ;
  output [0:0]\spi_rx_word_reg[12] ;
  output [0:0]\spi_rx_word_reg[11]_13 ;
  output [0:0]\spi_rx_word_reg[11]_14 ;
  output [0:0]\FSM_sequential_state_reg[2]_2 ;
  output [0:0]\spi_rx_word_reg[10]_1 ;
  output [0:0]\spi_rx_word_reg[13] ;
  output [0:0]\spi_rx_word_reg[9]_2 ;
  output [0:0]D;
  output \FSM_onehot_apb_state_reg[1]_0 ;
  output [0:0]apb_state_reg;
  output \FSM_sequential_state_reg[0]_0 ;
  output \FSM_sequential_state_reg[3]_2 ;
  output [9:0]\spi_tx_word_o_reg[24]_0 ;
  output \spi_tx_word_o_reg[31]_0 ;
  output \spi_tx_word_o_reg[30]_0 ;
  output \spi_tx_word_o_reg[29]_0 ;
  output \spi_tx_word_o_reg[28]_0 ;
  output \spi_tx_word_o_reg[27]_0 ;
  output \spi_tx_word_o_reg[26]_0 ;
  output \spi_tx_word_o_reg[25]_0 ;
  output \spi_tx_word_o_reg[23]_0 ;
  output \spi_tx_word_o_reg[22]_0 ;
  output \spi_tx_word_o_reg[21]_0 ;
  output \spi_tx_word_o_reg[20]_0 ;
  output \spi_tx_word_o_reg[19]_0 ;
  output \spi_tx_word_o_reg[18]_0 ;
  output \spi_tx_word_o_reg[17]_0 ;
  output \spi_tx_word_o_reg[15]_0 ;
  output \spi_tx_word_o_reg[14]_0 ;
  output \spi_tx_word_o_reg[13]_0 ;
  output \spi_tx_word_o_reg[12]_0 ;
  output \spi_tx_word_o_reg[11]_0 ;
  output \spi_tx_word_o_reg[10]_0 ;
  output \spi_tx_word_o_reg[9]_0 ;
  output [31:0]apb_wdata_s;
  input SPI_CLK_I_IBUF_BUFG;
  input SPI_MISO_O_TRI;
  input [1:0]Q;
  input [40:0]\apb_wdata_reg[3]_0 ;
  input [13:0]\spi_tx_word_o_reg[13]_1 ;
  input \spi_tx_word_o_reg[0]_i_2_0 ;
  input \spi_tx_word_o_reg[1]_i_2_0 ;
  input \spi_tx_word_o_reg[2]_i_2_0 ;
  input \spi_tx_word_o_reg[3]_i_2_0 ;
  input \spi_tx_word_o_reg[4]_i_2_0 ;
  input \spi_tx_word_o_reg[5]_i_2_0 ;
  input \spi_tx_word_o_reg[6]_i_2_0 ;
  input \spi_tx_word_o_reg[7]_i_3_0 ;
  input [11:0]\spi_tx_word_o_reg[27]_1 ;
  input \spi_tx_word_o_reg[16]_0 ;
  input \spi_tx_word_o_reg[24]_1 ;
  input tx_done_s;
  input \spi_tx_word_o_reg[14]_1 ;
  input \spi_tx_word_o_reg[14]_2 ;
  input \spi_tx_word_o_reg[15]_1 ;
  input \reg_stim_mask2_p1_stim_mask2_g1_reg[26] ;
  input \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ;
  input \reg_stim_mask2_p2_stim_mask2_g2_reg[16] ;
  input \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ;
  input \spi_tx_word_o_reg[8]_0 ;
  input \spi_tx_word_o_reg[8]_1 ;
  input \spi_tx_word_o_reg[9]_1 ;
  input \spi_tx_word_o_reg[9]_2 ;
  input \spi_tx_word_o_reg[10]_1 ;
  input \spi_tx_word_o_reg[10]_2 ;
  input \spi_tx_word_o_reg[11]_1 ;
  input \spi_tx_word_o_reg[11]_2 ;
  input \spi_tx_word_o_reg[12]_1 ;
  input \spi_tx_word_o_reg[12]_2 ;
  input \spi_tx_word_o_reg[13]_2 ;
  input \spi_tx_word_o_reg[13]_3 ;
  input \spi_tx_word_o_reg[17]_1 ;
  input \spi_tx_word_o_reg[17]_2 ;
  input \spi_tx_word_o_reg[18]_1 ;
  input \spi_tx_word_o_reg[18]_2 ;
  input \spi_tx_word_o_reg[19]_1 ;
  input \spi_tx_word_o_reg[19]_2 ;
  input \spi_tx_word_o_reg[20]_1 ;
  input \spi_tx_word_o_reg[20]_2 ;
  input \spi_tx_word_o_reg[21]_1 ;
  input \spi_tx_word_o_reg[21]_2 ;
  input \spi_tx_word_o_reg[22]_1 ;
  input \spi_tx_word_o_reg[22]_2 ;
  input \spi_tx_word_o_reg[23]_1 ;
  input \spi_tx_word_o_reg[23]_2 ;
  input \spi_tx_word_o_reg[25]_1 ;
  input \spi_tx_word_o_reg[25]_2 ;
  input \spi_tx_word_o_reg[26]_1 ;
  input \spi_tx_word_o_reg[26]_2 ;
  input \spi_tx_word_o_reg[27]_2 ;
  input \spi_tx_word_o_reg[27]_3 ;
  input \spi_tx_word_o_reg[28]_1 ;
  input \spi_tx_word_o_reg[29]_1 ;
  input \spi_tx_word_o_reg[30]_1 ;
  input \spi_tx_word_o_reg[30]_2 ;
  input \spi_tx_word_o_reg[31]_1 ;
  input \spi_tx_word_o_reg[31]_2 ;
  input \spi_tx_word_o_reg[0]_0 ;
  input \spi_tx_word_o_reg[1]_0 ;
  input \spi_tx_word_o_reg[2]_0 ;
  input \spi_tx_word_o_reg[3]_0 ;
  input \spi_tx_word_o_reg[4]_0 ;
  input \spi_tx_word_o_reg[5]_0 ;
  input \spi_tx_word_o_reg[6]_0 ;
  input \spi_tx_word_o_reg[7]_0 ;
  input \spi_tx_word_o[8]_i_2_0 ;
  input \spi_tx_word_o_reg[9]_3 ;
  input \spi_tx_word_o_reg[10]_3 ;
  input \spi_tx_word_o_reg[11]_3 ;
  input \spi_tx_word_o_reg[12]_3 ;
  input \spi_tx_word_o_reg[13]_4 ;
  input \spi_tx_word_o_reg[17]_3 ;
  input \spi_tx_word_o_reg[18]_3 ;
  input \spi_tx_word_o_reg[19]_3 ;
  input \spi_tx_word_o_reg[20]_3 ;
  input \spi_tx_word_o_reg[21]_3 ;
  input \spi_tx_word_o_reg[22]_3 ;
  input \spi_tx_word_o_reg[23]_3 ;
  input \spi_tx_word_o_reg[25]_3 ;
  input \spi_tx_word_o_reg[26]_3 ;
  input \spi_tx_word_o_reg[27]_4 ;
  input [1:0]\spi_tx_word_o_reg[29]_2 ;
  input [1:0]\spi_tx_word_o_reg[29]_3 ;
  input [1:0]\spi_tx_word_o_reg[29]_4 ;
  input [7:0]stim_mask_en_o;
  input \spi_tx_word_o_reg[16]_1 ;
  input \spi_tx_word_o_reg[24]_2 ;
  input \spi_tx_word_1d_reg[8] ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \FSM_sequential_state_reg[2]_3 ;
  input \FSM_sequential_state_reg[3]_3 ;
  input \FSM_sequential_state_reg[3]_4 ;
  input \apb_wdata_reg[9]_0 ;
  input \apb_wdata_reg[8]_0 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_apb_state[0]_i_1_n_0 ;
  wire \FSM_onehot_apb_state[1]_i_1_n_0 ;
  wire \FSM_onehot_apb_state_reg[0]_0 ;
  wire \FSM_onehot_apb_state_reg[1]_0 ;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_4_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [0:0]\FSM_sequential_state_reg[2]_0 ;
  wire [0:0]\FSM_sequential_state_reg[2]_1 ;
  wire [0:0]\FSM_sequential_state_reg[2]_2 ;
  wire \FSM_sequential_state_reg[2]_3 ;
  wire \FSM_sequential_state_reg[3]_0 ;
  wire [3:0]\FSM_sequential_state_reg[3]_1 ;
  wire \FSM_sequential_state_reg[3]_2 ;
  wire \FSM_sequential_state_reg[3]_3 ;
  wire \FSM_sequential_state_reg[3]_4 ;
  wire [1:0]Q;
  wire SPI_CLK_I_IBUF_BUFG;
  wire SPI_MISO_O_TRI;
  wire [8:7]apb_addr_s;
  wire apb_enable_s;
  wire [31:8]apb_rdata_s;
  wire [0:0]apb_state;
  wire [0:0]apb_state_reg;
  wire apb_wdata;
  wire [8:0]apb_wdata0_in;
  wire \apb_wdata[31]_i_1_n_0 ;
  wire \apb_wdata[8]_i_4_n_0 ;
  wire [40:0]\apb_wdata_reg[3]_0 ;
  wire \apb_wdata_reg[8]_0 ;
  wire \apb_wdata_reg[9]_0 ;
  wire [31:0]apb_wdata_s;
  wire error_o_i_1_n_0;
  wire error_s;
  wire [24:0]p_1_in;
  wire \reg_chip_error_status1_chip_error_load[31]_i_2_n_0 ;
  wire \reg_chip_error_status2_chip_error_cmd[3]_i_2_n_0 ;
  wire \reg_stim_ch0_p0_stim0_ia_mux[7]_i_3_n_0 ;
  wire \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ;
  wire \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ;
  wire \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_2_n_0 ;
  wire \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_5_n_0 ;
  wire \reg_stim_ch3_p0_stim3_ia_mux[7]_i_2_n_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux[13]_i_2_n_0 ;
  wire \reg_stim_mask2_p1_stim_mask2_g1_reg[26] ;
  wire \reg_stim_mask2_p2_stim_mask2_g2_reg[16] ;
  wire [0:0]\spi_rx_word_reg[10] ;
  wire [0:0]\spi_rx_word_reg[10]_0 ;
  wire [0:0]\spi_rx_word_reg[10]_1 ;
  wire [4:0]\spi_rx_word_reg[11] ;
  wire [0:0]\spi_rx_word_reg[11]_0 ;
  wire [0:0]\spi_rx_word_reg[11]_1 ;
  wire [0:0]\spi_rx_word_reg[11]_10 ;
  wire [0:0]\spi_rx_word_reg[11]_11 ;
  wire [0:0]\spi_rx_word_reg[11]_12 ;
  wire [0:0]\spi_rx_word_reg[11]_13 ;
  wire [0:0]\spi_rx_word_reg[11]_14 ;
  wire [0:0]\spi_rx_word_reg[11]_2 ;
  wire [0:0]\spi_rx_word_reg[11]_3 ;
  wire [0:0]\spi_rx_word_reg[11]_4 ;
  wire [0:0]\spi_rx_word_reg[11]_5 ;
  wire [0:0]\spi_rx_word_reg[11]_6 ;
  wire [0:0]\spi_rx_word_reg[11]_7 ;
  wire [0:0]\spi_rx_word_reg[11]_8 ;
  wire [0:0]\spi_rx_word_reg[11]_9 ;
  wire [0:0]\spi_rx_word_reg[12] ;
  wire [0:0]\spi_rx_word_reg[13] ;
  wire \spi_rx_word_reg[14] ;
  wire [0:0]\spi_rx_word_reg[5] ;
  wire [0:0]\spi_rx_word_reg[5]_0 ;
  wire [0:0]\spi_rx_word_reg[5]_1 ;
  wire [0:0]\spi_rx_word_reg[5]_2 ;
  wire [0:0]\spi_rx_word_reg[5]_3 ;
  wire [0:0]\spi_rx_word_reg[5]_4 ;
  wire [0:0]\spi_rx_word_reg[5]_5 ;
  wire [0:0]\spi_rx_word_reg[6] ;
  wire [0:0]\spi_rx_word_reg[9] ;
  wire [0:0]\spi_rx_word_reg[9]_0 ;
  wire [0:0]\spi_rx_word_reg[9]_1 ;
  wire [0:0]\spi_rx_word_reg[9]_2 ;
  wire \spi_tx_word_1d_reg[8] ;
  wire spi_tx_word_o10_out;
  wire \spi_tx_word_o[0]_i_4_n_0 ;
  wire \spi_tx_word_o[10]_i_4_n_0 ;
  wire \spi_tx_word_o[11]_i_4_n_0 ;
  wire \spi_tx_word_o[12]_i_4_n_0 ;
  wire \spi_tx_word_o[13]_i_4_n_0 ;
  wire \spi_tx_word_o[14]_i_3_n_0 ;
  wire \spi_tx_word_o[15]_i_3_n_0 ;
  wire \spi_tx_word_o[16]_i_3_n_0 ;
  wire \spi_tx_word_o[17]_i_4_n_0 ;
  wire \spi_tx_word_o[18]_i_4_n_0 ;
  wire \spi_tx_word_o[19]_i_4_n_0 ;
  wire \spi_tx_word_o[1]_i_4_n_0 ;
  wire \spi_tx_word_o[20]_i_4_n_0 ;
  wire \spi_tx_word_o[21]_i_4_n_0 ;
  wire \spi_tx_word_o[22]_i_4_n_0 ;
  wire \spi_tx_word_o[23]_i_4_n_0 ;
  wire \spi_tx_word_o[24]_i_12_n_0 ;
  wire \spi_tx_word_o[24]_i_13_n_0 ;
  wire \spi_tx_word_o[24]_i_1_n_0 ;
  wire \spi_tx_word_o[24]_i_4_n_0 ;
  wire \spi_tx_word_o[24]_i_7_n_0 ;
  wire \spi_tx_word_o[25]_i_4_n_0 ;
  wire \spi_tx_word_o[26]_i_4_n_0 ;
  wire \spi_tx_word_o[27]_i_4_n_0 ;
  wire \spi_tx_word_o[28]_i_3_n_0 ;
  wire \spi_tx_word_o[29]_i_3_n_0 ;
  wire \spi_tx_word_o[2]_i_4_n_0 ;
  wire \spi_tx_word_o[31]_i_1_n_0 ;
  wire \spi_tx_word_o[3]_i_4_n_0 ;
  wire \spi_tx_word_o[4]_i_4_n_0 ;
  wire \spi_tx_word_o[5]_i_4_n_0 ;
  wire \spi_tx_word_o[6]_i_4_n_0 ;
  wire \spi_tx_word_o[7]_i_2_n_0 ;
  wire \spi_tx_word_o[7]_i_5_n_0 ;
  wire \spi_tx_word_o[8]_i_2_0 ;
  wire \spi_tx_word_o[8]_i_5_n_0 ;
  wire \spi_tx_word_o[9]_i_4_n_0 ;
  wire \spi_tx_word_o_reg[0]_0 ;
  wire \spi_tx_word_o_reg[0]_i_2_0 ;
  wire \spi_tx_word_o_reg[0]_i_2_n_0 ;
  wire \spi_tx_word_o_reg[10]_0 ;
  wire \spi_tx_word_o_reg[10]_1 ;
  wire \spi_tx_word_o_reg[10]_2 ;
  wire \spi_tx_word_o_reg[10]_3 ;
  wire \spi_tx_word_o_reg[11]_0 ;
  wire \spi_tx_word_o_reg[11]_1 ;
  wire \spi_tx_word_o_reg[11]_2 ;
  wire \spi_tx_word_o_reg[11]_3 ;
  wire \spi_tx_word_o_reg[12]_0 ;
  wire \spi_tx_word_o_reg[12]_1 ;
  wire \spi_tx_word_o_reg[12]_2 ;
  wire \spi_tx_word_o_reg[12]_3 ;
  wire \spi_tx_word_o_reg[13]_0 ;
  wire [13:0]\spi_tx_word_o_reg[13]_1 ;
  wire \spi_tx_word_o_reg[13]_2 ;
  wire \spi_tx_word_o_reg[13]_3 ;
  wire \spi_tx_word_o_reg[13]_4 ;
  wire \spi_tx_word_o_reg[14]_0 ;
  wire \spi_tx_word_o_reg[14]_1 ;
  wire \spi_tx_word_o_reg[14]_2 ;
  wire \spi_tx_word_o_reg[15]_0 ;
  wire \spi_tx_word_o_reg[15]_1 ;
  wire \spi_tx_word_o_reg[16]_0 ;
  wire \spi_tx_word_o_reg[16]_1 ;
  wire \spi_tx_word_o_reg[17]_0 ;
  wire \spi_tx_word_o_reg[17]_1 ;
  wire \spi_tx_word_o_reg[17]_2 ;
  wire \spi_tx_word_o_reg[17]_3 ;
  wire \spi_tx_word_o_reg[18]_0 ;
  wire \spi_tx_word_o_reg[18]_1 ;
  wire \spi_tx_word_o_reg[18]_2 ;
  wire \spi_tx_word_o_reg[18]_3 ;
  wire \spi_tx_word_o_reg[19]_0 ;
  wire \spi_tx_word_o_reg[19]_1 ;
  wire \spi_tx_word_o_reg[19]_2 ;
  wire \spi_tx_word_o_reg[19]_3 ;
  wire \spi_tx_word_o_reg[1]_0 ;
  wire \spi_tx_word_o_reg[1]_i_2_0 ;
  wire \spi_tx_word_o_reg[1]_i_2_n_0 ;
  wire \spi_tx_word_o_reg[20]_0 ;
  wire \spi_tx_word_o_reg[20]_1 ;
  wire \spi_tx_word_o_reg[20]_2 ;
  wire \spi_tx_word_o_reg[20]_3 ;
  wire \spi_tx_word_o_reg[21]_0 ;
  wire \spi_tx_word_o_reg[21]_1 ;
  wire \spi_tx_word_o_reg[21]_2 ;
  wire \spi_tx_word_o_reg[21]_3 ;
  wire \spi_tx_word_o_reg[22]_0 ;
  wire \spi_tx_word_o_reg[22]_1 ;
  wire \spi_tx_word_o_reg[22]_2 ;
  wire \spi_tx_word_o_reg[22]_3 ;
  wire \spi_tx_word_o_reg[23]_0 ;
  wire \spi_tx_word_o_reg[23]_1 ;
  wire \spi_tx_word_o_reg[23]_2 ;
  wire \spi_tx_word_o_reg[23]_3 ;
  wire [9:0]\spi_tx_word_o_reg[24]_0 ;
  wire \spi_tx_word_o_reg[24]_1 ;
  wire \spi_tx_word_o_reg[24]_2 ;
  wire \spi_tx_word_o_reg[25]_0 ;
  wire \spi_tx_word_o_reg[25]_1 ;
  wire \spi_tx_word_o_reg[25]_2 ;
  wire \spi_tx_word_o_reg[25]_3 ;
  wire \spi_tx_word_o_reg[26]_0 ;
  wire \spi_tx_word_o_reg[26]_1 ;
  wire \spi_tx_word_o_reg[26]_2 ;
  wire \spi_tx_word_o_reg[26]_3 ;
  wire \spi_tx_word_o_reg[27]_0 ;
  wire [11:0]\spi_tx_word_o_reg[27]_1 ;
  wire \spi_tx_word_o_reg[27]_2 ;
  wire \spi_tx_word_o_reg[27]_3 ;
  wire \spi_tx_word_o_reg[27]_4 ;
  wire \spi_tx_word_o_reg[28]_0 ;
  wire \spi_tx_word_o_reg[28]_1 ;
  wire \spi_tx_word_o_reg[29]_0 ;
  wire \spi_tx_word_o_reg[29]_1 ;
  wire [1:0]\spi_tx_word_o_reg[29]_2 ;
  wire [1:0]\spi_tx_word_o_reg[29]_3 ;
  wire [1:0]\spi_tx_word_o_reg[29]_4 ;
  wire \spi_tx_word_o_reg[2]_0 ;
  wire \spi_tx_word_o_reg[2]_i_2_0 ;
  wire \spi_tx_word_o_reg[2]_i_2_n_0 ;
  wire \spi_tx_word_o_reg[30]_0 ;
  wire \spi_tx_word_o_reg[30]_1 ;
  wire \spi_tx_word_o_reg[30]_2 ;
  wire \spi_tx_word_o_reg[31]_0 ;
  wire \spi_tx_word_o_reg[31]_1 ;
  wire \spi_tx_word_o_reg[31]_2 ;
  wire \spi_tx_word_o_reg[3]_0 ;
  wire \spi_tx_word_o_reg[3]_i_2_0 ;
  wire \spi_tx_word_o_reg[3]_i_2_n_0 ;
  wire \spi_tx_word_o_reg[4]_0 ;
  wire \spi_tx_word_o_reg[4]_i_2_0 ;
  wire \spi_tx_word_o_reg[4]_i_2_n_0 ;
  wire \spi_tx_word_o_reg[5]_0 ;
  wire \spi_tx_word_o_reg[5]_i_2_0 ;
  wire \spi_tx_word_o_reg[5]_i_2_n_0 ;
  wire \spi_tx_word_o_reg[6]_0 ;
  wire \spi_tx_word_o_reg[6]_i_2_0 ;
  wire \spi_tx_word_o_reg[6]_i_2_n_0 ;
  wire \spi_tx_word_o_reg[7]_0 ;
  wire \spi_tx_word_o_reg[7]_i_3_0 ;
  wire \spi_tx_word_o_reg[7]_i_3_n_0 ;
  wire \spi_tx_word_o_reg[8]_0 ;
  wire \spi_tx_word_o_reg[8]_1 ;
  wire \spi_tx_word_o_reg[9]_0 ;
  wire \spi_tx_word_o_reg[9]_1 ;
  wire \spi_tx_word_o_reg[9]_2 ;
  wire \spi_tx_word_o_reg[9]_3 ;
  wire \spi_tx_word_o_reg_n_0_[0] ;
  wire [7:0]stim_mask_en_o;
  wire tx_done_s;
  wire tx_ready_o_i_1_n_0;
  wire tx_ready_s;

  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \FSM_onehot_apb_state[0]_i_1 
       (.I0(apb_enable_s),
        .I1(\FSM_sequential_state_reg[3]_0 ),
        .I2(\FSM_sequential_state[3]_i_4_n_0 ),
        .I3(apb_state),
        .I4(apb_state_reg),
        .O(\FSM_onehot_apb_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \FSM_onehot_apb_state[1]_i_1 
       (.I0(apb_enable_s),
        .I1(\FSM_sequential_state_reg[3]_0 ),
        .I2(\FSM_sequential_state[3]_i_4_n_0 ),
        .I3(apb_state),
        .I4(apb_state_reg),
        .O(\FSM_onehot_apb_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_apb_state[1]_i_2 
       (.I0(\FSM_sequential_state_reg[3]_1 [3]),
        .I1(\FSM_sequential_state_reg[3]_1 [1]),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .O(\FSM_sequential_state_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "S_APB_IDLE:001,S_APB_SETUP:010,S_APB_ACCESS:100," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_apb_state_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_apb_state[0]_i_1_n_0 ),
        .PRE(SPI_MISO_O_TRI),
        .Q(apb_state));
  (* FSM_ENCODED_STATES = "S_APB_IDLE:001,S_APB_SETUP:010,S_APB_ACCESS:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_apb_state_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(\FSM_onehot_apb_state[1]_i_1_n_0 ),
        .Q(apb_enable_s));
  (* FSM_ENCODED_STATES = "S_APB_IDLE:001,S_APB_SETUP:010,S_APB_ACCESS:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_apb_state_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(apb_enable_s),
        .Q(apb_state_reg));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hFFFEEEEC)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state_reg[3]_1 [0]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(\FSM_sequential_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_state_reg[3]_1 [1]),
        .I4(\FSM_sequential_state_reg[3]_1 [3]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\FSM_sequential_state_reg[3]_1 [0]),
        .I1(\FSM_sequential_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_state_reg[3]_1 [1]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(\FSM_sequential_state_reg[3]_1 [3]),
        .I1(\FSM_sequential_state_reg[3]_1 [1]),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .O(\FSM_sequential_state_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAFAAAEA)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state_reg[2]_3 ),
        .I1(\FSM_onehot_apb_state_reg[1]_0 ),
        .I2(\FSM_sequential_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_state_reg[3]_1 [3]),
        .I4(\FSM_sequential_state_reg[3]_1 [1]),
        .I5(\FSM_sequential_state_reg[3]_1 [0]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(apb_enable_s),
        .I1(apb_state_reg),
        .O(\FSM_onehot_apb_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFF2FFFFF22222222)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(\FSM_sequential_state_reg[3]_3 ),
        .I1(\FSM_sequential_state_reg[3]_4 ),
        .I2(apb_state_reg),
        .I3(apb_enable_s),
        .I4(\FSM_sequential_state_reg[3]_1 [0]),
        .I5(\FSM_sequential_state[3]_i_4_n_0 ),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_state[3]_i_4 
       (.I0(\FSM_sequential_state_reg[3]_1 [3]),
        .I1(\FSM_sequential_state_reg[3]_1 [2]),
        .I2(\FSM_sequential_state_reg[3]_1 [1]),
        .O(\FSM_sequential_state[3]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "S_CMD_RD_DATA:0010,S_CMD_RD_ADD:0000,S_CMD_WR_DATA:0011,S_CMD_WR_ADD:0100,S_IDLE:0001,S_STIM_ST:0110,S_CHIP_ID:0101,S_CRC5_ERROR2:1001,S_CRC5_ERROR1:1000,S_CONFIG:0111" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_sequential_state_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .PRE(SPI_MISO_O_TRI),
        .Q(\FSM_sequential_state_reg[3]_1 [0]));
  (* FSM_ENCODED_STATES = "S_CMD_RD_DATA:0010,S_CMD_RD_ADD:0000,S_CMD_WR_DATA:0011,S_CMD_WR_ADD:0100,S_IDLE:0001,S_STIM_ST:0110,S_CHIP_ID:0101,S_CRC5_ERROR2:1001,S_CRC5_ERROR1:1000,S_CONFIG:0111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(\FSM_sequential_state_reg[1]_0 ),
        .Q(\FSM_sequential_state_reg[3]_1 [1]));
  (* FSM_ENCODED_STATES = "S_CMD_RD_DATA:0010,S_CMD_RD_ADD:0000,S_CMD_WR_DATA:0011,S_CMD_WR_ADD:0100,S_IDLE:0001,S_STIM_ST:0110,S_CHIP_ID:0101,S_CRC5_ERROR2:1001,S_CRC5_ERROR1:1000,S_CONFIG:0111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[3]_1 [2]));
  (* FSM_ENCODED_STATES = "S_CMD_RD_DATA:0010,S_CMD_RD_ADD:0000,S_CMD_WR_DATA:0011,S_CMD_WR_ADD:0100,S_IDLE:0001,S_STIM_ST:0110,S_CHIP_ID:0101,S_CRC5_ERROR2:1001,S_CRC5_ERROR1:1000,S_CONFIG:0111" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(\FSM_sequential_state[3]_i_1_n_0 ),
        .Q(\FSM_sequential_state_reg[3]_1 [3]));
  LUT6 #(
    .INIT(64'h88F8F88888888888)) 
    \apb_wdata[0]_i_1 
       (.I0(\apb_wdata_reg[3]_0 [5]),
        .I1(\apb_wdata[8]_i_4_n_0 ),
        .I2(\apb_wdata_reg[3]_0 [37]),
        .I3(apb_state_reg),
        .I4(\FSM_sequential_state_reg[3]_1 [0]),
        .I5(\FSM_sequential_state_reg[3]_1 [3]),
        .O(apb_wdata0_in[0]));
  LUT6 #(
    .INIT(64'h88F8F88888888888)) 
    \apb_wdata[1]_i_1 
       (.I0(\apb_wdata_reg[3]_0 [6]),
        .I1(\apb_wdata[8]_i_4_n_0 ),
        .I2(\apb_wdata_reg[3]_0 [38]),
        .I3(apb_state_reg),
        .I4(\FSM_sequential_state_reg[3]_1 [0]),
        .I5(\FSM_sequential_state_reg[3]_1 [3]),
        .O(apb_wdata0_in[1]));
  LUT6 #(
    .INIT(64'h88F8F88888888888)) 
    \apb_wdata[2]_i_1 
       (.I0(\apb_wdata_reg[3]_0 [7]),
        .I1(\apb_wdata[8]_i_4_n_0 ),
        .I2(\apb_wdata_reg[3]_0 [39]),
        .I3(apb_state_reg),
        .I4(\FSM_sequential_state_reg[3]_1 [0]),
        .I5(\FSM_sequential_state_reg[3]_1 [3]),
        .O(apb_wdata0_in[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \apb_wdata[31]_i_1 
       (.I0(apb_wdata),
        .I1(\apb_wdata[8]_i_4_n_0 ),
        .O(\apb_wdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF280028002800)) 
    \apb_wdata[3]_i_1 
       (.I0(\apb_wdata_reg[3]_0 [40]),
        .I1(apb_state_reg),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_state_reg[3]_1 [3]),
        .I4(\apb_wdata_reg[3]_0 [8]),
        .I5(\apb_wdata[8]_i_4_n_0 ),
        .O(apb_wdata0_in[3]));
  LUT6 #(
    .INIT(64'hFFFF280028002800)) 
    \apb_wdata[4]_i_1 
       (.I0(\apb_wdata_reg[3]_0 [0]),
        .I1(apb_state_reg),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_state_reg[3]_1 [3]),
        .I4(\apb_wdata_reg[3]_0 [9]),
        .I5(\apb_wdata[8]_i_4_n_0 ),
        .O(apb_wdata0_in[4]));
  LUT6 #(
    .INIT(64'hFFFF280028002800)) 
    \apb_wdata[5]_i_1 
       (.I0(\apb_wdata_reg[3]_0 [1]),
        .I1(apb_state_reg),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_state_reg[3]_1 [3]),
        .I4(\apb_wdata_reg[3]_0 [10]),
        .I5(\apb_wdata[8]_i_4_n_0 ),
        .O(apb_wdata0_in[5]));
  LUT6 #(
    .INIT(64'hFFFF280028002800)) 
    \apb_wdata[6]_i_1 
       (.I0(\apb_wdata_reg[3]_0 [2]),
        .I1(apb_state_reg),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_state_reg[3]_1 [3]),
        .I4(\apb_wdata_reg[3]_0 [11]),
        .I5(\apb_wdata[8]_i_4_n_0 ),
        .O(apb_wdata0_in[6]));
  LUT6 #(
    .INIT(64'hFFFF280028002800)) 
    \apb_wdata[7]_i_1 
       (.I0(\apb_wdata_reg[3]_0 [3]),
        .I1(apb_state_reg),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_state_reg[3]_1 [3]),
        .I4(\apb_wdata_reg[3]_0 [12]),
        .I5(\apb_wdata[8]_i_4_n_0 ),
        .O(apb_wdata0_in[7]));
  LUT6 #(
    .INIT(64'h30FFBA00FFFFBA00)) 
    \apb_wdata[8]_i_1 
       (.I0(\FSM_sequential_state_reg[3]_1 [1]),
        .I1(\FSM_sequential_state_reg[3]_4 ),
        .I2(\apb_wdata_reg[9]_0 ),
        .I3(\FSM_sequential_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_state_reg[3]_1 [3]),
        .I5(apb_state_reg),
        .O(apb_wdata));
  LUT6 #(
    .INIT(64'hFFFF280028002800)) 
    \apb_wdata[8]_i_2 
       (.I0(\apb_wdata_reg[3]_0 [4]),
        .I1(apb_state_reg),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_state_reg[3]_1 [3]),
        .I4(\apb_wdata_reg[3]_0 [13]),
        .I5(\apb_wdata[8]_i_4_n_0 ),
        .O(apb_wdata0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \apb_wdata[8]_i_4 
       (.I0(\FSM_sequential_state_reg[3]_1 [2]),
        .I1(\FSM_sequential_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_state_reg[3]_1 [1]),
        .I4(\apb_wdata_reg[8]_0 ),
        .O(\apb_wdata[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(apb_wdata0_in[0]),
        .Q(apb_wdata_s[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [15]),
        .Q(apb_wdata_s[10]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [16]),
        .Q(apb_wdata_s[11]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [17]),
        .Q(apb_wdata_s[12]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [18]),
        .Q(apb_wdata_s[13]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [19]),
        .Q(apb_wdata_s[14]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [20]),
        .Q(apb_wdata_s[15]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [21]),
        .Q(apb_wdata_s[16]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [22]),
        .Q(apb_wdata_s[17]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [23]),
        .Q(apb_wdata_s[18]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [24]),
        .Q(apb_wdata_s[19]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(apb_wdata0_in[1]),
        .Q(apb_wdata_s[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [25]),
        .Q(apb_wdata_s[20]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [26]),
        .Q(apb_wdata_s[21]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [27]),
        .Q(apb_wdata_s[22]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [28]),
        .Q(apb_wdata_s[23]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [29]),
        .Q(apb_wdata_s[24]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [30]),
        .Q(apb_wdata_s[25]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [31]),
        .Q(apb_wdata_s[26]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [32]),
        .Q(apb_wdata_s[27]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [33]),
        .Q(apb_wdata_s[28]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [34]),
        .Q(apb_wdata_s[29]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(apb_wdata0_in[2]),
        .Q(apb_wdata_s[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [35]),
        .Q(apb_wdata_s[30]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [36]),
        .Q(apb_wdata_s[31]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(apb_wdata0_in[3]),
        .Q(apb_wdata_s[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(apb_wdata0_in[4]),
        .Q(apb_wdata_s[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(apb_wdata0_in[5]),
        .Q(apb_wdata_s[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(apb_wdata0_in[6]),
        .Q(apb_wdata_s[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(apb_wdata0_in[7]),
        .Q(apb_wdata_s[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(apb_wdata0_in[8]),
        .Q(apb_wdata_s[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \apb_wdata_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(apb_wdata),
        .D(\apb_wdata_reg[3]_0 [14]),
        .Q(apb_wdata_s[9]),
        .R(\apb_wdata[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    error_o_i_1
       (.I0(\FSM_sequential_state_reg[3]_1 [0]),
        .I1(\FSM_sequential_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_state_reg[3]_1 [2]),
        .I3(\FSM_sequential_state_reg[3]_1 [1]),
        .I4(error_s),
        .O(error_o_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    error_o_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(error_o_i_1_n_0),
        .Q(error_s));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \reg_adc_amp1_amp_gain_g1[31]_i_1 
       (.I0(\reg_stim_mask2_p2_stim_mask2_g2_reg[16] ),
        .I1(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\spi_rx_word_reg[11] [2]),
        .I4(\spi_rx_word_reg[11] [1]),
        .O(\spi_rx_word_reg[11]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \reg_adc_amp2_amp_gain_g2[31]_i_1 
       (.I0(\reg_chip_error_status2_chip_error_cmd[3]_i_2_n_0 ),
        .I1(\spi_rx_word_reg[11] [1]),
        .I2(\spi_rx_word_reg[11] [2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \reg_chip_error_status1_chip_error_load[31]_i_1 
       (.I0(\reg_chip_error_status1_chip_error_load[31]_i_2_n_0 ),
        .I1(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .I2(\spi_rx_word_reg[11] [2]),
        .I3(\spi_rx_word_reg[11] [1]),
        .O(\spi_rx_word_reg[6] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_chip_error_status1_chip_error_load[31]_i_2 
       (.I0(\spi_rx_word_reg[14] ),
        .I1(\spi_rx_word_reg[11] [3]),
        .I2(apb_addr_s[7]),
        .I3(apb_addr_s[8]),
        .I4(\spi_rx_word_reg[11] [4]),
        .O(\reg_chip_error_status1_chip_error_load[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    \reg_chip_error_status1_chip_error_load[31]_i_3 
       (.I0(\apb_wdata_reg[3]_0 [13]),
        .I1(apb_state),
        .I2(apb_enable_s),
        .I3(\FSM_sequential_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_state_reg[3]_1 [1]),
        .I5(\FSM_sequential_state_reg[3]_1 [3]),
        .O(apb_addr_s[8]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \reg_chip_error_status2_chip_error_cmd[3]_i_1 
       (.I0(\reg_chip_error_status2_chip_error_cmd[3]_i_2_n_0 ),
        .I1(\spi_rx_word_reg[11] [1]),
        .I2(\spi_rx_word_reg[11] [2]),
        .O(\spi_rx_word_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000003F7F)) 
    \reg_chip_error_status2_chip_error_cmd[3]_i_2 
       (.I0(\apb_wdata_reg[3]_0 [5]),
        .I1(\FSM_sequential_state_reg[3]_0 ),
        .I2(\FSM_onehot_apb_state_reg[0]_0 ),
        .I3(\apb_wdata_reg[3]_0 [6]),
        .I4(\spi_rx_word_reg[11] [0]),
        .I5(\reg_chip_error_status1_chip_error_load[31]_i_2_n_0 ),
        .O(\reg_chip_error_status2_chip_error_cmd[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1[31]_i_1 
       (.I0(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I1(\spi_rx_word_reg[11] [2]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\spi_rx_word_reg[11] [3]),
        .O(\spi_rx_word_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2[31]_i_1 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ),
        .I1(\spi_rx_word_reg[11] [3]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\spi_rx_word_reg[11] [2]),
        .I4(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .O(\spi_rx_word_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \reg_rec_discharge_control_div_clk_discharge[7]_i_1 
       (.I0(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I1(\spi_rx_word_reg[11] [3]),
        .I2(\spi_rx_word_reg[11] [2]),
        .I3(\spi_rx_word_reg[11] [1]),
        .O(\spi_rx_word_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \reg_rec_stim_control_div_clk_stim[11]_i_1 
       (.I0(\spi_rx_word_reg[11] [1]),
        .I1(\spi_rx_word_reg[11] [2]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .I4(\reg_stim_mask2_p2_stim_mask2_g2_reg[16] ),
        .O(\FSM_sequential_state_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \reg_stim_ch0_p0_stim0_ia_mux[7]_i_1 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ),
        .I1(\spi_rx_word_reg[11] [0]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ia_mux[7]_i_3_n_0 ),
        .I4(\spi_rx_word_reg[11] [3]),
        .I5(\spi_rx_word_reg[11] [2]),
        .O(\spi_rx_word_reg[11]_7 ));
  LUT6 #(
    .INIT(64'h0007000000040000)) 
    \reg_stim_ch0_p0_stim0_ia_mux[7]_i_2 
       (.I0(\FSM_sequential_state_reg[3]_1 [2]),
        .I1(\FSM_sequential_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_state_reg[3]_1 [0]),
        .I4(\FSM_onehot_apb_state_reg[0]_0 ),
        .I5(\apb_wdata_reg[3]_0 [7]),
        .O(\spi_rx_word_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hCCC08880)) 
    \reg_stim_ch0_p0_stim0_ia_mux[7]_i_3 
       (.I0(\apb_wdata_reg[3]_0 [5]),
        .I1(\FSM_sequential_state_reg[3]_0 ),
        .I2(apb_enable_s),
        .I3(apb_state),
        .I4(\apb_wdata_reg[3]_0 [6]),
        .O(\reg_stim_ch0_p0_stim0_ia_mux[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_1 
       (.I0(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I1(\spi_rx_word_reg[11] [2]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\spi_rx_word_reg[11] [3]),
        .O(\spi_rx_word_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_4 
       (.I0(\apb_wdata_reg[3]_0 [9]),
        .I1(apb_state),
        .I2(apb_enable_s),
        .I3(\FSM_sequential_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_state_reg[3]_1 [1]),
        .I5(\FSM_sequential_state_reg[3]_1 [3]),
        .O(\spi_rx_word_reg[11] [2]));
  LUT6 #(
    .INIT(64'h0403000004000000)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_5 
       (.I0(\FSM_sequential_state_reg[3]_1 [2]),
        .I1(\FSM_sequential_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_state_reg[3]_1 [0]),
        .I4(\FSM_onehot_apb_state_reg[0]_0 ),
        .I5(\apb_wdata_reg[3]_0 [8]),
        .O(\spi_rx_word_reg[11] [1]));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_6 
       (.I0(\apb_wdata_reg[3]_0 [10]),
        .I1(apb_state),
        .I2(apb_enable_s),
        .I3(\FSM_sequential_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_state_reg[3]_1 [1]),
        .I5(\FSM_sequential_state_reg[3]_1 [3]),
        .O(\spi_rx_word_reg[11] [3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_7 
       (.I0(apb_state),
        .I1(apb_enable_s),
        .O(\FSM_onehot_apb_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap[13]_i_1 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ),
        .I1(\spi_rx_word_reg[11] [3]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\spi_rx_word_reg[11] [2]),
        .I4(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .O(\spi_rx_word_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \reg_stim_ch1_p0_stim1_ia_mux[7]_i_1 
       (.I0(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I1(\spi_rx_word_reg[11] [3]),
        .I2(\spi_rx_word_reg[11] [2]),
        .I3(\spi_rx_word_reg[11] [1]),
        .O(\spi_rx_word_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_1 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ),
        .I1(\spi_rx_word_reg[11] [1]),
        .I2(\spi_rx_word_reg[11] [2]),
        .I3(\spi_rx_word_reg[11] [3]),
        .I4(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .O(\spi_rx_word_reg[11]_5 ));
  LUT6 #(
    .INIT(64'h000AAAAA222AAAAA)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3 
       (.I0(\spi_rx_word_reg[11] [0]),
        .I1(\apb_wdata_reg[3]_0 [6]),
        .I2(apb_state),
        .I3(apb_enable_s),
        .I4(\FSM_sequential_state_reg[3]_0 ),
        .I5(\apb_wdata_reg[3]_0 [5]),
        .O(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAF0FBFFF)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_4 
       (.I0(\apb_wdata_reg[3]_0 [14]),
        .I1(\FSM_sequential_state_reg[3]_1 [2]),
        .I2(apb_enable_s),
        .I3(\FSM_sequential_state_reg[3]_0 ),
        .I4(\FSM_sequential_state[3]_i_4_n_0 ),
        .O(\spi_rx_word_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap[13]_i_1 
       (.I0(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I1(\spi_rx_word_reg[11] [2]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\spi_rx_word_reg[11] [3]),
        .O(\spi_rx_word_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \reg_stim_ch2_p0_stim2_ia_mux[7]_i_1 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ),
        .I1(\spi_rx_word_reg[11] [3]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\spi_rx_word_reg[11] [2]),
        .I4(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .O(\spi_rx_word_reg[11]_6 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_1 
       (.I0(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_2_n_0 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(apb_addr_s[7]),
        .I3(\spi_rx_word_reg[11] [3]),
        .O(\spi_rx_word_reg[11]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_2 
       (.I0(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_5_n_0 ),
        .I1(\spi_tx_word_o_reg[14]_2 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .O(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_3 
       (.I0(\apb_wdata_reg[3]_0 [11]),
        .I1(apb_state),
        .I2(apb_enable_s),
        .I3(\FSM_sequential_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_state_reg[3]_1 [1]),
        .I5(\FSM_sequential_state_reg[3]_1 [3]),
        .O(\spi_rx_word_reg[11] [4]));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_4 
       (.I0(\apb_wdata_reg[3]_0 [12]),
        .I1(apb_state),
        .I2(apb_enable_s),
        .I3(\FSM_sequential_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_state_reg[3]_1 [1]),
        .I5(\FSM_sequential_state_reg[3]_1 [3]),
        .O(apb_addr_s[7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hFEFFDDFF)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_5 
       (.I0(\FSM_sequential_state_reg[3]_1 [3]),
        .I1(\FSM_sequential_state_reg[3]_1 [1]),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .I3(apb_enable_s),
        .I4(\FSM_sequential_state_reg[3]_1 [2]),
        .O(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap[13]_i_1 
       (.I0(\spi_rx_word_reg[11] [2]),
        .I1(\spi_rx_word_reg[11] [3]),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\reg_stim_ch0_p0_stim0_ia_mux[7]_i_3_n_0 ),
        .I5(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux[13]_i_2_n_0 ),
        .O(\spi_rx_word_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \reg_stim_ch3_p0_stim3_ia_mux[7]_i_1 
       (.I0(\spi_rx_word_reg[11] [1]),
        .I1(\spi_rx_word_reg[11] [2]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\reg_stim_ch3_p0_stim3_ia_mux[7]_i_2_n_0 ),
        .I4(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux[13]_i_2_n_0 ),
        .O(\FSM_sequential_state_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0005555511155555)) 
    \reg_stim_ch3_p0_stim3_ia_mux[7]_i_2 
       (.I0(\spi_rx_word_reg[11] [0]),
        .I1(\apb_wdata_reg[3]_0 [6]),
        .I2(apb_state),
        .I3(apb_enable_s),
        .I4(\FSM_sequential_state_reg[3]_0 ),
        .I5(\apb_wdata_reg[3]_0 [5]),
        .O(\reg_stim_ch3_p0_stim3_ia_mux[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux[13]_i_1 
       (.I0(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux[13]_i_2_n_0 ),
        .I1(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\spi_rx_word_reg[11] [2]),
        .I4(\spi_rx_word_reg[11] [1]),
        .O(\spi_rx_word_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux[13]_i_2 
       (.I0(\spi_rx_word_reg[14] ),
        .I1(\apb_wdata_reg[3]_0 [13]),
        .I2(\apb_wdata_reg[3]_0 [12]),
        .I3(\FSM_onehot_apb_state_reg[0]_0 ),
        .I4(\FSM_sequential_state_reg[3]_0 ),
        .I5(\apb_wdata_reg[3]_0 [11]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap[13]_i_1 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_rx_word_reg[11] [2]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\reg_stim_ch3_p0_stim3_ia_mux[7]_i_2_n_0 ),
        .I4(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux[13]_i_2_n_0 ),
        .O(\spi_rx_word_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \reg_stim_mask0_p1_stim_mask0_g1[31]_i_1 
       (.I0(\spi_rx_word_reg[11] [2]),
        .I1(\spi_rx_word_reg[11] [1]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\reg_stim_mask2_p1_stim_mask2_g1_reg[26] ),
        .O(\spi_rx_word_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \reg_stim_mask0_p2_stim_mask0_g2[31]_i_1 
       (.I0(\reg_stim_mask2_p2_stim_mask2_g2_reg[16] ),
        .I1(\spi_rx_word_reg[11] [3]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\spi_rx_word_reg[11] [2]),
        .I4(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .O(\spi_rx_word_reg[11]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \reg_stim_mask1_p1_stim_mask1_g1[31]_i_1 
       (.I0(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_2_n_0 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(apb_addr_s[7]),
        .O(\spi_rx_word_reg[11]_13 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \reg_stim_mask1_p2_stim_mask1_g2[31]_i_1 
       (.I0(\reg_stim_mask2_p2_stim_mask2_g2_reg[16] ),
        .I1(\spi_rx_word_reg[11] [0]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ia_mux[7]_i_3_n_0 ),
        .I4(\spi_rx_word_reg[11] [3]),
        .I5(\spi_rx_word_reg[11] [2]),
        .O(\spi_rx_word_reg[11]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \reg_stim_mask2_p1_stim_mask2_g1[31]_i_1 
       (.I0(\spi_rx_word_reg[11] [2]),
        .I1(\spi_rx_word_reg[11] [1]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\reg_stim_mask2_p1_stim_mask2_g1_reg[26] ),
        .O(\spi_rx_word_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_stim_mask2_p2_stim_mask2_g2[31]_i_1 
       (.I0(\reg_stim_mask2_p2_stim_mask2_g2_reg[16] ),
        .I1(\spi_rx_word_reg[11] [3]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\spi_rx_word_reg[11] [2]),
        .I4(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .O(\spi_rx_word_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \reg_stim_mask3_p1_stim_mask3_g1[31]_i_1 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_rx_word_reg[11] [2]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\reg_stim_mask2_p1_stim_mask2_g1_reg[26] ),
        .O(\spi_rx_word_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \reg_stim_mask3_p2_stim_mask3_g2[31]_i_1 
       (.I0(\reg_stim_mask2_p2_stim_mask2_g2_reg[16] ),
        .I1(\spi_rx_word_reg[11] [1]),
        .I2(\spi_rx_word_reg[11] [2]),
        .I3(\spi_rx_word_reg[11] [3]),
        .I4(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .O(\spi_rx_word_reg[11]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \reg_stim_mask4_p1_stim_mask4_g1[31]_i_1 
       (.I0(\spi_rx_word_reg[11] [2]),
        .I1(\spi_rx_word_reg[11] [1]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\reg_stim_mask2_p1_stim_mask2_g1_reg[26] ),
        .O(\spi_rx_word_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \reg_stim_mask4_p2_stim_mask4_g2[31]_i_1 
       (.I0(\reg_stim_mask2_p2_stim_mask2_g2_reg[16] ),
        .I1(\spi_rx_word_reg[11] [3]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\spi_rx_word_reg[11] [2]),
        .I4(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .O(\spi_rx_word_reg[11]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \reg_stim_mask5_p1_stim_mask5_g1[31]_i_1 
       (.I0(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux[13]_i_2_n_0 ),
        .I1(apb_addr_s[7]),
        .I2(\spi_rx_word_reg[11] [4]),
        .I3(\spi_rx_word_reg[11] [3]),
        .O(\spi_rx_word_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \reg_stim_mask5_p2_stim_mask5_g2[31]_i_1 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ),
        .I1(\spi_rx_word_reg[11] [2]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\spi_rx_word_reg[11] [0]),
        .I4(\spi_rx_word_reg[11] [1]),
        .I5(\reg_stim_ch0_p0_stim0_ia_mux[7]_i_3_n_0 ),
        .O(\spi_rx_word_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \reg_stim_mask6_p1_stim_mask6_g1[31]_i_1 
       (.I0(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I1(\spi_rx_word_reg[11] [1]),
        .I2(\spi_rx_word_reg[11] [2]),
        .I3(\spi_rx_word_reg[11] [3]),
        .O(\spi_rx_word_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \reg_stim_mask6_p2_stim_mask6_g2[31]_i_1 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ),
        .I1(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\spi_rx_word_reg[11] [2]),
        .I4(\spi_rx_word_reg[11] [1]),
        .O(\spi_rx_word_reg[11]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \reg_stim_mask7_p1_stim_mask7_g1[31]_i_1 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_rx_word_reg[11] [2]),
        .I2(\spi_rx_word_reg[11] [1]),
        .I3(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .O(\spi_rx_word_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \reg_stim_mask7_p2_stim_mask7_g2[31]_i_1 
       (.I0(\spi_rx_word_reg[11] [1]),
        .I1(\spi_rx_word_reg[11] [2]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_3_n_0 ),
        .I4(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ),
        .O(\FSM_sequential_state_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \spi_tx_word_1d[8]_i_1 
       (.I0(\spi_tx_word_o_reg_n_0_[0] ),
        .I1(tx_ready_s),
        .I2(\spi_tx_word_1d_reg[8] ),
        .O(D));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \spi_tx_word_o[0]_i_1 
       (.I0(stim_mask_en_o[0]),
        .I1(\spi_tx_word_o[7]_i_2_n_0 ),
        .I2(\spi_tx_word_o_reg[0]_i_2_n_0 ),
        .I3(\spi_tx_word_o_reg[14]_2 ),
        .I4(spi_tx_word_o10_out),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h0000000005400040)) 
    \spi_tx_word_o[0]_i_4 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_tx_word_o_reg[13]_1 [0]),
        .I2(\spi_tx_word_o[24]_i_12_n_0 ),
        .I3(\spi_tx_word_o[24]_i_13_n_0 ),
        .I4(\spi_tx_word_o_reg[0]_i_2_0 ),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[10]_i_1 
       (.I0(\spi_tx_word_o_reg[10]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[10]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[10]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[10]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[10]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[10]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[13]_1 [10]),
        .O(\spi_tx_word_o[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[11]_i_1 
       (.I0(\spi_tx_word_o_reg[11]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[11]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[11]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[11]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[11]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[11]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[13]_1 [11]),
        .O(\spi_tx_word_o[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[12]_i_1 
       (.I0(\spi_tx_word_o_reg[12]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[12]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[12]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[12]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[12]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[12]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[13]_1 [12]),
        .O(\spi_tx_word_o[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[13]_i_1 
       (.I0(\spi_tx_word_o_reg[13]_2 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[13]_3 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[13]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[13]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[13]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[13]_4 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[13]_1 [13]),
        .O(\spi_tx_word_o[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \spi_tx_word_o[14]_i_1 
       (.I0(\spi_tx_word_o_reg[14]_1 ),
        .I1(apb_addr_s[7]),
        .I2(\spi_tx_word_o[14]_i_3_n_0 ),
        .I3(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[14]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \spi_tx_word_o[14]_i_3 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_rx_word_reg[11] [1]),
        .I2(\spi_rx_word_reg[11] [2]),
        .I3(Q[0]),
        .I4(\spi_rx_word_reg[11] [0]),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \spi_tx_word_o[15]_i_1 
       (.I0(\spi_tx_word_o_reg[15]_1 ),
        .I1(apb_addr_s[7]),
        .I2(\spi_tx_word_o[15]_i_3_n_0 ),
        .I3(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[15]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \spi_tx_word_o[15]_i_3 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_rx_word_reg[11] [1]),
        .I2(\spi_rx_word_reg[11] [2]),
        .I3(Q[1]),
        .I4(\spi_rx_word_reg[11] [0]),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E20000)) 
    \spi_tx_word_o[16]_i_1 
       (.I0(\spi_tx_word_o_reg[16]_1 ),
        .I1(apb_addr_s[7]),
        .I2(\spi_tx_word_o[16]_i_3_n_0 ),
        .I3(\spi_tx_word_o_reg[14]_2 ),
        .I4(spi_tx_word_o10_out),
        .I5(\spi_tx_word_o[24]_i_7_n_0 ),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'h0000000005400040)) 
    \spi_tx_word_o[16]_i_3 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_tx_word_o_reg[27]_1 [0]),
        .I2(\spi_tx_word_o[24]_i_12_n_0 ),
        .I3(\spi_tx_word_o[24]_i_13_n_0 ),
        .I4(\spi_tx_word_o_reg[16]_0 ),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[17]_i_1 
       (.I0(\spi_tx_word_o_reg[17]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[17]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[17]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[17]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[17]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[17]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[27]_1 [1]),
        .O(\spi_tx_word_o[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[18]_i_1 
       (.I0(\spi_tx_word_o_reg[18]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[18]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[18]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[18]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[18]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[18]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[27]_1 [2]),
        .O(\spi_tx_word_o[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[19]_i_1 
       (.I0(\spi_tx_word_o_reg[19]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[19]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[19]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[19]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[19]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[19]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[27]_1 [3]),
        .O(\spi_tx_word_o[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \spi_tx_word_o[1]_i_1 
       (.I0(stim_mask_en_o[1]),
        .I1(\spi_tx_word_o[7]_i_2_n_0 ),
        .I2(\spi_tx_word_o_reg[1]_i_2_n_0 ),
        .I3(\spi_tx_word_o_reg[14]_2 ),
        .I4(spi_tx_word_o10_out),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h0000000005400040)) 
    \spi_tx_word_o[1]_i_4 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_tx_word_o_reg[13]_1 [1]),
        .I2(\spi_tx_word_o[24]_i_12_n_0 ),
        .I3(\spi_tx_word_o[24]_i_13_n_0 ),
        .I4(\spi_tx_word_o_reg[1]_i_2_0 ),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[20]_i_1 
       (.I0(\spi_tx_word_o_reg[20]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[20]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[20]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[20]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[20]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[20]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[27]_1 [4]),
        .O(\spi_tx_word_o[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[21]_i_1 
       (.I0(\spi_tx_word_o_reg[21]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[21]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[21]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[21]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[21]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[21]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[27]_1 [5]),
        .O(\spi_tx_word_o[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[22]_i_1 
       (.I0(\spi_tx_word_o_reg[22]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[22]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[22]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[22]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[22]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[22]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[27]_1 [6]),
        .O(\spi_tx_word_o[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[23]_i_1 
       (.I0(\spi_tx_word_o_reg[23]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[23]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[23]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[23]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[23]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[23]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[27]_1 [7]),
        .O(\spi_tx_word_o[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5500450044450401)) 
    \spi_tx_word_o[24]_i_1 
       (.I0(\FSM_sequential_state_reg[3]_1 [3]),
        .I1(\FSM_sequential_state_reg[3]_1 [1]),
        .I2(tx_ready_s),
        .I3(\FSM_sequential_state_reg[3]_1 [2]),
        .I4(tx_done_s),
        .I5(\FSM_sequential_state_reg[3]_1 [0]),
        .O(\spi_tx_word_o[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spi_tx_word_o[24]_i_12 
       (.I0(\spi_rx_word_reg[11] [2]),
        .I1(\spi_rx_word_reg[11] [1]),
        .O(\spi_tx_word_o[24]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \spi_tx_word_o[24]_i_13 
       (.I0(\spi_rx_word_reg[11] [2]),
        .I1(\spi_rx_word_reg[11] [0]),
        .I2(\spi_rx_word_reg[11] [1]),
        .O(\spi_tx_word_o[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E20000)) 
    \spi_tx_word_o[24]_i_2 
       (.I0(\spi_tx_word_o_reg[24]_2 ),
        .I1(apb_addr_s[7]),
        .I2(\spi_tx_word_o[24]_i_4_n_0 ),
        .I3(\spi_tx_word_o_reg[14]_2 ),
        .I4(spi_tx_word_o10_out),
        .I5(\spi_tx_word_o[24]_i_7_n_0 ),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000000005400040)) 
    \spi_tx_word_o[24]_i_4 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_tx_word_o_reg[27]_1 [8]),
        .I2(\spi_tx_word_o[24]_i_12_n_0 ),
        .I3(\spi_tx_word_o[24]_i_13_n_0 ),
        .I4(\spi_tx_word_o_reg[24]_1 ),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \spi_tx_word_o[24]_i_6 
       (.I0(tx_ready_s),
        .I1(\FSM_sequential_state_reg[3]_1 [2]),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .I3(\FSM_sequential_state_reg[3]_1 [1]),
        .I4(\FSM_sequential_state_reg[3]_1 [3]),
        .O(spi_tx_word_o10_out));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \spi_tx_word_o[24]_i_7 
       (.I0(\FSM_sequential_state_reg[3]_1 [1]),
        .I1(\FSM_sequential_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_state_reg[3]_1 [0]),
        .I3(tx_ready_s),
        .I4(\FSM_sequential_state_reg[3]_1 [2]),
        .O(\spi_tx_word_o[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[25]_i_1 
       (.I0(\spi_tx_word_o_reg[25]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[25]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[25]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[25]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[25]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[25]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[27]_1 [9]),
        .O(\spi_tx_word_o[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[26]_i_1 
       (.I0(\spi_tx_word_o_reg[26]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[26]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[26]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[26]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[26]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[26]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[27]_1 [10]),
        .O(\spi_tx_word_o[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[27]_i_1 
       (.I0(\spi_tx_word_o_reg[27]_2 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[27]_3 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[27]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[27]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[27]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[27]_4 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[27]_1 [11]),
        .O(\spi_tx_word_o[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \spi_tx_word_o[28]_i_1 
       (.I0(\spi_tx_word_o_reg[28]_1 ),
        .I1(apb_addr_s[7]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\spi_tx_word_o[28]_i_3_n_0 ),
        .I4(\spi_rx_word_reg[11] [4]),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[28]));
  LUT6 #(
    .INIT(64'hAAEFBBEFEEEFFFEF)) 
    \spi_tx_word_o[28]_i_3 
       (.I0(\spi_rx_word_reg[11] [2]),
        .I1(\spi_rx_word_reg[11] [0]),
        .I2(\spi_tx_word_o_reg[29]_2 [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_tx_word_o_reg[29]_3 [0]),
        .I5(\spi_tx_word_o_reg[29]_4 [0]),
        .O(\spi_tx_word_o[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \spi_tx_word_o[29]_i_1 
       (.I0(\spi_tx_word_o_reg[29]_1 ),
        .I1(apb_addr_s[7]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\spi_tx_word_o[29]_i_3_n_0 ),
        .I4(\spi_rx_word_reg[11] [4]),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[29]));
  LUT6 #(
    .INIT(64'hAAEFBBEFEEEFFFEF)) 
    \spi_tx_word_o[29]_i_3 
       (.I0(\spi_rx_word_reg[11] [2]),
        .I1(\spi_rx_word_reg[11] [0]),
        .I2(\spi_tx_word_o_reg[29]_2 [1]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_tx_word_o_reg[29]_3 [1]),
        .I5(\spi_tx_word_o_reg[29]_4 [1]),
        .O(\spi_tx_word_o[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEAAAEAAAEAA)) 
    \spi_tx_word_o[2]_i_1 
       (.I0(\spi_tx_word_o[24]_i_7_n_0 ),
        .I1(spi_tx_word_o10_out),
        .I2(\spi_tx_word_o_reg[14]_2 ),
        .I3(\spi_tx_word_o_reg[2]_i_2_n_0 ),
        .I4(stim_mask_en_o[2]),
        .I5(\spi_tx_word_o[7]_i_2_n_0 ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0000000005400040)) 
    \spi_tx_word_o[2]_i_4 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_tx_word_o_reg[13]_1 [2]),
        .I2(\spi_tx_word_o[24]_i_12_n_0 ),
        .I3(\spi_tx_word_o[24]_i_13_n_0 ),
        .I4(\spi_tx_word_o_reg[2]_i_2_0 ),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \spi_tx_word_o[30]_i_1 
       (.I0(\spi_tx_word_o_reg[30]_1 ),
        .I1(apb_addr_s[7]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\spi_tx_word_o_reg[30]_2 ),
        .I4(\spi_rx_word_reg[11] [4]),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[30]));
  LUT6 #(
    .INIT(64'h3220002033300020)) 
    \spi_tx_word_o[31]_i_1 
       (.I0(tx_done_s),
        .I1(\FSM_sequential_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_state_reg[3]_1 [1]),
        .I3(\FSM_sequential_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_state_reg[3]_1 [2]),
        .I5(tx_ready_s),
        .O(\spi_tx_word_o[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \spi_tx_word_o[31]_i_2 
       (.I0(\spi_tx_word_o_reg[31]_1 ),
        .I1(apb_addr_s[7]),
        .I2(\spi_rx_word_reg[11] [3]),
        .I3(\spi_tx_word_o_reg[31]_2 ),
        .I4(\spi_rx_word_reg[11] [4]),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[31]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \spi_tx_word_o[3]_i_1 
       (.I0(stim_mask_en_o[3]),
        .I1(\spi_tx_word_o[7]_i_2_n_0 ),
        .I2(\spi_tx_word_o_reg[3]_i_2_n_0 ),
        .I3(\spi_tx_word_o_reg[14]_2 ),
        .I4(spi_tx_word_o10_out),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h0000000005400040)) 
    \spi_tx_word_o[3]_i_4 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_tx_word_o_reg[13]_1 [3]),
        .I2(\spi_tx_word_o[24]_i_12_n_0 ),
        .I3(\spi_tx_word_o[24]_i_13_n_0 ),
        .I4(\spi_tx_word_o_reg[3]_i_2_0 ),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \spi_tx_word_o[4]_i_1 
       (.I0(stim_mask_en_o[4]),
        .I1(\spi_tx_word_o[7]_i_2_n_0 ),
        .I2(\spi_tx_word_o_reg[4]_i_2_n_0 ),
        .I3(\spi_tx_word_o_reg[14]_2 ),
        .I4(spi_tx_word_o10_out),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h0000000005400040)) 
    \spi_tx_word_o[4]_i_4 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_tx_word_o_reg[13]_1 [4]),
        .I2(\spi_tx_word_o[24]_i_12_n_0 ),
        .I3(\spi_tx_word_o[24]_i_13_n_0 ),
        .I4(\spi_tx_word_o_reg[4]_i_2_0 ),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEAAAEAAAEAA)) 
    \spi_tx_word_o[5]_i_1 
       (.I0(\spi_tx_word_o[24]_i_7_n_0 ),
        .I1(spi_tx_word_o10_out),
        .I2(\spi_tx_word_o_reg[14]_2 ),
        .I3(\spi_tx_word_o_reg[5]_i_2_n_0 ),
        .I4(stim_mask_en_o[5]),
        .I5(\spi_tx_word_o[7]_i_2_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'h0000000005400040)) 
    \spi_tx_word_o[5]_i_4 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_tx_word_o_reg[13]_1 [5]),
        .I2(\spi_tx_word_o[24]_i_12_n_0 ),
        .I3(\spi_tx_word_o[24]_i_13_n_0 ),
        .I4(\spi_tx_word_o_reg[5]_i_2_0 ),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEAAAEAAAEAA)) 
    \spi_tx_word_o[6]_i_1 
       (.I0(\spi_tx_word_o[24]_i_7_n_0 ),
        .I1(spi_tx_word_o10_out),
        .I2(\spi_tx_word_o_reg[14]_2 ),
        .I3(\spi_tx_word_o_reg[6]_i_2_n_0 ),
        .I4(stim_mask_en_o[6]),
        .I5(\spi_tx_word_o[7]_i_2_n_0 ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h0000000005400040)) 
    \spi_tx_word_o[6]_i_4 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_tx_word_o_reg[13]_1 [6]),
        .I2(\spi_tx_word_o[24]_i_12_n_0 ),
        .I3(\spi_tx_word_o[24]_i_13_n_0 ),
        .I4(\spi_tx_word_o_reg[6]_i_2_0 ),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \spi_tx_word_o[7]_i_1 
       (.I0(stim_mask_en_o[7]),
        .I1(\spi_tx_word_o[7]_i_2_n_0 ),
        .I2(\spi_tx_word_o_reg[7]_i_3_n_0 ),
        .I3(\spi_tx_word_o_reg[14]_2 ),
        .I4(spi_tx_word_o10_out),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \spi_tx_word_o[7]_i_2 
       (.I0(\FSM_sequential_state_reg[3]_1 [0]),
        .I1(\FSM_sequential_state_reg[3]_1 [1]),
        .I2(\FSM_sequential_state_reg[3]_1 [3]),
        .I3(tx_ready_s),
        .I4(\FSM_sequential_state_reg[3]_1 [2]),
        .O(\spi_tx_word_o[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000005400040)) 
    \spi_tx_word_o[7]_i_5 
       (.I0(\spi_rx_word_reg[11] [4]),
        .I1(\spi_tx_word_o_reg[13]_1 [7]),
        .I2(\spi_tx_word_o[24]_i_12_n_0 ),
        .I3(\spi_tx_word_o[24]_i_13_n_0 ),
        .I4(\spi_tx_word_o_reg[7]_i_3_0 ),
        .I5(\spi_rx_word_reg[11] [3]),
        .O(\spi_tx_word_o[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000C02)) 
    \spi_tx_word_o[8]_i_1 
       (.I0(apb_rdata_s[8]),
        .I1(\FSM_sequential_state_reg[3]_1 [2]),
        .I2(tx_ready_s),
        .I3(\FSM_sequential_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_state_reg[3]_1 [1]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[8]_i_2 
       (.I0(\spi_tx_word_o_reg[8]_0 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[8]_1 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[8]_i_5_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[8]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[8]_i_5 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o[8]_i_2_0 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[13]_1 [8]),
        .O(\spi_tx_word_o[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E233E2)) 
    \spi_tx_word_o[9]_i_1 
       (.I0(\spi_tx_word_o_reg[9]_1 ),
        .I1(\spi_rx_word_reg[11] [4]),
        .I2(\spi_tx_word_o_reg[9]_2 ),
        .I3(apb_addr_s[7]),
        .I4(\spi_tx_word_o[9]_i_4_n_0 ),
        .I5(\spi_tx_word_o_reg[14]_2 ),
        .O(apb_rdata_s[9]));
  LUT6 #(
    .INIT(64'hFFFABBBBFFFFBBBB)) 
    \spi_tx_word_o[9]_i_4 
       (.I0(\spi_rx_word_reg[11] [3]),
        .I1(\spi_tx_word_o_reg[9]_3 ),
        .I2(\spi_rx_word_reg[11] [0]),
        .I3(\spi_rx_word_reg[11] [1]),
        .I4(\spi_rx_word_reg[11] [2]),
        .I5(\spi_tx_word_o_reg[13]_1 [9]),
        .O(\spi_tx_word_o[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\spi_tx_word_o_reg_n_0_[0] ),
        .R(1'b0));
  MUXF7 \spi_tx_word_o_reg[0]_i_2 
       (.I0(\spi_tx_word_o_reg[0]_0 ),
        .I1(\spi_tx_word_o[0]_i_4_n_0 ),
        .O(\spi_tx_word_o_reg[0]_i_2_n_0 ),
        .S(apb_addr_s[7]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[10]),
        .Q(\spi_tx_word_o_reg[10]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[11]),
        .Q(\spi_tx_word_o_reg[11]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[12]),
        .Q(\spi_tx_word_o_reg[12]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[13]),
        .Q(\spi_tx_word_o_reg[13]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[14]),
        .Q(\spi_tx_word_o_reg[14]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[15]),
        .Q(\spi_tx_word_o_reg[15]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(\spi_tx_word_o_reg[24]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[17]),
        .Q(\spi_tx_word_o_reg[17]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[18]),
        .Q(\spi_tx_word_o_reg[18]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[19]),
        .Q(\spi_tx_word_o_reg[19]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\spi_tx_word_o_reg[24]_0 [0]),
        .R(1'b0));
  MUXF7 \spi_tx_word_o_reg[1]_i_2 
       (.I0(\spi_tx_word_o_reg[1]_0 ),
        .I1(\spi_tx_word_o[1]_i_4_n_0 ),
        .O(\spi_tx_word_o_reg[1]_i_2_n_0 ),
        .S(apb_addr_s[7]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[20]),
        .Q(\spi_tx_word_o_reg[20]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[21]),
        .Q(\spi_tx_word_o_reg[21]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[22]),
        .Q(\spi_tx_word_o_reg[22]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[23]),
        .Q(\spi_tx_word_o_reg[23]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[24]),
        .Q(\spi_tx_word_o_reg[24]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[25]),
        .Q(\spi_tx_word_o_reg[25]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[26]),
        .Q(\spi_tx_word_o_reg[26]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[27]),
        .Q(\spi_tx_word_o_reg[27]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[28]),
        .Q(\spi_tx_word_o_reg[28]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[29]),
        .Q(\spi_tx_word_o_reg[29]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\spi_tx_word_o_reg[24]_0 [1]),
        .R(1'b0));
  MUXF7 \spi_tx_word_o_reg[2]_i_2 
       (.I0(\spi_tx_word_o_reg[2]_0 ),
        .I1(\spi_tx_word_o[2]_i_4_n_0 ),
        .O(\spi_tx_word_o_reg[2]_i_2_n_0 ),
        .S(apb_addr_s[7]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[30]),
        .Q(\spi_tx_word_o_reg[30]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[31]),
        .Q(\spi_tx_word_o_reg[31]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\spi_tx_word_o_reg[24]_0 [2]),
        .R(1'b0));
  MUXF7 \spi_tx_word_o_reg[3]_i_2 
       (.I0(\spi_tx_word_o_reg[3]_0 ),
        .I1(\spi_tx_word_o[3]_i_4_n_0 ),
        .O(\spi_tx_word_o_reg[3]_i_2_n_0 ),
        .S(apb_addr_s[7]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\spi_tx_word_o_reg[24]_0 [3]),
        .R(1'b0));
  MUXF7 \spi_tx_word_o_reg[4]_i_2 
       (.I0(\spi_tx_word_o_reg[4]_0 ),
        .I1(\spi_tx_word_o[4]_i_4_n_0 ),
        .O(\spi_tx_word_o_reg[4]_i_2_n_0 ),
        .S(apb_addr_s[7]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\spi_tx_word_o_reg[24]_0 [4]),
        .R(1'b0));
  MUXF7 \spi_tx_word_o_reg[5]_i_2 
       (.I0(\spi_tx_word_o_reg[5]_0 ),
        .I1(\spi_tx_word_o[5]_i_4_n_0 ),
        .O(\spi_tx_word_o_reg[5]_i_2_n_0 ),
        .S(apb_addr_s[7]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\spi_tx_word_o_reg[24]_0 [5]),
        .R(1'b0));
  MUXF7 \spi_tx_word_o_reg[6]_i_2 
       (.I0(\spi_tx_word_o_reg[6]_0 ),
        .I1(\spi_tx_word_o[6]_i_4_n_0 ),
        .O(\spi_tx_word_o_reg[6]_i_2_n_0 ),
        .S(apb_addr_s[7]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\spi_tx_word_o_reg[24]_0 [6]),
        .R(1'b0));
  MUXF7 \spi_tx_word_o_reg[7]_i_3 
       (.I0(\spi_tx_word_o_reg[7]_0 ),
        .I1(\spi_tx_word_o[7]_i_5_n_0 ),
        .O(\spi_tx_word_o_reg[7]_i_3_n_0 ),
        .S(apb_addr_s[7]));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\spi_tx_word_o_reg[24]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \spi_tx_word_o_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_tx_word_o[24]_i_1_n_0 ),
        .D(apb_rdata_s[9]),
        .Q(\spi_tx_word_o_reg[9]_0 ),
        .R(\spi_tx_word_o[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDDFEFFF12120101)) 
    tx_ready_o_i_1
       (.I0(\FSM_sequential_state_reg[3]_1 [0]),
        .I1(\FSM_sequential_state_reg[3]_1 [3]),
        .I2(\FSM_sequential_state_reg[3]_1 [1]),
        .I3(tx_done_s),
        .I4(\FSM_sequential_state_reg[3]_1 [2]),
        .I5(tx_ready_s),
        .O(tx_ready_o_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    tx_ready_o_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .D(tx_ready_o_i_1_n_0),
        .Q(tx_ready_s),
        .R(1'b0));
endmodule

module spi_slave_common
   (tx_done_s,
    tx_lock_reg_0,
    \spi_rx_word_reg[5]_0 ,
    \spi_rx_word_reg[11]_0 ,
    Q,
    \spi_tx_word_1d_reg[39]_0 ,
    \spi_rx_word_reg[5]_1 ,
    \spi_rx_word_reg[11]_1 ,
    \spi_rx_word_reg[6]_0 ,
    \spi_cmd_reg[0]_0 ,
    crc5_chk_o_reg_0,
    \FSM_sequential_state_reg[2] ,
    \spi_rx_word_reg[40]_0 ,
    rx_done_o_reg_0,
    \FSM_sequential_state_reg[1] ,
    \spi_rx_word_reg[40]_1 ,
    SPI_CLK_I_IBUF_BUFG,
    SPI_MISO_O_TRI,
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ,
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ,
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_1 ,
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ,
    \spi_rx_word_reg[0]_0 ,
    \spi_tx_word_1d_reg[33]_0 ,
    tx_ready_s,
    \spi_tx_word_1d_reg[34]_0 ,
    \spi_tx_word_1d_reg[35]_0 ,
    \spi_tx_word_1d_reg[36]_0 ,
    \spi_tx_word_1d_reg[37]_0 ,
    \spi_tx_word_1d_reg[32]_0 ,
    \spi_tx_word_1d_reg[17]_0 ,
    \spi_tx_word_1d_reg[18]_0 ,
    \spi_tx_word_1d_reg[19]_0 ,
    \spi_tx_word_1d_reg[20]_0 ,
    \spi_tx_word_1d_reg[21]_0 ,
    \spi_tx_word_1d_reg[22]_0 ,
    \spi_tx_word_1d_reg[23]_0 ,
    \spi_tx_word_1d_reg[25]_0 ,
    \spi_tx_word_1d_reg[26]_0 ,
    \spi_tx_word_1d_reg[27]_0 ,
    \spi_tx_word_1d_reg[28]_0 ,
    \spi_tx_word_1d_reg[29]_0 ,
    \spi_tx_word_1d_reg[30]_0 ,
    \spi_tx_word_1d_reg[31]_0 ,
    \spi_tx_word_1d_reg[38]_0 ,
    \spi_tx_word_1d_reg[39]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \apb_wdata_reg[9] ,
    \FSM_sequential_state_reg[1]_1 ,
    apb_state_reg,
    \FSM_sequential_state_reg[0] ,
    D);
  output tx_done_s;
  output tx_lock_reg_0;
  output \spi_rx_word_reg[5]_0 ;
  output \spi_rx_word_reg[11]_0 ;
  output [40:0]Q;
  output [0:0]\spi_tx_word_1d_reg[39]_0 ;
  output \spi_rx_word_reg[5]_1 ;
  output \spi_rx_word_reg[11]_1 ;
  output \spi_rx_word_reg[6]_0 ;
  output [0:0]\spi_cmd_reg[0]_0 ;
  output crc5_chk_o_reg_0;
  output \FSM_sequential_state_reg[2] ;
  output \spi_rx_word_reg[40]_0 ;
  output rx_done_o_reg_0;
  output \FSM_sequential_state_reg[1] ;
  output \spi_rx_word_reg[40]_1 ;
  input SPI_CLK_I_IBUF_BUFG;
  input SPI_MISO_O_TRI;
  input \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ;
  input \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ;
  input [0:0]\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_1 ;
  input \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ;
  input [0:0]\spi_rx_word_reg[0]_0 ;
  input \spi_tx_word_1d_reg[33]_0 ;
  input tx_ready_s;
  input \spi_tx_word_1d_reg[34]_0 ;
  input \spi_tx_word_1d_reg[35]_0 ;
  input \spi_tx_word_1d_reg[36]_0 ;
  input \spi_tx_word_1d_reg[37]_0 ;
  input [9:0]\spi_tx_word_1d_reg[32]_0 ;
  input \spi_tx_word_1d_reg[17]_0 ;
  input \spi_tx_word_1d_reg[18]_0 ;
  input \spi_tx_word_1d_reg[19]_0 ;
  input \spi_tx_word_1d_reg[20]_0 ;
  input \spi_tx_word_1d_reg[21]_0 ;
  input \spi_tx_word_1d_reg[22]_0 ;
  input \spi_tx_word_1d_reg[23]_0 ;
  input \spi_tx_word_1d_reg[25]_0 ;
  input \spi_tx_word_1d_reg[26]_0 ;
  input \spi_tx_word_1d_reg[27]_0 ;
  input \spi_tx_word_1d_reg[28]_0 ;
  input \spi_tx_word_1d_reg[29]_0 ;
  input \spi_tx_word_1d_reg[30]_0 ;
  input \spi_tx_word_1d_reg[31]_0 ;
  input \spi_tx_word_1d_reg[38]_0 ;
  input \spi_tx_word_1d_reg[39]_1 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input [3:0]\apb_wdata_reg[9] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input [0:0]apb_state_reg;
  input \FSM_sequential_state_reg[0] ;
  input [0:0]D;

  wire [0:0]D;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[3]_i_5_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire [40:0]Q;
  wire SPI_CLK_I_IBUF_BUFG;
  wire SPI_MISO_O_TRI;
  wire [0:0]apb_state_reg;
  wire \apb_wdata[8]_i_6_n_0 ;
  wire [3:0]\apb_wdata_reg[9] ;
  wire crc0;
  wire \crc5[4]_i_1_n_0 ;
  wire crc5_chk_o0;
  wire crc5_chk_o_i_2_n_0;
  wire crc5_chk_o_i_3_n_0;
  wire crc5_chk_o_i_4_n_0;
  wire crc5_chk_o_reg_0;
  wire crc5_chk_s;
  wire \crc5_reg_n_0_[0] ;
  wire \crc5_reg_n_0_[1] ;
  wire \crc5_reg_n_0_[2] ;
  wire \crc5_reg_n_0_[3] ;
  wire [2:2]crc5_serial_return;
  wire crc5_serial_return02_out;
  wire [5:0]p_0_in;
  wire p_0_in1_in;
  wire [5:0]p_0_in__0;
  wire p_3_in;
  wire \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ;
  wire \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ;
  wire [0:0]\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_1 ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ;
  wire [5:0]rx_cnt_reg;
  wire rx_done_o0;
  wire rx_done_o_reg_0;
  wire rx_done_s;
  wire sel;
  wire spi_cmd4b_en_s;
  wire [3:0]spi_cmd4b_s;
  wire spi_cmd_en;
  wire [0:0]\spi_cmd_reg[0]_0 ;
  wire \spi_rx_word[40]_i_1_n_0 ;
  wire [0:0]\spi_rx_word_reg[0]_0 ;
  wire \spi_rx_word_reg[11]_0 ;
  wire \spi_rx_word_reg[11]_1 ;
  wire \spi_rx_word_reg[40]_0 ;
  wire \spi_rx_word_reg[40]_1 ;
  wire \spi_rx_word_reg[5]_0 ;
  wire \spi_rx_word_reg[5]_1 ;
  wire \spi_rx_word_reg[6]_0 ;
  wire [39:9]spi_tx_word_1d0;
  wire [37:33]spi_tx_word_1d2_out;
  wire \spi_tx_word_1d[10]_i_1_n_0 ;
  wire \spi_tx_word_1d[11]_i_1_n_0 ;
  wire \spi_tx_word_1d[12]_i_1_n_0 ;
  wire \spi_tx_word_1d[13]_i_1_n_0 ;
  wire \spi_tx_word_1d[14]_i_1_n_0 ;
  wire \spi_tx_word_1d[15]_i_1_n_0 ;
  wire \spi_tx_word_1d[16]_i_1_n_0 ;
  wire \spi_tx_word_1d[17]_i_1_n_0 ;
  wire \spi_tx_word_1d[18]_i_1_n_0 ;
  wire \spi_tx_word_1d[19]_i_1_n_0 ;
  wire \spi_tx_word_1d[20]_i_1_n_0 ;
  wire \spi_tx_word_1d[21]_i_1_n_0 ;
  wire \spi_tx_word_1d[22]_i_1_n_0 ;
  wire \spi_tx_word_1d[23]_i_1_n_0 ;
  wire \spi_tx_word_1d[24]_i_1_n_0 ;
  wire \spi_tx_word_1d[25]_i_1_n_0 ;
  wire \spi_tx_word_1d[26]_i_1_n_0 ;
  wire \spi_tx_word_1d[27]_i_1_n_0 ;
  wire \spi_tx_word_1d[28]_i_1_n_0 ;
  wire \spi_tx_word_1d[29]_i_1_n_0 ;
  wire \spi_tx_word_1d[30]_i_1_n_0 ;
  wire \spi_tx_word_1d[31]_i_1_n_0 ;
  wire \spi_tx_word_1d[32]_i_1_n_0 ;
  wire \spi_tx_word_1d[37]_i_2_n_0 ;
  wire \spi_tx_word_1d[38]_i_1_n_0 ;
  wire \spi_tx_word_1d[39]_i_2_n_0 ;
  wire \spi_tx_word_1d[9]_i_1_n_0 ;
  wire \spi_tx_word_1d_reg[17]_0 ;
  wire \spi_tx_word_1d_reg[18]_0 ;
  wire \spi_tx_word_1d_reg[19]_0 ;
  wire \spi_tx_word_1d_reg[20]_0 ;
  wire \spi_tx_word_1d_reg[21]_0 ;
  wire \spi_tx_word_1d_reg[22]_0 ;
  wire \spi_tx_word_1d_reg[23]_0 ;
  wire \spi_tx_word_1d_reg[25]_0 ;
  wire \spi_tx_word_1d_reg[26]_0 ;
  wire \spi_tx_word_1d_reg[27]_0 ;
  wire \spi_tx_word_1d_reg[28]_0 ;
  wire \spi_tx_word_1d_reg[29]_0 ;
  wire \spi_tx_word_1d_reg[30]_0 ;
  wire \spi_tx_word_1d_reg[31]_0 ;
  wire [9:0]\spi_tx_word_1d_reg[32]_0 ;
  wire \spi_tx_word_1d_reg[33]_0 ;
  wire \spi_tx_word_1d_reg[34]_0 ;
  wire \spi_tx_word_1d_reg[35]_0 ;
  wire \spi_tx_word_1d_reg[36]_0 ;
  wire \spi_tx_word_1d_reg[37]_0 ;
  wire \spi_tx_word_1d_reg[38]_0 ;
  wire [0:0]\spi_tx_word_1d_reg[39]_0 ;
  wire \spi_tx_word_1d_reg[39]_1 ;
  wire [5:0]tx_cnt_reg;
  wire \tx_crc5[0]_i_1_n_0 ;
  wire \tx_crc5[2]_i_1_n_0 ;
  wire \tx_crc5_reg_n_0_[0] ;
  wire \tx_crc5_reg_n_0_[1] ;
  wire \tx_crc5_reg_n_0_[2] ;
  wire \tx_crc5_reg_n_0_[3] ;
  wire \tx_crc5_reg_n_0_[4] ;
  wire tx_done_o_i_1_n_0;
  wire tx_done_s;
  wire tx_lock_crc5_i_1_n_0;
  wire tx_lock_crc5_reg_n_0;
  wire tx_lock_i_1_n_0;
  wire tx_lock_reg_0;
  wire tx_ready_s;

  LUT6 #(
    .INIT(64'hAA000303AAFF0303)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(\FSM_sequential_state[0]_i_3_n_0 ),
        .I1(\apb_wdata_reg[9] [1]),
        .I2(\FSM_sequential_state_reg[0] ),
        .I3(\FSM_sequential_state[1]_i_3_n_0 ),
        .I4(\apb_wdata_reg[9] [0]),
        .I5(spi_cmd4b_s[0]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFCFCFCFEFFF)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(crc5_chk_s),
        .I1(Q[40]),
        .I2(rx_done_s),
        .I3(Q[38]),
        .I4(Q[37]),
        .I5(Q[39]),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BA00)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .I2(spi_cmd4b_s[0]),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(\apb_wdata_reg[9] [2]),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\spi_cmd_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0040044000000040)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[2]_i_4_n_0 ),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .I2(Q[39]),
        .I3(Q[38]),
        .I4(Q[37]),
        .I5(crc5_chk_s),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(spi_cmd4b_s[1]),
        .I1(spi_cmd4b_s[3]),
        .I2(spi_cmd4b_s[2]),
        .I3(spi_cmd4b_en_s),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888C888)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(crc5_chk_s),
        .I3(Q[37]),
        .I4(Q[38]),
        .I5(\FSM_sequential_state[2]_i_4_n_0 ),
        .O(crc5_chk_o_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(Q[40]),
        .I1(rx_done_s),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(Q[40]),
        .I1(rx_done_s),
        .I2(Q[39]),
        .I3(crc5_chk_s),
        .I4(\FSM_sequential_state[3]_i_5_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\spi_rx_word_reg[40]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \FSM_sequential_state[3]_i_3 
       (.I0(\apb_wdata_reg[9] [2]),
        .I1(spi_cmd4b_en_s),
        .I2(spi_cmd4b_s[2]),
        .I3(spi_cmd4b_s[3]),
        .I4(spi_cmd4b_s[1]),
        .O(\FSM_sequential_state_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[3]_i_5 
       (.I0(Q[37]),
        .I1(Q[38]),
        .O(\FSM_sequential_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \apb_wdata[8]_i_3 
       (.I0(Q[40]),
        .I1(rx_done_s),
        .I2(\FSM_sequential_state[3]_i_5_n_0 ),
        .I3(\apb_wdata_reg[9] [3]),
        .I4(crc5_chk_s),
        .I5(Q[39]),
        .O(\spi_rx_word_reg[40]_1 ));
  LUT6 #(
    .INIT(64'h0000800000FF8000)) 
    \apb_wdata[8]_i_5 
       (.I0(\FSM_sequential_state[1]_i_3_n_0 ),
        .I1(\apb_wdata[8]_i_6_n_0 ),
        .I2(rx_done_s),
        .I3(\apb_wdata_reg[9] [0]),
        .I4(\apb_wdata_reg[9] [3]),
        .I5(apb_state_reg),
        .O(rx_done_o_reg_0));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \apb_wdata[8]_i_6 
       (.I0(Q[40]),
        .I1(\apb_wdata_reg[9] [2]),
        .I2(crc5_chk_s),
        .I3(Q[39]),
        .I4(Q[38]),
        .I5(Q[37]),
        .O(\apb_wdata[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc5[0]_i_1 
       (.I0(\spi_rx_word_reg[0]_0 ),
        .I1(p_0_in1_in),
        .O(crc5_serial_return02_out));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc5[2]_i_1 
       (.I0(p_0_in1_in),
        .I1(\spi_rx_word_reg[0]_0 ),
        .I2(\crc5_reg_n_0_[1] ),
        .O(crc5_serial_return));
  LUT4 #(
    .INIT(16'h01FF)) 
    \crc5[4]_i_1 
       (.I0(rx_cnt_reg[2]),
        .I1(rx_cnt_reg[3]),
        .I2(rx_cnt_reg[4]),
        .I3(rx_cnt_reg[5]),
        .O(\crc5[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008200000000)) 
    crc5_chk_o_i_1
       (.I0(crc5_chk_o_i_2_n_0),
        .I1(\crc5_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(rx_cnt_reg[2]),
        .I4(rx_cnt_reg[1]),
        .I5(crc5_chk_o_i_3_n_0),
        .O(crc5_chk_o0));
  LUT4 #(
    .INIT(16'h9009)) 
    crc5_chk_o_i_2
       (.I0(\crc5_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\crc5_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(crc5_chk_o_i_2_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    crc5_chk_o_i_3
       (.I0(Q[4]),
        .I1(p_0_in1_in),
        .I2(Q[3]),
        .I3(\crc5_reg_n_0_[3] ),
        .I4(crc5_chk_o_i_4_n_0),
        .O(crc5_chk_o_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    crc5_chk_o_i_4
       (.I0(rx_cnt_reg[3]),
        .I1(rx_cnt_reg[0]),
        .I2(rx_cnt_reg[4]),
        .I3(rx_cnt_reg[5]),
        .O(crc5_chk_o_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    crc5_chk_o_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(crc5_chk_o0),
        .Q(crc5_chk_s));
  FDPE #(
    .INIT(1'b1)) 
    \crc5_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\crc5[4]_i_1_n_0 ),
        .D(crc5_serial_return02_out),
        .PRE(SPI_MISO_O_TRI),
        .Q(\crc5_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc5_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\crc5[4]_i_1_n_0 ),
        .D(\crc5_reg_n_0_[0] ),
        .PRE(SPI_MISO_O_TRI),
        .Q(\crc5_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc5_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\crc5[4]_i_1_n_0 ),
        .D(crc5_serial_return),
        .PRE(SPI_MISO_O_TRI),
        .Q(\crc5_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc5_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\crc5[4]_i_1_n_0 ),
        .D(\crc5_reg_n_0_[2] ),
        .PRE(SPI_MISO_O_TRI),
        .Q(\crc5_reg_n_0_[3] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc5_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\crc5[4]_i_1_n_0 ),
        .D(\crc5_reg_n_0_[3] ),
        .PRE(SPI_MISO_O_TRI),
        .Q(p_0_in1_in));
  LUT6 #(
    .INIT(64'h00003F3F00003F7F)) 
    \reg_adc_amp1_amp_gain_g1[31]_i_2 
       (.I0(Q[11]),
        .I1(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I2(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .I3(Q[13]),
        .I4(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ),
        .I5(Q[12]),
        .O(\spi_rx_word_reg[11]_1 ));
  LUT6 #(
    .INIT(64'h000000000AAA2AAA)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_3 
       (.I0(\spi_rx_word_reg[11]_0 ),
        .I1(Q[5]),
        .I2(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I3(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .I4(Q[6]),
        .I5(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_1 ),
        .O(\spi_rx_word_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux[13]_i_2 
       (.I0(Q[11]),
        .I1(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I2(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .I3(Q[13]),
        .I4(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] ),
        .I5(Q[12]),
        .O(\spi_rx_word_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFC080FFFFFFFF)) 
    \reg_stim_mask0_p1_stim_mask0_g1[31]_i_2 
       (.I0(Q[5]),
        .I1(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I2(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .I3(Q[6]),
        .I4(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_1 ),
        .I5(\spi_rx_word_reg[11]_1 ),
        .O(\spi_rx_word_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F07)) 
    \rx_cnt[0]_i_1 
       (.I0(rx_cnt_reg[5]),
        .I1(rx_cnt_reg[4]),
        .I2(rx_cnt_reg[0]),
        .I3(rx_cnt_reg[2]),
        .I4(rx_cnt_reg[1]),
        .I5(rx_cnt_reg[3]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_cnt[1]_i_1 
       (.I0(rx_cnt_reg[0]),
        .I1(rx_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_cnt[2]_i_1 
       (.I0(rx_cnt_reg[1]),
        .I1(rx_cnt_reg[0]),
        .I2(rx_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_cnt[3]_i_1 
       (.I0(rx_cnt_reg[0]),
        .I1(rx_cnt_reg[1]),
        .I2(rx_cnt_reg[2]),
        .I3(rx_cnt_reg[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h3CCCCCCCCCCCCCC4)) 
    \rx_cnt[4]_i_1 
       (.I0(rx_cnt_reg[5]),
        .I1(rx_cnt_reg[4]),
        .I2(rx_cnt_reg[0]),
        .I3(rx_cnt_reg[2]),
        .I4(rx_cnt_reg[1]),
        .I5(rx_cnt_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC4)) 
    \rx_cnt[5]_i_1 
       (.I0(rx_cnt_reg[4]),
        .I1(rx_cnt_reg[5]),
        .I2(rx_cnt_reg[0]),
        .I3(rx_cnt_reg[2]),
        .I4(rx_cnt_reg[1]),
        .I5(rx_cnt_reg[3]),
        .O(p_0_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rx_cnt_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in[0]),
        .Q(rx_cnt_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rx_cnt_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in[1]),
        .Q(rx_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rx_cnt_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in[2]),
        .Q(rx_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rx_cnt_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in[3]),
        .Q(rx_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rx_cnt_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in[4]),
        .Q(rx_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rx_cnt_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in[5]),
        .Q(rx_cnt_reg[5]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    rx_done_o_i_1
       (.I0(rx_cnt_reg[5]),
        .I1(rx_cnt_reg[4]),
        .I2(rx_cnt_reg[0]),
        .I3(rx_cnt_reg[3]),
        .I4(rx_cnt_reg[2]),
        .I5(rx_cnt_reg[1]),
        .O(rx_done_o0));
  FDCE #(
    .INIT(1'b0)) 
    rx_done_o_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(rx_done_o0),
        .Q(rx_done_s));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \spi_cmd[3]_i_1 
       (.I0(rx_cnt_reg[2]),
        .I1(rx_cnt_reg[3]),
        .I2(rx_cnt_reg[0]),
        .I3(rx_cnt_reg[1]),
        .I4(rx_cnt_reg[5]),
        .I5(rx_cnt_reg[4]),
        .O(spi_cmd_en));
  FDCE #(
    .INIT(1'b0)) 
    spi_cmd_en_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(spi_cmd_en),
        .CLR(SPI_MISO_O_TRI),
        .D(1'b1),
        .Q(spi_cmd4b_en_s));
  FDCE #(
    .INIT(1'b0)) 
    \spi_cmd_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(spi_cmd_en),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[0]),
        .Q(spi_cmd4b_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_cmd_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(spi_cmd_en),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[1]),
        .Q(spi_cmd4b_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_cmd_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(spi_cmd_en),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[2]),
        .Q(spi_cmd4b_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_cmd_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(spi_cmd_en),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[3]),
        .Q(spi_cmd4b_s[3]));
  LUT6 #(
    .INIT(64'h555577775555777F)) 
    \spi_rx_word[40]_i_1 
       (.I0(rx_cnt_reg[5]),
        .I1(rx_cnt_reg[3]),
        .I2(rx_cnt_reg[1]),
        .I3(rx_cnt_reg[2]),
        .I4(rx_cnt_reg[4]),
        .I5(rx_cnt_reg[0]),
        .O(\spi_rx_word[40]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_rx_word_reg[0]_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[9]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[10]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[11]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[12]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[13]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[14]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[15]),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[16]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[17]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[18]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[0]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[19]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[20]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[21]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[22]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[23]),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[24]),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[25]),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[26]),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[27]),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[28]),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[1]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[29]),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[30]),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[32] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[31]),
        .Q(Q[32]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[33] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[32]),
        .Q(Q[33]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[34] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[33]),
        .Q(Q[34]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[35] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[34]),
        .Q(Q[35]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[36] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[35]),
        .Q(Q[36]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[37] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[36]),
        .Q(Q[37]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[38] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[37]),
        .Q(Q[38]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[39] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[38]),
        .Q(Q[39]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[2]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[40] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[39]),
        .Q(Q[40]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[3]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[4]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[5]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[6]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[7]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \spi_rx_word_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\spi_rx_word[40]_i_1_n_0 ),
        .CLR(SPI_MISO_O_TRI),
        .D(Q[8]),
        .Q(Q[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[10]_i_1 
       (.I0(spi_tx_word_1d0[10]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[32]_0 [1]),
        .O(\spi_tx_word_1d[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[11]_i_1 
       (.I0(spi_tx_word_1d0[11]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[32]_0 [2]),
        .O(\spi_tx_word_1d[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[12]_i_1 
       (.I0(spi_tx_word_1d0[12]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[32]_0 [3]),
        .O(\spi_tx_word_1d[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[13]_i_1 
       (.I0(spi_tx_word_1d0[13]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[32]_0 [4]),
        .O(\spi_tx_word_1d[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[14]_i_1 
       (.I0(spi_tx_word_1d0[14]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[32]_0 [5]),
        .O(\spi_tx_word_1d[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[15]_i_1 
       (.I0(spi_tx_word_1d0[15]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[32]_0 [6]),
        .O(\spi_tx_word_1d[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[16]_i_1 
       (.I0(spi_tx_word_1d0[16]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[32]_0 [7]),
        .O(\spi_tx_word_1d[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[17]_i_1 
       (.I0(spi_tx_word_1d0[17]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[17]_0 ),
        .O(\spi_tx_word_1d[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[18]_i_1 
       (.I0(spi_tx_word_1d0[18]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[18]_0 ),
        .O(\spi_tx_word_1d[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[19]_i_1 
       (.I0(spi_tx_word_1d0[19]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[19]_0 ),
        .O(\spi_tx_word_1d[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[20]_i_1 
       (.I0(spi_tx_word_1d0[20]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[20]_0 ),
        .O(\spi_tx_word_1d[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[21]_i_1 
       (.I0(spi_tx_word_1d0[21]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[21]_0 ),
        .O(\spi_tx_word_1d[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[22]_i_1 
       (.I0(spi_tx_word_1d0[22]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[22]_0 ),
        .O(\spi_tx_word_1d[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[23]_i_1 
       (.I0(spi_tx_word_1d0[23]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[23]_0 ),
        .O(\spi_tx_word_1d[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[24]_i_1 
       (.I0(spi_tx_word_1d0[24]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[32]_0 [8]),
        .O(\spi_tx_word_1d[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[25]_i_1 
       (.I0(spi_tx_word_1d0[25]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[25]_0 ),
        .O(\spi_tx_word_1d[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[26]_i_1 
       (.I0(spi_tx_word_1d0[26]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[26]_0 ),
        .O(\spi_tx_word_1d[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[27]_i_1 
       (.I0(spi_tx_word_1d0[27]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[27]_0 ),
        .O(\spi_tx_word_1d[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[28]_i_1 
       (.I0(spi_tx_word_1d0[28]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[28]_0 ),
        .O(\spi_tx_word_1d[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[29]_i_1 
       (.I0(spi_tx_word_1d0[29]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[29]_0 ),
        .O(\spi_tx_word_1d[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[30]_i_1 
       (.I0(spi_tx_word_1d0[30]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[30]_0 ),
        .O(\spi_tx_word_1d[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[31]_i_1 
       (.I0(spi_tx_word_1d0[31]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[31]_0 ),
        .O(\spi_tx_word_1d[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[32]_i_1 
       (.I0(spi_tx_word_1d0[32]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[32]_0 [9]),
        .O(\spi_tx_word_1d[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAF0AACCAAF0AA)) 
    \spi_tx_word_1d[33]_i_1 
       (.I0(\tx_crc5_reg_n_0_[0] ),
        .I1(\spi_tx_word_1d_reg[33]_0 ),
        .I2(spi_tx_word_1d0[33]),
        .I3(\spi_tx_word_1d[37]_i_2_n_0 ),
        .I4(tx_ready_s),
        .I5(tx_lock_reg_0),
        .O(spi_tx_word_1d2_out[33]));
  LUT6 #(
    .INIT(64'hF0AAF0AACCAAF0AA)) 
    \spi_tx_word_1d[34]_i_1 
       (.I0(\tx_crc5_reg_n_0_[1] ),
        .I1(\spi_tx_word_1d_reg[34]_0 ),
        .I2(spi_tx_word_1d0[34]),
        .I3(\spi_tx_word_1d[37]_i_2_n_0 ),
        .I4(tx_ready_s),
        .I5(tx_lock_reg_0),
        .O(spi_tx_word_1d2_out[34]));
  LUT6 #(
    .INIT(64'hF0AAF0AACCAAF0AA)) 
    \spi_tx_word_1d[35]_i_1 
       (.I0(\tx_crc5_reg_n_0_[2] ),
        .I1(\spi_tx_word_1d_reg[35]_0 ),
        .I2(spi_tx_word_1d0[35]),
        .I3(\spi_tx_word_1d[37]_i_2_n_0 ),
        .I4(tx_ready_s),
        .I5(tx_lock_reg_0),
        .O(spi_tx_word_1d2_out[35]));
  LUT6 #(
    .INIT(64'hF0AAF0AACCAAF0AA)) 
    \spi_tx_word_1d[36]_i_1 
       (.I0(\tx_crc5_reg_n_0_[3] ),
        .I1(\spi_tx_word_1d_reg[36]_0 ),
        .I2(spi_tx_word_1d0[36]),
        .I3(\spi_tx_word_1d[37]_i_2_n_0 ),
        .I4(tx_ready_s),
        .I5(tx_lock_reg_0),
        .O(spi_tx_word_1d2_out[36]));
  LUT6 #(
    .INIT(64'hF0AAF0AACCAAF0AA)) 
    \spi_tx_word_1d[37]_i_1 
       (.I0(\tx_crc5_reg_n_0_[4] ),
        .I1(\spi_tx_word_1d_reg[37]_0 ),
        .I2(spi_tx_word_1d0[37]),
        .I3(\spi_tx_word_1d[37]_i_2_n_0 ),
        .I4(tx_ready_s),
        .I5(tx_lock_reg_0),
        .O(spi_tx_word_1d2_out[37]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \spi_tx_word_1d[37]_i_2 
       (.I0(tx_cnt_reg[5]),
        .I1(tx_lock_crc5_reg_n_0),
        .I2(tx_cnt_reg[4]),
        .I3(tx_cnt_reg[3]),
        .O(\spi_tx_word_1d[37]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[38]_i_1 
       (.I0(spi_tx_word_1d0[38]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[38]_0 ),
        .O(\spi_tx_word_1d[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    \spi_tx_word_1d[39]_i_1 
       (.I0(tx_cnt_reg[5]),
        .I1(tx_cnt_reg[3]),
        .I2(tx_cnt_reg[4]),
        .I3(tx_cnt_reg[2]),
        .I4(tx_cnt_reg[0]),
        .I5(tx_cnt_reg[1]),
        .O(p_3_in));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[39]_i_2 
       (.I0(spi_tx_word_1d0[39]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[39]_1 ),
        .O(\spi_tx_word_1d[39]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \spi_tx_word_1d[9]_i_1 
       (.I0(spi_tx_word_1d0[9]),
        .I1(tx_lock_reg_0),
        .I2(tx_ready_s),
        .I3(\spi_tx_word_1d_reg[32]_0 [0]),
        .O(\spi_tx_word_1d[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[10]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[11]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[12]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[13]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[14]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[15]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[16]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[17]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[18]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[19]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[20]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[21]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[22]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[23]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[24]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[25]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[26]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[27]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[28]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[29]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[30]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[31]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[32]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[32] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[32]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[33]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[33] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(spi_tx_word_1d2_out[33]),
        .Q(spi_tx_word_1d0[34]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[34] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(spi_tx_word_1d2_out[34]),
        .Q(spi_tx_word_1d0[35]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[35] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(spi_tx_word_1d2_out[35]),
        .Q(spi_tx_word_1d0[36]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[36] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(spi_tx_word_1d2_out[36]),
        .Q(spi_tx_word_1d0[37]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[37] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(spi_tx_word_1d2_out[37]),
        .Q(spi_tx_word_1d0[38]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[38] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[38]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[39]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[39] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[39]_i_2_n_0 ),
        .Q(\spi_tx_word_1d_reg[39]_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(D),
        .Q(spi_tx_word_1d0[9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \spi_tx_word_1d_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(p_3_in),
        .CLR(SPI_MISO_O_TRI),
        .D(\spi_tx_word_1d[9]_i_1_n_0 ),
        .Q(spi_tx_word_1d0[10]));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    \spi_tx_word_o[24]_i_5 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[14]),
        .I3(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .I4(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] ),
        .I5(Q[13]),
        .O(\spi_rx_word_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tx_cnt[0]_i_1 
       (.I0(tx_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tx_cnt[1]_i_1 
       (.I0(tx_cnt_reg[0]),
        .I1(tx_cnt_reg[1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \tx_cnt[2]_i_1 
       (.I0(tx_cnt_reg[1]),
        .I1(tx_cnt_reg[0]),
        .I2(tx_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tx_cnt[3]_i_1 
       (.I0(tx_cnt_reg[2]),
        .I1(tx_cnt_reg[0]),
        .I2(tx_cnt_reg[1]),
        .I3(tx_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tx_cnt[4]_i_1 
       (.I0(tx_cnt_reg[3]),
        .I1(tx_cnt_reg[1]),
        .I2(tx_cnt_reg[0]),
        .I3(tx_cnt_reg[2]),
        .I4(tx_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'h0D00)) 
    \tx_cnt[5]_i_1 
       (.I0(spi_cmd4b_s[0]),
        .I1(spi_cmd4b_s[1]),
        .I2(spi_cmd4b_s[3]),
        .I3(spi_cmd4b_s[2]),
        .O(sel));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tx_cnt[5]_i_2 
       (.I0(tx_cnt_reg[4]),
        .I1(tx_cnt_reg[2]),
        .I2(tx_cnt_reg[0]),
        .I3(tx_cnt_reg[1]),
        .I4(tx_cnt_reg[3]),
        .I5(tx_cnt_reg[5]),
        .O(p_0_in__0[5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \tx_cnt_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(sel),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in__0[0]),
        .Q(tx_cnt_reg[0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \tx_cnt_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(sel),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in__0[1]),
        .Q(tx_cnt_reg[1]));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \tx_cnt_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(sel),
        .D(p_0_in__0[2]),
        .PRE(SPI_MISO_O_TRI),
        .Q(tx_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \tx_cnt_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(sel),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in__0[3]),
        .Q(tx_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \tx_cnt_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(sel),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in__0[4]),
        .Q(tx_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \tx_cnt_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(sel),
        .CLR(SPI_MISO_O_TRI),
        .D(p_0_in__0[5]),
        .Q(tx_cnt_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \tx_crc5[0]_i_1 
       (.I0(SPI_MISO_O_TRI),
        .I1(\spi_tx_word_1d_reg[39]_0 ),
        .I2(\tx_crc5_reg_n_0_[4] ),
        .O(\tx_crc5[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tx_crc5[2]_i_1 
       (.I0(SPI_MISO_O_TRI),
        .I1(\spi_tx_word_1d_reg[39]_0 ),
        .I2(\tx_crc5_reg_n_0_[4] ),
        .I3(\tx_crc5_reg_n_0_[1] ),
        .O(\tx_crc5[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \tx_crc5[4]_i_1 
       (.I0(tx_cnt_reg[4]),
        .I1(tx_cnt_reg[3]),
        .I2(tx_cnt_reg[5]),
        .O(crc0));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \tx_crc5_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(crc0),
        .D(\tx_crc5[0]_i_1_n_0 ),
        .PRE(SPI_MISO_O_TRI),
        .Q(\tx_crc5_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \tx_crc5_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(crc0),
        .D(\tx_crc5_reg_n_0_[0] ),
        .PRE(SPI_MISO_O_TRI),
        .Q(\tx_crc5_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \tx_crc5_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(crc0),
        .D(\tx_crc5[2]_i_1_n_0 ),
        .PRE(SPI_MISO_O_TRI),
        .Q(\tx_crc5_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \tx_crc5_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(crc0),
        .D(\tx_crc5_reg_n_0_[2] ),
        .PRE(SPI_MISO_O_TRI),
        .Q(\tx_crc5_reg_n_0_[3] ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \tx_crc5_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(crc0),
        .D(\tx_crc5_reg_n_0_[3] ),
        .PRE(SPI_MISO_O_TRI),
        .Q(\tx_crc5_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    tx_done_o_i_1
       (.I0(tx_cnt_reg[2]),
        .I1(tx_cnt_reg[3]),
        .I2(tx_cnt_reg[1]),
        .I3(tx_cnt_reg[0]),
        .I4(tx_cnt_reg[4]),
        .I5(tx_cnt_reg[5]),
        .O(tx_done_o_i_1_n_0));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    tx_done_o_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(tx_done_o_i_1_n_0),
        .Q(tx_done_s));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    tx_lock_crc5_i_1
       (.I0(tx_cnt_reg[5]),
        .I1(tx_cnt_reg[4]),
        .I2(tx_cnt_reg[3]),
        .I3(tx_lock_crc5_reg_n_0),
        .O(tx_lock_crc5_i_1_n_0));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    tx_lock_crc5_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(tx_lock_crc5_i_1_n_0),
        .Q(tx_lock_crc5_reg_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    tx_lock_i_1
       (.I0(p_3_in),
        .I1(tx_ready_s),
        .I2(tx_lock_reg_0),
        .O(tx_lock_i_1_n_0));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    tx_lock_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(1'b1),
        .CLR(SPI_MISO_O_TRI),
        .D(tx_lock_i_1_n_0),
        .Q(tx_lock_reg_0));
endmodule

module spi_wrap
   (div_clk_discharge_o,
    \spi_tx_word_1d_reg[39] ,
    err_stim_o0,
    stim_en_vec_s,
    \adc_idx_reg[1] ,
    S,
    div_clk_stim_o,
    \reg_rec_stim_control_div_clk_stim_reg[8] ,
    \reg_rec_stim_control_div_clk_stim_reg[11] ,
    \reg_rec_discharge_control_pw_discharge_reg[6] ,
    pw_discharge_o,
    DI,
    \reg_rec_discharge_control_pw_discharge_reg[14] ,
    \reg_rec_discharge_control_pw_discharge_reg[14]_0 ,
    \reg_rec_discharge_control_pw_discharge_reg[18] ,
    \reg_rec_discharge_control_pw_discharge_reg[18]_0 ,
    data_sync1_reg,
    \reg_rec_discharge_control_div_clk_discharge_reg[6] ,
    \reg_rec_discharge_control_div_clk_discharge_reg[1] ,
    \reg_rec_stim_control_div_clk_stim_reg[2] ,
    \reg_rec_discharge_control_div_clk_discharge_reg[6]_0 ,
    \reg_rec_discharge_control_div_clk_discharge_reg[2] ,
    amp_gain_g1_o,
    amp_gain_g2_o,
    en_clk_stim_s,
    stim_mask_en_o,
    rec_en_s,
    en_rec_ch_g1_o,
    en_rec_ch_g2_o,
    en_clk_discharge_s,
    error_s,
    D,
    SPI_MISO_O_TRI,
    adc_res1_o_i_8,
    Q,
    discharge_cnt1_carry__1,
    CO,
    out,
    set_clk_reg,
    reset_clk_reg,
    set_clk,
    discharge_cnt0,
    SPI_CLK_I_IBUF_BUFG,
    \reg_stim_mask1_p1_stim_mask1_g1_reg[31] ,
    \spi_rx_word_reg[0] );
  output [2:0]div_clk_discharge_o;
  output [0:0]\spi_tx_word_1d_reg[39] ;
  output err_stim_o0;
  output [3:0]stim_en_vec_s;
  output \adc_idx_reg[1] ;
  output [3:0]S;
  output [10:0]div_clk_stim_o;
  output [3:0]\reg_rec_stim_control_div_clk_stim_reg[8] ;
  output [2:0]\reg_rec_stim_control_div_clk_stim_reg[11] ;
  output [3:0]\reg_rec_discharge_control_pw_discharge_reg[6] ;
  output [19:0]pw_discharge_o;
  output [3:0]DI;
  output [3:0]\reg_rec_discharge_control_pw_discharge_reg[14] ;
  output [3:0]\reg_rec_discharge_control_pw_discharge_reg[14]_0 ;
  output [1:0]\reg_rec_discharge_control_pw_discharge_reg[18] ;
  output [1:0]\reg_rec_discharge_control_pw_discharge_reg[18]_0 ;
  output [19:0]data_sync1_reg;
  output \reg_rec_discharge_control_div_clk_discharge_reg[6] ;
  output \reg_rec_discharge_control_div_clk_discharge_reg[1] ;
  output \reg_rec_stim_control_div_clk_stim_reg[2] ;
  output \reg_rec_discharge_control_div_clk_discharge_reg[6]_0 ;
  output \reg_rec_discharge_control_div_clk_discharge_reg[2] ;
  output [31:0]amp_gain_g1_o;
  output [31:0]amp_gain_g2_o;
  output en_clk_stim_s;
  output [7:0]stim_mask_en_o;
  output rec_en_s;
  output [31:0]en_rec_ch_g1_o;
  output [31:0]en_rec_ch_g2_o;
  output en_clk_discharge_s;
  output error_s;
  input [6:0]D;
  input SPI_MISO_O_TRI;
  input adc_res1_o_i_8;
  input [1:0]Q;
  input [19:0]discharge_cnt1_carry__1;
  input [0:0]CO;
  input out;
  input set_clk_reg;
  input [0:0]reset_clk_reg;
  input set_clk;
  input [18:0]discharge_cnt0;
  input SPI_CLK_I_IBUF_BUFG;
  input \reg_stim_mask1_p1_stim_mask1_g1_reg[31] ;
  input [0:0]\spi_rx_word_reg[0] ;

  wire [0:0]CO;
  wire [6:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire SPI_CLK_I_IBUF_BUFG;
  wire SPI_MISO_O_TRI;
  wire \adc_idx_reg[1] ;
  wire adc_res1_o_i_8;
  wire [31:0]amp_gain_g1_o;
  wire [31:0]amp_gain_g2_o;
  wire [6:2]apb_addr_s;
  wire [1:1]apb_state_reg;
  wire [31:0]apb_wdata_s;
  wire [29:28]data32;
  wire [29:28]data35;
  wire [19:0]data_sync1_reg;
  wire [18:0]discharge_cnt0;
  wire [19:0]discharge_cnt1_carry__1;
  wire [2:0]div_clk_discharge_o;
  wire [10:0]div_clk_stim_o;
  wire en_clk_discharge_s;
  wire en_clk_stim_s;
  wire [31:0]en_rec_ch_g1_o;
  wire [31:0]en_rec_ch_g2_o;
  wire err_stim_o0;
  wire error_s;
  wire i_spi_custom_logic_n_14;
  wire i_spi_custom_logic_n_15;
  wire i_spi_custom_logic_n_16;
  wire i_spi_custom_logic_n_17;
  wire i_spi_custom_logic_n_18;
  wire i_spi_custom_logic_n_20;
  wire i_spi_custom_logic_n_21;
  wire i_spi_custom_logic_n_22;
  wire i_spi_custom_logic_n_23;
  wire i_spi_custom_logic_n_24;
  wire i_spi_custom_logic_n_25;
  wire i_spi_custom_logic_n_26;
  wire i_spi_custom_logic_n_27;
  wire i_spi_custom_logic_n_28;
  wire i_spi_custom_logic_n_29;
  wire i_spi_custom_logic_n_30;
  wire i_spi_custom_logic_n_31;
  wire i_spi_custom_logic_n_32;
  wire i_spi_custom_logic_n_33;
  wire i_spi_custom_logic_n_34;
  wire i_spi_custom_logic_n_35;
  wire i_spi_custom_logic_n_36;
  wire i_spi_custom_logic_n_37;
  wire i_spi_custom_logic_n_38;
  wire i_spi_custom_logic_n_39;
  wire i_spi_custom_logic_n_40;
  wire i_spi_custom_logic_n_41;
  wire i_spi_custom_logic_n_42;
  wire i_spi_custom_logic_n_43;
  wire i_spi_custom_logic_n_44;
  wire i_spi_custom_logic_n_45;
  wire i_spi_custom_logic_n_46;
  wire i_spi_custom_logic_n_47;
  wire i_spi_custom_logic_n_48;
  wire i_spi_custom_logic_n_49;
  wire i_spi_custom_logic_n_50;
  wire i_spi_custom_logic_n_51;
  wire i_spi_custom_logic_n_53;
  wire i_spi_custom_logic_n_54;
  wire i_spi_custom_logic_n_55;
  wire i_spi_custom_logic_n_56;
  wire i_spi_custom_logic_n_57;
  wire i_spi_custom_logic_n_58;
  wire i_spi_custom_logic_n_59;
  wire i_spi_custom_logic_n_60;
  wire i_spi_custom_logic_n_61;
  wire i_spi_custom_logic_n_62;
  wire i_spi_custom_logic_n_63;
  wire i_spi_custom_logic_n_64;
  wire i_spi_custom_logic_n_65;
  wire i_spi_custom_logic_n_66;
  wire i_spi_custom_logic_n_67;
  wire i_spi_custom_logic_n_68;
  wire i_spi_custom_logic_n_69;
  wire i_spi_custom_logic_n_7;
  wire i_spi_custom_logic_n_70;
  wire i_spi_custom_logic_n_71;
  wire i_spi_custom_logic_n_72;
  wire i_spi_custom_logic_n_73;
  wire i_spi_custom_logic_n_74;
  wire i_spi_custom_logic_n_75;
  wire i_spi_custom_logic_n_76;
  wire i_spi_custom_logic_n_77;
  wire i_spi_custom_logic_n_78;
  wire i_spi_custom_logic_n_79;
  wire i_spi_custom_logic_n_8;
  wire i_spi_custom_logic_n_80;
  wire i_spi_custom_logic_n_81;
  wire i_spi_custom_logic_n_82;
  wire i_spi_custom_logic_n_83;
  wire i_spi_custom_logic_n_84;
  wire i_spi_custom_logic_n_85;
  wire i_spi_custom_logic_n_9;
  wire i_spi_slave_common_n_1;
  wire i_spi_slave_common_n_2;
  wire i_spi_slave_common_n_3;
  wire i_spi_slave_common_n_40;
  wire i_spi_slave_common_n_41;
  wire i_spi_slave_common_n_42;
  wire i_spi_slave_common_n_43;
  wire i_spi_slave_common_n_44;
  wire i_spi_slave_common_n_46;
  wire i_spi_slave_common_n_47;
  wire i_spi_slave_common_n_48;
  wire i_spi_slave_common_n_49;
  wire i_spi_slave_common_n_50;
  wire i_spi_slave_common_n_51;
  wire i_spi_slave_common_n_52;
  wire i_spi_slave_common_n_53;
  wire i_spi_slave_common_n_54;
  wire i_spi_slave_common_n_55;
  wire i_w_icons_rf_n_100;
  wire i_w_icons_rf_n_101;
  wire i_w_icons_rf_n_102;
  wire i_w_icons_rf_n_103;
  wire i_w_icons_rf_n_232;
  wire i_w_icons_rf_n_233;
  wire i_w_icons_rf_n_234;
  wire i_w_icons_rf_n_235;
  wire i_w_icons_rf_n_236;
  wire i_w_icons_rf_n_237;
  wire i_w_icons_rf_n_238;
  wire i_w_icons_rf_n_239;
  wire i_w_icons_rf_n_240;
  wire i_w_icons_rf_n_241;
  wire i_w_icons_rf_n_242;
  wire i_w_icons_rf_n_243;
  wire i_w_icons_rf_n_244;
  wire i_w_icons_rf_n_245;
  wire i_w_icons_rf_n_246;
  wire i_w_icons_rf_n_247;
  wire i_w_icons_rf_n_248;
  wire i_w_icons_rf_n_249;
  wire i_w_icons_rf_n_250;
  wire i_w_icons_rf_n_255;
  wire i_w_icons_rf_n_256;
  wire i_w_icons_rf_n_257;
  wire i_w_icons_rf_n_258;
  wire i_w_icons_rf_n_259;
  wire i_w_icons_rf_n_260;
  wire i_w_icons_rf_n_261;
  wire i_w_icons_rf_n_262;
  wire i_w_icons_rf_n_263;
  wire i_w_icons_rf_n_264;
  wire i_w_icons_rf_n_265;
  wire i_w_icons_rf_n_266;
  wire i_w_icons_rf_n_267;
  wire i_w_icons_rf_n_268;
  wire i_w_icons_rf_n_277;
  wire i_w_icons_rf_n_278;
  wire i_w_icons_rf_n_279;
  wire i_w_icons_rf_n_280;
  wire i_w_icons_rf_n_281;
  wire i_w_icons_rf_n_282;
  wire i_w_icons_rf_n_283;
  wire i_w_icons_rf_n_284;
  wire i_w_icons_rf_n_285;
  wire i_w_icons_rf_n_286;
  wire i_w_icons_rf_n_287;
  wire i_w_icons_rf_n_288;
  wire i_w_icons_rf_n_289;
  wire i_w_icons_rf_n_290;
  wire i_w_icons_rf_n_291;
  wire i_w_icons_rf_n_292;
  wire i_w_icons_rf_n_293;
  wire i_w_icons_rf_n_294;
  wire i_w_icons_rf_n_295;
  wire i_w_icons_rf_n_296;
  wire i_w_icons_rf_n_297;
  wire i_w_icons_rf_n_298;
  wire i_w_icons_rf_n_299;
  wire i_w_icons_rf_n_300;
  wire i_w_icons_rf_n_301;
  wire i_w_icons_rf_n_302;
  wire i_w_icons_rf_n_303;
  wire i_w_icons_rf_n_304;
  wire i_w_icons_rf_n_305;
  wire i_w_icons_rf_n_306;
  wire i_w_icons_rf_n_307;
  wire i_w_icons_rf_n_308;
  wire i_w_icons_rf_n_309;
  wire i_w_icons_rf_n_310;
  wire i_w_icons_rf_n_311;
  wire i_w_icons_rf_n_312;
  wire i_w_icons_rf_n_313;
  wire i_w_icons_rf_n_314;
  wire i_w_icons_rf_n_315;
  wire i_w_icons_rf_n_316;
  wire i_w_icons_rf_n_317;
  wire i_w_icons_rf_n_318;
  wire i_w_icons_rf_n_319;
  wire i_w_icons_rf_n_320;
  wire i_w_icons_rf_n_321;
  wire i_w_icons_rf_n_322;
  wire i_w_icons_rf_n_323;
  wire i_w_icons_rf_n_324;
  wire i_w_icons_rf_n_325;
  wire i_w_icons_rf_n_326;
  wire i_w_icons_rf_n_327;
  wire i_w_icons_rf_n_328;
  wire i_w_icons_rf_n_329;
  wire i_w_icons_rf_n_330;
  wire i_w_icons_rf_n_331;
  wire i_w_icons_rf_n_332;
  wire i_w_icons_rf_n_333;
  wire i_w_icons_rf_n_334;
  wire i_w_icons_rf_n_335;
  wire i_w_icons_rf_n_336;
  wire i_w_icons_rf_n_337;
  wire i_w_icons_rf_n_338;
  wire i_w_icons_rf_n_339;
  wire i_w_icons_rf_n_340;
  wire i_w_icons_rf_n_341;
  wire i_w_icons_rf_n_342;
  wire i_w_icons_rf_n_343;
  wire i_w_icons_rf_n_344;
  wire i_w_icons_rf_n_99;
  wire [31:0]in18;
  wire out;
  wire [31:31]p_0_in;
  wire [19:0]pw_discharge_o;
  wire rec_en_s;
  wire \reg_rec_discharge_control_div_clk_discharge_reg[1] ;
  wire \reg_rec_discharge_control_div_clk_discharge_reg[2] ;
  wire \reg_rec_discharge_control_div_clk_discharge_reg[6] ;
  wire \reg_rec_discharge_control_div_clk_discharge_reg[6]_0 ;
  wire [3:0]\reg_rec_discharge_control_pw_discharge_reg[14] ;
  wire [3:0]\reg_rec_discharge_control_pw_discharge_reg[14]_0 ;
  wire [1:0]\reg_rec_discharge_control_pw_discharge_reg[18] ;
  wire [1:0]\reg_rec_discharge_control_pw_discharge_reg[18]_0 ;
  wire [3:0]\reg_rec_discharge_control_pw_discharge_reg[6] ;
  wire [2:0]\reg_rec_stim_control_div_clk_stim_reg[11] ;
  wire \reg_rec_stim_control_div_clk_stim_reg[2] ;
  wire [3:0]\reg_rec_stim_control_div_clk_stim_reg[8] ;
  wire \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2_n_0 ;
  wire \reg_stim_mask1_p1_stim_mask1_g1_reg[31] ;
  wire [0:0]reset_clk_reg;
  wire set_clk;
  wire set_clk_reg;
  wire [0:0]\spi_rx_word_reg[0] ;
  wire [35:32]spi_rx_word_s;
  wire [0:0]\spi_tx_word_1d_reg[39] ;
  wire [3:0]state;
  wire [3:0]stim_en_vec_s;
  wire [7:0]stim_mask_en_o;
  wire tx_done_s;
  wire tx_ready_s;

  spi_custom_logic i_spi_custom_logic
       (.D(i_spi_custom_logic_n_50),
        .E(i_spi_custom_logic_n_7),
        .\FSM_onehot_apb_state_reg[0]_0 (i_spi_custom_logic_n_9),
        .\FSM_onehot_apb_state_reg[1]_0 (i_spi_custom_logic_n_51),
        .\FSM_sequential_state_reg[0]_0 (i_spi_custom_logic_n_53),
        .\FSM_sequential_state_reg[0]_1 (i_spi_slave_common_n_54),
        .\FSM_sequential_state_reg[1]_0 (i_spi_slave_common_n_49),
        .\FSM_sequential_state_reg[2]_0 (i_spi_custom_logic_n_28),
        .\FSM_sequential_state_reg[2]_1 (i_spi_custom_logic_n_42),
        .\FSM_sequential_state_reg[2]_2 (i_spi_custom_logic_n_46),
        .\FSM_sequential_state_reg[2]_3 (i_spi_slave_common_n_50),
        .\FSM_sequential_state_reg[3]_0 (i_spi_custom_logic_n_8),
        .\FSM_sequential_state_reg[3]_1 (state),
        .\FSM_sequential_state_reg[3]_2 (i_spi_custom_logic_n_54),
        .\FSM_sequential_state_reg[3]_3 (i_spi_slave_common_n_52),
        .\FSM_sequential_state_reg[3]_4 (i_spi_slave_common_n_51),
        .Q({i_w_icons_rf_n_317,i_w_icons_rf_n_318}),
        .SPI_CLK_I_IBUF_BUFG(SPI_CLK_I_IBUF_BUFG),
        .SPI_MISO_O_TRI(SPI_MISO_O_TRI),
        .apb_state_reg(apb_state_reg),
        .\apb_wdata_reg[3]_0 ({spi_rx_word_s,in18,i_spi_slave_common_n_40,i_spi_slave_common_n_41,i_spi_slave_common_n_42,i_spi_slave_common_n_43,i_spi_slave_common_n_44}),
        .\apb_wdata_reg[8]_0 (i_spi_slave_common_n_53),
        .\apb_wdata_reg[9]_0 (i_spi_slave_common_n_55),
        .apb_wdata_s(apb_wdata_s),
        .error_s(error_s),
        .\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] (i_spi_slave_common_n_2),
        .\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] (i_spi_slave_common_n_3),
        .\reg_stim_mask2_p1_stim_mask2_g1_reg[26] (i_spi_slave_common_n_46),
        .\reg_stim_mask2_p2_stim_mask2_g2_reg[16] (i_spi_slave_common_n_47),
        .\spi_rx_word_reg[10] (i_spi_custom_logic_n_24),
        .\spi_rx_word_reg[10]_0 (i_spi_custom_logic_n_39),
        .\spi_rx_word_reg[10]_1 (i_spi_custom_logic_n_47),
        .\spi_rx_word_reg[11] (apb_addr_s),
        .\spi_rx_word_reg[11]_0 (i_spi_custom_logic_n_16),
        .\spi_rx_word_reg[11]_1 (i_spi_custom_logic_n_17),
        .\spi_rx_word_reg[11]_10 (i_spi_custom_logic_n_36),
        .\spi_rx_word_reg[11]_11 (i_spi_custom_logic_n_37),
        .\spi_rx_word_reg[11]_12 (i_spi_custom_logic_n_41),
        .\spi_rx_word_reg[11]_13 (i_spi_custom_logic_n_44),
        .\spi_rx_word_reg[11]_14 (i_spi_custom_logic_n_45),
        .\spi_rx_word_reg[11]_2 (i_spi_custom_logic_n_27),
        .\spi_rx_word_reg[11]_3 (i_spi_custom_logic_n_29),
        .\spi_rx_word_reg[11]_4 (i_spi_custom_logic_n_30),
        .\spi_rx_word_reg[11]_5 (i_spi_custom_logic_n_31),
        .\spi_rx_word_reg[11]_6 (i_spi_custom_logic_n_32),
        .\spi_rx_word_reg[11]_7 (i_spi_custom_logic_n_33),
        .\spi_rx_word_reg[11]_8 (i_spi_custom_logic_n_34),
        .\spi_rx_word_reg[11]_9 (i_spi_custom_logic_n_35),
        .\spi_rx_word_reg[12] (i_spi_custom_logic_n_43),
        .\spi_rx_word_reg[13] (i_spi_custom_logic_n_48),
        .\spi_rx_word_reg[14] (i_spi_custom_logic_n_20),
        .\spi_rx_word_reg[5] (i_spi_custom_logic_n_15),
        .\spi_rx_word_reg[5]_0 (i_spi_custom_logic_n_18),
        .\spi_rx_word_reg[5]_1 (i_spi_custom_logic_n_21),
        .\spi_rx_word_reg[5]_2 (i_spi_custom_logic_n_22),
        .\spi_rx_word_reg[5]_3 (i_spi_custom_logic_n_23),
        .\spi_rx_word_reg[5]_4 (i_spi_custom_logic_n_25),
        .\spi_rx_word_reg[5]_5 (i_spi_custom_logic_n_26),
        .\spi_rx_word_reg[6] (p_0_in),
        .\spi_rx_word_reg[9] (i_spi_custom_logic_n_14),
        .\spi_rx_word_reg[9]_0 (i_spi_custom_logic_n_38),
        .\spi_rx_word_reg[9]_1 (i_spi_custom_logic_n_40),
        .\spi_rx_word_reg[9]_2 (i_spi_custom_logic_n_49),
        .\spi_tx_word_1d_reg[8] (i_spi_slave_common_n_1),
        .\spi_tx_word_o[8]_i_2_0 (i_w_icons_rf_n_296),
        .\spi_tx_word_o_reg[0]_0 (i_w_icons_rf_n_314),
        .\spi_tx_word_o_reg[0]_i_2_0 (i_w_icons_rf_n_313),
        .\spi_tx_word_o_reg[10]_0 (i_spi_custom_logic_n_84),
        .\spi_tx_word_o_reg[10]_1 (i_w_icons_rf_n_233),
        .\spi_tx_word_o_reg[10]_2 (i_w_icons_rf_n_293),
        .\spi_tx_word_o_reg[10]_3 (i_w_icons_rf_n_292),
        .\spi_tx_word_o_reg[11]_0 (i_spi_custom_logic_n_83),
        .\spi_tx_word_o_reg[11]_1 (i_w_icons_rf_n_234),
        .\spi_tx_word_o_reg[11]_2 (i_w_icons_rf_n_291),
        .\spi_tx_word_o_reg[11]_3 (i_w_icons_rf_n_290),
        .\spi_tx_word_o_reg[12]_0 (i_spi_custom_logic_n_82),
        .\spi_tx_word_o_reg[12]_1 (i_w_icons_rf_n_235),
        .\spi_tx_word_o_reg[12]_2 (i_w_icons_rf_n_289),
        .\spi_tx_word_o_reg[12]_3 (i_w_icons_rf_n_288),
        .\spi_tx_word_o_reg[13]_0 (i_spi_custom_logic_n_81),
        .\spi_tx_word_o_reg[13]_1 ({i_w_icons_rf_n_319,i_w_icons_rf_n_320,i_w_icons_rf_n_321,i_w_icons_rf_n_322,i_w_icons_rf_n_323,i_w_icons_rf_n_324,i_w_icons_rf_n_325,i_w_icons_rf_n_326,i_w_icons_rf_n_327,i_w_icons_rf_n_328,i_w_icons_rf_n_329,i_w_icons_rf_n_330,i_w_icons_rf_n_331,i_w_icons_rf_n_332}),
        .\spi_tx_word_o_reg[13]_2 (i_w_icons_rf_n_236),
        .\spi_tx_word_o_reg[13]_3 (i_w_icons_rf_n_287),
        .\spi_tx_word_o_reg[13]_4 (i_w_icons_rf_n_286),
        .\spi_tx_word_o_reg[14]_0 (i_spi_custom_logic_n_80),
        .\spi_tx_word_o_reg[14]_1 (i_w_icons_rf_n_101),
        .\spi_tx_word_o_reg[14]_2 (i_spi_slave_common_n_48),
        .\spi_tx_word_o_reg[15]_0 (i_spi_custom_logic_n_79),
        .\spi_tx_word_o_reg[15]_1 (i_w_icons_rf_n_102),
        .\spi_tx_word_o_reg[16]_0 (i_w_icons_rf_n_284),
        .\spi_tx_word_o_reg[16]_1 (i_w_icons_rf_n_285),
        .\spi_tx_word_o_reg[17]_0 (i_spi_custom_logic_n_78),
        .\spi_tx_word_o_reg[17]_1 (i_w_icons_rf_n_237),
        .\spi_tx_word_o_reg[17]_2 (i_w_icons_rf_n_283),
        .\spi_tx_word_o_reg[17]_3 (i_w_icons_rf_n_282),
        .\spi_tx_word_o_reg[18]_0 (i_spi_custom_logic_n_77),
        .\spi_tx_word_o_reg[18]_1 (i_w_icons_rf_n_238),
        .\spi_tx_word_o_reg[18]_2 (i_w_icons_rf_n_281),
        .\spi_tx_word_o_reg[18]_3 (i_w_icons_rf_n_280),
        .\spi_tx_word_o_reg[19]_0 (i_spi_custom_logic_n_76),
        .\spi_tx_word_o_reg[19]_1 (i_w_icons_rf_n_239),
        .\spi_tx_word_o_reg[19]_2 (i_w_icons_rf_n_279),
        .\spi_tx_word_o_reg[19]_3 (i_w_icons_rf_n_278),
        .\spi_tx_word_o_reg[1]_0 (i_w_icons_rf_n_312),
        .\spi_tx_word_o_reg[1]_i_2_0 (i_w_icons_rf_n_311),
        .\spi_tx_word_o_reg[20]_0 (i_spi_custom_logic_n_75),
        .\spi_tx_word_o_reg[20]_1 (i_w_icons_rf_n_240),
        .\spi_tx_word_o_reg[20]_2 (i_w_icons_rf_n_277),
        .\spi_tx_word_o_reg[20]_3 (i_w_icons_rf_n_268),
        .\spi_tx_word_o_reg[21]_0 (i_spi_custom_logic_n_74),
        .\spi_tx_word_o_reg[21]_1 (i_w_icons_rf_n_241),
        .\spi_tx_word_o_reg[21]_2 (i_w_icons_rf_n_267),
        .\spi_tx_word_o_reg[21]_3 (i_w_icons_rf_n_266),
        .\spi_tx_word_o_reg[22]_0 (i_spi_custom_logic_n_73),
        .\spi_tx_word_o_reg[22]_1 (i_w_icons_rf_n_242),
        .\spi_tx_word_o_reg[22]_2 (i_w_icons_rf_n_265),
        .\spi_tx_word_o_reg[22]_3 (i_w_icons_rf_n_264),
        .\spi_tx_word_o_reg[23]_0 (i_spi_custom_logic_n_72),
        .\spi_tx_word_o_reg[23]_1 (i_w_icons_rf_n_243),
        .\spi_tx_word_o_reg[23]_2 (i_w_icons_rf_n_263),
        .\spi_tx_word_o_reg[23]_3 (i_w_icons_rf_n_262),
        .\spi_tx_word_o_reg[24]_0 ({i_spi_custom_logic_n_55,i_spi_custom_logic_n_56,i_spi_custom_logic_n_57,i_spi_custom_logic_n_58,i_spi_custom_logic_n_59,i_spi_custom_logic_n_60,i_spi_custom_logic_n_61,i_spi_custom_logic_n_62,i_spi_custom_logic_n_63,i_spi_custom_logic_n_64}),
        .\spi_tx_word_o_reg[24]_1 (i_w_icons_rf_n_260),
        .\spi_tx_word_o_reg[24]_2 (i_w_icons_rf_n_261),
        .\spi_tx_word_o_reg[25]_0 (i_spi_custom_logic_n_71),
        .\spi_tx_word_o_reg[25]_1 (i_w_icons_rf_n_244),
        .\spi_tx_word_o_reg[25]_2 (i_w_icons_rf_n_259),
        .\spi_tx_word_o_reg[25]_3 (i_w_icons_rf_n_258),
        .\spi_tx_word_o_reg[26]_0 (i_spi_custom_logic_n_70),
        .\spi_tx_word_o_reg[26]_1 (i_w_icons_rf_n_245),
        .\spi_tx_word_o_reg[26]_2 (i_w_icons_rf_n_257),
        .\spi_tx_word_o_reg[26]_3 (i_w_icons_rf_n_256),
        .\spi_tx_word_o_reg[27]_0 (i_spi_custom_logic_n_69),
        .\spi_tx_word_o_reg[27]_1 ({i_w_icons_rf_n_333,i_w_icons_rf_n_334,i_w_icons_rf_n_335,i_w_icons_rf_n_336,i_w_icons_rf_n_337,i_w_icons_rf_n_338,i_w_icons_rf_n_339,i_w_icons_rf_n_340,i_w_icons_rf_n_341,i_w_icons_rf_n_342,i_w_icons_rf_n_343,i_w_icons_rf_n_344}),
        .\spi_tx_word_o_reg[27]_2 (i_w_icons_rf_n_246),
        .\spi_tx_word_o_reg[27]_3 (i_w_icons_rf_n_255),
        .\spi_tx_word_o_reg[27]_4 (i_w_icons_rf_n_250),
        .\spi_tx_word_o_reg[28]_0 (i_spi_custom_logic_n_68),
        .\spi_tx_word_o_reg[28]_1 (i_w_icons_rf_n_247),
        .\spi_tx_word_o_reg[29]_0 (i_spi_custom_logic_n_67),
        .\spi_tx_word_o_reg[29]_1 (i_w_icons_rf_n_248),
        .\spi_tx_word_o_reg[29]_2 (data32),
        .\spi_tx_word_o_reg[29]_3 ({i_w_icons_rf_n_315,i_w_icons_rf_n_316}),
        .\spi_tx_word_o_reg[29]_4 (data35),
        .\spi_tx_word_o_reg[2]_0 (i_w_icons_rf_n_310),
        .\spi_tx_word_o_reg[2]_i_2_0 (i_w_icons_rf_n_309),
        .\spi_tx_word_o_reg[30]_0 (i_spi_custom_logic_n_66),
        .\spi_tx_word_o_reg[30]_1 (i_w_icons_rf_n_249),
        .\spi_tx_word_o_reg[30]_2 (i_w_icons_rf_n_100),
        .\spi_tx_word_o_reg[31]_0 (i_spi_custom_logic_n_65),
        .\spi_tx_word_o_reg[31]_1 (i_w_icons_rf_n_103),
        .\spi_tx_word_o_reg[31]_2 (i_w_icons_rf_n_99),
        .\spi_tx_word_o_reg[3]_0 (i_w_icons_rf_n_308),
        .\spi_tx_word_o_reg[3]_i_2_0 (i_w_icons_rf_n_307),
        .\spi_tx_word_o_reg[4]_0 (i_w_icons_rf_n_306),
        .\spi_tx_word_o_reg[4]_i_2_0 (i_w_icons_rf_n_305),
        .\spi_tx_word_o_reg[5]_0 (i_w_icons_rf_n_304),
        .\spi_tx_word_o_reg[5]_i_2_0 (i_w_icons_rf_n_303),
        .\spi_tx_word_o_reg[6]_0 (i_w_icons_rf_n_302),
        .\spi_tx_word_o_reg[6]_i_2_0 (i_w_icons_rf_n_301),
        .\spi_tx_word_o_reg[7]_0 (i_w_icons_rf_n_300),
        .\spi_tx_word_o_reg[7]_i_3_0 (i_w_icons_rf_n_299),
        .\spi_tx_word_o_reg[8]_0 (i_w_icons_rf_n_297),
        .\spi_tx_word_o_reg[8]_1 (i_w_icons_rf_n_298),
        .\spi_tx_word_o_reg[9]_0 (i_spi_custom_logic_n_85),
        .\spi_tx_word_o_reg[9]_1 (i_w_icons_rf_n_232),
        .\spi_tx_word_o_reg[9]_2 (i_w_icons_rf_n_295),
        .\spi_tx_word_o_reg[9]_3 (i_w_icons_rf_n_294),
        .stim_mask_en_o(stim_mask_en_o),
        .tx_done_s(tx_done_s),
        .tx_ready_s(tx_ready_s));
  spi_slave_common i_spi_slave_common
       (.D(i_spi_custom_logic_n_50),
        .\FSM_sequential_state_reg[0] (i_spi_custom_logic_n_51),
        .\FSM_sequential_state_reg[1] (i_spi_slave_common_n_54),
        .\FSM_sequential_state_reg[1]_0 (i_spi_custom_logic_n_53),
        .\FSM_sequential_state_reg[1]_1 (i_spi_custom_logic_n_54),
        .\FSM_sequential_state_reg[2] (i_spi_slave_common_n_51),
        .Q({spi_rx_word_s,in18,i_spi_slave_common_n_40,i_spi_slave_common_n_41,i_spi_slave_common_n_42,i_spi_slave_common_n_43,i_spi_slave_common_n_44}),
        .SPI_CLK_I_IBUF_BUFG(SPI_CLK_I_IBUF_BUFG),
        .SPI_MISO_O_TRI(SPI_MISO_O_TRI),
        .apb_state_reg(apb_state_reg),
        .\apb_wdata_reg[9] (state),
        .crc5_chk_o_reg_0(i_spi_slave_common_n_50),
        .\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] (i_spi_custom_logic_n_8),
        .\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 (i_spi_custom_logic_n_9),
        .\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_1 (apb_addr_s[2]),
        .\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] (i_spi_custom_logic_n_20),
        .rx_done_o_reg_0(i_spi_slave_common_n_53),
        .\spi_cmd_reg[0]_0 (i_spi_slave_common_n_49),
        .\spi_rx_word_reg[0]_0 (\spi_rx_word_reg[0] ),
        .\spi_rx_word_reg[11]_0 (i_spi_slave_common_n_3),
        .\spi_rx_word_reg[11]_1 (i_spi_slave_common_n_47),
        .\spi_rx_word_reg[40]_0 (i_spi_slave_common_n_52),
        .\spi_rx_word_reg[40]_1 (i_spi_slave_common_n_55),
        .\spi_rx_word_reg[5]_0 (i_spi_slave_common_n_2),
        .\spi_rx_word_reg[5]_1 (i_spi_slave_common_n_46),
        .\spi_rx_word_reg[6]_0 (i_spi_slave_common_n_48),
        .\spi_tx_word_1d_reg[17]_0 (i_spi_custom_logic_n_85),
        .\spi_tx_word_1d_reg[18]_0 (i_spi_custom_logic_n_84),
        .\spi_tx_word_1d_reg[19]_0 (i_spi_custom_logic_n_83),
        .\spi_tx_word_1d_reg[20]_0 (i_spi_custom_logic_n_82),
        .\spi_tx_word_1d_reg[21]_0 (i_spi_custom_logic_n_81),
        .\spi_tx_word_1d_reg[22]_0 (i_spi_custom_logic_n_80),
        .\spi_tx_word_1d_reg[23]_0 (i_spi_custom_logic_n_79),
        .\spi_tx_word_1d_reg[25]_0 (i_spi_custom_logic_n_78),
        .\spi_tx_word_1d_reg[26]_0 (i_spi_custom_logic_n_77),
        .\spi_tx_word_1d_reg[27]_0 (i_spi_custom_logic_n_76),
        .\spi_tx_word_1d_reg[28]_0 (i_spi_custom_logic_n_75),
        .\spi_tx_word_1d_reg[29]_0 (i_spi_custom_logic_n_74),
        .\spi_tx_word_1d_reg[30]_0 (i_spi_custom_logic_n_73),
        .\spi_tx_word_1d_reg[31]_0 (i_spi_custom_logic_n_72),
        .\spi_tx_word_1d_reg[32]_0 ({i_spi_custom_logic_n_55,i_spi_custom_logic_n_56,i_spi_custom_logic_n_57,i_spi_custom_logic_n_58,i_spi_custom_logic_n_59,i_spi_custom_logic_n_60,i_spi_custom_logic_n_61,i_spi_custom_logic_n_62,i_spi_custom_logic_n_63,i_spi_custom_logic_n_64}),
        .\spi_tx_word_1d_reg[33]_0 (i_spi_custom_logic_n_71),
        .\spi_tx_word_1d_reg[34]_0 (i_spi_custom_logic_n_70),
        .\spi_tx_word_1d_reg[35]_0 (i_spi_custom_logic_n_69),
        .\spi_tx_word_1d_reg[36]_0 (i_spi_custom_logic_n_68),
        .\spi_tx_word_1d_reg[37]_0 (i_spi_custom_logic_n_67),
        .\spi_tx_word_1d_reg[38]_0 (i_spi_custom_logic_n_66),
        .\spi_tx_word_1d_reg[39]_0 (\spi_tx_word_1d_reg[39] ),
        .\spi_tx_word_1d_reg[39]_1 (i_spi_custom_logic_n_65),
        .tx_done_s(tx_done_s),
        .tx_lock_reg_0(i_spi_slave_common_n_1),
        .tx_ready_s(tx_ready_s));
  w_icons_rf i_w_icons_rf
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(i_spi_custom_logic_n_42),
        .Q(div_clk_discharge_o),
        .S(S),
        .SPI_CLK_I_IBUF_BUFG(SPI_CLK_I_IBUF_BUFG),
        .\adc_idx_reg[1] (\adc_idx_reg[1] ),
        .adc_res1_o_i_8(adc_res1_o_i_8),
        .amp_gain_g1_o(amp_gain_g1_o),
        .amp_gain_g2_o(amp_gain_g2_o),
        .apb_wdata_s(apb_wdata_s),
        .data_sync1_reg(data_sync1_reg),
        .discharge_cnt0(discharge_cnt0),
        .discharge_cnt1_carry__1(discharge_cnt1_carry__1),
        .en_clk_discharge_s(en_clk_discharge_s),
        .en_clk_stim_s(en_clk_stim_s),
        .en_rec_ch_g1_o(en_rec_ch_g1_o),
        .en_rec_ch_g2_o(en_rec_ch_g2_o),
        .err_stim_o0(err_stim_o0),
        .\imp_adc1_idx[6]_i_2 (Q),
        .out(out),
        .rec_en_s(rec_en_s),
        .\reg_adc_amp1_amp_gain_g1_reg[0]_0 (i_spi_custom_logic_n_41),
        .\reg_adc_amp2_amp_gain_g2_reg[31]_0 (i_spi_custom_logic_n_7),
        .\reg_chip_error_status1_chip_error_load_reg[31]_0 (p_0_in),
        .\reg_chip_error_status2_chip_error_cmd_reg[0]_0 (i_spi_custom_logic_n_18),
        .\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 (i_spi_custom_logic_n_25),
        .\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 (i_spi_custom_logic_n_27),
        .\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 (i_spi_custom_logic_n_26),
        .\reg_rec_discharge_control_div_clk_discharge_reg[1]_0 (\reg_rec_discharge_control_div_clk_discharge_reg[1] ),
        .\reg_rec_discharge_control_div_clk_discharge_reg[2]_0 (\reg_rec_discharge_control_div_clk_discharge_reg[2] ),
        .\reg_rec_discharge_control_div_clk_discharge_reg[6]_0 (\reg_rec_discharge_control_div_clk_discharge_reg[6] ),
        .\reg_rec_discharge_control_div_clk_discharge_reg[6]_1 (\reg_rec_discharge_control_div_clk_discharge_reg[6]_0 ),
        .\reg_rec_discharge_control_pw_discharge_reg[14]_0 (\reg_rec_discharge_control_pw_discharge_reg[14] ),
        .\reg_rec_discharge_control_pw_discharge_reg[14]_1 (\reg_rec_discharge_control_pw_discharge_reg[14]_0 ),
        .\reg_rec_discharge_control_pw_discharge_reg[18]_0 (\reg_rec_discharge_control_pw_discharge_reg[18] ),
        .\reg_rec_discharge_control_pw_discharge_reg[18]_1 (\reg_rec_discharge_control_pw_discharge_reg[18]_0 ),
        .\reg_rec_discharge_control_pw_discharge_reg[19]_0 (pw_discharge_o),
        .\reg_rec_discharge_control_pw_discharge_reg[2]_0 (i_w_icons_rf_n_101),
        .\reg_rec_discharge_control_pw_discharge_reg[3]_0 (i_w_icons_rf_n_102),
        .\reg_rec_discharge_control_pw_discharge_reg[6]_0 (\reg_rec_discharge_control_pw_discharge_reg[6] ),
        .\reg_rec_stim_control_div_clk_stim_reg[10]_0 (div_clk_stim_o),
        .\reg_rec_stim_control_div_clk_stim_reg[11]_0 (\reg_rec_stim_control_div_clk_stim_reg[11] ),
        .\reg_rec_stim_control_div_clk_stim_reg[2]_0 (\reg_rec_stim_control_div_clk_stim_reg[2] ),
        .\reg_rec_stim_control_div_clk_stim_reg[8]_0 (\reg_rec_stim_control_div_clk_stim_reg[8] ),
        .\reg_stim_ch0_p0_stim0_interval_reg[15]_0 (i_spi_custom_logic_n_33),
        .\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 (i_spi_custom_logic_n_15),
        .\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 (i_spi_custom_logic_n_17),
        .\reg_stim_ch1_p0_stim1_interval_reg[15]_0 (i_spi_custom_logic_n_21),
        .\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 (i_spi_custom_logic_n_31),
        .\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 (i_spi_custom_logic_n_22),
        .\reg_stim_ch2_p0_stim2_interval_reg[15]_0 (i_spi_custom_logic_n_32),
        .\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_0 (data32),
        .\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 (i_spi_custom_logic_n_45),
        .\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 (i_spi_custom_logic_n_49),
        .\reg_stim_ch3_p0_stim3_ic_reg[5]_0 ({i_w_icons_rf_n_315,i_w_icons_rf_n_316}),
        .\reg_stim_ch3_p0_stim3_interval_reg[15]_0 ({i_w_icons_rf_n_317,i_w_icons_rf_n_318}),
        .\reg_stim_ch3_p0_stim3_interval_reg[15]_1 (i_spi_custom_logic_n_46),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[0]_0 (i_w_icons_rf_n_284),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[10]_0 (i_w_icons_rf_n_256),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[11]_0 (i_w_icons_rf_n_250),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_0 (data35),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 (i_spi_custom_logic_n_48),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[1]_0 (i_w_icons_rf_n_282),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[2]_0 (i_w_icons_rf_n_280),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[3]_0 (i_w_icons_rf_n_278),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[4]_0 (i_w_icons_rf_n_268),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[5]_0 (i_w_icons_rf_n_266),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[6]_0 (i_w_icons_rf_n_264),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[7]_0 (i_w_icons_rf_n_262),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[8]_0 (i_w_icons_rf_n_260),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[9]_0 (i_w_icons_rf_n_258),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[0]_0 (i_w_icons_rf_n_313),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[10]_0 (i_w_icons_rf_n_292),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[11]_0 (i_w_icons_rf_n_290),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[12]_0 (i_w_icons_rf_n_288),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[13]_0 (i_w_icons_rf_n_286),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[1]_0 (i_w_icons_rf_n_311),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[2]_0 (i_w_icons_rf_n_309),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[3]_0 (i_w_icons_rf_n_307),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[4]_0 (i_w_icons_rf_n_305),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[5]_0 (i_w_icons_rf_n_303),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[6]_0 (i_w_icons_rf_n_301),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[7]_0 (i_w_icons_rf_n_299),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[8]_0 (i_w_icons_rf_n_296),
        .\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[9]_0 (i_w_icons_rf_n_294),
        .reg_stim_ch3_pulse_p2_stim3_pol_reg_0(i_w_icons_rf_n_100),
        .\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 ({i_w_icons_rf_n_319,i_w_icons_rf_n_320,i_w_icons_rf_n_321,i_w_icons_rf_n_322,i_w_icons_rf_n_323,i_w_icons_rf_n_324,i_w_icons_rf_n_325,i_w_icons_rf_n_326,i_w_icons_rf_n_327,i_w_icons_rf_n_328,i_w_icons_rf_n_329,i_w_icons_rf_n_330,i_w_icons_rf_n_331,i_w_icons_rf_n_332}),
        .\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 ({i_w_icons_rf_n_333,i_w_icons_rf_n_334,i_w_icons_rf_n_335,i_w_icons_rf_n_336,i_w_icons_rf_n_337,i_w_icons_rf_n_338,i_w_icons_rf_n_339,i_w_icons_rf_n_340,i_w_icons_rf_n_341,i_w_icons_rf_n_342,i_w_icons_rf_n_343,i_w_icons_rf_n_344}),
        .\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 (i_spi_custom_logic_n_47),
        .reg_stim_ch3_pulse_p2_stim3_range_reg_0(i_w_icons_rf_n_99),
        .\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 (i_spi_custom_logic_n_40),
        .\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 (i_spi_custom_logic_n_37),
        .\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 (i_spi_custom_logic_n_44),
        .\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 (\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2_n_0 ),
        .\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 (i_spi_custom_logic_n_36),
        .\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 (i_spi_custom_logic_n_14),
        .\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 (i_spi_custom_logic_n_16),
        .\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 (i_spi_custom_logic_n_39),
        .\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 (i_spi_custom_logic_n_35),
        .\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 (i_spi_custom_logic_n_38),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[10]_0 (i_w_icons_rf_n_233),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[11]_0 (i_w_icons_rf_n_234),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[12]_0 (i_w_icons_rf_n_235),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[13]_0 (i_w_icons_rf_n_236),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 (i_spi_custom_logic_n_34),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[17]_0 (i_w_icons_rf_n_237),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[18]_0 (i_w_icons_rf_n_238),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[19]_0 (i_w_icons_rf_n_239),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[20]_0 (i_w_icons_rf_n_240),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[21]_0 (i_w_icons_rf_n_241),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[22]_0 (i_w_icons_rf_n_242),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[23]_0 (i_w_icons_rf_n_243),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[25]_0 (i_w_icons_rf_n_244),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[26]_0 (i_w_icons_rf_n_245),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[27]_0 (i_w_icons_rf_n_246),
        .\reg_stim_mask4_p2_stim_mask4_g2_reg[9]_0 (i_w_icons_rf_n_232),
        .\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 (i_spi_custom_logic_n_43),
        .\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 (i_spi_custom_logic_n_30),
        .\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 (i_spi_custom_logic_n_23),
        .\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 (i_spi_custom_logic_n_29),
        .\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 (i_spi_custom_logic_n_24),
        .\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 (i_spi_custom_logic_n_28),
        .reset_clk_reg(reset_clk_reg),
        .set_clk(set_clk),
        .set_clk_reg(set_clk_reg),
        .\spi_rx_word_reg[10] (i_w_icons_rf_n_255),
        .\spi_rx_word_reg[10]_0 (i_w_icons_rf_n_257),
        .\spi_rx_word_reg[10]_1 (i_w_icons_rf_n_259),
        .\spi_rx_word_reg[10]_10 (i_w_icons_rf_n_289),
        .\spi_rx_word_reg[10]_11 (i_w_icons_rf_n_291),
        .\spi_rx_word_reg[10]_12 (i_w_icons_rf_n_293),
        .\spi_rx_word_reg[10]_13 (i_w_icons_rf_n_295),
        .\spi_rx_word_reg[10]_14 (i_w_icons_rf_n_297),
        .\spi_rx_word_reg[10]_15 (i_w_icons_rf_n_298),
        .\spi_rx_word_reg[10]_2 (i_w_icons_rf_n_263),
        .\spi_rx_word_reg[10]_3 (i_w_icons_rf_n_265),
        .\spi_rx_word_reg[10]_4 (i_w_icons_rf_n_267),
        .\spi_rx_word_reg[10]_5 (i_w_icons_rf_n_277),
        .\spi_rx_word_reg[10]_6 (i_w_icons_rf_n_279),
        .\spi_rx_word_reg[10]_7 (i_w_icons_rf_n_281),
        .\spi_rx_word_reg[10]_8 (i_w_icons_rf_n_283),
        .\spi_rx_word_reg[10]_9 (i_w_icons_rf_n_287),
        .\spi_rx_word_reg[11] (i_w_icons_rf_n_103),
        .\spi_rx_word_reg[11]_0 (i_w_icons_rf_n_247),
        .\spi_rx_word_reg[11]_1 (i_w_icons_rf_n_248),
        .\spi_rx_word_reg[11]_10 (i_w_icons_rf_n_310),
        .\spi_rx_word_reg[11]_11 (i_w_icons_rf_n_312),
        .\spi_rx_word_reg[11]_12 (i_w_icons_rf_n_314),
        .\spi_rx_word_reg[11]_2 (i_w_icons_rf_n_249),
        .\spi_rx_word_reg[11]_3 (i_w_icons_rf_n_261),
        .\spi_rx_word_reg[11]_4 (i_w_icons_rf_n_285),
        .\spi_rx_word_reg[11]_5 (i_w_icons_rf_n_300),
        .\spi_rx_word_reg[11]_6 (i_w_icons_rf_n_302),
        .\spi_rx_word_reg[11]_7 (i_w_icons_rf_n_304),
        .\spi_rx_word_reg[11]_8 (i_w_icons_rf_n_306),
        .\spi_rx_word_reg[11]_9 (i_w_icons_rf_n_308),
        .\spi_tx_word_o_reg[14] (apb_addr_s),
        .stim_en_vec_s(stim_en_vec_s),
        .stim_mask_en_o(stim_mask_en_o));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2 
       (.I0(\reg_stim_mask1_p1_stim_mask1_g1_reg[31] ),
        .O(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2_n_0 ));
endmodule

module stim_ctrls_wrap
   (err_stim_s,
    err_stim_o0,
    clk_stim_s,
    err_stim_o_reg_0);
  output err_stim_s;
  input err_stim_o0;
  input clk_stim_s;
  input err_stim_o_reg_0;

  wire clk_stim_s;
  wire err_stim_o0;
  wire err_stim_o_reg_0;
  wire err_stim_s;

  FDCE #(
    .INIT(1'b0)) 
    err_stim_o_reg
       (.C(clk_stim_s),
        .CE(1'b1),
        .CLR(err_stim_o_reg_0),
        .D(err_stim_o0),
        .Q(err_stim_s));
endmodule

module w_icons_core
   (data_sync1_reg,
    resetn_top_sync_o,
    adc_idx_o,
    data_sync1_reg_0,
    data_sync1_reg_1,
    data_sync1_reg_2,
    data_sync1_reg_3,
    data_sync1_reg_4,
    data_sync1_reg_5,
    data_sync1_reg_6,
    data_sync1_reg_7,
    data_sync1_reg_8,
    data_sync1_reg_9,
    data_sync1_reg_10,
    data_sync1_reg_11,
    data_sync1_reg_12,
    data_sync1_reg_13,
    data_sync1_reg_14,
    data_sync1_reg_15,
    data_sync1_reg_16,
    data_sync1_reg_17,
    data_sync1_reg_18,
    data_sync1_reg_19,
    data_sync1_reg_20,
    data_sync1_reg_21,
    data_sync1_reg_22,
    data_sync1_reg_23,
    data_sync1_reg_24,
    data_sync1_reg_25,
    data_sync1_reg_26,
    data_sync1_reg_27,
    data_sync1_reg_28,
    data_sync1_reg_29,
    data_sync1_reg_30,
    data_sync1_reg_31,
    data_sync1_reg_32,
    data_sync1_reg_33,
    data_sync1_reg_34,
    data_sync1_reg_35,
    data_sync1_reg_36,
    data_sync1_reg_37,
    data_sync1_reg_38,
    data_sync1_reg_39,
    data_sync1_reg_40,
    data_sync1_reg_41,
    data_sync1_reg_42,
    data_sync1_reg_43,
    data_sync1_reg_44,
    data_sync1_reg_45,
    data_sync1_reg_46,
    data_sync1_reg_47,
    data_sync1_reg_48,
    data_sync1_reg_49,
    data_sync1_reg_50,
    data_sync1_reg_51,
    data_sync1_reg_52,
    data_sync1_reg_53,
    data_sync1_reg_54,
    data_sync1_reg_55,
    data_sync1_reg_56,
    data_sync1_reg_57,
    data_sync1_reg_58,
    data_sync1_reg_59,
    data_sync1_reg_60,
    data_sync1_reg_61,
    data_sync1_reg_62,
    data_sync1_reg_63,
    data_sync1_reg_64,
    data_sync1_reg_65,
    data_sync1_reg_66,
    data_sync1_reg_67,
    data_sync1_reg_68,
    data_sync1_reg_69,
    data_sync1_reg_70,
    data_sync1_reg_71,
    data_sync1_reg_72,
    data_sync1_reg_73,
    data_sync1_reg_74,
    data_sync1_reg_75,
    data_sync1_reg_76,
    data_sync1_reg_77,
    data_sync1_reg_78,
    data_sync1_reg_79,
    data_sync1_reg_80,
    data_sync1_reg_81,
    data_sync1_reg_82,
    data_sync1_reg_83,
    data_sync1_reg_84,
    data_sync1_reg_85,
    data_sync1_reg_86,
    data_sync1_reg_87,
    data_sync1_reg_88,
    data_sync1_reg_89,
    data_sync1_reg_90,
    data_sync1_reg_91,
    data_sync1_reg_92,
    data_sync1_reg_93,
    data_sync1_reg_94,
    data_sync1_reg_95,
    data_sync1_reg_96,
    data_sync1_reg_97,
    data_sync1_reg_98,
    data_sync1_reg_99,
    data_sync1_reg_100,
    data_sync1_reg_101,
    data_sync1_reg_102,
    data_sync1_reg_103,
    data_sync1_reg_104,
    data_sync1_reg_105,
    data_sync1_reg_106,
    data_sync1_reg_107,
    data_sync1_reg_108,
    data_sync1_reg_109,
    data_sync1_reg_110,
    data_sync1_reg_111,
    data_sync1_reg_112,
    data_sync1_reg_113,
    data_sync1_reg_114,
    data_sync1_reg_115,
    data_sync1_reg_116,
    data_sync1_reg_117,
    data_sync1_reg_118,
    data_sync1_reg_119,
    data_sync1_reg_120,
    data_sync1_reg_121,
    D,
    \spi_tx_word_1d_reg[39] ,
    ERR_CRC_O,
    ERR_STIM_O,
    stim_en_vec_s,
    ADC_EN_O,
    clk_adc1_gated_s,
    clk_adc2_gated_s,
    clkdiv_n_reg,
    sample_out_s,
    ADC1_OUT_O_OBUF,
    ADC2_OUT_O_OBUF,
    \test_adc2_out_reg[31][7] ,
    \test_adc2_out_reg[31][9] ,
    \test_adc2_out_reg[31][17] ,
    \test_adc2_out_reg[31][12] ,
    \test_adc2_out_reg[30][7] ,
    \test_adc2_out_reg[30][9] ,
    \test_adc2_out_reg[30][17] ,
    \test_adc2_out_reg[30][12] ,
    \test_adc2_out_reg[29][7] ,
    \test_adc2_out_reg[29][9] ,
    \test_adc2_out_reg[29][17] ,
    \test_adc2_out_reg[29][12] ,
    \test_adc2_out_reg[28][7] ,
    \test_adc2_out_reg[28][9] ,
    \test_adc2_out_reg[28][10] ,
    \test_adc2_out_reg[28][12] ,
    \test_adc2_out_reg[28][17] ,
    \test_adc2_out_reg[27][9] ,
    \test_adc2_out_reg[27][17] ,
    \test_adc2_out_reg[27][12] ,
    \test_adc2_out_reg[26][9] ,
    \test_adc2_out_reg[26][17] ,
    \test_adc2_out_reg[26][12] ,
    \test_adc2_out_reg[25][9] ,
    \test_adc2_out_reg[25][17] ,
    \test_adc2_out_reg[25][12] ,
    \test_adc2_out_reg[24][9] ,
    \test_adc2_out_reg[24][10] ,
    \test_adc2_out_reg[24][12] ,
    \test_adc2_out_reg[24][13] ,
    \test_adc2_out_reg[24][14] ,
    \test_adc2_out_reg[24][17] ,
    \test_adc2_out_reg[23][9] ,
    \test_adc2_out_reg[23][17] ,
    \test_adc2_out_reg[23][12] ,
    \test_adc2_out_reg[22][9] ,
    \test_adc2_out_reg[22][17] ,
    \test_adc2_out_reg[22][12] ,
    \test_adc2_out_reg[21][9] ,
    \test_adc2_out_reg[21][17] ,
    \test_adc2_out_reg[21][12] ,
    \test_adc2_out_reg[20][9] ,
    \test_adc2_out_reg[20][10] ,
    \test_adc2_out_reg[20][12] ,
    \test_adc2_out_reg[20][17] ,
    \test_adc2_out_reg[19][5] ,
    \test_adc2_out_reg[19][7] ,
    \test_adc2_out_reg[19][9] ,
    \test_adc2_out_reg[19][17] ,
    \test_adc2_out_reg[19][12] ,
    \test_adc2_out_reg[18][5] ,
    \test_adc2_out_reg[18][7] ,
    \test_adc2_out_reg[18][9] ,
    \test_adc2_out_reg[18][17] ,
    \test_adc2_out_reg[18][12] ,
    \test_adc2_out_reg[17][5] ,
    \test_adc2_out_reg[17][7] ,
    \test_adc2_out_reg[17][9] ,
    \test_adc2_out_reg[17][17] ,
    \test_adc2_out_reg[17][12] ,
    \test_adc2_out_reg[16][7] ,
    \test_adc2_out_reg[16][9] ,
    \test_adc2_out_reg[16][10] ,
    \test_adc2_out_reg[16][12] ,
    \test_adc2_out_reg[16][13] ,
    \test_adc2_out_reg[16][14] ,
    \test_adc2_out_reg[16][17] ,
    \test_adc2_out_reg[15][6] ,
    \test_adc2_out_reg[15][17] ,
    \test_adc2_out_reg[15][9] ,
    \test_adc2_out_reg[15][12] ,
    \test_adc2_out_reg[14][6] ,
    \test_adc2_out_reg[14][7] ,
    \test_adc2_out_reg[14][9] ,
    \test_adc2_out_reg[14][17] ,
    \test_adc2_out_reg[14][12] ,
    \test_adc2_out_reg[13][6] ,
    \test_adc2_out_reg[13][17] ,
    \test_adc2_out_reg[13][9] ,
    \test_adc2_out_reg[13][12] ,
    \test_adc2_out_reg[12][6] ,
    \test_adc2_out_reg[12][7] ,
    \test_adc2_out_reg[12][9] ,
    \test_adc2_out_reg[12][10] ,
    \test_adc2_out_reg[12][12] ,
    \test_adc2_out_reg[12][17] ,
    \test_adc2_out_reg[11][6] ,
    \test_adc2_out_reg[11][17] ,
    \test_adc2_out_reg[11][9] ,
    \test_adc2_out_reg[11][12] ,
    \test_adc2_out_reg[10][6] ,
    \test_adc2_out_reg[10][7] ,
    \test_adc2_out_reg[10][9] ,
    \test_adc2_out_reg[10][17] ,
    \test_adc2_out_reg[10][12] ,
    \test_adc2_out_reg[9][6] ,
    \test_adc2_out_reg[9][17] ,
    \test_adc2_out_reg[9][9] ,
    \test_adc2_out_reg[9][12] ,
    \test_adc2_out_reg[8][6] ,
    \test_adc2_out_reg[8][7] ,
    \test_adc2_out_reg[8][9] ,
    \test_adc2_out_reg[8][10] ,
    \test_adc2_out_reg[8][12] ,
    \test_adc2_out_reg[8][13] ,
    \test_adc2_out_reg[8][14] ,
    \test_adc2_out_reg[8][17] ,
    \test_adc2_out_reg[7][7] ,
    \test_adc2_out_reg[7][9] ,
    \test_adc2_out_reg[7][17] ,
    \test_adc2_out_reg[7][12] ,
    \test_adc2_out_reg[6][7] ,
    \test_adc2_out_reg[6][9] ,
    \test_adc2_out_reg[6][17] ,
    \test_adc2_out_reg[6][12] ,
    \test_adc2_out_reg[5][12] ,
    \test_adc2_out_reg[5][17] ,
    \test_adc2_out_reg[4][12] ,
    \test_adc2_out_reg[4][17] ,
    \test_adc2_out_reg[3][12] ,
    \test_adc2_out_reg[3][17] ,
    \test_adc2_out_reg[2][12] ,
    \test_adc2_out_reg[2][17] ,
    \test_adc2_out_reg[1][7] ,
    \test_adc2_out_reg[1][9] ,
    \test_adc2_out_reg[1][17] ,
    \test_adc2_out_reg[1][12] ,
    \test_adc2_out_reg[0][7] ,
    \test_adc2_out_reg[0][9] ,
    \test_adc2_out_reg[0][10] ,
    \test_adc2_out_reg[0][12] ,
    \test_adc2_out_reg[0][13] ,
    \test_adc2_out_reg[0][14] ,
    \test_adc2_out_reg[0][17] ,
    \test_adc1_out_reg[31][7] ,
    \test_adc1_out_reg[31][11] ,
    \test_adc1_out_reg[31][17] ,
    \test_adc1_out_reg[30][7] ,
    \test_adc1_out_reg[30][11] ,
    \test_adc1_out_reg[30][17] ,
    \test_adc1_out_reg[29][7] ,
    \test_adc1_out_reg[29][11] ,
    \test_adc1_out_reg[29][17] ,
    \test_adc1_out_reg[28][7] ,
    \test_adc1_out_reg[28][11] ,
    \test_adc1_out_reg[28][17] ,
    \test_adc1_out_reg[27][7] ,
    \test_adc1_out_reg[27][11] ,
    \test_adc1_out_reg[27][17] ,
    \test_adc1_out_reg[26][7] ,
    \test_adc1_out_reg[26][11] ,
    \test_adc1_out_reg[26][17] ,
    \test_adc1_out_reg[25][7] ,
    \test_adc1_out_reg[25][11] ,
    \test_adc1_out_reg[25][17] ,
    \test_adc1_out_reg[24][7] ,
    \test_adc1_out_reg[24][11] ,
    \test_adc1_out_reg[24][17] ,
    \test_adc1_out_reg[23][7] ,
    \test_adc1_out_reg[23][11] ,
    \test_adc1_out_reg[23][17] ,
    \test_adc1_out_reg[22][7] ,
    \test_adc1_out_reg[22][11] ,
    \test_adc1_out_reg[22][17] ,
    \test_adc1_out_reg[21][7] ,
    \test_adc1_out_reg[21][11] ,
    \test_adc1_out_reg[21][17] ,
    \test_adc1_out_reg[20][7] ,
    \test_adc1_out_reg[20][11] ,
    \test_adc1_out_reg[20][17] ,
    \test_adc1_out_reg[19][5] ,
    \test_adc1_out_reg[19][7] ,
    \test_adc1_out_reg[19][11] ,
    \test_adc1_out_reg[19][17] ,
    \test_adc1_out_reg[18][5] ,
    \test_adc1_out_reg[18][7] ,
    \test_adc1_out_reg[18][11] ,
    \test_adc1_out_reg[18][17] ,
    \test_adc1_out_reg[17][5] ,
    \test_adc1_out_reg[17][7] ,
    \test_adc1_out_reg[17][11] ,
    \test_adc1_out_reg[17][17] ,
    \test_adc1_out_reg[16][7] ,
    \test_adc1_out_reg[16][11] ,
    \test_adc1_out_reg[16][12] ,
    \test_adc1_out_reg[16][13] ,
    \test_adc1_out_reg[16][17] ,
    \test_adc1_out_reg[15][6] ,
    \test_adc1_out_reg[15][17] ,
    \test_adc1_out_reg[15][11] ,
    \test_adc1_out_reg[14][6] ,
    \test_adc1_out_reg[14][7] ,
    \test_adc1_out_reg[14][11] ,
    \test_adc1_out_reg[14][17] ,
    \test_adc1_out_reg[13][11] ,
    \test_adc1_out_reg[13][17] ,
    \test_adc1_out_reg[12][6] ,
    \test_adc1_out_reg[12][7] ,
    \test_adc1_out_reg[12][11] ,
    \test_adc1_out_reg[12][17] ,
    \test_adc1_out_reg[11][6] ,
    \test_adc1_out_reg[11][17] ,
    \test_adc1_out_reg[11][11] ,
    \test_adc1_out_reg[10][6] ,
    \test_adc1_out_reg[10][7] ,
    \test_adc1_out_reg[10][11] ,
    \test_adc1_out_reg[10][17] ,
    \test_adc1_out_reg[9][11] ,
    \test_adc1_out_reg[9][17] ,
    \test_adc1_out_reg[8][6] ,
    \test_adc1_out_reg[8][7] ,
    \test_adc1_out_reg[8][11] ,
    \test_adc1_out_reg[8][17] ,
    \test_adc1_out_reg[7][7] ,
    \test_adc1_out_reg[7][11] ,
    \test_adc1_out_reg[7][17] ,
    \test_adc1_out_reg[6][7] ,
    \test_adc1_out_reg[6][11] ,
    \test_adc1_out_reg[6][17] ,
    \test_adc1_out_reg[5][7] ,
    \test_adc1_out_reg[5][11] ,
    \test_adc1_out_reg[5][17] ,
    \test_adc1_out_reg[4][7] ,
    \test_adc1_out_reg[4][11] ,
    \test_adc1_out_reg[4][17] ,
    \test_adc1_imp_out_reg[3][10] ,
    \test_adc1_imp_out_reg[3][17] ,
    \test_adc1_out_reg[3][7] ,
    \test_adc1_out_reg[3][11] ,
    \test_adc1_out_reg[3][17] ,
    \test_adc1_imp_out_reg[2][10] ,
    \test_adc1_imp_out_reg[2][17] ,
    \test_adc1_out_reg[2][7] ,
    \test_adc1_out_reg[2][11] ,
    \test_adc1_out_reg[2][17] ,
    \test_adc1_imp_out_reg[1][10] ,
    \test_adc1_imp_out_reg[1][17] ,
    \test_adc1_out_reg[1][7] ,
    \test_adc1_out_reg[1][11] ,
    \test_adc1_out_reg[1][17] ,
    \test_adc1_imp_out_reg[0][10] ,
    \test_adc1_imp_out_reg[0][11] ,
    \test_adc1_imp_out_reg[0][12] ,
    \test_adc1_imp_out_reg[0][17] ,
    \test_adc1_out_reg[0][7] ,
    \test_adc1_out_reg[0][11] ,
    Q,
    SPI_MISO_O_TRI,
    CLK_REF_I,
    SPI_CLK_I_IBUF_BUFG,
    CLK_REC_O_OBUF_BUFG,
    STIM_XEN_I,
    \spi_rx_word_reg[0] ,
    CLK,
    CLK_REC_O_OBUF,
    RESET_N_I_IBUF,
    adc_res1_o,
    adc_res2_o);
  output data_sync1_reg;
  output resetn_top_sync_o;
  output [4:0]adc_idx_o;
  output [8:0]data_sync1_reg_0;
  output data_sync1_reg_1;
  output [7:0]data_sync1_reg_2;
  output [8:0]data_sync1_reg_3;
  output data_sync1_reg_4;
  output data_sync1_reg_5;
  output [6:0]data_sync1_reg_6;
  output [7:0]data_sync1_reg_7;
  output [7:0]data_sync1_reg_8;
  output [7:0]data_sync1_reg_9;
  output data_sync1_reg_10;
  output data_sync1_reg_11;
  output data_sync1_reg_12;
  output data_sync1_reg_13;
  output [3:0]data_sync1_reg_14;
  output [7:0]data_sync1_reg_15;
  output [7:0]data_sync1_reg_16;
  output [7:0]data_sync1_reg_17;
  output data_sync1_reg_18;
  output [6:0]data_sync1_reg_19;
  output [9:0]data_sync1_reg_20;
  output data_sync1_reg_21;
  output data_sync1_reg_22;
  output [7:0]data_sync1_reg_23;
  output [9:0]data_sync1_reg_24;
  output data_sync1_reg_25;
  output data_sync1_reg_26;
  output data_sync1_reg_27;
  output data_sync1_reg_28;
  output data_sync1_reg_29;
  output [3:0]data_sync1_reg_30;
  output [9:0]data_sync1_reg_31;
  output data_sync1_reg_32;
  output [8:0]data_sync1_reg_33;
  output [9:0]data_sync1_reg_34;
  output data_sync1_reg_35;
  output data_sync1_reg_36;
  output data_sync1_reg_37;
  output [6:0]data_sync1_reg_38;
  output [9:0]data_sync1_reg_39;
  output data_sync1_reg_40;
  output [8:0]data_sync1_reg_41;
  output [9:0]data_sync1_reg_42;
  output data_sync1_reg_43;
  output data_sync1_reg_44;
  output data_sync1_reg_45;
  output data_sync1_reg_46;
  output data_sync1_reg_47;
  output data_sync1_reg_48;
  output [3:0]data_sync1_reg_49;
  output [8:0]data_sync1_reg_50;
  output [8:0]data_sync1_reg_51;
  output [5:0]data_sync1_reg_52;
  output [5:0]data_sync1_reg_53;
  output [5:0]data_sync1_reg_54;
  output [5:0]data_sync1_reg_55;
  output [8:0]data_sync1_reg_56;
  output data_sync1_reg_57;
  output data_sync1_reg_58;
  output data_sync1_reg_59;
  output data_sync1_reg_60;
  output data_sync1_reg_61;
  output [3:0]data_sync1_reg_62;
  output [7:0]data_sync1_reg_63;
  output data_sync1_reg_64;
  output [6:0]data_sync1_reg_65;
  output [7:0]data_sync1_reg_66;
  output data_sync1_reg_67;
  output [6:0]data_sync1_reg_68;
  output [7:0]data_sync1_reg_69;
  output data_sync1_reg_70;
  output [6:0]data_sync1_reg_71;
  output [7:0]data_sync1_reg_72;
  output data_sync1_reg_73;
  output [6:0]data_sync1_reg_74;
  output [7:0]data_sync1_reg_75;
  output data_sync1_reg_76;
  output [6:0]data_sync1_reg_77;
  output [7:0]data_sync1_reg_78;
  output data_sync1_reg_79;
  output [6:0]data_sync1_reg_80;
  output [8:0]data_sync1_reg_81;
  output data_sync1_reg_82;
  output data_sync1_reg_83;
  output [6:0]data_sync1_reg_84;
  output [8:0]data_sync1_reg_85;
  output data_sync1_reg_86;
  output data_sync1_reg_87;
  output data_sync1_reg_88;
  output [4:0]data_sync1_reg_89;
  output [8:0]data_sync1_reg_90;
  output data_sync1_reg_91;
  output [7:0]data_sync1_reg_92;
  output [6:0]data_sync1_reg_93;
  output data_sync1_reg_94;
  output data_sync1_reg_95;
  output [6:0]data_sync1_reg_96;
  output [8:0]data_sync1_reg_97;
  output data_sync1_reg_98;
  output [7:0]data_sync1_reg_99;
  output [6:0]data_sync1_reg_100;
  output data_sync1_reg_101;
  output data_sync1_reg_102;
  output [6:0]data_sync1_reg_103;
  output [7:0]data_sync1_reg_104;
  output [7:0]data_sync1_reg_105;
  output [7:0]data_sync1_reg_106;
  output data_sync1_reg_107;
  output [6:0]data_sync1_reg_108;
  output [7:0]data_sync1_reg_109;
  output data_sync1_reg_110;
  output [6:0]data_sync1_reg_111;
  output [7:0]data_sync1_reg_112;
  output data_sync1_reg_113;
  output [6:0]data_sync1_reg_114;
  output [7:0]data_sync1_reg_115;
  output data_sync1_reg_116;
  output [6:0]data_sync1_reg_117;
  output data_sync1_reg_118;
  output data_sync1_reg_119;
  output [5:0]data_sync1_reg_120;
  output data_sync1_reg_121;
  output [6:0]D;
  output [0:0]\spi_tx_word_1d_reg[39] ;
  output ERR_CRC_O;
  output ERR_STIM_O;
  output [3:0]stim_en_vec_s;
  output ADC_EN_O;
  output clk_adc1_gated_s;
  output clk_adc2_gated_s;
  output clkdiv_n_reg;
  output sample_out_s;
  output ADC1_OUT_O_OBUF;
  output ADC2_OUT_O_OBUF;
  input \test_adc2_out_reg[31][7] ;
  input \test_adc2_out_reg[31][9] ;
  input [5:0]\test_adc2_out_reg[31][17] ;
  input \test_adc2_out_reg[31][12] ;
  input \test_adc2_out_reg[30][7] ;
  input \test_adc2_out_reg[30][9] ;
  input [5:0]\test_adc2_out_reg[30][17] ;
  input \test_adc2_out_reg[30][12] ;
  input \test_adc2_out_reg[29][7] ;
  input \test_adc2_out_reg[29][9] ;
  input [5:0]\test_adc2_out_reg[29][17] ;
  input \test_adc2_out_reg[29][12] ;
  input \test_adc2_out_reg[28][7] ;
  input \test_adc2_out_reg[28][9] ;
  input \test_adc2_out_reg[28][10] ;
  input \test_adc2_out_reg[28][12] ;
  input [4:0]\test_adc2_out_reg[28][17] ;
  input \test_adc2_out_reg[27][9] ;
  input [5:0]\test_adc2_out_reg[27][17] ;
  input \test_adc2_out_reg[27][12] ;
  input \test_adc2_out_reg[26][9] ;
  input [5:0]\test_adc2_out_reg[26][17] ;
  input \test_adc2_out_reg[26][12] ;
  input \test_adc2_out_reg[25][9] ;
  input [5:0]\test_adc2_out_reg[25][17] ;
  input \test_adc2_out_reg[25][12] ;
  input \test_adc2_out_reg[24][9] ;
  input \test_adc2_out_reg[24][10] ;
  input \test_adc2_out_reg[24][12] ;
  input \test_adc2_out_reg[24][13] ;
  input \test_adc2_out_reg[24][14] ;
  input [2:0]\test_adc2_out_reg[24][17] ;
  input \test_adc2_out_reg[23][9] ;
  input [5:0]\test_adc2_out_reg[23][17] ;
  input \test_adc2_out_reg[23][12] ;
  input \test_adc2_out_reg[22][9] ;
  input [5:0]\test_adc2_out_reg[22][17] ;
  input \test_adc2_out_reg[22][12] ;
  input \test_adc2_out_reg[21][9] ;
  input [5:0]\test_adc2_out_reg[21][17] ;
  input \test_adc2_out_reg[21][12] ;
  input \test_adc2_out_reg[20][9] ;
  input \test_adc2_out_reg[20][10] ;
  input \test_adc2_out_reg[20][12] ;
  input [4:0]\test_adc2_out_reg[20][17] ;
  input \test_adc2_out_reg[19][5] ;
  input \test_adc2_out_reg[19][7] ;
  input \test_adc2_out_reg[19][9] ;
  input [5:0]\test_adc2_out_reg[19][17] ;
  input \test_adc2_out_reg[19][12] ;
  input \test_adc2_out_reg[18][5] ;
  input \test_adc2_out_reg[18][7] ;
  input \test_adc2_out_reg[18][9] ;
  input [5:0]\test_adc2_out_reg[18][17] ;
  input \test_adc2_out_reg[18][12] ;
  input \test_adc2_out_reg[17][5] ;
  input \test_adc2_out_reg[17][7] ;
  input \test_adc2_out_reg[17][9] ;
  input [5:0]\test_adc2_out_reg[17][17] ;
  input \test_adc2_out_reg[17][12] ;
  input \test_adc2_out_reg[16][7] ;
  input \test_adc2_out_reg[16][9] ;
  input \test_adc2_out_reg[16][10] ;
  input \test_adc2_out_reg[16][12] ;
  input \test_adc2_out_reg[16][13] ;
  input \test_adc2_out_reg[16][14] ;
  input [2:0]\test_adc2_out_reg[16][17] ;
  input \test_adc2_out_reg[15][6] ;
  input [6:0]\test_adc2_out_reg[15][17] ;
  input \test_adc2_out_reg[15][9] ;
  input \test_adc2_out_reg[15][12] ;
  input \test_adc2_out_reg[14][6] ;
  input \test_adc2_out_reg[14][7] ;
  input \test_adc2_out_reg[14][9] ;
  input [5:0]\test_adc2_out_reg[14][17] ;
  input \test_adc2_out_reg[14][12] ;
  input \test_adc2_out_reg[13][6] ;
  input [6:0]\test_adc2_out_reg[13][17] ;
  input \test_adc2_out_reg[13][9] ;
  input \test_adc2_out_reg[13][12] ;
  input \test_adc2_out_reg[12][6] ;
  input \test_adc2_out_reg[12][7] ;
  input \test_adc2_out_reg[12][9] ;
  input \test_adc2_out_reg[12][10] ;
  input \test_adc2_out_reg[12][12] ;
  input [4:0]\test_adc2_out_reg[12][17] ;
  input \test_adc2_out_reg[11][6] ;
  input [6:0]\test_adc2_out_reg[11][17] ;
  input \test_adc2_out_reg[11][9] ;
  input \test_adc2_out_reg[11][12] ;
  input \test_adc2_out_reg[10][6] ;
  input \test_adc2_out_reg[10][7] ;
  input \test_adc2_out_reg[10][9] ;
  input [5:0]\test_adc2_out_reg[10][17] ;
  input \test_adc2_out_reg[10][12] ;
  input \test_adc2_out_reg[9][6] ;
  input [6:0]\test_adc2_out_reg[9][17] ;
  input \test_adc2_out_reg[9][9] ;
  input \test_adc2_out_reg[9][12] ;
  input \test_adc2_out_reg[8][6] ;
  input \test_adc2_out_reg[8][7] ;
  input \test_adc2_out_reg[8][9] ;
  input \test_adc2_out_reg[8][10] ;
  input \test_adc2_out_reg[8][12] ;
  input \test_adc2_out_reg[8][13] ;
  input \test_adc2_out_reg[8][14] ;
  input [2:0]\test_adc2_out_reg[8][17] ;
  input \test_adc2_out_reg[7][7] ;
  input \test_adc2_out_reg[7][9] ;
  input [5:0]\test_adc2_out_reg[7][17] ;
  input \test_adc2_out_reg[7][12] ;
  input \test_adc2_out_reg[6][7] ;
  input \test_adc2_out_reg[6][9] ;
  input [5:0]\test_adc2_out_reg[6][17] ;
  input \test_adc2_out_reg[6][12] ;
  input \test_adc2_out_reg[5][12] ;
  input [4:0]\test_adc2_out_reg[5][17] ;
  input \test_adc2_out_reg[4][12] ;
  input [4:0]\test_adc2_out_reg[4][17] ;
  input \test_adc2_out_reg[3][12] ;
  input [4:0]\test_adc2_out_reg[3][17] ;
  input \test_adc2_out_reg[2][12] ;
  input [4:0]\test_adc2_out_reg[2][17] ;
  input \test_adc2_out_reg[1][7] ;
  input \test_adc2_out_reg[1][9] ;
  input [5:0]\test_adc2_out_reg[1][17] ;
  input \test_adc2_out_reg[1][12] ;
  input \test_adc2_out_reg[0][7] ;
  input \test_adc2_out_reg[0][9] ;
  input \test_adc2_out_reg[0][10] ;
  input \test_adc2_out_reg[0][12] ;
  input \test_adc2_out_reg[0][13] ;
  input \test_adc2_out_reg[0][14] ;
  input [2:0]\test_adc2_out_reg[0][17] ;
  input \test_adc1_out_reg[31][7] ;
  input \test_adc1_out_reg[31][11] ;
  input [5:0]\test_adc1_out_reg[31][17] ;
  input \test_adc1_out_reg[30][7] ;
  input \test_adc1_out_reg[30][11] ;
  input [5:0]\test_adc1_out_reg[30][17] ;
  input \test_adc1_out_reg[29][7] ;
  input \test_adc1_out_reg[29][11] ;
  input [5:0]\test_adc1_out_reg[29][17] ;
  input \test_adc1_out_reg[28][7] ;
  input \test_adc1_out_reg[28][11] ;
  input [5:0]\test_adc1_out_reg[28][17] ;
  input \test_adc1_out_reg[27][7] ;
  input \test_adc1_out_reg[27][11] ;
  input [5:0]\test_adc1_out_reg[27][17] ;
  input \test_adc1_out_reg[26][7] ;
  input \test_adc1_out_reg[26][11] ;
  input [5:0]\test_adc1_out_reg[26][17] ;
  input \test_adc1_out_reg[25][7] ;
  input \test_adc1_out_reg[25][11] ;
  input [5:0]\test_adc1_out_reg[25][17] ;
  input \test_adc1_out_reg[24][7] ;
  input \test_adc1_out_reg[24][11] ;
  input [5:0]\test_adc1_out_reg[24][17] ;
  input \test_adc1_out_reg[23][7] ;
  input \test_adc1_out_reg[23][11] ;
  input [5:0]\test_adc1_out_reg[23][17] ;
  input \test_adc1_out_reg[22][7] ;
  input \test_adc1_out_reg[22][11] ;
  input [5:0]\test_adc1_out_reg[22][17] ;
  input \test_adc1_out_reg[21][7] ;
  input \test_adc1_out_reg[21][11] ;
  input [5:0]\test_adc1_out_reg[21][17] ;
  input \test_adc1_out_reg[20][7] ;
  input \test_adc1_out_reg[20][11] ;
  input [5:0]\test_adc1_out_reg[20][17] ;
  input \test_adc1_out_reg[19][5] ;
  input \test_adc1_out_reg[19][7] ;
  input \test_adc1_out_reg[19][11] ;
  input [5:0]\test_adc1_out_reg[19][17] ;
  input \test_adc1_out_reg[18][5] ;
  input \test_adc1_out_reg[18][7] ;
  input \test_adc1_out_reg[18][11] ;
  input [5:0]\test_adc1_out_reg[18][17] ;
  input \test_adc1_out_reg[17][5] ;
  input \test_adc1_out_reg[17][7] ;
  input \test_adc1_out_reg[17][11] ;
  input [5:0]\test_adc1_out_reg[17][17] ;
  input \test_adc1_out_reg[16][7] ;
  input \test_adc1_out_reg[16][11] ;
  input \test_adc1_out_reg[16][12] ;
  input \test_adc1_out_reg[16][13] ;
  input [3:0]\test_adc1_out_reg[16][17] ;
  input \test_adc1_out_reg[15][6] ;
  input [6:0]\test_adc1_out_reg[15][17] ;
  input \test_adc1_out_reg[15][11] ;
  input \test_adc1_out_reg[14][6] ;
  input \test_adc1_out_reg[14][7] ;
  input \test_adc1_out_reg[14][11] ;
  input [5:0]\test_adc1_out_reg[14][17] ;
  input \test_adc1_out_reg[13][11] ;
  input [5:0]\test_adc1_out_reg[13][17] ;
  input \test_adc1_out_reg[12][6] ;
  input \test_adc1_out_reg[12][7] ;
  input \test_adc1_out_reg[12][11] ;
  input [5:0]\test_adc1_out_reg[12][17] ;
  input \test_adc1_out_reg[11][6] ;
  input [6:0]\test_adc1_out_reg[11][17] ;
  input \test_adc1_out_reg[11][11] ;
  input \test_adc1_out_reg[10][6] ;
  input \test_adc1_out_reg[10][7] ;
  input \test_adc1_out_reg[10][11] ;
  input [5:0]\test_adc1_out_reg[10][17] ;
  input \test_adc1_out_reg[9][11] ;
  input [5:0]\test_adc1_out_reg[9][17] ;
  input \test_adc1_out_reg[8][6] ;
  input \test_adc1_out_reg[8][7] ;
  input \test_adc1_out_reg[8][11] ;
  input [5:0]\test_adc1_out_reg[8][17] ;
  input \test_adc1_out_reg[7][7] ;
  input \test_adc1_out_reg[7][11] ;
  input [5:0]\test_adc1_out_reg[7][17] ;
  input \test_adc1_out_reg[6][7] ;
  input \test_adc1_out_reg[6][11] ;
  input [5:0]\test_adc1_out_reg[6][17] ;
  input \test_adc1_out_reg[5][7] ;
  input \test_adc1_out_reg[5][11] ;
  input [5:0]\test_adc1_out_reg[5][17] ;
  input \test_adc1_out_reg[4][7] ;
  input \test_adc1_out_reg[4][11] ;
  input [5:0]\test_adc1_out_reg[4][17] ;
  input \test_adc1_imp_out_reg[3][10] ;
  input [6:0]\test_adc1_imp_out_reg[3][17] ;
  input \test_adc1_out_reg[3][7] ;
  input \test_adc1_out_reg[3][11] ;
  input [5:0]\test_adc1_out_reg[3][17] ;
  input \test_adc1_imp_out_reg[2][10] ;
  input [6:0]\test_adc1_imp_out_reg[2][17] ;
  input \test_adc1_out_reg[2][7] ;
  input \test_adc1_out_reg[2][11] ;
  input [5:0]\test_adc1_out_reg[2][17] ;
  input \test_adc1_imp_out_reg[1][10] ;
  input [6:0]\test_adc1_imp_out_reg[1][17] ;
  input \test_adc1_out_reg[1][7] ;
  input \test_adc1_out_reg[1][11] ;
  input [5:0]\test_adc1_out_reg[1][17] ;
  input \test_adc1_imp_out_reg[0][10] ;
  input \test_adc1_imp_out_reg[0][11] ;
  input \test_adc1_imp_out_reg[0][12] ;
  input [4:0]\test_adc1_imp_out_reg[0][17] ;
  input \test_adc1_out_reg[0][7] ;
  input \test_adc1_out_reg[0][11] ;
  input [5:0]Q;
  input SPI_MISO_O_TRI;
  input CLK_REF_I;
  input SPI_CLK_I_IBUF_BUFG;
  input CLK_REC_O_OBUF_BUFG;
  input STIM_XEN_I;
  input [0:0]\spi_rx_word_reg[0] ;
  input CLK;
  input CLK_REC_O_OBUF;
  input RESET_N_I_IBUF;
  input adc_res1_o;
  input adc_res2_o;

  wire ADC1_OUT_O_OBUF;
  wire ADC2_OUT_O_OBUF;
  wire ADC_EN_O;
  wire CLK;
  wire CLK_REC_O_OBUF;
  wire CLK_REC_O_OBUF_BUFG;
  wire CLK_REF_I;
  wire [6:0]D;
  wire ERR_CRC_O;
  wire ERR_STIM_O;
  wire [5:0]Q;
  wire RESET_N_I_IBUF;
  wire SPI_CLK_I_IBUF_BUFG;
  wire SPI_MISO_O_TRI;
  wire STIM_XEN_I;
  wire adc_en_o1__1;
  wire [4:0]adc_idx_o;
  wire adc_res1_o;
  wire adc_res2_o;
  wire [5:4]adc_seq;
  wire [31:0]amp_gain_g1_s;
  wire [31:0]amp_gain_g2_s;
  wire clk_adc1_gated_s;
  wire clk_adc2_gated_s;
  wire clk_stim_s;
  wire clkdiv_n_reg;
  wire data_sync1_reg;
  wire [8:0]data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_10;
  wire [6:0]data_sync1_reg_100;
  wire data_sync1_reg_101;
  wire data_sync1_reg_102;
  wire [6:0]data_sync1_reg_103;
  wire [7:0]data_sync1_reg_104;
  wire [7:0]data_sync1_reg_105;
  wire [7:0]data_sync1_reg_106;
  wire data_sync1_reg_107;
  wire [6:0]data_sync1_reg_108;
  wire [7:0]data_sync1_reg_109;
  wire data_sync1_reg_11;
  wire data_sync1_reg_110;
  wire [6:0]data_sync1_reg_111;
  wire [7:0]data_sync1_reg_112;
  wire data_sync1_reg_113;
  wire [6:0]data_sync1_reg_114;
  wire [7:0]data_sync1_reg_115;
  wire data_sync1_reg_116;
  wire [6:0]data_sync1_reg_117;
  wire data_sync1_reg_118;
  wire data_sync1_reg_119;
  wire data_sync1_reg_12;
  wire [5:0]data_sync1_reg_120;
  wire data_sync1_reg_121;
  wire data_sync1_reg_13;
  wire [3:0]data_sync1_reg_14;
  wire [7:0]data_sync1_reg_15;
  wire [7:0]data_sync1_reg_16;
  wire [7:0]data_sync1_reg_17;
  wire data_sync1_reg_18;
  wire [6:0]data_sync1_reg_19;
  wire [7:0]data_sync1_reg_2;
  wire [9:0]data_sync1_reg_20;
  wire data_sync1_reg_21;
  wire data_sync1_reg_22;
  wire [7:0]data_sync1_reg_23;
  wire [9:0]data_sync1_reg_24;
  wire data_sync1_reg_25;
  wire data_sync1_reg_26;
  wire data_sync1_reg_27;
  wire data_sync1_reg_28;
  wire data_sync1_reg_29;
  wire [8:0]data_sync1_reg_3;
  wire [3:0]data_sync1_reg_30;
  wire [9:0]data_sync1_reg_31;
  wire data_sync1_reg_32;
  wire [8:0]data_sync1_reg_33;
  wire [9:0]data_sync1_reg_34;
  wire data_sync1_reg_35;
  wire data_sync1_reg_36;
  wire data_sync1_reg_37;
  wire [6:0]data_sync1_reg_38;
  wire [9:0]data_sync1_reg_39;
  wire data_sync1_reg_4;
  wire data_sync1_reg_40;
  wire [8:0]data_sync1_reg_41;
  wire [9:0]data_sync1_reg_42;
  wire data_sync1_reg_43;
  wire data_sync1_reg_44;
  wire data_sync1_reg_45;
  wire data_sync1_reg_46;
  wire data_sync1_reg_47;
  wire data_sync1_reg_48;
  wire [3:0]data_sync1_reg_49;
  wire data_sync1_reg_5;
  wire [8:0]data_sync1_reg_50;
  wire [8:0]data_sync1_reg_51;
  wire [5:0]data_sync1_reg_52;
  wire [5:0]data_sync1_reg_53;
  wire [5:0]data_sync1_reg_54;
  wire [5:0]data_sync1_reg_55;
  wire [8:0]data_sync1_reg_56;
  wire data_sync1_reg_57;
  wire data_sync1_reg_58;
  wire data_sync1_reg_59;
  wire [6:0]data_sync1_reg_6;
  wire data_sync1_reg_60;
  wire data_sync1_reg_61;
  wire [3:0]data_sync1_reg_62;
  wire [7:0]data_sync1_reg_63;
  wire data_sync1_reg_64;
  wire [6:0]data_sync1_reg_65;
  wire [7:0]data_sync1_reg_66;
  wire data_sync1_reg_67;
  wire [6:0]data_sync1_reg_68;
  wire [7:0]data_sync1_reg_69;
  wire [7:0]data_sync1_reg_7;
  wire data_sync1_reg_70;
  wire [6:0]data_sync1_reg_71;
  wire [7:0]data_sync1_reg_72;
  wire data_sync1_reg_73;
  wire [6:0]data_sync1_reg_74;
  wire [7:0]data_sync1_reg_75;
  wire data_sync1_reg_76;
  wire [6:0]data_sync1_reg_77;
  wire [7:0]data_sync1_reg_78;
  wire data_sync1_reg_79;
  wire [7:0]data_sync1_reg_8;
  wire [6:0]data_sync1_reg_80;
  wire [8:0]data_sync1_reg_81;
  wire data_sync1_reg_82;
  wire data_sync1_reg_83;
  wire [6:0]data_sync1_reg_84;
  wire [8:0]data_sync1_reg_85;
  wire data_sync1_reg_86;
  wire data_sync1_reg_87;
  wire data_sync1_reg_88;
  wire [4:0]data_sync1_reg_89;
  wire [7:0]data_sync1_reg_9;
  wire [8:0]data_sync1_reg_90;
  wire data_sync1_reg_91;
  wire [7:0]data_sync1_reg_92;
  wire [6:0]data_sync1_reg_93;
  wire data_sync1_reg_94;
  wire data_sync1_reg_95;
  wire [6:0]data_sync1_reg_96;
  wire [8:0]data_sync1_reg_97;
  wire data_sync1_reg_98;
  wire [7:0]data_sync1_reg_99;
  wire [19:0]discharge_cnt;
  wire [19:1]discharge_cnt0;
  wire discharge_cnt1;
  wire [2:0]div_clk_discharge_s;
  wire [10:0]div_clk_stim_s;
  wire en_clk_discharge_s;
  wire en_clk_stim_s;
  wire [31:0]en_g1_1d;
  wire [31:0]en_g2_1d;
  wire [31:0]en_rec_ch_g1_s;
  wire [31:0]en_rec_ch_g2_s;
  wire err_stim_o0;
  wire err_stim_s;
  wire error_s;
  wire [7:1]\i_common_clkdiv_by_n_discharge/next_count ;
  wire \i_common_clkdiv_by_n_discharge/set_clk ;
  wire i_rec_ctrl_n_605;
  wire i_rec_ctrl_n_627;
  wire i_spi_wrap_n_10;
  wire i_spi_wrap_n_11;
  wire i_spi_wrap_n_12;
  wire i_spi_wrap_n_13;
  wire i_spi_wrap_n_25;
  wire i_spi_wrap_n_26;
  wire i_spi_wrap_n_27;
  wire i_spi_wrap_n_28;
  wire i_spi_wrap_n_29;
  wire i_spi_wrap_n_30;
  wire i_spi_wrap_n_31;
  wire i_spi_wrap_n_32;
  wire i_spi_wrap_n_33;
  wire i_spi_wrap_n_34;
  wire i_spi_wrap_n_35;
  wire i_spi_wrap_n_56;
  wire i_spi_wrap_n_57;
  wire i_spi_wrap_n_58;
  wire i_spi_wrap_n_59;
  wire i_spi_wrap_n_60;
  wire i_spi_wrap_n_61;
  wire i_spi_wrap_n_62;
  wire i_spi_wrap_n_63;
  wire i_spi_wrap_n_64;
  wire i_spi_wrap_n_65;
  wire i_spi_wrap_n_66;
  wire i_spi_wrap_n_67;
  wire i_spi_wrap_n_68;
  wire i_spi_wrap_n_69;
  wire i_spi_wrap_n_70;
  wire i_spi_wrap_n_71;
  wire i_spi_wrap_n_72;
  wire i_spi_wrap_n_73;
  wire i_spi_wrap_n_74;
  wire i_spi_wrap_n_75;
  wire i_spi_wrap_n_76;
  wire i_spi_wrap_n_77;
  wire i_spi_wrap_n_78;
  wire i_spi_wrap_n_79;
  wire i_spi_wrap_n_80;
  wire i_spi_wrap_n_81;
  wire i_spi_wrap_n_82;
  wire i_spi_wrap_n_83;
  wire i_spi_wrap_n_84;
  wire i_spi_wrap_n_85;
  wire i_spi_wrap_n_86;
  wire i_spi_wrap_n_87;
  wire i_spi_wrap_n_88;
  wire i_spi_wrap_n_89;
  wire i_spi_wrap_n_9;
  wire i_spi_wrap_n_90;
  wire i_spi_wrap_n_91;
  wire i_spi_wrap_n_92;
  wire i_spi_wrap_n_93;
  wire i_spi_wrap_n_94;
  wire i_spi_wrap_n_95;
  wire i_spi_wrap_n_96;
  wire i_w_icons_mgmt_n_10;
  wire i_w_icons_mgmt_n_11;
  wire i_w_icons_mgmt_n_12;
  wire i_w_icons_mgmt_n_13;
  wire i_w_icons_mgmt_n_14;
  wire i_w_icons_mgmt_n_15;
  wire i_w_icons_mgmt_n_157;
  wire i_w_icons_mgmt_n_16;
  wire i_w_icons_mgmt_n_17;
  wire i_w_icons_mgmt_n_18;
  wire i_w_icons_mgmt_n_19;
  wire i_w_icons_mgmt_n_20;
  wire i_w_icons_mgmt_n_21;
  wire i_w_icons_mgmt_n_22;
  wire i_w_icons_mgmt_n_23;
  wire i_w_icons_mgmt_n_24;
  wire i_w_icons_mgmt_n_25;
  wire i_w_icons_mgmt_n_26;
  wire i_w_icons_mgmt_n_27;
  wire i_w_icons_mgmt_n_28;
  wire i_w_icons_mgmt_n_29;
  wire i_w_icons_mgmt_n_30;
  wire i_w_icons_mgmt_n_31;
  wire i_w_icons_mgmt_n_32;
  wire i_w_icons_mgmt_n_33;
  wire i_w_icons_mgmt_n_34;
  wire i_w_icons_mgmt_n_35;
  wire i_w_icons_mgmt_n_36;
  wire i_w_icons_mgmt_n_37;
  wire i_w_icons_mgmt_n_38;
  wire i_w_icons_mgmt_n_39;
  wire i_w_icons_mgmt_n_40;
  wire i_w_icons_mgmt_n_41;
  wire i_w_icons_mgmt_n_42;
  wire i_w_icons_mgmt_n_43;
  wire i_w_icons_mgmt_n_44;
  wire i_w_icons_mgmt_n_45;
  wire i_w_icons_mgmt_n_46;
  wire i_w_icons_mgmt_n_47;
  wire i_w_icons_mgmt_n_48;
  wire i_w_icons_mgmt_n_49;
  wire i_w_icons_mgmt_n_50;
  wire i_w_icons_mgmt_n_51;
  wire i_w_icons_mgmt_n_52;
  wire i_w_icons_mgmt_n_53;
  wire i_w_icons_mgmt_n_54;
  wire i_w_icons_mgmt_n_55;
  wire i_w_icons_mgmt_n_56;
  wire i_w_icons_mgmt_n_57;
  wire i_w_icons_mgmt_n_58;
  wire i_w_icons_mgmt_n_59;
  wire i_w_icons_mgmt_n_60;
  wire i_w_icons_mgmt_n_61;
  wire i_w_icons_mgmt_n_62;
  wire i_w_icons_mgmt_n_63;
  wire i_w_icons_mgmt_n_64;
  wire i_w_icons_mgmt_n_65;
  wire i_w_icons_mgmt_n_66;
  wire i_w_icons_mgmt_n_67;
  wire i_w_icons_mgmt_n_68;
  wire i_w_icons_mgmt_n_69;
  wire i_w_icons_mgmt_n_70;
  wire i_w_icons_mgmt_n_71;
  wire i_w_icons_mgmt_n_72;
  wire i_w_icons_mgmt_n_73;
  wire i_w_icons_mgmt_n_74;
  wire i_w_icons_mgmt_n_75;
  wire i_w_icons_mgmt_n_76;
  wire i_w_icons_mgmt_n_77;
  wire i_w_icons_mgmt_n_78;
  wire i_w_icons_mgmt_n_79;
  wire i_w_icons_mgmt_n_8;
  wire i_w_icons_mgmt_n_80;
  wire i_w_icons_mgmt_n_9;
  wire i_w_icons_mgmt_n_91;
  wire \i_w_icons_sync_rst/i_common_reset_sync_spi/reset_release_sync ;
  wire [6:6]imp_adc1_idx__0;
  wire [19:0]pw_discharge_s;
  wire [31:0]rec_change_g10;
  wire [31:0]rec_change_g20;
  wire rec_en_s;
  wire rec_sync_en_s;
  wire resetn_top_sync_o;
  wire sample_out_s;
  wire [0:0]\spi_rx_word_reg[0] ;
  wire [0:0]\spi_tx_word_1d_reg[39] ;
  wire [3:0]stim_en_vec_s;
  wire [7:0]stim_mask_en_s;
  wire \test_adc1_imp_out_reg[0][10] ;
  wire \test_adc1_imp_out_reg[0][11] ;
  wire \test_adc1_imp_out_reg[0][12] ;
  wire [4:0]\test_adc1_imp_out_reg[0][17] ;
  wire \test_adc1_imp_out_reg[1][10] ;
  wire [6:0]\test_adc1_imp_out_reg[1][17] ;
  wire \test_adc1_imp_out_reg[2][10] ;
  wire [6:0]\test_adc1_imp_out_reg[2][17] ;
  wire \test_adc1_imp_out_reg[3][10] ;
  wire [6:0]\test_adc1_imp_out_reg[3][17] ;
  wire \test_adc1_out_reg[0][11] ;
  wire \test_adc1_out_reg[0][7] ;
  wire \test_adc1_out_reg[10][11] ;
  wire [5:0]\test_adc1_out_reg[10][17] ;
  wire \test_adc1_out_reg[10][6] ;
  wire \test_adc1_out_reg[10][7] ;
  wire \test_adc1_out_reg[11][11] ;
  wire [6:0]\test_adc1_out_reg[11][17] ;
  wire \test_adc1_out_reg[11][6] ;
  wire \test_adc1_out_reg[12][11] ;
  wire [5:0]\test_adc1_out_reg[12][17] ;
  wire \test_adc1_out_reg[12][6] ;
  wire \test_adc1_out_reg[12][7] ;
  wire \test_adc1_out_reg[13][11] ;
  wire [5:0]\test_adc1_out_reg[13][17] ;
  wire \test_adc1_out_reg[14][11] ;
  wire [5:0]\test_adc1_out_reg[14][17] ;
  wire \test_adc1_out_reg[14][6] ;
  wire \test_adc1_out_reg[14][7] ;
  wire \test_adc1_out_reg[15][11] ;
  wire [6:0]\test_adc1_out_reg[15][17] ;
  wire \test_adc1_out_reg[15][6] ;
  wire \test_adc1_out_reg[16][11] ;
  wire \test_adc1_out_reg[16][12] ;
  wire \test_adc1_out_reg[16][13] ;
  wire [3:0]\test_adc1_out_reg[16][17] ;
  wire \test_adc1_out_reg[16][7] ;
  wire \test_adc1_out_reg[17][11] ;
  wire [5:0]\test_adc1_out_reg[17][17] ;
  wire \test_adc1_out_reg[17][5] ;
  wire \test_adc1_out_reg[17][7] ;
  wire \test_adc1_out_reg[18][11] ;
  wire [5:0]\test_adc1_out_reg[18][17] ;
  wire \test_adc1_out_reg[18][5] ;
  wire \test_adc1_out_reg[18][7] ;
  wire \test_adc1_out_reg[19][11] ;
  wire [5:0]\test_adc1_out_reg[19][17] ;
  wire \test_adc1_out_reg[19][5] ;
  wire \test_adc1_out_reg[19][7] ;
  wire \test_adc1_out_reg[1][11] ;
  wire [5:0]\test_adc1_out_reg[1][17] ;
  wire \test_adc1_out_reg[1][7] ;
  wire \test_adc1_out_reg[20][11] ;
  wire [5:0]\test_adc1_out_reg[20][17] ;
  wire \test_adc1_out_reg[20][7] ;
  wire \test_adc1_out_reg[21][11] ;
  wire [5:0]\test_adc1_out_reg[21][17] ;
  wire \test_adc1_out_reg[21][7] ;
  wire \test_adc1_out_reg[22][11] ;
  wire [5:0]\test_adc1_out_reg[22][17] ;
  wire \test_adc1_out_reg[22][7] ;
  wire \test_adc1_out_reg[23][11] ;
  wire [5:0]\test_adc1_out_reg[23][17] ;
  wire \test_adc1_out_reg[23][7] ;
  wire \test_adc1_out_reg[24][11] ;
  wire [5:0]\test_adc1_out_reg[24][17] ;
  wire \test_adc1_out_reg[24][7] ;
  wire \test_adc1_out_reg[25][11] ;
  wire [5:0]\test_adc1_out_reg[25][17] ;
  wire \test_adc1_out_reg[25][7] ;
  wire \test_adc1_out_reg[26][11] ;
  wire [5:0]\test_adc1_out_reg[26][17] ;
  wire \test_adc1_out_reg[26][7] ;
  wire \test_adc1_out_reg[27][11] ;
  wire [5:0]\test_adc1_out_reg[27][17] ;
  wire \test_adc1_out_reg[27][7] ;
  wire \test_adc1_out_reg[28][11] ;
  wire [5:0]\test_adc1_out_reg[28][17] ;
  wire \test_adc1_out_reg[28][7] ;
  wire \test_adc1_out_reg[29][11] ;
  wire [5:0]\test_adc1_out_reg[29][17] ;
  wire \test_adc1_out_reg[29][7] ;
  wire \test_adc1_out_reg[2][11] ;
  wire [5:0]\test_adc1_out_reg[2][17] ;
  wire \test_adc1_out_reg[2][7] ;
  wire \test_adc1_out_reg[30][11] ;
  wire [5:0]\test_adc1_out_reg[30][17] ;
  wire \test_adc1_out_reg[30][7] ;
  wire \test_adc1_out_reg[31][11] ;
  wire [5:0]\test_adc1_out_reg[31][17] ;
  wire \test_adc1_out_reg[31][7] ;
  wire \test_adc1_out_reg[3][11] ;
  wire [5:0]\test_adc1_out_reg[3][17] ;
  wire \test_adc1_out_reg[3][7] ;
  wire \test_adc1_out_reg[4][11] ;
  wire [5:0]\test_adc1_out_reg[4][17] ;
  wire \test_adc1_out_reg[4][7] ;
  wire \test_adc1_out_reg[5][11] ;
  wire [5:0]\test_adc1_out_reg[5][17] ;
  wire \test_adc1_out_reg[5][7] ;
  wire \test_adc1_out_reg[6][11] ;
  wire [5:0]\test_adc1_out_reg[6][17] ;
  wire \test_adc1_out_reg[6][7] ;
  wire \test_adc1_out_reg[7][11] ;
  wire [5:0]\test_adc1_out_reg[7][17] ;
  wire \test_adc1_out_reg[7][7] ;
  wire \test_adc1_out_reg[8][11] ;
  wire [5:0]\test_adc1_out_reg[8][17] ;
  wire \test_adc1_out_reg[8][6] ;
  wire \test_adc1_out_reg[8][7] ;
  wire \test_adc1_out_reg[9][11] ;
  wire [5:0]\test_adc1_out_reg[9][17] ;
  wire \test_adc2_out_reg[0][10] ;
  wire \test_adc2_out_reg[0][12] ;
  wire \test_adc2_out_reg[0][13] ;
  wire \test_adc2_out_reg[0][14] ;
  wire [2:0]\test_adc2_out_reg[0][17] ;
  wire \test_adc2_out_reg[0][7] ;
  wire \test_adc2_out_reg[0][9] ;
  wire \test_adc2_out_reg[10][12] ;
  wire [5:0]\test_adc2_out_reg[10][17] ;
  wire \test_adc2_out_reg[10][6] ;
  wire \test_adc2_out_reg[10][7] ;
  wire \test_adc2_out_reg[10][9] ;
  wire \test_adc2_out_reg[11][12] ;
  wire [6:0]\test_adc2_out_reg[11][17] ;
  wire \test_adc2_out_reg[11][6] ;
  wire \test_adc2_out_reg[11][9] ;
  wire \test_adc2_out_reg[12][10] ;
  wire \test_adc2_out_reg[12][12] ;
  wire [4:0]\test_adc2_out_reg[12][17] ;
  wire \test_adc2_out_reg[12][6] ;
  wire \test_adc2_out_reg[12][7] ;
  wire \test_adc2_out_reg[12][9] ;
  wire \test_adc2_out_reg[13][12] ;
  wire [6:0]\test_adc2_out_reg[13][17] ;
  wire \test_adc2_out_reg[13][6] ;
  wire \test_adc2_out_reg[13][9] ;
  wire \test_adc2_out_reg[14][12] ;
  wire [5:0]\test_adc2_out_reg[14][17] ;
  wire \test_adc2_out_reg[14][6] ;
  wire \test_adc2_out_reg[14][7] ;
  wire \test_adc2_out_reg[14][9] ;
  wire \test_adc2_out_reg[15][12] ;
  wire [6:0]\test_adc2_out_reg[15][17] ;
  wire \test_adc2_out_reg[15][6] ;
  wire \test_adc2_out_reg[15][9] ;
  wire \test_adc2_out_reg[16][10] ;
  wire \test_adc2_out_reg[16][12] ;
  wire \test_adc2_out_reg[16][13] ;
  wire \test_adc2_out_reg[16][14] ;
  wire [2:0]\test_adc2_out_reg[16][17] ;
  wire \test_adc2_out_reg[16][7] ;
  wire \test_adc2_out_reg[16][9] ;
  wire \test_adc2_out_reg[17][12] ;
  wire [5:0]\test_adc2_out_reg[17][17] ;
  wire \test_adc2_out_reg[17][5] ;
  wire \test_adc2_out_reg[17][7] ;
  wire \test_adc2_out_reg[17][9] ;
  wire \test_adc2_out_reg[18][12] ;
  wire [5:0]\test_adc2_out_reg[18][17] ;
  wire \test_adc2_out_reg[18][5] ;
  wire \test_adc2_out_reg[18][7] ;
  wire \test_adc2_out_reg[18][9] ;
  wire \test_adc2_out_reg[19][12] ;
  wire [5:0]\test_adc2_out_reg[19][17] ;
  wire \test_adc2_out_reg[19][5] ;
  wire \test_adc2_out_reg[19][7] ;
  wire \test_adc2_out_reg[19][9] ;
  wire \test_adc2_out_reg[1][12] ;
  wire [5:0]\test_adc2_out_reg[1][17] ;
  wire \test_adc2_out_reg[1][7] ;
  wire \test_adc2_out_reg[1][9] ;
  wire \test_adc2_out_reg[20][10] ;
  wire \test_adc2_out_reg[20][12] ;
  wire [4:0]\test_adc2_out_reg[20][17] ;
  wire \test_adc2_out_reg[20][9] ;
  wire \test_adc2_out_reg[21][12] ;
  wire [5:0]\test_adc2_out_reg[21][17] ;
  wire \test_adc2_out_reg[21][9] ;
  wire \test_adc2_out_reg[22][12] ;
  wire [5:0]\test_adc2_out_reg[22][17] ;
  wire \test_adc2_out_reg[22][9] ;
  wire \test_adc2_out_reg[23][12] ;
  wire [5:0]\test_adc2_out_reg[23][17] ;
  wire \test_adc2_out_reg[23][9] ;
  wire \test_adc2_out_reg[24][10] ;
  wire \test_adc2_out_reg[24][12] ;
  wire \test_adc2_out_reg[24][13] ;
  wire \test_adc2_out_reg[24][14] ;
  wire [2:0]\test_adc2_out_reg[24][17] ;
  wire \test_adc2_out_reg[24][9] ;
  wire \test_adc2_out_reg[25][12] ;
  wire [5:0]\test_adc2_out_reg[25][17] ;
  wire \test_adc2_out_reg[25][9] ;
  wire \test_adc2_out_reg[26][12] ;
  wire [5:0]\test_adc2_out_reg[26][17] ;
  wire \test_adc2_out_reg[26][9] ;
  wire \test_adc2_out_reg[27][12] ;
  wire [5:0]\test_adc2_out_reg[27][17] ;
  wire \test_adc2_out_reg[27][9] ;
  wire \test_adc2_out_reg[28][10] ;
  wire \test_adc2_out_reg[28][12] ;
  wire [4:0]\test_adc2_out_reg[28][17] ;
  wire \test_adc2_out_reg[28][7] ;
  wire \test_adc2_out_reg[28][9] ;
  wire \test_adc2_out_reg[29][12] ;
  wire [5:0]\test_adc2_out_reg[29][17] ;
  wire \test_adc2_out_reg[29][7] ;
  wire \test_adc2_out_reg[29][9] ;
  wire \test_adc2_out_reg[2][12] ;
  wire [4:0]\test_adc2_out_reg[2][17] ;
  wire \test_adc2_out_reg[30][12] ;
  wire [5:0]\test_adc2_out_reg[30][17] ;
  wire \test_adc2_out_reg[30][7] ;
  wire \test_adc2_out_reg[30][9] ;
  wire \test_adc2_out_reg[31][12] ;
  wire [5:0]\test_adc2_out_reg[31][17] ;
  wire \test_adc2_out_reg[31][7] ;
  wire \test_adc2_out_reg[31][9] ;
  wire \test_adc2_out_reg[3][12] ;
  wire [4:0]\test_adc2_out_reg[3][17] ;
  wire \test_adc2_out_reg[4][12] ;
  wire [4:0]\test_adc2_out_reg[4][17] ;
  wire \test_adc2_out_reg[5][12] ;
  wire [4:0]\test_adc2_out_reg[5][17] ;
  wire \test_adc2_out_reg[6][12] ;
  wire [5:0]\test_adc2_out_reg[6][17] ;
  wire \test_adc2_out_reg[6][7] ;
  wire \test_adc2_out_reg[6][9] ;
  wire \test_adc2_out_reg[7][12] ;
  wire [5:0]\test_adc2_out_reg[7][17] ;
  wire \test_adc2_out_reg[7][7] ;
  wire \test_adc2_out_reg[7][9] ;
  wire \test_adc2_out_reg[8][10] ;
  wire \test_adc2_out_reg[8][12] ;
  wire \test_adc2_out_reg[8][13] ;
  wire \test_adc2_out_reg[8][14] ;
  wire [2:0]\test_adc2_out_reg[8][17] ;
  wire \test_adc2_out_reg[8][6] ;
  wire \test_adc2_out_reg[8][7] ;
  wire \test_adc2_out_reg[8][9] ;
  wire \test_adc2_out_reg[9][12] ;
  wire [6:0]\test_adc2_out_reg[9][17] ;
  wire \test_adc2_out_reg[9][6] ;
  wire \test_adc2_out_reg[9][9] ;

  rec_ctrl i_rec_ctrl
       (.ADC1_OUT_O_OBUF(ADC1_OUT_O_OBUF),
        .ADC2_OUT_O_OBUF(ADC2_OUT_O_OBUF),
        .ADC_EN_O(ADC_EN_O),
        .CLK(CLK),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .CO(discharge_cnt1),
        .D(D),
        .DI({i_spi_wrap_n_56,i_spi_wrap_n_57,i_spi_wrap_n_58,i_spi_wrap_n_59}),
        .E(i_w_icons_mgmt_n_74),
        .\FSM_onehot_stim_discharge_reg[1]_0 (i_rec_ctrl_n_627),
        .\FSM_onehot_stim_discharge_reg[1]_1 (i_w_icons_mgmt_n_76),
        .\FSM_onehot_stim_discharge_reg[2]_0 (i_w_icons_mgmt_n_77),
        .Q(adc_idx_o),
        .S({i_spi_wrap_n_32,i_spi_wrap_n_33,i_spi_wrap_n_34,i_spi_wrap_n_35}),
        .adc_en_o1__1(adc_en_o1__1),
        .\adc_idx_reg[0]_0 (i_w_icons_mgmt_n_157),
        .adc_res1_o(adc_res1_o),
        .adc_res2_o(adc_res2_o),
        .\adc_seq_reg[2]_0 (i_rec_ctrl_n_605),
        .\adc_seq_reg[4]_rep__4_0 (data_sync1_reg),
        .\adc_seq_reg[5]_0 (adc_seq),
        .data_sync1_reg(data_sync1_reg_0),
        .data_sync1_reg_0(data_sync1_reg_1),
        .data_sync1_reg_1(data_sync1_reg_2),
        .data_sync1_reg_10(data_sync1_reg_11),
        .data_sync1_reg_100(data_sync1_reg_101),
        .data_sync1_reg_101(data_sync1_reg_102),
        .data_sync1_reg_102(data_sync1_reg_103),
        .data_sync1_reg_103(data_sync1_reg_104),
        .data_sync1_reg_104(data_sync1_reg_105),
        .data_sync1_reg_105(data_sync1_reg_106),
        .data_sync1_reg_106(data_sync1_reg_107),
        .data_sync1_reg_107(data_sync1_reg_108),
        .data_sync1_reg_108(data_sync1_reg_109),
        .data_sync1_reg_109(data_sync1_reg_110),
        .data_sync1_reg_11(data_sync1_reg_12),
        .data_sync1_reg_110(data_sync1_reg_111),
        .data_sync1_reg_111(data_sync1_reg_112),
        .data_sync1_reg_112(data_sync1_reg_113),
        .data_sync1_reg_113(data_sync1_reg_114),
        .data_sync1_reg_114(data_sync1_reg_115),
        .data_sync1_reg_115(data_sync1_reg_116),
        .data_sync1_reg_116(data_sync1_reg_117),
        .data_sync1_reg_117(data_sync1_reg_118),
        .data_sync1_reg_118(data_sync1_reg_119),
        .data_sync1_reg_119(data_sync1_reg_120),
        .data_sync1_reg_12(data_sync1_reg_13),
        .data_sync1_reg_120(data_sync1_reg_121),
        .data_sync1_reg_13(data_sync1_reg_14),
        .data_sync1_reg_14(data_sync1_reg_15),
        .data_sync1_reg_15(data_sync1_reg_16),
        .data_sync1_reg_16(data_sync1_reg_17),
        .data_sync1_reg_17(data_sync1_reg_18),
        .data_sync1_reg_18(data_sync1_reg_19),
        .data_sync1_reg_19(data_sync1_reg_20),
        .data_sync1_reg_2(data_sync1_reg_3),
        .data_sync1_reg_20(data_sync1_reg_21),
        .data_sync1_reg_21(data_sync1_reg_22),
        .data_sync1_reg_22(data_sync1_reg_23),
        .data_sync1_reg_23(data_sync1_reg_24),
        .data_sync1_reg_24(data_sync1_reg_25),
        .data_sync1_reg_25(data_sync1_reg_26),
        .data_sync1_reg_26(data_sync1_reg_27),
        .data_sync1_reg_27(data_sync1_reg_28),
        .data_sync1_reg_28(data_sync1_reg_29),
        .data_sync1_reg_29(data_sync1_reg_30),
        .data_sync1_reg_3(data_sync1_reg_4),
        .data_sync1_reg_30(data_sync1_reg_31),
        .data_sync1_reg_31(data_sync1_reg_32),
        .data_sync1_reg_32(data_sync1_reg_33),
        .data_sync1_reg_33(data_sync1_reg_34),
        .data_sync1_reg_34(data_sync1_reg_35),
        .data_sync1_reg_35(data_sync1_reg_36),
        .data_sync1_reg_36(data_sync1_reg_37),
        .data_sync1_reg_37(data_sync1_reg_38),
        .data_sync1_reg_38(data_sync1_reg_39),
        .data_sync1_reg_39(data_sync1_reg_40),
        .data_sync1_reg_4(data_sync1_reg_5),
        .data_sync1_reg_40(data_sync1_reg_41),
        .data_sync1_reg_41(data_sync1_reg_42),
        .data_sync1_reg_42(data_sync1_reg_43),
        .data_sync1_reg_43(data_sync1_reg_44),
        .data_sync1_reg_44(data_sync1_reg_45),
        .data_sync1_reg_45(data_sync1_reg_46),
        .data_sync1_reg_46(data_sync1_reg_47),
        .data_sync1_reg_47(data_sync1_reg_48),
        .data_sync1_reg_48(data_sync1_reg_49),
        .data_sync1_reg_49(data_sync1_reg_50),
        .data_sync1_reg_5(data_sync1_reg_6),
        .data_sync1_reg_50(data_sync1_reg_51),
        .data_sync1_reg_51(data_sync1_reg_52),
        .data_sync1_reg_52(data_sync1_reg_53),
        .data_sync1_reg_53(data_sync1_reg_54),
        .data_sync1_reg_54(data_sync1_reg_55),
        .data_sync1_reg_55(data_sync1_reg_56),
        .data_sync1_reg_56(data_sync1_reg_57),
        .data_sync1_reg_57(data_sync1_reg_58),
        .data_sync1_reg_58(data_sync1_reg_59),
        .data_sync1_reg_59(data_sync1_reg_60),
        .data_sync1_reg_6(data_sync1_reg_7),
        .data_sync1_reg_60(data_sync1_reg_61),
        .data_sync1_reg_61(data_sync1_reg_62),
        .data_sync1_reg_62(data_sync1_reg_63),
        .data_sync1_reg_63(data_sync1_reg_64),
        .data_sync1_reg_64(data_sync1_reg_65),
        .data_sync1_reg_65(data_sync1_reg_66),
        .data_sync1_reg_66(data_sync1_reg_67),
        .data_sync1_reg_67(data_sync1_reg_68),
        .data_sync1_reg_68(data_sync1_reg_69),
        .data_sync1_reg_69(data_sync1_reg_70),
        .data_sync1_reg_7(data_sync1_reg_8),
        .data_sync1_reg_70(data_sync1_reg_71),
        .data_sync1_reg_71(data_sync1_reg_72),
        .data_sync1_reg_72(data_sync1_reg_73),
        .data_sync1_reg_73(data_sync1_reg_74),
        .data_sync1_reg_74(data_sync1_reg_75),
        .data_sync1_reg_75(data_sync1_reg_76),
        .data_sync1_reg_76(data_sync1_reg_77),
        .data_sync1_reg_77(data_sync1_reg_78),
        .data_sync1_reg_78(data_sync1_reg_79),
        .data_sync1_reg_79(data_sync1_reg_80),
        .data_sync1_reg_8(data_sync1_reg_9),
        .data_sync1_reg_80(data_sync1_reg_81),
        .data_sync1_reg_81(data_sync1_reg_82),
        .data_sync1_reg_82(data_sync1_reg_83),
        .data_sync1_reg_83(data_sync1_reg_84),
        .data_sync1_reg_84(data_sync1_reg_85),
        .data_sync1_reg_85(data_sync1_reg_86),
        .data_sync1_reg_86(data_sync1_reg_87),
        .data_sync1_reg_87(data_sync1_reg_88),
        .data_sync1_reg_88(data_sync1_reg_89),
        .data_sync1_reg_89(data_sync1_reg_90),
        .data_sync1_reg_9(data_sync1_reg_10),
        .data_sync1_reg_90(data_sync1_reg_91),
        .data_sync1_reg_91(data_sync1_reg_92),
        .data_sync1_reg_92(data_sync1_reg_93),
        .data_sync1_reg_93(data_sync1_reg_94),
        .data_sync1_reg_94(data_sync1_reg_95),
        .data_sync1_reg_95(data_sync1_reg_96),
        .data_sync1_reg_96(data_sync1_reg_97),
        .data_sync1_reg_97(data_sync1_reg_98),
        .data_sync1_reg_98(data_sync1_reg_99),
        .data_sync1_reg_99(data_sync1_reg_100),
        .discharge_cnt0(discharge_cnt0),
        .discharge_cnt1_carry__1_0({i_spi_wrap_n_64,i_spi_wrap_n_65,i_spi_wrap_n_66,i_spi_wrap_n_67}),
        .discharge_cnt1_carry__1_1({i_spi_wrap_n_60,i_spi_wrap_n_61,i_spi_wrap_n_62,i_spi_wrap_n_63}),
        .\discharge_cnt_reg[19]_0 (discharge_cnt),
        .\discharge_cnt_reg[19]_1 ({i_spi_wrap_n_70,i_spi_wrap_n_71}),
        .\discharge_cnt_reg[19]_2 ({i_spi_wrap_n_68,i_spi_wrap_n_69}),
        .\discharge_cnt_reg[19]_3 ({i_spi_wrap_n_72,i_spi_wrap_n_73,i_spi_wrap_n_74,i_spi_wrap_n_75,i_spi_wrap_n_76,i_spi_wrap_n_77,i_spi_wrap_n_78,i_spi_wrap_n_79,i_spi_wrap_n_80,i_spi_wrap_n_81,i_spi_wrap_n_82,i_spi_wrap_n_83,i_spi_wrap_n_84,i_spi_wrap_n_85,i_spi_wrap_n_86,i_spi_wrap_n_87,i_spi_wrap_n_88,i_spi_wrap_n_89,i_spi_wrap_n_90,i_spi_wrap_n_91}),
        .\en_g1_1d_reg[31]_0 (en_g1_1d),
        .\en_g1_1d_reg[31]_1 ({i_w_icons_mgmt_n_42,i_w_icons_mgmt_n_43,i_w_icons_mgmt_n_44,i_w_icons_mgmt_n_45,i_w_icons_mgmt_n_46,i_w_icons_mgmt_n_47,i_w_icons_mgmt_n_48,i_w_icons_mgmt_n_49,i_w_icons_mgmt_n_50,i_w_icons_mgmt_n_51,i_w_icons_mgmt_n_52,i_w_icons_mgmt_n_53,i_w_icons_mgmt_n_54,i_w_icons_mgmt_n_55,i_w_icons_mgmt_n_56,i_w_icons_mgmt_n_57,i_w_icons_mgmt_n_58,i_w_icons_mgmt_n_59,i_w_icons_mgmt_n_60,i_w_icons_mgmt_n_61,i_w_icons_mgmt_n_62,i_w_icons_mgmt_n_63,i_w_icons_mgmt_n_64,i_w_icons_mgmt_n_65,i_w_icons_mgmt_n_66,i_w_icons_mgmt_n_67,i_w_icons_mgmt_n_68,i_w_icons_mgmt_n_69,i_w_icons_mgmt_n_70,i_w_icons_mgmt_n_71,i_w_icons_mgmt_n_72,i_w_icons_mgmt_n_73}),
        .\en_g2_1d_reg[31]_0 (en_g2_1d),
        .\en_g2_1d_reg[31]_1 ({i_w_icons_mgmt_n_10,i_w_icons_mgmt_n_11,i_w_icons_mgmt_n_12,i_w_icons_mgmt_n_13,i_w_icons_mgmt_n_14,i_w_icons_mgmt_n_15,i_w_icons_mgmt_n_16,i_w_icons_mgmt_n_17,i_w_icons_mgmt_n_18,i_w_icons_mgmt_n_19,i_w_icons_mgmt_n_20,i_w_icons_mgmt_n_21,i_w_icons_mgmt_n_22,i_w_icons_mgmt_n_23,i_w_icons_mgmt_n_24,i_w_icons_mgmt_n_25,i_w_icons_mgmt_n_26,i_w_icons_mgmt_n_27,i_w_icons_mgmt_n_28,i_w_icons_mgmt_n_29,i_w_icons_mgmt_n_30,i_w_icons_mgmt_n_31,i_w_icons_mgmt_n_32,i_w_icons_mgmt_n_33,i_w_icons_mgmt_n_34,i_w_icons_mgmt_n_35,i_w_icons_mgmt_n_36,i_w_icons_mgmt_n_37,i_w_icons_mgmt_n_38,i_w_icons_mgmt_n_39,i_w_icons_mgmt_n_40,i_w_icons_mgmt_n_41}),
        .imp_adc1_idx__0(imp_adc1_idx__0),
        .\imp_adc1_idx_reg[6]_0 (i_spi_wrap_n_9),
        .\imp_adc1_idx_reg[6]_1 (i_w_icons_mgmt_n_8),
        .\imp_adc2_idx_reg[0]_0 (i_w_icons_mgmt_n_75),
        .out(rec_sync_en_s),
        .pw_discharge_o(pw_discharge_s),
        .\rec_change_g1_reg[31]_0 (rec_change_g10),
        .\rec_change_g2_reg[31]_0 (rec_change_g20),
        .sample_out_adc1_1d_reg_0(i_w_icons_mgmt_n_79),
        .sample_out_adc2_1d_reg_0(i_w_icons_mgmt_n_78),
        .sample_out_s(sample_out_s),
        .\test_adc1_imp_out_reg[0][10] (\test_adc1_imp_out_reg[0][10] ),
        .\test_adc1_imp_out_reg[0][11] (\test_adc1_imp_out_reg[0][11] ),
        .\test_adc1_imp_out_reg[0][12] (\test_adc1_imp_out_reg[0][12] ),
        .\test_adc1_imp_out_reg[0][17] (\test_adc1_imp_out_reg[0][17] ),
        .\test_adc1_imp_out_reg[1][10] (\test_adc1_imp_out_reg[1][10] ),
        .\test_adc1_imp_out_reg[1][17] (\test_adc1_imp_out_reg[1][17] ),
        .\test_adc1_imp_out_reg[2][10] (\test_adc1_imp_out_reg[2][10] ),
        .\test_adc1_imp_out_reg[2][17] (\test_adc1_imp_out_reg[2][17] ),
        .\test_adc1_imp_out_reg[3][10] (\test_adc1_imp_out_reg[3][10] ),
        .\test_adc1_imp_out_reg[3][17] (\test_adc1_imp_out_reg[3][17] ),
        .\test_adc1_out_reg[0][11] (\test_adc1_out_reg[0][11] ),
        .\test_adc1_out_reg[0][17] (Q),
        .\test_adc1_out_reg[0][7] (\test_adc1_out_reg[0][7] ),
        .\test_adc1_out_reg[10][11] (\test_adc1_out_reg[10][11] ),
        .\test_adc1_out_reg[10][17] (\test_adc1_out_reg[10][17] ),
        .\test_adc1_out_reg[10][6] (\test_adc1_out_reg[10][6] ),
        .\test_adc1_out_reg[10][7] (\test_adc1_out_reg[10][7] ),
        .\test_adc1_out_reg[11][11] (\test_adc1_out_reg[11][11] ),
        .\test_adc1_out_reg[11][17] (\test_adc1_out_reg[11][17] ),
        .\test_adc1_out_reg[11][6] (\test_adc1_out_reg[11][6] ),
        .\test_adc1_out_reg[12][11] (\test_adc1_out_reg[12][11] ),
        .\test_adc1_out_reg[12][17] (\test_adc1_out_reg[12][17] ),
        .\test_adc1_out_reg[12][6] (\test_adc1_out_reg[12][6] ),
        .\test_adc1_out_reg[12][7] (\test_adc1_out_reg[12][7] ),
        .\test_adc1_out_reg[13][11] (\test_adc1_out_reg[13][11] ),
        .\test_adc1_out_reg[13][17] (\test_adc1_out_reg[13][17] ),
        .\test_adc1_out_reg[14][11] (\test_adc1_out_reg[14][11] ),
        .\test_adc1_out_reg[14][17] (\test_adc1_out_reg[14][17] ),
        .\test_adc1_out_reg[14][6] (\test_adc1_out_reg[14][6] ),
        .\test_adc1_out_reg[14][7] (\test_adc1_out_reg[14][7] ),
        .\test_adc1_out_reg[15][11] (\test_adc1_out_reg[15][11] ),
        .\test_adc1_out_reg[15][17] (\test_adc1_out_reg[15][17] ),
        .\test_adc1_out_reg[15][6] (\test_adc1_out_reg[15][6] ),
        .\test_adc1_out_reg[16][11] (\test_adc1_out_reg[16][11] ),
        .\test_adc1_out_reg[16][12] (\test_adc1_out_reg[16][12] ),
        .\test_adc1_out_reg[16][13] (\test_adc1_out_reg[16][13] ),
        .\test_adc1_out_reg[16][17] (\test_adc1_out_reg[16][17] ),
        .\test_adc1_out_reg[16][7] (\test_adc1_out_reg[16][7] ),
        .\test_adc1_out_reg[17][11] (\test_adc1_out_reg[17][11] ),
        .\test_adc1_out_reg[17][17] (\test_adc1_out_reg[17][17] ),
        .\test_adc1_out_reg[17][5] (\test_adc1_out_reg[17][5] ),
        .\test_adc1_out_reg[17][7] (\test_adc1_out_reg[17][7] ),
        .\test_adc1_out_reg[18][11] (\test_adc1_out_reg[18][11] ),
        .\test_adc1_out_reg[18][17] (\test_adc1_out_reg[18][17] ),
        .\test_adc1_out_reg[18][5] (\test_adc1_out_reg[18][5] ),
        .\test_adc1_out_reg[18][7] (\test_adc1_out_reg[18][7] ),
        .\test_adc1_out_reg[19][11] (\test_adc1_out_reg[19][11] ),
        .\test_adc1_out_reg[19][17] (\test_adc1_out_reg[19][17] ),
        .\test_adc1_out_reg[19][5] (\test_adc1_out_reg[19][5] ),
        .\test_adc1_out_reg[19][7] (\test_adc1_out_reg[19][7] ),
        .\test_adc1_out_reg[1][11] (\test_adc1_out_reg[1][11] ),
        .\test_adc1_out_reg[1][17] (\test_adc1_out_reg[1][17] ),
        .\test_adc1_out_reg[1][7] (\test_adc1_out_reg[1][7] ),
        .\test_adc1_out_reg[20][11] (\test_adc1_out_reg[20][11] ),
        .\test_adc1_out_reg[20][17] (\test_adc1_out_reg[20][17] ),
        .\test_adc1_out_reg[20][7] (\test_adc1_out_reg[20][7] ),
        .\test_adc1_out_reg[21][11] (\test_adc1_out_reg[21][11] ),
        .\test_adc1_out_reg[21][17] (\test_adc1_out_reg[21][17] ),
        .\test_adc1_out_reg[21][7] (\test_adc1_out_reg[21][7] ),
        .\test_adc1_out_reg[22][11] (\test_adc1_out_reg[22][11] ),
        .\test_adc1_out_reg[22][17] (\test_adc1_out_reg[22][17] ),
        .\test_adc1_out_reg[22][7] (\test_adc1_out_reg[22][7] ),
        .\test_adc1_out_reg[23][11] (\test_adc1_out_reg[23][11] ),
        .\test_adc1_out_reg[23][17] (\test_adc1_out_reg[23][17] ),
        .\test_adc1_out_reg[23][7] (\test_adc1_out_reg[23][7] ),
        .\test_adc1_out_reg[24][11] (\test_adc1_out_reg[24][11] ),
        .\test_adc1_out_reg[24][17] (\test_adc1_out_reg[24][17] ),
        .\test_adc1_out_reg[24][7] (\test_adc1_out_reg[24][7] ),
        .\test_adc1_out_reg[25][11] (\test_adc1_out_reg[25][11] ),
        .\test_adc1_out_reg[25][17] (\test_adc1_out_reg[25][17] ),
        .\test_adc1_out_reg[25][7] (\test_adc1_out_reg[25][7] ),
        .\test_adc1_out_reg[26][11] (\test_adc1_out_reg[26][11] ),
        .\test_adc1_out_reg[26][17] (\test_adc1_out_reg[26][17] ),
        .\test_adc1_out_reg[26][7] (\test_adc1_out_reg[26][7] ),
        .\test_adc1_out_reg[27][11] (\test_adc1_out_reg[27][11] ),
        .\test_adc1_out_reg[27][17] (\test_adc1_out_reg[27][17] ),
        .\test_adc1_out_reg[27][7] (\test_adc1_out_reg[27][7] ),
        .\test_adc1_out_reg[28][11] (\test_adc1_out_reg[28][11] ),
        .\test_adc1_out_reg[28][17] (\test_adc1_out_reg[28][17] ),
        .\test_adc1_out_reg[28][7] (\test_adc1_out_reg[28][7] ),
        .\test_adc1_out_reg[29][11] (\test_adc1_out_reg[29][11] ),
        .\test_adc1_out_reg[29][17] (\test_adc1_out_reg[29][17] ),
        .\test_adc1_out_reg[29][7] (\test_adc1_out_reg[29][7] ),
        .\test_adc1_out_reg[2][11] (\test_adc1_out_reg[2][11] ),
        .\test_adc1_out_reg[2][17] (\test_adc1_out_reg[2][17] ),
        .\test_adc1_out_reg[2][7] (\test_adc1_out_reg[2][7] ),
        .\test_adc1_out_reg[30][11] (\test_adc1_out_reg[30][11] ),
        .\test_adc1_out_reg[30][17] (\test_adc1_out_reg[30][17] ),
        .\test_adc1_out_reg[30][7] (\test_adc1_out_reg[30][7] ),
        .\test_adc1_out_reg[31][11] (\test_adc1_out_reg[31][11] ),
        .\test_adc1_out_reg[31][17] (\test_adc1_out_reg[31][17] ),
        .\test_adc1_out_reg[31][7] (\test_adc1_out_reg[31][7] ),
        .\test_adc1_out_reg[3][11] (\test_adc1_out_reg[3][11] ),
        .\test_adc1_out_reg[3][17] (\test_adc1_out_reg[3][17] ),
        .\test_adc1_out_reg[3][7] (\test_adc1_out_reg[3][7] ),
        .\test_adc1_out_reg[4][11] (\test_adc1_out_reg[4][11] ),
        .\test_adc1_out_reg[4][17] (\test_adc1_out_reg[4][17] ),
        .\test_adc1_out_reg[4][7] (\test_adc1_out_reg[4][7] ),
        .\test_adc1_out_reg[5][11] (\test_adc1_out_reg[5][11] ),
        .\test_adc1_out_reg[5][17] (\test_adc1_out_reg[5][17] ),
        .\test_adc1_out_reg[5][7] (\test_adc1_out_reg[5][7] ),
        .\test_adc1_out_reg[6][11] (\test_adc1_out_reg[6][11] ),
        .\test_adc1_out_reg[6][17] (\test_adc1_out_reg[6][17] ),
        .\test_adc1_out_reg[6][7] (\test_adc1_out_reg[6][7] ),
        .\test_adc1_out_reg[7][11] (\test_adc1_out_reg[7][11] ),
        .\test_adc1_out_reg[7][17] (\test_adc1_out_reg[7][17] ),
        .\test_adc1_out_reg[7][7] (\test_adc1_out_reg[7][7] ),
        .\test_adc1_out_reg[8][11] (\test_adc1_out_reg[8][11] ),
        .\test_adc1_out_reg[8][17] (\test_adc1_out_reg[8][17] ),
        .\test_adc1_out_reg[8][6] (\test_adc1_out_reg[8][6] ),
        .\test_adc1_out_reg[8][7] (\test_adc1_out_reg[8][7] ),
        .\test_adc1_out_reg[9][11] (\test_adc1_out_reg[9][11] ),
        .\test_adc1_out_reg[9][17] (\test_adc1_out_reg[9][17] ),
        .\test_adc2_out_reg[0][10] (\test_adc2_out_reg[0][10] ),
        .\test_adc2_out_reg[0][12] (\test_adc2_out_reg[0][12] ),
        .\test_adc2_out_reg[0][13] (\test_adc2_out_reg[0][13] ),
        .\test_adc2_out_reg[0][14] (\test_adc2_out_reg[0][14] ),
        .\test_adc2_out_reg[0][17] (\test_adc2_out_reg[0][17] ),
        .\test_adc2_out_reg[0][7] (\test_adc2_out_reg[0][7] ),
        .\test_adc2_out_reg[0][9] (\test_adc2_out_reg[0][9] ),
        .\test_adc2_out_reg[10][12] (\test_adc2_out_reg[10][12] ),
        .\test_adc2_out_reg[10][17] (\test_adc2_out_reg[10][17] ),
        .\test_adc2_out_reg[10][6] (\test_adc2_out_reg[10][6] ),
        .\test_adc2_out_reg[10][7] (\test_adc2_out_reg[10][7] ),
        .\test_adc2_out_reg[10][9] (\test_adc2_out_reg[10][9] ),
        .\test_adc2_out_reg[11][12] (\test_adc2_out_reg[11][12] ),
        .\test_adc2_out_reg[11][17] (\test_adc2_out_reg[11][17] ),
        .\test_adc2_out_reg[11][6] (\test_adc2_out_reg[11][6] ),
        .\test_adc2_out_reg[11][9] (\test_adc2_out_reg[11][9] ),
        .\test_adc2_out_reg[12][10] (\test_adc2_out_reg[12][10] ),
        .\test_adc2_out_reg[12][12] (\test_adc2_out_reg[12][12] ),
        .\test_adc2_out_reg[12][17] (\test_adc2_out_reg[12][17] ),
        .\test_adc2_out_reg[12][6] (\test_adc2_out_reg[12][6] ),
        .\test_adc2_out_reg[12][7] (\test_adc2_out_reg[12][7] ),
        .\test_adc2_out_reg[12][9] (\test_adc2_out_reg[12][9] ),
        .\test_adc2_out_reg[13][12] (\test_adc2_out_reg[13][12] ),
        .\test_adc2_out_reg[13][17] (\test_adc2_out_reg[13][17] ),
        .\test_adc2_out_reg[13][6] (\test_adc2_out_reg[13][6] ),
        .\test_adc2_out_reg[13][9] (\test_adc2_out_reg[13][9] ),
        .\test_adc2_out_reg[14][12] (\test_adc2_out_reg[14][12] ),
        .\test_adc2_out_reg[14][17] (\test_adc2_out_reg[14][17] ),
        .\test_adc2_out_reg[14][6] (\test_adc2_out_reg[14][6] ),
        .\test_adc2_out_reg[14][7] (\test_adc2_out_reg[14][7] ),
        .\test_adc2_out_reg[14][9] (\test_adc2_out_reg[14][9] ),
        .\test_adc2_out_reg[15][12] (\test_adc2_out_reg[15][12] ),
        .\test_adc2_out_reg[15][17] (\test_adc2_out_reg[15][17] ),
        .\test_adc2_out_reg[15][6] (\test_adc2_out_reg[15][6] ),
        .\test_adc2_out_reg[15][9] (\test_adc2_out_reg[15][9] ),
        .\test_adc2_out_reg[16][10] (\test_adc2_out_reg[16][10] ),
        .\test_adc2_out_reg[16][12] (\test_adc2_out_reg[16][12] ),
        .\test_adc2_out_reg[16][13] (\test_adc2_out_reg[16][13] ),
        .\test_adc2_out_reg[16][14] (\test_adc2_out_reg[16][14] ),
        .\test_adc2_out_reg[16][17] (\test_adc2_out_reg[16][17] ),
        .\test_adc2_out_reg[16][7] (\test_adc2_out_reg[16][7] ),
        .\test_adc2_out_reg[16][9] (\test_adc2_out_reg[16][9] ),
        .\test_adc2_out_reg[17][12] (\test_adc2_out_reg[17][12] ),
        .\test_adc2_out_reg[17][17] (\test_adc2_out_reg[17][17] ),
        .\test_adc2_out_reg[17][5] (\test_adc2_out_reg[17][5] ),
        .\test_adc2_out_reg[17][7] (\test_adc2_out_reg[17][7] ),
        .\test_adc2_out_reg[17][9] (\test_adc2_out_reg[17][9] ),
        .\test_adc2_out_reg[18][12] (\test_adc2_out_reg[18][12] ),
        .\test_adc2_out_reg[18][17] (\test_adc2_out_reg[18][17] ),
        .\test_adc2_out_reg[18][5] (\test_adc2_out_reg[18][5] ),
        .\test_adc2_out_reg[18][7] (\test_adc2_out_reg[18][7] ),
        .\test_adc2_out_reg[18][9] (\test_adc2_out_reg[18][9] ),
        .\test_adc2_out_reg[19][12] (\test_adc2_out_reg[19][12] ),
        .\test_adc2_out_reg[19][17] (\test_adc2_out_reg[19][17] ),
        .\test_adc2_out_reg[19][5] (\test_adc2_out_reg[19][5] ),
        .\test_adc2_out_reg[19][7] (\test_adc2_out_reg[19][7] ),
        .\test_adc2_out_reg[19][9] (\test_adc2_out_reg[19][9] ),
        .\test_adc2_out_reg[1][12] (\test_adc2_out_reg[1][12] ),
        .\test_adc2_out_reg[1][17] (\test_adc2_out_reg[1][17] ),
        .\test_adc2_out_reg[1][7] (\test_adc2_out_reg[1][7] ),
        .\test_adc2_out_reg[1][9] (\test_adc2_out_reg[1][9] ),
        .\test_adc2_out_reg[20][10] (\test_adc2_out_reg[20][10] ),
        .\test_adc2_out_reg[20][12] (\test_adc2_out_reg[20][12] ),
        .\test_adc2_out_reg[20][17] (\test_adc2_out_reg[20][17] ),
        .\test_adc2_out_reg[20][9] (\test_adc2_out_reg[20][9] ),
        .\test_adc2_out_reg[21][12] (\test_adc2_out_reg[21][12] ),
        .\test_adc2_out_reg[21][17] (\test_adc2_out_reg[21][17] ),
        .\test_adc2_out_reg[21][9] (\test_adc2_out_reg[21][9] ),
        .\test_adc2_out_reg[22][12] (\test_adc2_out_reg[22][12] ),
        .\test_adc2_out_reg[22][17] (\test_adc2_out_reg[22][17] ),
        .\test_adc2_out_reg[22][9] (\test_adc2_out_reg[22][9] ),
        .\test_adc2_out_reg[23][12] (\test_adc2_out_reg[23][12] ),
        .\test_adc2_out_reg[23][17] (\test_adc2_out_reg[23][17] ),
        .\test_adc2_out_reg[23][9] (\test_adc2_out_reg[23][9] ),
        .\test_adc2_out_reg[24][10] (\test_adc2_out_reg[24][10] ),
        .\test_adc2_out_reg[24][12] (\test_adc2_out_reg[24][12] ),
        .\test_adc2_out_reg[24][13] (\test_adc2_out_reg[24][13] ),
        .\test_adc2_out_reg[24][14] (\test_adc2_out_reg[24][14] ),
        .\test_adc2_out_reg[24][17] (\test_adc2_out_reg[24][17] ),
        .\test_adc2_out_reg[24][9] (\test_adc2_out_reg[24][9] ),
        .\test_adc2_out_reg[25][12] (\test_adc2_out_reg[25][12] ),
        .\test_adc2_out_reg[25][17] (\test_adc2_out_reg[25][17] ),
        .\test_adc2_out_reg[25][9] (\test_adc2_out_reg[25][9] ),
        .\test_adc2_out_reg[26][12] (\test_adc2_out_reg[26][12] ),
        .\test_adc2_out_reg[26][17] (\test_adc2_out_reg[26][17] ),
        .\test_adc2_out_reg[26][9] (\test_adc2_out_reg[26][9] ),
        .\test_adc2_out_reg[27][12] (\test_adc2_out_reg[27][12] ),
        .\test_adc2_out_reg[27][17] (\test_adc2_out_reg[27][17] ),
        .\test_adc2_out_reg[27][9] (\test_adc2_out_reg[27][9] ),
        .\test_adc2_out_reg[28][10] (\test_adc2_out_reg[28][10] ),
        .\test_adc2_out_reg[28][12] (\test_adc2_out_reg[28][12] ),
        .\test_adc2_out_reg[28][17] (\test_adc2_out_reg[28][17] ),
        .\test_adc2_out_reg[28][7] (\test_adc2_out_reg[28][7] ),
        .\test_adc2_out_reg[28][9] (\test_adc2_out_reg[28][9] ),
        .\test_adc2_out_reg[29][12] (\test_adc2_out_reg[29][12] ),
        .\test_adc2_out_reg[29][17] (\test_adc2_out_reg[29][17] ),
        .\test_adc2_out_reg[29][7] (\test_adc2_out_reg[29][7] ),
        .\test_adc2_out_reg[29][9] (\test_adc2_out_reg[29][9] ),
        .\test_adc2_out_reg[2][12] (\test_adc2_out_reg[2][12] ),
        .\test_adc2_out_reg[2][17] (\test_adc2_out_reg[2][17] ),
        .\test_adc2_out_reg[30][12] (\test_adc2_out_reg[30][12] ),
        .\test_adc2_out_reg[30][17] (\test_adc2_out_reg[30][17] ),
        .\test_adc2_out_reg[30][7] (\test_adc2_out_reg[30][7] ),
        .\test_adc2_out_reg[30][9] (\test_adc2_out_reg[30][9] ),
        .\test_adc2_out_reg[31][12] (\test_adc2_out_reg[31][12] ),
        .\test_adc2_out_reg[31][17] (\test_adc2_out_reg[31][17] ),
        .\test_adc2_out_reg[31][7] (\test_adc2_out_reg[31][7] ),
        .\test_adc2_out_reg[31][9] (\test_adc2_out_reg[31][9] ),
        .\test_adc2_out_reg[3][12] (\test_adc2_out_reg[3][12] ),
        .\test_adc2_out_reg[3][17] (\test_adc2_out_reg[3][17] ),
        .\test_adc2_out_reg[4][12] (\test_adc2_out_reg[4][12] ),
        .\test_adc2_out_reg[4][17] (\test_adc2_out_reg[4][17] ),
        .\test_adc2_out_reg[5][12] (\test_adc2_out_reg[5][12] ),
        .\test_adc2_out_reg[5][17] (\test_adc2_out_reg[5][17] ),
        .\test_adc2_out_reg[6][12] (\test_adc2_out_reg[6][12] ),
        .\test_adc2_out_reg[6][17] (\test_adc2_out_reg[6][17] ),
        .\test_adc2_out_reg[6][7] (\test_adc2_out_reg[6][7] ),
        .\test_adc2_out_reg[6][9] (\test_adc2_out_reg[6][9] ),
        .\test_adc2_out_reg[7][12] (\test_adc2_out_reg[7][12] ),
        .\test_adc2_out_reg[7][17] (\test_adc2_out_reg[7][17] ),
        .\test_adc2_out_reg[7][7] (\test_adc2_out_reg[7][7] ),
        .\test_adc2_out_reg[7][9] (\test_adc2_out_reg[7][9] ),
        .\test_adc2_out_reg[8][10] (\test_adc2_out_reg[8][10] ),
        .\test_adc2_out_reg[8][12] (\test_adc2_out_reg[8][12] ),
        .\test_adc2_out_reg[8][13] (\test_adc2_out_reg[8][13] ),
        .\test_adc2_out_reg[8][14] (\test_adc2_out_reg[8][14] ),
        .\test_adc2_out_reg[8][17] (\test_adc2_out_reg[8][17] ),
        .\test_adc2_out_reg[8][6] (\test_adc2_out_reg[8][6] ),
        .\test_adc2_out_reg[8][7] (\test_adc2_out_reg[8][7] ),
        .\test_adc2_out_reg[8][9] (\test_adc2_out_reg[8][9] ),
        .\test_adc2_out_reg[9][12] (\test_adc2_out_reg[9][12] ),
        .\test_adc2_out_reg[9][17] (\test_adc2_out_reg[9][17] ),
        .\test_adc2_out_reg[9][6] (\test_adc2_out_reg[9][6] ),
        .\test_adc2_out_reg[9][9] (\test_adc2_out_reg[9][9] ));
  spi_wrap i_spi_wrap
       (.CO(discharge_cnt1),
        .D(\i_common_clkdiv_by_n_discharge/next_count ),
        .DI({i_spi_wrap_n_56,i_spi_wrap_n_57,i_spi_wrap_n_58,i_spi_wrap_n_59}),
        .Q(adc_idx_o[1:0]),
        .S({i_spi_wrap_n_10,i_spi_wrap_n_11,i_spi_wrap_n_12,i_spi_wrap_n_13}),
        .SPI_CLK_I_IBUF_BUFG(SPI_CLK_I_IBUF_BUFG),
        .SPI_MISO_O_TRI(SPI_MISO_O_TRI),
        .\adc_idx_reg[1] (i_spi_wrap_n_9),
        .adc_res1_o_i_8(i_w_icons_mgmt_n_80),
        .amp_gain_g1_o(amp_gain_g1_s),
        .amp_gain_g2_o(amp_gain_g2_s),
        .data_sync1_reg({i_spi_wrap_n_72,i_spi_wrap_n_73,i_spi_wrap_n_74,i_spi_wrap_n_75,i_spi_wrap_n_76,i_spi_wrap_n_77,i_spi_wrap_n_78,i_spi_wrap_n_79,i_spi_wrap_n_80,i_spi_wrap_n_81,i_spi_wrap_n_82,i_spi_wrap_n_83,i_spi_wrap_n_84,i_spi_wrap_n_85,i_spi_wrap_n_86,i_spi_wrap_n_87,i_spi_wrap_n_88,i_spi_wrap_n_89,i_spi_wrap_n_90,i_spi_wrap_n_91}),
        .discharge_cnt0(discharge_cnt0),
        .discharge_cnt1_carry__1(discharge_cnt),
        .div_clk_discharge_o(div_clk_discharge_s),
        .div_clk_stim_o(div_clk_stim_s),
        .en_clk_discharge_s(en_clk_discharge_s),
        .en_clk_stim_s(en_clk_stim_s),
        .en_rec_ch_g1_o(en_rec_ch_g1_s),
        .en_rec_ch_g2_o(en_rec_ch_g2_s),
        .err_stim_o0(err_stim_o0),
        .error_s(error_s),
        .out(rec_sync_en_s),
        .pw_discharge_o(pw_discharge_s),
        .rec_en_s(rec_en_s),
        .\reg_rec_discharge_control_div_clk_discharge_reg[1] (i_spi_wrap_n_93),
        .\reg_rec_discharge_control_div_clk_discharge_reg[2] (i_spi_wrap_n_96),
        .\reg_rec_discharge_control_div_clk_discharge_reg[6] (i_spi_wrap_n_92),
        .\reg_rec_discharge_control_div_clk_discharge_reg[6]_0 (i_spi_wrap_n_95),
        .\reg_rec_discharge_control_pw_discharge_reg[14] ({i_spi_wrap_n_60,i_spi_wrap_n_61,i_spi_wrap_n_62,i_spi_wrap_n_63}),
        .\reg_rec_discharge_control_pw_discharge_reg[14]_0 ({i_spi_wrap_n_64,i_spi_wrap_n_65,i_spi_wrap_n_66,i_spi_wrap_n_67}),
        .\reg_rec_discharge_control_pw_discharge_reg[18] ({i_spi_wrap_n_68,i_spi_wrap_n_69}),
        .\reg_rec_discharge_control_pw_discharge_reg[18]_0 ({i_spi_wrap_n_70,i_spi_wrap_n_71}),
        .\reg_rec_discharge_control_pw_discharge_reg[6] ({i_spi_wrap_n_32,i_spi_wrap_n_33,i_spi_wrap_n_34,i_spi_wrap_n_35}),
        .\reg_rec_stim_control_div_clk_stim_reg[11] ({i_spi_wrap_n_29,i_spi_wrap_n_30,i_spi_wrap_n_31}),
        .\reg_rec_stim_control_div_clk_stim_reg[2] (i_spi_wrap_n_94),
        .\reg_rec_stim_control_div_clk_stim_reg[8] ({i_spi_wrap_n_25,i_spi_wrap_n_26,i_spi_wrap_n_27,i_spi_wrap_n_28}),
        .\reg_stim_mask1_p1_stim_mask1_g1_reg[31] (\i_w_icons_sync_rst/i_common_reset_sync_spi/reset_release_sync ),
        .reset_clk_reg(i_w_icons_mgmt_n_9),
        .set_clk(\i_common_clkdiv_by_n_discharge/set_clk ),
        .set_clk_reg(i_w_icons_mgmt_n_91),
        .\spi_rx_word_reg[0] (\spi_rx_word_reg[0] ),
        .\spi_tx_word_1d_reg[39] (\spi_tx_word_1d_reg[39] ),
        .stim_en_vec_s(stim_en_vec_s),
        .stim_mask_en_o(stim_mask_en_s));
  stim_ctrls_wrap i_stim_ctrls_wrap
       (.clk_stim_s(clk_stim_s),
        .err_stim_o0(err_stim_o0),
        .err_stim_o_reg_0(data_sync1_reg),
        .err_stim_s(err_stim_s));
  w_icons_mgmt i_w_icons_mgmt
       (.CLK_REC_O_OBUF(CLK_REC_O_OBUF),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .CLK_REF_I(CLK_REF_I),
        .D(\i_common_clkdiv_by_n_discharge/next_count ),
        .E(i_w_icons_mgmt_n_74),
        .ERR_CRC_O(ERR_CRC_O),
        .ERR_STIM_O(ERR_STIM_O),
        .\FSM_onehot_stim_discharge_reg[2] (i_rec_ctrl_n_627),
        .Q(i_w_icons_mgmt_n_9),
        .RESET_N_I_IBUF(RESET_N_I_IBUF),
        .S({i_spi_wrap_n_10,i_spi_wrap_n_11,i_spi_wrap_n_12,i_spi_wrap_n_13}),
        .SPI_CLK_I_IBUF_BUFG(SPI_CLK_I_IBUF_BUFG),
        .STIM_XEN_I(STIM_XEN_I),
        .adc_en_o1__1(adc_en_o1__1),
        .adc_idx_o(adc_idx_o),
        .amp_gain_g1_o(amp_gain_g1_s),
        .amp_gain_g2_o(amp_gain_g2_s),
        .clk_adc1_gated_s(clk_adc1_gated_s),
        .clk_adc2_gated_s(clk_adc2_gated_s),
        .clk_stim_s(clk_stim_s),
        .clkdiv_n_reg(clkdiv_n_reg),
        .data_sync0_reg(i_spi_wrap_n_94),
        .data_sync1_reg(rec_sync_en_s),
        .data_sync1_reg_0(data_sync1_reg),
        .data_sync1_reg_1(i_w_icons_mgmt_n_8),
        .data_sync1_reg_10(rec_change_g20),
        .data_sync1_reg_11(rec_change_g10),
        .data_sync1_reg_12(i_w_icons_mgmt_n_157),
        .data_sync1_reg_2({i_w_icons_mgmt_n_10,i_w_icons_mgmt_n_11,i_w_icons_mgmt_n_12,i_w_icons_mgmt_n_13,i_w_icons_mgmt_n_14,i_w_icons_mgmt_n_15,i_w_icons_mgmt_n_16,i_w_icons_mgmt_n_17,i_w_icons_mgmt_n_18,i_w_icons_mgmt_n_19,i_w_icons_mgmt_n_20,i_w_icons_mgmt_n_21,i_w_icons_mgmt_n_22,i_w_icons_mgmt_n_23,i_w_icons_mgmt_n_24,i_w_icons_mgmt_n_25,i_w_icons_mgmt_n_26,i_w_icons_mgmt_n_27,i_w_icons_mgmt_n_28,i_w_icons_mgmt_n_29,i_w_icons_mgmt_n_30,i_w_icons_mgmt_n_31,i_w_icons_mgmt_n_32,i_w_icons_mgmt_n_33,i_w_icons_mgmt_n_34,i_w_icons_mgmt_n_35,i_w_icons_mgmt_n_36,i_w_icons_mgmt_n_37,i_w_icons_mgmt_n_38,i_w_icons_mgmt_n_39,i_w_icons_mgmt_n_40,i_w_icons_mgmt_n_41}),
        .data_sync1_reg_3({i_w_icons_mgmt_n_42,i_w_icons_mgmt_n_43,i_w_icons_mgmt_n_44,i_w_icons_mgmt_n_45,i_w_icons_mgmt_n_46,i_w_icons_mgmt_n_47,i_w_icons_mgmt_n_48,i_w_icons_mgmt_n_49,i_w_icons_mgmt_n_50,i_w_icons_mgmt_n_51,i_w_icons_mgmt_n_52,i_w_icons_mgmt_n_53,i_w_icons_mgmt_n_54,i_w_icons_mgmt_n_55,i_w_icons_mgmt_n_56,i_w_icons_mgmt_n_57,i_w_icons_mgmt_n_58,i_w_icons_mgmt_n_59,i_w_icons_mgmt_n_60,i_w_icons_mgmt_n_61,i_w_icons_mgmt_n_62,i_w_icons_mgmt_n_63,i_w_icons_mgmt_n_64,i_w_icons_mgmt_n_65,i_w_icons_mgmt_n_66,i_w_icons_mgmt_n_67,i_w_icons_mgmt_n_68,i_w_icons_mgmt_n_69,i_w_icons_mgmt_n_70,i_w_icons_mgmt_n_71,i_w_icons_mgmt_n_72,i_w_icons_mgmt_n_73}),
        .data_sync1_reg_4(i_w_icons_mgmt_n_75),
        .data_sync1_reg_5(i_w_icons_mgmt_n_76),
        .data_sync1_reg_6(i_w_icons_mgmt_n_77),
        .data_sync1_reg_7(i_w_icons_mgmt_n_78),
        .data_sync1_reg_8(i_w_icons_mgmt_n_79),
        .data_sync1_reg_9(i_w_icons_mgmt_n_80),
        .\discharge_cnt_reg[19] (i_spi_wrap_n_96),
        .div_clk_discharge_o(div_clk_discharge_s),
        .div_clk_stim_o(div_clk_stim_s),
        .en_clk_discharge_s(en_clk_discharge_s),
        .en_clk_stim_s(en_clk_stim_s),
        .en_rec_ch_g1_o(en_rec_ch_g1_s),
        .en_rec_ch_g2_o(en_rec_ch_g2_s),
        .err_stim_s(err_stim_s),
        .error_s(error_s),
        .imp_adc1_idx__0(imp_adc1_idx__0),
        .\imp_adc2_idx_reg[0] (i_rec_ctrl_n_605),
        .out(\i_w_icons_sync_rst/i_common_reset_sync_spi/reset_release_sync ),
        .\rec_change_g1_reg[31] (en_g1_1d),
        .\rec_change_g2_reg[31] (en_g2_1d),
        .rec_en_s(rec_en_s),
        .\reg_rec_discharge_control_div_clk_discharge_reg[2] (i_w_icons_mgmt_n_91),
        .reset_clk_reg(i_spi_wrap_n_95),
        .reset_clk_reg_0(i_spi_wrap_n_93),
        .resetn_top_sync_o(resetn_top_sync_o),
        .sample_out_adc2_1d_reg(adc_seq),
        .set_clk(\i_common_clkdiv_by_n_discharge/set_clk ),
        .set_clk0_carry_i_1({i_spi_wrap_n_29,i_spi_wrap_n_30,i_spi_wrap_n_31}),
        .set_clk0_carry_i_3({i_spi_wrap_n_25,i_spi_wrap_n_26,i_spi_wrap_n_27,i_spi_wrap_n_28}),
        .set_clk_reg(i_spi_wrap_n_92),
        .stim_mask_en_o(stim_mask_en_s));
endmodule

module w_icons_mgmt
   (resetn_top_sync_o,
    out,
    data_sync1_reg,
    ERR_CRC_O,
    ERR_STIM_O,
    data_sync1_reg_0,
    clk_stim_s,
    set_clk,
    data_sync1_reg_1,
    Q,
    data_sync1_reg_2,
    data_sync1_reg_3,
    E,
    data_sync1_reg_4,
    data_sync1_reg_5,
    data_sync1_reg_6,
    data_sync1_reg_7,
    data_sync1_reg_8,
    data_sync1_reg_9,
    clk_adc1_gated_s,
    clk_adc2_gated_s,
    clkdiv_n_reg,
    D,
    \reg_rec_discharge_control_div_clk_discharge_reg[2] ,
    data_sync1_reg_10,
    data_sync1_reg_11,
    adc_en_o1__1,
    data_sync1_reg_12,
    CLK_REF_I,
    SPI_CLK_I_IBUF_BUFG,
    amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    amp_gain_g2_o,
    en_rec_ch_g1_o,
    en_rec_ch_g2_o,
    en_clk_discharge_s,
    stim_mask_en_o,
    en_clk_stim_s,
    rec_en_s,
    STIM_XEN_I,
    error_s,
    err_stim_s,
    set_clk_reg,
    div_clk_stim_o,
    S,
    set_clk0_carry_i_3,
    set_clk0_carry_i_1,
    imp_adc1_idx__0,
    \imp_adc2_idx_reg[0] ,
    \FSM_onehot_stim_discharge_reg[2] ,
    sample_out_adc2_1d_reg,
    CLK_REC_O_OBUF,
    data_sync0_reg,
    \discharge_cnt_reg[19] ,
    reset_clk_reg,
    reset_clk_reg_0,
    div_clk_discharge_o,
    \rec_change_g2_reg[31] ,
    \rec_change_g1_reg[31] ,
    adc_idx_o,
    RESET_N_I_IBUF);
  output resetn_top_sync_o;
  output out;
  output data_sync1_reg;
  output ERR_CRC_O;
  output ERR_STIM_O;
  output data_sync1_reg_0;
  output clk_stim_s;
  output set_clk;
  output [0:0]data_sync1_reg_1;
  output [0:0]Q;
  output [31:0]data_sync1_reg_2;
  output [31:0]data_sync1_reg_3;
  output [0:0]E;
  output [0:0]data_sync1_reg_4;
  output data_sync1_reg_5;
  output data_sync1_reg_6;
  output data_sync1_reg_7;
  output data_sync1_reg_8;
  output data_sync1_reg_9;
  output clk_adc1_gated_s;
  output clk_adc2_gated_s;
  output clkdiv_n_reg;
  output [6:0]D;
  output \reg_rec_discharge_control_div_clk_discharge_reg[2] ;
  output [31:0]data_sync1_reg_10;
  output [31:0]data_sync1_reg_11;
  output adc_en_o1__1;
  output [0:0]data_sync1_reg_12;
  input CLK_REF_I;
  input SPI_CLK_I_IBUF_BUFG;
  input [31:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input [31:0]amp_gain_g2_o;
  input [31:0]en_rec_ch_g1_o;
  input [31:0]en_rec_ch_g2_o;
  input en_clk_discharge_s;
  input [7:0]stim_mask_en_o;
  input en_clk_stim_s;
  input rec_en_s;
  input STIM_XEN_I;
  input error_s;
  input err_stim_s;
  input set_clk_reg;
  input [10:0]div_clk_stim_o;
  input [3:0]S;
  input [3:0]set_clk0_carry_i_3;
  input [2:0]set_clk0_carry_i_1;
  input [0:0]imp_adc1_idx__0;
  input \imp_adc2_idx_reg[0] ;
  input \FSM_onehot_stim_discharge_reg[2] ;
  input [1:0]sample_out_adc2_1d_reg;
  input CLK_REC_O_OBUF;
  input data_sync0_reg;
  input \discharge_cnt_reg[19] ;
  input reset_clk_reg;
  input reset_clk_reg_0;
  input [2:0]div_clk_discharge_o;
  input [31:0]\rec_change_g2_reg[31] ;
  input [31:0]\rec_change_g1_reg[31] ;
  input [4:0]adc_idx_o;
  input RESET_N_I_IBUF;

  wire CLK_REC_O_OBUF;
  wire CLK_REC_O_OBUF_BUFG;
  wire CLK_REF_I;
  wire [6:0]D;
  wire [0:0]E;
  wire ERR_CRC_O;
  wire ERR_STIM_O;
  wire \FSM_onehot_stim_discharge_reg[2] ;
  wire [0:0]Q;
  wire RESET_N_I_IBUF;
  wire [3:0]S;
  wire SPI_CLK_I_IBUF_BUFG;
  wire STIM_XEN_I;
  wire adc_en_o1__1;
  wire [4:0]adc_idx_o;
  wire [31:0]amp_gain_g1_o;
  wire [31:0]amp_gain_g2_o;
  wire clk_adc1_gated_s;
  wire clk_adc2_gated_s;
  wire clk_stim_s;
  wire clkdiv_n_reg;
  wire data_sync0_reg;
  wire data_sync1_reg;
  wire data_sync1_reg_0;
  wire [0:0]data_sync1_reg_1;
  wire [31:0]data_sync1_reg_10;
  wire [31:0]data_sync1_reg_11;
  wire [0:0]data_sync1_reg_12;
  wire [31:0]data_sync1_reg_2;
  wire [31:0]data_sync1_reg_3;
  wire [0:0]data_sync1_reg_4;
  wire data_sync1_reg_5;
  wire data_sync1_reg_6;
  wire data_sync1_reg_7;
  wire data_sync1_reg_8;
  wire data_sync1_reg_9;
  wire \discharge_cnt_reg[19] ;
  wire [2:0]div_clk_discharge_o;
  wire [10:0]div_clk_stim_o;
  wire en_clk_discharge_s;
  wire en_clk_discharge_sync_s;
  wire en_clk_stim_s;
  wire en_clk_stim_sync_xen_s;
  wire [31:0]en_rec_ch_g1_o;
  wire [31:0]en_rec_ch_g2_o;
  wire err_stim_s;
  wire error_s;
  wire [0:0]imp_adc1_idx__0;
  wire \imp_adc2_idx_reg[0] ;
  wire out;
  wire [31:0]\rec_change_g1_reg[31] ;
  wire [31:0]\rec_change_g2_reg[31] ;
  wire rec_en_s;
  wire \reg_rec_discharge_control_div_clk_discharge_reg[2] ;
  wire reset_clk_reg;
  wire reset_clk_reg_0;
  wire resetn_top_sync_o;
  wire [1:0]sample_out_adc2_1d_reg;
  wire set_clk;
  wire [2:0]set_clk0_carry_i_1;
  wire [3:0]set_clk0_carry_i_3;
  wire set_clk_reg;
  wire [7:0]stim_mask_en_o;

  common_clkdiv_by_n_0 i_common_clkdiv_by_n
       (.CLK_REC_O_OBUF(CLK_REC_O_OBUF),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .E(en_clk_stim_sync_xen_s),
        .S(S),
        .clkdiv_n_reg_0(clk_stim_s),
        .clkdiv_p_reg_0(data_sync1_reg_0),
        .data_sync0_reg(data_sync0_reg),
        .div_clk_stim_o(div_clk_stim_o),
        .set_clk0_carry_i_1_0(set_clk0_carry_i_1),
        .set_clk0_carry_i_3_0(set_clk0_carry_i_3));
  common_clkdiv_by_n__parameterized0 i_common_clkdiv_by_n_discharge
       (.CLK_REC_O_OBUF(CLK_REC_O_OBUF),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .D(D),
        .E(en_clk_discharge_sync_s),
        .Q(Q),
        .clkdiv_n_reg_0(clkdiv_n_reg),
        .clkdiv_n_reg_1(data_sync1_reg_0),
        .\discharge_cnt_reg[19] (\discharge_cnt_reg[19] ),
        .div_clk_discharge_o(div_clk_discharge_o),
        .\reg_rec_discharge_control_div_clk_discharge_reg[2] (\reg_rec_discharge_control_div_clk_discharge_reg[2] ),
        .reset_clk_reg_0(reset_clk_reg),
        .reset_clk_reg_1(reset_clk_reg_0),
        .set_clk_reg_0(set_clk),
        .set_clk_reg_1(set_clk_reg));
  w_icons_sync_rst i_w_icons_sync_rst
       (.CLK_REC_O_OBUF(CLK_REC_O_OBUF),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .CLK_REF_I(CLK_REF_I),
        .E(E),
        .ERR_CRC_O(ERR_CRC_O),
        .ERR_STIM_O(ERR_STIM_O),
        .\FSM_onehot_stim_discharge_reg[2] (\FSM_onehot_stim_discharge_reg[2] ),
        .RESET_N_I_IBUF(RESET_N_I_IBUF),
        .SPI_CLK_I_IBUF_BUFG(SPI_CLK_I_IBUF_BUFG),
        .STIM_XEN_I(STIM_XEN_I),
        .adc_en_o1__1(adc_en_o1__1),
        .adc_idx_o(adc_idx_o),
        .amp_gain_g1_o(amp_gain_g1_o),
        .amp_gain_g2_o(amp_gain_g2_o),
        .clk_adc1_gated_s(clk_adc1_gated_s),
        .clk_adc2_gated_s(clk_adc2_gated_s),
        .data_sync0_reg(clk_stim_s),
        .data_sync1_reg(en_clk_discharge_sync_s),
        .data_sync1_reg_0(data_sync1_reg),
        .data_sync1_reg_1(data_sync1_reg_0),
        .data_sync1_reg_10(data_sync1_reg_9),
        .data_sync1_reg_11(data_sync1_reg_10),
        .data_sync1_reg_12(data_sync1_reg_11),
        .data_sync1_reg_13(data_sync1_reg_12),
        .data_sync1_reg_14(en_clk_stim_sync_xen_s),
        .data_sync1_reg_2(data_sync1_reg_1),
        .data_sync1_reg_3(data_sync1_reg_2),
        .data_sync1_reg_4(data_sync1_reg_3),
        .data_sync1_reg_5(data_sync1_reg_4),
        .data_sync1_reg_6(data_sync1_reg_5),
        .data_sync1_reg_7(data_sync1_reg_6),
        .data_sync1_reg_8(data_sync1_reg_7),
        .data_sync1_reg_9(data_sync1_reg_8),
        .en_clk_discharge_s(en_clk_discharge_s),
        .en_clk_stim_s(en_clk_stim_s),
        .en_rec_ch_g1_o(en_rec_ch_g1_o),
        .en_rec_ch_g2_o(en_rec_ch_g2_o),
        .err_stim_s(err_stim_s),
        .error_s(error_s),
        .imp_adc1_idx__0(imp_adc1_idx__0),
        .\imp_adc2_idx_reg[0] (\imp_adc2_idx_reg[0] ),
        .out(out),
        .\rec_change_g1_reg[31] (\rec_change_g1_reg[31] ),
        .\rec_change_g2_reg[31] (\rec_change_g2_reg[31] ),
        .rec_en_s(rec_en_s),
        .resetn_top_sync_o(resetn_top_sync_o),
        .sample_out_adc2_1d_reg(sample_out_adc2_1d_reg),
        .stim_mask_en_o(stim_mask_en_o));
endmodule

module w_icons_rf
   (en_clk_stim_s,
    rec_en_s,
    en_clk_discharge_s,
    Q,
    err_stim_o0,
    stim_en_vec_s,
    \adc_idx_reg[1] ,
    S,
    \reg_rec_stim_control_div_clk_stim_reg[10]_0 ,
    \reg_rec_stim_control_div_clk_stim_reg[8]_0 ,
    \reg_rec_stim_control_div_clk_stim_reg[11]_0 ,
    \reg_rec_discharge_control_pw_discharge_reg[6]_0 ,
    \reg_rec_discharge_control_pw_discharge_reg[19]_0 ,
    DI,
    \reg_rec_discharge_control_pw_discharge_reg[14]_0 ,
    \reg_rec_discharge_control_pw_discharge_reg[14]_1 ,
    \reg_rec_discharge_control_pw_discharge_reg[18]_0 ,
    \reg_rec_discharge_control_pw_discharge_reg[18]_1 ,
    data_sync1_reg,
    \reg_rec_discharge_control_div_clk_discharge_reg[6]_0 ,
    \reg_rec_discharge_control_div_clk_discharge_reg[1]_0 ,
    \reg_rec_stim_control_div_clk_stim_reg[2]_0 ,
    \reg_rec_discharge_control_div_clk_discharge_reg[6]_1 ,
    \reg_rec_discharge_control_div_clk_discharge_reg[2]_0 ,
    reg_stim_ch3_pulse_p2_stim3_range_reg_0,
    reg_stim_ch3_pulse_p2_stim3_pol_reg_0,
    \reg_rec_discharge_control_pw_discharge_reg[2]_0 ,
    \reg_rec_discharge_control_pw_discharge_reg[3]_0 ,
    \spi_rx_word_reg[11] ,
    en_rec_ch_g2_o,
    en_rec_ch_g1_o,
    amp_gain_g1_o,
    amp_gain_g2_o,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[9]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[10]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[11]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[12]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[13]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[17]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[18]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[19]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[20]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[21]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[22]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[23]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[25]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[26]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[27]_0 ,
    \spi_rx_word_reg[11]_0 ,
    \spi_rx_word_reg[11]_1 ,
    \spi_rx_word_reg[11]_2 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[11]_0 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_0 ,
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_0 ,
    \spi_rx_word_reg[10] ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[10]_0 ,
    \spi_rx_word_reg[10]_0 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[9]_0 ,
    \spi_rx_word_reg[10]_1 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[8]_0 ,
    \spi_rx_word_reg[11]_3 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[7]_0 ,
    \spi_rx_word_reg[10]_2 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[6]_0 ,
    \spi_rx_word_reg[10]_3 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[5]_0 ,
    \spi_rx_word_reg[10]_4 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[4]_0 ,
    stim_mask_en_o,
    \spi_rx_word_reg[10]_5 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[3]_0 ,
    \spi_rx_word_reg[10]_6 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[2]_0 ,
    \spi_rx_word_reg[10]_7 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[1]_0 ,
    \spi_rx_word_reg[10]_8 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[0]_0 ,
    \spi_rx_word_reg[11]_4 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[13]_0 ,
    \spi_rx_word_reg[10]_9 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[12]_0 ,
    \spi_rx_word_reg[10]_10 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[11]_0 ,
    \spi_rx_word_reg[10]_11 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[10]_0 ,
    \spi_rx_word_reg[10]_12 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[9]_0 ,
    \spi_rx_word_reg[10]_13 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[8]_0 ,
    \spi_rx_word_reg[10]_14 ,
    \spi_rx_word_reg[10]_15 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[7]_0 ,
    \spi_rx_word_reg[11]_5 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[6]_0 ,
    \spi_rx_word_reg[11]_6 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[5]_0 ,
    \spi_rx_word_reg[11]_7 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[4]_0 ,
    \spi_rx_word_reg[11]_8 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[3]_0 ,
    \spi_rx_word_reg[11]_9 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[2]_0 ,
    \spi_rx_word_reg[11]_10 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[1]_0 ,
    \spi_rx_word_reg[11]_11 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[0]_0 ,
    \spi_rx_word_reg[11]_12 ,
    \reg_stim_ch3_p0_stim3_ic_reg[5]_0 ,
    \reg_stim_ch3_p0_stim3_interval_reg[15]_0 ,
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 ,
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 ,
    E,
    apb_wdata_s,
    SPI_CLK_I_IBUF_BUFG,
    \reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ,
    \reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ,
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ,
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ,
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ,
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ,
    D,
    adc_res1_o_i_8,
    \imp_adc1_idx[6]_i_2 ,
    discharge_cnt1_carry__1,
    CO,
    out,
    set_clk_reg,
    reset_clk_reg,
    set_clk,
    discharge_cnt0,
    \spi_tx_word_o_reg[14] ,
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ,
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ,
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ,
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ,
    \reg_stim_ch0_p0_stim0_interval_reg[15]_0 ,
    \reg_stim_ch1_p0_stim1_interval_reg[15]_0 ,
    \reg_stim_ch2_p0_stim2_interval_reg[15]_0 ,
    \reg_stim_ch3_p0_stim3_interval_reg[15]_1 ,
    \reg_chip_error_status1_chip_error_load_reg[31]_0 ,
    \reg_chip_error_status2_chip_error_cmd_reg[0]_0 ,
    \reg_adc_amp1_amp_gain_g1_reg[0]_0 ,
    \reg_adc_amp2_amp_gain_g2_reg[31]_0 ,
    \reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ,
    \reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ,
    \reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ,
    \reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ,
    \reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ,
    \reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ,
    \reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ,
    \reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ,
    \reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ,
    \reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ,
    \reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ,
    \reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ,
    \reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ,
    \reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ,
    \reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ,
    \reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ,
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ,
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 );
  output en_clk_stim_s;
  output rec_en_s;
  output en_clk_discharge_s;
  output [2:0]Q;
  output err_stim_o0;
  output [3:0]stim_en_vec_s;
  output \adc_idx_reg[1] ;
  output [3:0]S;
  output [10:0]\reg_rec_stim_control_div_clk_stim_reg[10]_0 ;
  output [3:0]\reg_rec_stim_control_div_clk_stim_reg[8]_0 ;
  output [2:0]\reg_rec_stim_control_div_clk_stim_reg[11]_0 ;
  output [3:0]\reg_rec_discharge_control_pw_discharge_reg[6]_0 ;
  output [19:0]\reg_rec_discharge_control_pw_discharge_reg[19]_0 ;
  output [3:0]DI;
  output [3:0]\reg_rec_discharge_control_pw_discharge_reg[14]_0 ;
  output [3:0]\reg_rec_discharge_control_pw_discharge_reg[14]_1 ;
  output [1:0]\reg_rec_discharge_control_pw_discharge_reg[18]_0 ;
  output [1:0]\reg_rec_discharge_control_pw_discharge_reg[18]_1 ;
  output [19:0]data_sync1_reg;
  output \reg_rec_discharge_control_div_clk_discharge_reg[6]_0 ;
  output \reg_rec_discharge_control_div_clk_discharge_reg[1]_0 ;
  output \reg_rec_stim_control_div_clk_stim_reg[2]_0 ;
  output \reg_rec_discharge_control_div_clk_discharge_reg[6]_1 ;
  output \reg_rec_discharge_control_div_clk_discharge_reg[2]_0 ;
  output reg_stim_ch3_pulse_p2_stim3_range_reg_0;
  output reg_stim_ch3_pulse_p2_stim3_pol_reg_0;
  output \reg_rec_discharge_control_pw_discharge_reg[2]_0 ;
  output \reg_rec_discharge_control_pw_discharge_reg[3]_0 ;
  output \spi_rx_word_reg[11] ;
  output [31:0]en_rec_ch_g2_o;
  output [31:0]en_rec_ch_g1_o;
  output [31:0]amp_gain_g1_o;
  output [31:0]amp_gain_g2_o;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[9]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[10]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[11]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[12]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[13]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[17]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[18]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[19]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[20]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[21]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[22]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[23]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[25]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[26]_0 ;
  output \reg_stim_mask4_p2_stim_mask4_g2_reg[27]_0 ;
  output \spi_rx_word_reg[11]_0 ;
  output \spi_rx_word_reg[11]_1 ;
  output \spi_rx_word_reg[11]_2 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[11]_0 ;
  output [1:0]\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_0 ;
  output [1:0]\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_0 ;
  output \spi_rx_word_reg[10] ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[10]_0 ;
  output \spi_rx_word_reg[10]_0 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[9]_0 ;
  output \spi_rx_word_reg[10]_1 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[8]_0 ;
  output \spi_rx_word_reg[11]_3 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[7]_0 ;
  output \spi_rx_word_reg[10]_2 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[6]_0 ;
  output \spi_rx_word_reg[10]_3 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[5]_0 ;
  output \spi_rx_word_reg[10]_4 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[4]_0 ;
  output [7:0]stim_mask_en_o;
  output \spi_rx_word_reg[10]_5 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[3]_0 ;
  output \spi_rx_word_reg[10]_6 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[2]_0 ;
  output \spi_rx_word_reg[10]_7 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[1]_0 ;
  output \spi_rx_word_reg[10]_8 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[0]_0 ;
  output \spi_rx_word_reg[11]_4 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[13]_0 ;
  output \spi_rx_word_reg[10]_9 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[12]_0 ;
  output \spi_rx_word_reg[10]_10 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[11]_0 ;
  output \spi_rx_word_reg[10]_11 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[10]_0 ;
  output \spi_rx_word_reg[10]_12 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[9]_0 ;
  output \spi_rx_word_reg[10]_13 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[8]_0 ;
  output \spi_rx_word_reg[10]_14 ;
  output \spi_rx_word_reg[10]_15 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[7]_0 ;
  output \spi_rx_word_reg[11]_5 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[6]_0 ;
  output \spi_rx_word_reg[11]_6 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[5]_0 ;
  output \spi_rx_word_reg[11]_7 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[4]_0 ;
  output \spi_rx_word_reg[11]_8 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[3]_0 ;
  output \spi_rx_word_reg[11]_9 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[2]_0 ;
  output \spi_rx_word_reg[11]_10 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[1]_0 ;
  output \spi_rx_word_reg[11]_11 ;
  output \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[0]_0 ;
  output \spi_rx_word_reg[11]_12 ;
  output [1:0]\reg_stim_ch3_p0_stim3_ic_reg[5]_0 ;
  output [1:0]\reg_stim_ch3_p0_stim3_interval_reg[15]_0 ;
  output [13:0]\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 ;
  output [11:0]\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 ;
  input [0:0]E;
  input [31:0]apb_wdata_s;
  input SPI_CLK_I_IBUF_BUFG;
  input \reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ;
  input [0:0]\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ;
  input [0:0]\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ;
  input [0:0]\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ;
  input [0:0]\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ;
  input [0:0]\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ;
  input [6:0]D;
  input adc_res1_o_i_8;
  input [1:0]\imp_adc1_idx[6]_i_2 ;
  input [19:0]discharge_cnt1_carry__1;
  input [0:0]CO;
  input out;
  input set_clk_reg;
  input [0:0]reset_clk_reg;
  input set_clk;
  input [18:0]discharge_cnt0;
  input [4:0]\spi_tx_word_o_reg[14] ;
  input [0:0]\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ;
  input [0:0]\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ;
  input [0:0]\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ;
  input [0:0]\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ;
  input [0:0]\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ;
  input [0:0]\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ;
  input [0:0]\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ;
  input [0:0]\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ;
  input [0:0]\reg_chip_error_status1_chip_error_load_reg[31]_0 ;
  input [0:0]\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ;
  input [0:0]\reg_adc_amp1_amp_gain_g1_reg[0]_0 ;
  input [0:0]\reg_adc_amp2_amp_gain_g2_reg[31]_0 ;
  input [0:0]\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ;
  input [0:0]\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ;
  input [0:0]\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ;
  input [0:0]\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ;
  input [0:0]\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ;
  input [0:0]\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ;
  input [0:0]\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ;
  input [0:0]\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ;
  input [0:0]\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ;
  input [0:0]\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ;
  input [0:0]\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ;
  input [0:0]\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ;
  input [0:0]\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ;
  input [0:0]\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ;
  input [0:0]\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ;
  input [0:0]\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ;
  input [0:0]\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ;
  input [0:0]\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ;

  wire [0:0]CO;
  wire [6:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_stim_discharge[2]_i_6_n_0 ;
  wire [2:0]Q;
  wire [3:0]S;
  wire SPI_CLK_I_IBUF_BUFG;
  wire \adc_idx_reg[1] ;
  wire adc_res1_o_i_8;
  wire [31:0]amp_gain_g1_o;
  wire [31:0]amp_gain_g2_o;
  wire [31:0]apb_wdata_s;
  wire [29:16]data26;
  wire [29:16]data29;
  wire [27:16]data32;
  wire [27:16]data35;
  wire data_sync0_i_3_n_0;
  wire data_sync0_i_4_n_0;
  wire [19:0]data_sync1_reg;
  wire [18:0]discharge_cnt0;
  wire [19:0]discharge_cnt1_carry__1;
  wire \discharge_cnt[12]_i_4_n_0 ;
  wire \discharge_cnt[12]_i_5_n_0 ;
  wire \discharge_cnt[12]_i_6_n_0 ;
  wire \discharge_cnt[12]_i_7_n_0 ;
  wire \discharge_cnt[16]_i_4_n_0 ;
  wire \discharge_cnt[16]_i_5_n_0 ;
  wire \discharge_cnt[16]_i_6_n_0 ;
  wire \discharge_cnt[16]_i_7_n_0 ;
  wire \discharge_cnt[19]_i_4_n_0 ;
  wire \discharge_cnt[19]_i_5_n_0 ;
  wire \discharge_cnt[19]_i_6_n_0 ;
  wire \discharge_cnt[4]_i_4_n_0 ;
  wire \discharge_cnt[4]_i_5_n_0 ;
  wire \discharge_cnt[4]_i_6_n_0 ;
  wire \discharge_cnt[4]_i_7_n_0 ;
  wire \discharge_cnt[8]_i_4_n_0 ;
  wire \discharge_cnt[8]_i_5_n_0 ;
  wire \discharge_cnt[8]_i_6_n_0 ;
  wire \discharge_cnt[8]_i_7_n_0 ;
  wire \discharge_cnt_reg[12]_i_3_n_0 ;
  wire \discharge_cnt_reg[12]_i_3_n_1 ;
  wire \discharge_cnt_reg[12]_i_3_n_2 ;
  wire \discharge_cnt_reg[12]_i_3_n_3 ;
  wire \discharge_cnt_reg[16]_i_3_n_0 ;
  wire \discharge_cnt_reg[16]_i_3_n_1 ;
  wire \discharge_cnt_reg[16]_i_3_n_2 ;
  wire \discharge_cnt_reg[16]_i_3_n_3 ;
  wire \discharge_cnt_reg[19]_i_3_n_2 ;
  wire \discharge_cnt_reg[19]_i_3_n_3 ;
  wire \discharge_cnt_reg[4]_i_3_n_0 ;
  wire \discharge_cnt_reg[4]_i_3_n_1 ;
  wire \discharge_cnt_reg[4]_i_3_n_2 ;
  wire \discharge_cnt_reg[4]_i_3_n_3 ;
  wire \discharge_cnt_reg[8]_i_3_n_0 ;
  wire \discharge_cnt_reg[8]_i_3_n_1 ;
  wire \discharge_cnt_reg[8]_i_3_n_2 ;
  wire \discharge_cnt_reg[8]_i_3_n_3 ;
  wire [7:3]div_clk_discharge_s;
  wire [11:11]div_clk_stim_s;
  wire en_clk_discharge_s;
  wire en_clk_stim_s;
  wire [31:0]en_rec_ch_g1_o;
  wire [31:0]en_rec_ch_g2_o;
  wire err_stim_o0;
  wire err_stim_o_i_100_n_0;
  wire err_stim_o_i_101_n_0;
  wire err_stim_o_i_102_n_0;
  wire err_stim_o_i_103_n_0;
  wire err_stim_o_i_104_n_0;
  wire err_stim_o_i_105_n_0;
  wire err_stim_o_i_106_n_0;
  wire err_stim_o_i_107_n_0;
  wire err_stim_o_i_108_n_0;
  wire err_stim_o_i_109_n_0;
  wire err_stim_o_i_10_n_0;
  wire err_stim_o_i_110_n_0;
  wire err_stim_o_i_111_n_0;
  wire err_stim_o_i_112_n_0;
  wire err_stim_o_i_113_n_0;
  wire err_stim_o_i_114_n_0;
  wire err_stim_o_i_115_n_0;
  wire err_stim_o_i_116_n_0;
  wire err_stim_o_i_117_n_0;
  wire err_stim_o_i_118_n_0;
  wire err_stim_o_i_119_n_0;
  wire err_stim_o_i_11_n_0;
  wire err_stim_o_i_120_n_0;
  wire err_stim_o_i_121_n_0;
  wire err_stim_o_i_122_n_0;
  wire err_stim_o_i_123_n_0;
  wire err_stim_o_i_124_n_0;
  wire err_stim_o_i_125_n_0;
  wire err_stim_o_i_126_n_0;
  wire err_stim_o_i_127_n_0;
  wire err_stim_o_i_128_n_0;
  wire err_stim_o_i_129_n_0;
  wire err_stim_o_i_12_n_0;
  wire err_stim_o_i_130_n_0;
  wire err_stim_o_i_131_n_0;
  wire err_stim_o_i_132_n_0;
  wire err_stim_o_i_133_n_0;
  wire err_stim_o_i_134_n_0;
  wire err_stim_o_i_135_n_0;
  wire err_stim_o_i_136_n_0;
  wire err_stim_o_i_137_n_0;
  wire err_stim_o_i_138_n_0;
  wire err_stim_o_i_139_n_0;
  wire err_stim_o_i_13_n_0;
  wire err_stim_o_i_140_n_0;
  wire err_stim_o_i_141_n_0;
  wire err_stim_o_i_142_n_0;
  wire err_stim_o_i_143_n_0;
  wire err_stim_o_i_144_n_0;
  wire err_stim_o_i_145_n_0;
  wire err_stim_o_i_146_n_0;
  wire err_stim_o_i_147_n_0;
  wire err_stim_o_i_148_n_0;
  wire err_stim_o_i_149_n_0;
  wire err_stim_o_i_14_n_0;
  wire err_stim_o_i_150_n_0;
  wire err_stim_o_i_151_n_0;
  wire err_stim_o_i_152_n_0;
  wire err_stim_o_i_153_n_0;
  wire err_stim_o_i_154_n_0;
  wire err_stim_o_i_155_n_0;
  wire err_stim_o_i_156_n_0;
  wire err_stim_o_i_157_n_0;
  wire err_stim_o_i_158_n_0;
  wire err_stim_o_i_159_n_0;
  wire err_stim_o_i_15_n_0;
  wire err_stim_o_i_160_n_0;
  wire err_stim_o_i_161_n_0;
  wire err_stim_o_i_162_n_0;
  wire err_stim_o_i_163_n_0;
  wire err_stim_o_i_164_n_0;
  wire err_stim_o_i_165_n_0;
  wire err_stim_o_i_166_n_0;
  wire err_stim_o_i_167_n_0;
  wire err_stim_o_i_168_n_0;
  wire err_stim_o_i_169_n_0;
  wire err_stim_o_i_16_n_0;
  wire err_stim_o_i_170_n_0;
  wire err_stim_o_i_171_n_0;
  wire err_stim_o_i_172_n_0;
  wire err_stim_o_i_173_n_0;
  wire err_stim_o_i_174_n_0;
  wire err_stim_o_i_175_n_0;
  wire err_stim_o_i_176_n_0;
  wire err_stim_o_i_177_n_0;
  wire err_stim_o_i_178_n_0;
  wire err_stim_o_i_179_n_0;
  wire err_stim_o_i_17_n_0;
  wire err_stim_o_i_180_n_0;
  wire err_stim_o_i_181_n_0;
  wire err_stim_o_i_182_n_0;
  wire err_stim_o_i_183_n_0;
  wire err_stim_o_i_184_n_0;
  wire err_stim_o_i_185_n_0;
  wire err_stim_o_i_186_n_0;
  wire err_stim_o_i_187_n_0;
  wire err_stim_o_i_188_n_0;
  wire err_stim_o_i_189_n_0;
  wire err_stim_o_i_18_n_0;
  wire err_stim_o_i_190_n_0;
  wire err_stim_o_i_191_n_0;
  wire err_stim_o_i_192_n_0;
  wire err_stim_o_i_193_n_0;
  wire err_stim_o_i_194_n_0;
  wire err_stim_o_i_195_n_0;
  wire err_stim_o_i_196_n_0;
  wire err_stim_o_i_197_n_0;
  wire err_stim_o_i_198_n_0;
  wire err_stim_o_i_199_n_0;
  wire err_stim_o_i_19_n_0;
  wire err_stim_o_i_200_n_0;
  wire err_stim_o_i_201_n_0;
  wire err_stim_o_i_202_n_0;
  wire err_stim_o_i_203_n_0;
  wire err_stim_o_i_204_n_0;
  wire err_stim_o_i_205_n_0;
  wire err_stim_o_i_206_n_0;
  wire err_stim_o_i_207_n_0;
  wire err_stim_o_i_208_n_0;
  wire err_stim_o_i_209_n_0;
  wire err_stim_o_i_20_n_0;
  wire err_stim_o_i_210_n_0;
  wire err_stim_o_i_211_n_0;
  wire err_stim_o_i_212_n_0;
  wire err_stim_o_i_213_n_0;
  wire err_stim_o_i_214_n_0;
  wire err_stim_o_i_215_n_0;
  wire err_stim_o_i_216_n_0;
  wire err_stim_o_i_217_n_0;
  wire err_stim_o_i_218_n_0;
  wire err_stim_o_i_219_n_0;
  wire err_stim_o_i_21_n_0;
  wire err_stim_o_i_220_n_0;
  wire err_stim_o_i_221_n_0;
  wire err_stim_o_i_222_n_0;
  wire err_stim_o_i_223_n_0;
  wire err_stim_o_i_224_n_0;
  wire err_stim_o_i_225_n_0;
  wire err_stim_o_i_226_n_0;
  wire err_stim_o_i_227_n_0;
  wire err_stim_o_i_228_n_0;
  wire err_stim_o_i_229_n_0;
  wire err_stim_o_i_22_n_0;
  wire err_stim_o_i_230_n_0;
  wire err_stim_o_i_231_n_0;
  wire err_stim_o_i_232_n_0;
  wire err_stim_o_i_233_n_0;
  wire err_stim_o_i_234_n_0;
  wire err_stim_o_i_235_n_0;
  wire err_stim_o_i_236_n_0;
  wire err_stim_o_i_237_n_0;
  wire err_stim_o_i_238_n_0;
  wire err_stim_o_i_239_n_0;
  wire err_stim_o_i_23_n_0;
  wire err_stim_o_i_240_n_0;
  wire err_stim_o_i_241_n_0;
  wire err_stim_o_i_242_n_0;
  wire err_stim_o_i_243_n_0;
  wire err_stim_o_i_244_n_0;
  wire err_stim_o_i_245_n_0;
  wire err_stim_o_i_246_n_0;
  wire err_stim_o_i_247_n_0;
  wire err_stim_o_i_248_n_0;
  wire err_stim_o_i_249_n_0;
  wire err_stim_o_i_24_n_0;
  wire err_stim_o_i_250_n_0;
  wire err_stim_o_i_251_n_0;
  wire err_stim_o_i_252_n_0;
  wire err_stim_o_i_253_n_0;
  wire err_stim_o_i_254_n_0;
  wire err_stim_o_i_255_n_0;
  wire err_stim_o_i_256_n_0;
  wire err_stim_o_i_257_n_0;
  wire err_stim_o_i_258_n_0;
  wire err_stim_o_i_259_n_0;
  wire err_stim_o_i_25_n_0;
  wire err_stim_o_i_260_n_0;
  wire err_stim_o_i_261_n_0;
  wire err_stim_o_i_262_n_0;
  wire err_stim_o_i_263_n_0;
  wire err_stim_o_i_264_n_0;
  wire err_stim_o_i_265_n_0;
  wire err_stim_o_i_266_n_0;
  wire err_stim_o_i_267_n_0;
  wire err_stim_o_i_268_n_0;
  wire err_stim_o_i_269_n_0;
  wire err_stim_o_i_26_n_0;
  wire err_stim_o_i_270_n_0;
  wire err_stim_o_i_271_n_0;
  wire err_stim_o_i_272_n_0;
  wire err_stim_o_i_273_n_0;
  wire err_stim_o_i_274_n_0;
  wire err_stim_o_i_275_n_0;
  wire err_stim_o_i_276_n_0;
  wire err_stim_o_i_277_n_0;
  wire err_stim_o_i_278_n_0;
  wire err_stim_o_i_279_n_0;
  wire err_stim_o_i_27_n_0;
  wire err_stim_o_i_280_n_0;
  wire err_stim_o_i_281_n_0;
  wire err_stim_o_i_282_n_0;
  wire err_stim_o_i_283_n_0;
  wire err_stim_o_i_284_n_0;
  wire err_stim_o_i_285_n_0;
  wire err_stim_o_i_286_n_0;
  wire err_stim_o_i_287_n_0;
  wire err_stim_o_i_288_n_0;
  wire err_stim_o_i_289_n_0;
  wire err_stim_o_i_28_n_0;
  wire err_stim_o_i_290_n_0;
  wire err_stim_o_i_291_n_0;
  wire err_stim_o_i_292_n_0;
  wire err_stim_o_i_293_n_0;
  wire err_stim_o_i_294_n_0;
  wire err_stim_o_i_295_n_0;
  wire err_stim_o_i_296_n_0;
  wire err_stim_o_i_297_n_0;
  wire err_stim_o_i_298_n_0;
  wire err_stim_o_i_299_n_0;
  wire err_stim_o_i_29_n_0;
  wire err_stim_o_i_2_n_0;
  wire err_stim_o_i_300_n_0;
  wire err_stim_o_i_301_n_0;
  wire err_stim_o_i_302_n_0;
  wire err_stim_o_i_303_n_0;
  wire err_stim_o_i_304_n_0;
  wire err_stim_o_i_305_n_0;
  wire err_stim_o_i_306_n_0;
  wire err_stim_o_i_307_n_0;
  wire err_stim_o_i_308_n_0;
  wire err_stim_o_i_309_n_0;
  wire err_stim_o_i_30_n_0;
  wire err_stim_o_i_310_n_0;
  wire err_stim_o_i_311_n_0;
  wire err_stim_o_i_312_n_0;
  wire err_stim_o_i_313_n_0;
  wire err_stim_o_i_314_n_0;
  wire err_stim_o_i_315_n_0;
  wire err_stim_o_i_316_n_0;
  wire err_stim_o_i_317_n_0;
  wire err_stim_o_i_318_n_0;
  wire err_stim_o_i_319_n_0;
  wire err_stim_o_i_31_n_0;
  wire err_stim_o_i_320_n_0;
  wire err_stim_o_i_321_n_0;
  wire err_stim_o_i_322_n_0;
  wire err_stim_o_i_323_n_0;
  wire err_stim_o_i_324_n_0;
  wire err_stim_o_i_325_n_0;
  wire err_stim_o_i_326_n_0;
  wire err_stim_o_i_327_n_0;
  wire err_stim_o_i_328_n_0;
  wire err_stim_o_i_329_n_0;
  wire err_stim_o_i_32_n_0;
  wire err_stim_o_i_330_n_0;
  wire err_stim_o_i_331_n_0;
  wire err_stim_o_i_332_n_0;
  wire err_stim_o_i_333_n_0;
  wire err_stim_o_i_334_n_0;
  wire err_stim_o_i_335_n_0;
  wire err_stim_o_i_336_n_0;
  wire err_stim_o_i_337_n_0;
  wire err_stim_o_i_338_n_0;
  wire err_stim_o_i_339_n_0;
  wire err_stim_o_i_33_n_0;
  wire err_stim_o_i_340_n_0;
  wire err_stim_o_i_341_n_0;
  wire err_stim_o_i_342_n_0;
  wire err_stim_o_i_343_n_0;
  wire err_stim_o_i_344_n_0;
  wire err_stim_o_i_345_n_0;
  wire err_stim_o_i_346_n_0;
  wire err_stim_o_i_347_n_0;
  wire err_stim_o_i_348_n_0;
  wire err_stim_o_i_349_n_0;
  wire err_stim_o_i_34_n_0;
  wire err_stim_o_i_350_n_0;
  wire err_stim_o_i_351_n_0;
  wire err_stim_o_i_352_n_0;
  wire err_stim_o_i_353_n_0;
  wire err_stim_o_i_354_n_0;
  wire err_stim_o_i_355_n_0;
  wire err_stim_o_i_356_n_0;
  wire err_stim_o_i_357_n_0;
  wire err_stim_o_i_358_n_0;
  wire err_stim_o_i_359_n_0;
  wire err_stim_o_i_35_n_0;
  wire err_stim_o_i_360_n_0;
  wire err_stim_o_i_361_n_0;
  wire err_stim_o_i_362_n_0;
  wire err_stim_o_i_363_n_0;
  wire err_stim_o_i_364_n_0;
  wire err_stim_o_i_365_n_0;
  wire err_stim_o_i_366_n_0;
  wire err_stim_o_i_367_n_0;
  wire err_stim_o_i_368_n_0;
  wire err_stim_o_i_369_n_0;
  wire err_stim_o_i_36_n_0;
  wire err_stim_o_i_370_n_0;
  wire err_stim_o_i_371_n_0;
  wire err_stim_o_i_372_n_0;
  wire err_stim_o_i_373_n_0;
  wire err_stim_o_i_374_n_0;
  wire err_stim_o_i_375_n_0;
  wire err_stim_o_i_376_n_0;
  wire err_stim_o_i_377_n_0;
  wire err_stim_o_i_378_n_0;
  wire err_stim_o_i_379_n_0;
  wire err_stim_o_i_37_n_0;
  wire err_stim_o_i_380_n_0;
  wire err_stim_o_i_381_n_0;
  wire err_stim_o_i_382_n_0;
  wire err_stim_o_i_383_n_0;
  wire err_stim_o_i_384_n_0;
  wire err_stim_o_i_385_n_0;
  wire err_stim_o_i_386_n_0;
  wire err_stim_o_i_387_n_0;
  wire err_stim_o_i_388_n_0;
  wire err_stim_o_i_389_n_0;
  wire err_stim_o_i_38_n_0;
  wire err_stim_o_i_390_n_0;
  wire err_stim_o_i_391_n_0;
  wire err_stim_o_i_392_n_0;
  wire err_stim_o_i_393_n_0;
  wire err_stim_o_i_394_n_0;
  wire err_stim_o_i_395_n_0;
  wire err_stim_o_i_396_n_0;
  wire err_stim_o_i_397_n_0;
  wire err_stim_o_i_398_n_0;
  wire err_stim_o_i_399_n_0;
  wire err_stim_o_i_39_n_0;
  wire err_stim_o_i_3_n_0;
  wire err_stim_o_i_400_n_0;
  wire err_stim_o_i_401_n_0;
  wire err_stim_o_i_402_n_0;
  wire err_stim_o_i_403_n_0;
  wire err_stim_o_i_404_n_0;
  wire err_stim_o_i_405_n_0;
  wire err_stim_o_i_406_n_0;
  wire err_stim_o_i_407_n_0;
  wire err_stim_o_i_408_n_0;
  wire err_stim_o_i_409_n_0;
  wire err_stim_o_i_40_n_0;
  wire err_stim_o_i_410_n_0;
  wire err_stim_o_i_411_n_0;
  wire err_stim_o_i_412_n_0;
  wire err_stim_o_i_413_n_0;
  wire err_stim_o_i_414_n_0;
  wire err_stim_o_i_415_n_0;
  wire err_stim_o_i_416_n_0;
  wire err_stim_o_i_417_n_0;
  wire err_stim_o_i_418_n_0;
  wire err_stim_o_i_419_n_0;
  wire err_stim_o_i_41_n_0;
  wire err_stim_o_i_420_n_0;
  wire err_stim_o_i_421_n_0;
  wire err_stim_o_i_422_n_0;
  wire err_stim_o_i_423_n_0;
  wire err_stim_o_i_424_n_0;
  wire err_stim_o_i_425_n_0;
  wire err_stim_o_i_426_n_0;
  wire err_stim_o_i_427_n_0;
  wire err_stim_o_i_428_n_0;
  wire err_stim_o_i_429_n_0;
  wire err_stim_o_i_42_n_0;
  wire err_stim_o_i_430_n_0;
  wire err_stim_o_i_431_n_0;
  wire err_stim_o_i_432_n_0;
  wire err_stim_o_i_433_n_0;
  wire err_stim_o_i_434_n_0;
  wire err_stim_o_i_435_n_0;
  wire err_stim_o_i_436_n_0;
  wire err_stim_o_i_437_n_0;
  wire err_stim_o_i_438_n_0;
  wire err_stim_o_i_439_n_0;
  wire err_stim_o_i_43_n_0;
  wire err_stim_o_i_440_n_0;
  wire err_stim_o_i_441_n_0;
  wire err_stim_o_i_442_n_0;
  wire err_stim_o_i_443_n_0;
  wire err_stim_o_i_444_n_0;
  wire err_stim_o_i_445_n_0;
  wire err_stim_o_i_446_n_0;
  wire err_stim_o_i_447_n_0;
  wire err_stim_o_i_448_n_0;
  wire err_stim_o_i_449_n_0;
  wire err_stim_o_i_44_n_0;
  wire err_stim_o_i_450_n_0;
  wire err_stim_o_i_451_n_0;
  wire err_stim_o_i_452_n_0;
  wire err_stim_o_i_453_n_0;
  wire err_stim_o_i_454_n_0;
  wire err_stim_o_i_455_n_0;
  wire err_stim_o_i_456_n_0;
  wire err_stim_o_i_457_n_0;
  wire err_stim_o_i_458_n_0;
  wire err_stim_o_i_459_n_0;
  wire err_stim_o_i_45_n_0;
  wire err_stim_o_i_460_n_0;
  wire err_stim_o_i_461_n_0;
  wire err_stim_o_i_462_n_0;
  wire err_stim_o_i_463_n_0;
  wire err_stim_o_i_464_n_0;
  wire err_stim_o_i_465_n_0;
  wire err_stim_o_i_466_n_0;
  wire err_stim_o_i_467_n_0;
  wire err_stim_o_i_468_n_0;
  wire err_stim_o_i_469_n_0;
  wire err_stim_o_i_46_n_0;
  wire err_stim_o_i_470_n_0;
  wire err_stim_o_i_471_n_0;
  wire err_stim_o_i_472_n_0;
  wire err_stim_o_i_473_n_0;
  wire err_stim_o_i_474_n_0;
  wire err_stim_o_i_475_n_0;
  wire err_stim_o_i_476_n_0;
  wire err_stim_o_i_477_n_0;
  wire err_stim_o_i_478_n_0;
  wire err_stim_o_i_479_n_0;
  wire err_stim_o_i_47_n_0;
  wire err_stim_o_i_480_n_0;
  wire err_stim_o_i_481_n_0;
  wire err_stim_o_i_482_n_0;
  wire err_stim_o_i_483_n_0;
  wire err_stim_o_i_484_n_0;
  wire err_stim_o_i_485_n_0;
  wire err_stim_o_i_486_n_0;
  wire err_stim_o_i_487_n_0;
  wire err_stim_o_i_488_n_0;
  wire err_stim_o_i_489_n_0;
  wire err_stim_o_i_48_n_0;
  wire err_stim_o_i_490_n_0;
  wire err_stim_o_i_491_n_0;
  wire err_stim_o_i_492_n_0;
  wire err_stim_o_i_493_n_0;
  wire err_stim_o_i_494_n_0;
  wire err_stim_o_i_495_n_0;
  wire err_stim_o_i_496_n_0;
  wire err_stim_o_i_497_n_0;
  wire err_stim_o_i_498_n_0;
  wire err_stim_o_i_499_n_0;
  wire err_stim_o_i_49_n_0;
  wire err_stim_o_i_4_n_0;
  wire err_stim_o_i_500_n_0;
  wire err_stim_o_i_501_n_0;
  wire err_stim_o_i_502_n_0;
  wire err_stim_o_i_503_n_0;
  wire err_stim_o_i_504_n_0;
  wire err_stim_o_i_505_n_0;
  wire err_stim_o_i_506_n_0;
  wire err_stim_o_i_507_n_0;
  wire err_stim_o_i_508_n_0;
  wire err_stim_o_i_509_n_0;
  wire err_stim_o_i_50_n_0;
  wire err_stim_o_i_510_n_0;
  wire err_stim_o_i_511_n_0;
  wire err_stim_o_i_512_n_0;
  wire err_stim_o_i_513_n_0;
  wire err_stim_o_i_514_n_0;
  wire err_stim_o_i_515_n_0;
  wire err_stim_o_i_516_n_0;
  wire err_stim_o_i_517_n_0;
  wire err_stim_o_i_518_n_0;
  wire err_stim_o_i_519_n_0;
  wire err_stim_o_i_51_n_0;
  wire err_stim_o_i_520_n_0;
  wire err_stim_o_i_521_n_0;
  wire err_stim_o_i_522_n_0;
  wire err_stim_o_i_523_n_0;
  wire err_stim_o_i_524_n_0;
  wire err_stim_o_i_525_n_0;
  wire err_stim_o_i_526_n_0;
  wire err_stim_o_i_527_n_0;
  wire err_stim_o_i_528_n_0;
  wire err_stim_o_i_529_n_0;
  wire err_stim_o_i_52_n_0;
  wire err_stim_o_i_530_n_0;
  wire err_stim_o_i_531_n_0;
  wire err_stim_o_i_532_n_0;
  wire err_stim_o_i_533_n_0;
  wire err_stim_o_i_534_n_0;
  wire err_stim_o_i_535_n_0;
  wire err_stim_o_i_536_n_0;
  wire err_stim_o_i_537_n_0;
  wire err_stim_o_i_538_n_0;
  wire err_stim_o_i_539_n_0;
  wire err_stim_o_i_53_n_0;
  wire err_stim_o_i_540_n_0;
  wire err_stim_o_i_541_n_0;
  wire err_stim_o_i_542_n_0;
  wire err_stim_o_i_543_n_0;
  wire err_stim_o_i_544_n_0;
  wire err_stim_o_i_545_n_0;
  wire err_stim_o_i_546_n_0;
  wire err_stim_o_i_547_n_0;
  wire err_stim_o_i_548_n_0;
  wire err_stim_o_i_549_n_0;
  wire err_stim_o_i_54_n_0;
  wire err_stim_o_i_550_n_0;
  wire err_stim_o_i_551_n_0;
  wire err_stim_o_i_552_n_0;
  wire err_stim_o_i_553_n_0;
  wire err_stim_o_i_554_n_0;
  wire err_stim_o_i_555_n_0;
  wire err_stim_o_i_556_n_0;
  wire err_stim_o_i_557_n_0;
  wire err_stim_o_i_558_n_0;
  wire err_stim_o_i_559_n_0;
  wire err_stim_o_i_55_n_0;
  wire err_stim_o_i_560_n_0;
  wire err_stim_o_i_561_n_0;
  wire err_stim_o_i_562_n_0;
  wire err_stim_o_i_563_n_0;
  wire err_stim_o_i_564_n_0;
  wire err_stim_o_i_565_n_0;
  wire err_stim_o_i_566_n_0;
  wire err_stim_o_i_567_n_0;
  wire err_stim_o_i_568_n_0;
  wire err_stim_o_i_569_n_0;
  wire err_stim_o_i_56_n_0;
  wire err_stim_o_i_570_n_0;
  wire err_stim_o_i_571_n_0;
  wire err_stim_o_i_572_n_0;
  wire err_stim_o_i_573_n_0;
  wire err_stim_o_i_574_n_0;
  wire err_stim_o_i_575_n_0;
  wire err_stim_o_i_576_n_0;
  wire err_stim_o_i_577_n_0;
  wire err_stim_o_i_578_n_0;
  wire err_stim_o_i_579_n_0;
  wire err_stim_o_i_57_n_0;
  wire err_stim_o_i_580_n_0;
  wire err_stim_o_i_581_n_0;
  wire err_stim_o_i_582_n_0;
  wire err_stim_o_i_583_n_0;
  wire err_stim_o_i_584_n_0;
  wire err_stim_o_i_585_n_0;
  wire err_stim_o_i_586_n_0;
  wire err_stim_o_i_587_n_0;
  wire err_stim_o_i_588_n_0;
  wire err_stim_o_i_589_n_0;
  wire err_stim_o_i_58_n_0;
  wire err_stim_o_i_590_n_0;
  wire err_stim_o_i_591_n_0;
  wire err_stim_o_i_592_n_0;
  wire err_stim_o_i_593_n_0;
  wire err_stim_o_i_594_n_0;
  wire err_stim_o_i_595_n_0;
  wire err_stim_o_i_596_n_0;
  wire err_stim_o_i_597_n_0;
  wire err_stim_o_i_598_n_0;
  wire err_stim_o_i_599_n_0;
  wire err_stim_o_i_59_n_0;
  wire err_stim_o_i_5_n_0;
  wire err_stim_o_i_600_n_0;
  wire err_stim_o_i_601_n_0;
  wire err_stim_o_i_602_n_0;
  wire err_stim_o_i_603_n_0;
  wire err_stim_o_i_604_n_0;
  wire err_stim_o_i_605_n_0;
  wire err_stim_o_i_606_n_0;
  wire err_stim_o_i_607_n_0;
  wire err_stim_o_i_608_n_0;
  wire err_stim_o_i_609_n_0;
  wire err_stim_o_i_60_n_0;
  wire err_stim_o_i_610_n_0;
  wire err_stim_o_i_611_n_0;
  wire err_stim_o_i_612_n_0;
  wire err_stim_o_i_613_n_0;
  wire err_stim_o_i_614_n_0;
  wire err_stim_o_i_615_n_0;
  wire err_stim_o_i_616_n_0;
  wire err_stim_o_i_617_n_0;
  wire err_stim_o_i_618_n_0;
  wire err_stim_o_i_619_n_0;
  wire err_stim_o_i_61_n_0;
  wire err_stim_o_i_620_n_0;
  wire err_stim_o_i_621_n_0;
  wire err_stim_o_i_622_n_0;
  wire err_stim_o_i_623_n_0;
  wire err_stim_o_i_624_n_0;
  wire err_stim_o_i_625_n_0;
  wire err_stim_o_i_626_n_0;
  wire err_stim_o_i_627_n_0;
  wire err_stim_o_i_628_n_0;
  wire err_stim_o_i_629_n_0;
  wire err_stim_o_i_62_n_0;
  wire err_stim_o_i_630_n_0;
  wire err_stim_o_i_631_n_0;
  wire err_stim_o_i_632_n_0;
  wire err_stim_o_i_633_n_0;
  wire err_stim_o_i_634_n_0;
  wire err_stim_o_i_635_n_0;
  wire err_stim_o_i_636_n_0;
  wire err_stim_o_i_637_n_0;
  wire err_stim_o_i_638_n_0;
  wire err_stim_o_i_639_n_0;
  wire err_stim_o_i_63_n_0;
  wire err_stim_o_i_640_n_0;
  wire err_stim_o_i_641_n_0;
  wire err_stim_o_i_642_n_0;
  wire err_stim_o_i_643_n_0;
  wire err_stim_o_i_644_n_0;
  wire err_stim_o_i_645_n_0;
  wire err_stim_o_i_646_n_0;
  wire err_stim_o_i_647_n_0;
  wire err_stim_o_i_648_n_0;
  wire err_stim_o_i_649_n_0;
  wire err_stim_o_i_64_n_0;
  wire err_stim_o_i_650_n_0;
  wire err_stim_o_i_651_n_0;
  wire err_stim_o_i_652_n_0;
  wire err_stim_o_i_653_n_0;
  wire err_stim_o_i_654_n_0;
  wire err_stim_o_i_655_n_0;
  wire err_stim_o_i_656_n_0;
  wire err_stim_o_i_657_n_0;
  wire err_stim_o_i_658_n_0;
  wire err_stim_o_i_659_n_0;
  wire err_stim_o_i_65_n_0;
  wire err_stim_o_i_660_n_0;
  wire err_stim_o_i_661_n_0;
  wire err_stim_o_i_662_n_0;
  wire err_stim_o_i_663_n_0;
  wire err_stim_o_i_664_n_0;
  wire err_stim_o_i_665_n_0;
  wire err_stim_o_i_666_n_0;
  wire err_stim_o_i_667_n_0;
  wire err_stim_o_i_668_n_0;
  wire err_stim_o_i_669_n_0;
  wire err_stim_o_i_66_n_0;
  wire err_stim_o_i_670_n_0;
  wire err_stim_o_i_671_n_0;
  wire err_stim_o_i_672_n_0;
  wire err_stim_o_i_673_n_0;
  wire err_stim_o_i_674_n_0;
  wire err_stim_o_i_675_n_0;
  wire err_stim_o_i_676_n_0;
  wire err_stim_o_i_677_n_0;
  wire err_stim_o_i_678_n_0;
  wire err_stim_o_i_679_n_0;
  wire err_stim_o_i_67_n_0;
  wire err_stim_o_i_680_n_0;
  wire err_stim_o_i_681_n_0;
  wire err_stim_o_i_682_n_0;
  wire err_stim_o_i_683_n_0;
  wire err_stim_o_i_684_n_0;
  wire err_stim_o_i_685_n_0;
  wire err_stim_o_i_686_n_0;
  wire err_stim_o_i_687_n_0;
  wire err_stim_o_i_688_n_0;
  wire err_stim_o_i_689_n_0;
  wire err_stim_o_i_68_n_0;
  wire err_stim_o_i_690_n_0;
  wire err_stim_o_i_691_n_0;
  wire err_stim_o_i_692_n_0;
  wire err_stim_o_i_693_n_0;
  wire err_stim_o_i_694_n_0;
  wire err_stim_o_i_695_n_0;
  wire err_stim_o_i_696_n_0;
  wire err_stim_o_i_697_n_0;
  wire err_stim_o_i_698_n_0;
  wire err_stim_o_i_699_n_0;
  wire err_stim_o_i_69_n_0;
  wire err_stim_o_i_6_n_0;
  wire err_stim_o_i_700_n_0;
  wire err_stim_o_i_701_n_0;
  wire err_stim_o_i_702_n_0;
  wire err_stim_o_i_703_n_0;
  wire err_stim_o_i_704_n_0;
  wire err_stim_o_i_705_n_0;
  wire err_stim_o_i_706_n_0;
  wire err_stim_o_i_707_n_0;
  wire err_stim_o_i_708_n_0;
  wire err_stim_o_i_709_n_0;
  wire err_stim_o_i_70_n_0;
  wire err_stim_o_i_710_n_0;
  wire err_stim_o_i_711_n_0;
  wire err_stim_o_i_712_n_0;
  wire err_stim_o_i_713_n_0;
  wire err_stim_o_i_714_n_0;
  wire err_stim_o_i_715_n_0;
  wire err_stim_o_i_716_n_0;
  wire err_stim_o_i_717_n_0;
  wire err_stim_o_i_718_n_0;
  wire err_stim_o_i_719_n_0;
  wire err_stim_o_i_71_n_0;
  wire err_stim_o_i_720_n_0;
  wire err_stim_o_i_721_n_0;
  wire err_stim_o_i_722_n_0;
  wire err_stim_o_i_723_n_0;
  wire err_stim_o_i_724_n_0;
  wire err_stim_o_i_725_n_0;
  wire err_stim_o_i_726_n_0;
  wire err_stim_o_i_727_n_0;
  wire err_stim_o_i_728_n_0;
  wire err_stim_o_i_729_n_0;
  wire err_stim_o_i_72_n_0;
  wire err_stim_o_i_730_n_0;
  wire err_stim_o_i_731_n_0;
  wire err_stim_o_i_732_n_0;
  wire err_stim_o_i_733_n_0;
  wire err_stim_o_i_734_n_0;
  wire err_stim_o_i_735_n_0;
  wire err_stim_o_i_736_n_0;
  wire err_stim_o_i_737_n_0;
  wire err_stim_o_i_738_n_0;
  wire err_stim_o_i_739_n_0;
  wire err_stim_o_i_73_n_0;
  wire err_stim_o_i_740_n_0;
  wire err_stim_o_i_741_n_0;
  wire err_stim_o_i_742_n_0;
  wire err_stim_o_i_743_n_0;
  wire err_stim_o_i_744_n_0;
  wire err_stim_o_i_745_n_0;
  wire err_stim_o_i_746_n_0;
  wire err_stim_o_i_747_n_0;
  wire err_stim_o_i_748_n_0;
  wire err_stim_o_i_749_n_0;
  wire err_stim_o_i_74_n_0;
  wire err_stim_o_i_750_n_0;
  wire err_stim_o_i_751_n_0;
  wire err_stim_o_i_752_n_0;
  wire err_stim_o_i_753_n_0;
  wire err_stim_o_i_754_n_0;
  wire err_stim_o_i_755_n_0;
  wire err_stim_o_i_756_n_0;
  wire err_stim_o_i_757_n_0;
  wire err_stim_o_i_758_n_0;
  wire err_stim_o_i_759_n_0;
  wire err_stim_o_i_75_n_0;
  wire err_stim_o_i_760_n_0;
  wire err_stim_o_i_761_n_0;
  wire err_stim_o_i_762_n_0;
  wire err_stim_o_i_763_n_0;
  wire err_stim_o_i_764_n_0;
  wire err_stim_o_i_765_n_0;
  wire err_stim_o_i_766_n_0;
  wire err_stim_o_i_767_n_0;
  wire err_stim_o_i_768_n_0;
  wire err_stim_o_i_769_n_0;
  wire err_stim_o_i_76_n_0;
  wire err_stim_o_i_770_n_0;
  wire err_stim_o_i_771_n_0;
  wire err_stim_o_i_772_n_0;
  wire err_stim_o_i_773_n_0;
  wire err_stim_o_i_774_n_0;
  wire err_stim_o_i_775_n_0;
  wire err_stim_o_i_776_n_0;
  wire err_stim_o_i_777_n_0;
  wire err_stim_o_i_778_n_0;
  wire err_stim_o_i_779_n_0;
  wire err_stim_o_i_77_n_0;
  wire err_stim_o_i_780_n_0;
  wire err_stim_o_i_781_n_0;
  wire err_stim_o_i_782_n_0;
  wire err_stim_o_i_783_n_0;
  wire err_stim_o_i_784_n_0;
  wire err_stim_o_i_785_n_0;
  wire err_stim_o_i_786_n_0;
  wire err_stim_o_i_787_n_0;
  wire err_stim_o_i_788_n_0;
  wire err_stim_o_i_789_n_0;
  wire err_stim_o_i_78_n_0;
  wire err_stim_o_i_790_n_0;
  wire err_stim_o_i_791_n_0;
  wire err_stim_o_i_792_n_0;
  wire err_stim_o_i_793_n_0;
  wire err_stim_o_i_794_n_0;
  wire err_stim_o_i_795_n_0;
  wire err_stim_o_i_796_n_0;
  wire err_stim_o_i_797_n_0;
  wire err_stim_o_i_798_n_0;
  wire err_stim_o_i_799_n_0;
  wire err_stim_o_i_79_n_0;
  wire err_stim_o_i_7_n_0;
  wire err_stim_o_i_800_n_0;
  wire err_stim_o_i_801_n_0;
  wire err_stim_o_i_802_n_0;
  wire err_stim_o_i_803_n_0;
  wire err_stim_o_i_804_n_0;
  wire err_stim_o_i_805_n_0;
  wire err_stim_o_i_806_n_0;
  wire err_stim_o_i_807_n_0;
  wire err_stim_o_i_808_n_0;
  wire err_stim_o_i_809_n_0;
  wire err_stim_o_i_80_n_0;
  wire err_stim_o_i_810_n_0;
  wire err_stim_o_i_811_n_0;
  wire err_stim_o_i_812_n_0;
  wire err_stim_o_i_813_n_0;
  wire err_stim_o_i_814_n_0;
  wire err_stim_o_i_815_n_0;
  wire err_stim_o_i_816_n_0;
  wire err_stim_o_i_817_n_0;
  wire err_stim_o_i_818_n_0;
  wire err_stim_o_i_819_n_0;
  wire err_stim_o_i_81_n_0;
  wire err_stim_o_i_820_n_0;
  wire err_stim_o_i_821_n_0;
  wire err_stim_o_i_822_n_0;
  wire err_stim_o_i_823_n_0;
  wire err_stim_o_i_824_n_0;
  wire err_stim_o_i_825_n_0;
  wire err_stim_o_i_826_n_0;
  wire err_stim_o_i_827_n_0;
  wire err_stim_o_i_828_n_0;
  wire err_stim_o_i_829_n_0;
  wire err_stim_o_i_82_n_0;
  wire err_stim_o_i_830_n_0;
  wire err_stim_o_i_831_n_0;
  wire err_stim_o_i_832_n_0;
  wire err_stim_o_i_833_n_0;
  wire err_stim_o_i_834_n_0;
  wire err_stim_o_i_835_n_0;
  wire err_stim_o_i_836_n_0;
  wire err_stim_o_i_837_n_0;
  wire err_stim_o_i_838_n_0;
  wire err_stim_o_i_839_n_0;
  wire err_stim_o_i_83_n_0;
  wire err_stim_o_i_840_n_0;
  wire err_stim_o_i_841_n_0;
  wire err_stim_o_i_842_n_0;
  wire err_stim_o_i_843_n_0;
  wire err_stim_o_i_844_n_0;
  wire err_stim_o_i_845_n_0;
  wire err_stim_o_i_846_n_0;
  wire err_stim_o_i_847_n_0;
  wire err_stim_o_i_848_n_0;
  wire err_stim_o_i_849_n_0;
  wire err_stim_o_i_84_n_0;
  wire err_stim_o_i_850_n_0;
  wire err_stim_o_i_851_n_0;
  wire err_stim_o_i_852_n_0;
  wire err_stim_o_i_853_n_0;
  wire err_stim_o_i_85_n_0;
  wire err_stim_o_i_86_n_0;
  wire err_stim_o_i_87_n_0;
  wire err_stim_o_i_88_n_0;
  wire err_stim_o_i_89_n_0;
  wire err_stim_o_i_8_n_0;
  wire err_stim_o_i_90_n_0;
  wire err_stim_o_i_91_n_0;
  wire err_stim_o_i_92_n_0;
  wire err_stim_o_i_93_n_0;
  wire err_stim_o_i_94_n_0;
  wire err_stim_o_i_95_n_0;
  wire err_stim_o_i_96_n_0;
  wire err_stim_o_i_97_n_0;
  wire err_stim_o_i_98_n_0;
  wire err_stim_o_i_99_n_0;
  wire err_stim_o_i_9_n_0;
  wire [19:1]\i_rec_ctrl/discharge_cnt00_in ;
  wire \imp_adc1_idx[6]_i_10_n_0 ;
  wire \imp_adc1_idx[6]_i_11_n_0 ;
  wire \imp_adc1_idx[6]_i_12_n_0 ;
  wire [1:0]\imp_adc1_idx[6]_i_2 ;
  wire \imp_adc1_idx[6]_i_9_n_0 ;
  wire out;
  wire rec_en_s;
  wire [0:0]\reg_adc_amp1_amp_gain_g1_reg[0]_0 ;
  wire [0:0]\reg_adc_amp2_amp_gain_g2_reg[31]_0 ;
  wire [0:0]\reg_chip_error_status1_chip_error_load_reg[31]_0 ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[0] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[10] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[11] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[12] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[13] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[14] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[15] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[16] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[17] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[18] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[19] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[1] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[20] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[21] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[22] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[23] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[24] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[25] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[26] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[27] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[28] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[29] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[2] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[30] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[31] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[3] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[4] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[5] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[6] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[7] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[8] ;
  wire \reg_chip_error_status1_chip_error_load_reg_n_0_[9] ;
  wire [0:0]\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ;
  wire \reg_chip_error_status2_chip_error_cmd_reg_n_0_[0] ;
  wire \reg_chip_error_status2_chip_error_cmd_reg_n_0_[1] ;
  wire \reg_chip_error_status2_chip_error_cmd_reg_n_0_[2] ;
  wire \reg_chip_error_status2_chip_error_cmd_reg_n_0_[3] ;
  wire \reg_chip_error_status2_chip_error_crc5_reg_n_0_[0] ;
  wire \reg_chip_error_status2_chip_error_crc5_reg_n_0_[1] ;
  wire \reg_chip_error_status2_chip_error_crc5_reg_n_0_[2] ;
  wire \reg_chip_error_status2_chip_error_crc5_reg_n_0_[3] ;
  wire \reg_chip_error_status2_chip_error_crc5_reg_n_0_[4] ;
  wire [0:0]\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ;
  wire [0:0]\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ;
  wire [0:0]\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ;
  wire \reg_rec_discharge_control_div_clk_discharge_reg[1]_0 ;
  wire \reg_rec_discharge_control_div_clk_discharge_reg[2]_0 ;
  wire \reg_rec_discharge_control_div_clk_discharge_reg[6]_0 ;
  wire \reg_rec_discharge_control_div_clk_discharge_reg[6]_1 ;
  wire [3:0]\reg_rec_discharge_control_pw_discharge_reg[14]_0 ;
  wire [3:0]\reg_rec_discharge_control_pw_discharge_reg[14]_1 ;
  wire [1:0]\reg_rec_discharge_control_pw_discharge_reg[18]_0 ;
  wire [1:0]\reg_rec_discharge_control_pw_discharge_reg[18]_1 ;
  wire [19:0]\reg_rec_discharge_control_pw_discharge_reg[19]_0 ;
  wire \reg_rec_discharge_control_pw_discharge_reg[2]_0 ;
  wire \reg_rec_discharge_control_pw_discharge_reg[3]_0 ;
  wire [3:0]\reg_rec_discharge_control_pw_discharge_reg[6]_0 ;
  wire [10:0]\reg_rec_stim_control_div_clk_stim_reg[10]_0 ;
  wire [2:0]\reg_rec_stim_control_div_clk_stim_reg[11]_0 ;
  wire \reg_rec_stim_control_div_clk_stim_reg[2]_0 ;
  wire [3:0]\reg_rec_stim_control_div_clk_stim_reg[8]_0 ;
  wire \reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[0] ;
  wire \reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[1] ;
  wire \reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[2] ;
  wire \reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[3] ;
  wire \reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[4] ;
  wire \reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[5] ;
  wire \reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[6] ;
  wire \reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[7] ;
  wire \reg_stim_ch0_p0_stim0_ic_reg_n_0_[0] ;
  wire \reg_stim_ch0_p0_stim0_ic_reg_n_0_[1] ;
  wire \reg_stim_ch0_p0_stim0_ic_reg_n_0_[2] ;
  wire \reg_stim_ch0_p0_stim0_ic_reg_n_0_[3] ;
  wire \reg_stim_ch0_p0_stim0_ic_reg_n_0_[4] ;
  wire \reg_stim_ch0_p0_stim0_ic_reg_n_0_[5] ;
  wire \reg_stim_ch0_p0_stim0_ic_reg_n_0_[6] ;
  wire \reg_stim_ch0_p0_stim0_ic_reg_n_0_[7] ;
  wire [0:0]\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[0] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[10] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[11] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[12] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[13] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[14] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[15] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[1] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[2] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[3] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[4] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[5] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[6] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[7] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[8] ;
  wire \reg_stim_ch0_p0_stim0_interval_reg_n_0_[9] ;
  wire [0:0]\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ;
  wire reg_stim_ch0_pulse_p2_stim0_pol_reg_n_0;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[0] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[10] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[11] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[12] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[13] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[1] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[2] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[3] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[4] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[5] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[6] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[7] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[8] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[9] ;
  wire [0:0]\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[0] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[10] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[11] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[1] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[2] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[3] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[4] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[5] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[6] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[7] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[8] ;
  wire \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[9] ;
  wire reg_stim_ch0_pulse_p2_stim0_range_reg_n_0;
  wire \reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[0] ;
  wire \reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[1] ;
  wire \reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[2] ;
  wire \reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[3] ;
  wire \reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[4] ;
  wire \reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[5] ;
  wire \reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[6] ;
  wire \reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[7] ;
  wire \reg_stim_ch1_p0_stim1_ic_reg_n_0_[0] ;
  wire \reg_stim_ch1_p0_stim1_ic_reg_n_0_[1] ;
  wire \reg_stim_ch1_p0_stim1_ic_reg_n_0_[2] ;
  wire \reg_stim_ch1_p0_stim1_ic_reg_n_0_[3] ;
  wire \reg_stim_ch1_p0_stim1_ic_reg_n_0_[4] ;
  wire \reg_stim_ch1_p0_stim1_ic_reg_n_0_[5] ;
  wire \reg_stim_ch1_p0_stim1_ic_reg_n_0_[6] ;
  wire \reg_stim_ch1_p0_stim1_ic_reg_n_0_[7] ;
  wire [0:0]\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[0] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[10] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[11] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[12] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[13] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[14] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[15] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[1] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[2] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[3] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[4] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[5] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[6] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[7] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[8] ;
  wire \reg_stim_ch1_p0_stim1_interval_reg_n_0_[9] ;
  wire [0:0]\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ;
  wire reg_stim_ch1_pulse_p2_stim1_pol_reg_n_0;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[0] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[10] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[11] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[12] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[13] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[1] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[2] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[3] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[4] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[5] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[6] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[7] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[8] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[9] ;
  wire [0:0]\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[0] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[10] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[11] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[1] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[2] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[3] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[4] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[5] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[6] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[7] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[8] ;
  wire \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[9] ;
  wire reg_stim_ch1_pulse_p2_stim1_range_reg_n_0;
  wire \reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[0] ;
  wire \reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[1] ;
  wire \reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[2] ;
  wire \reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[3] ;
  wire \reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[4] ;
  wire \reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[5] ;
  wire \reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[6] ;
  wire \reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[7] ;
  wire \reg_stim_ch2_p0_stim2_ic_reg_n_0_[0] ;
  wire \reg_stim_ch2_p0_stim2_ic_reg_n_0_[1] ;
  wire \reg_stim_ch2_p0_stim2_ic_reg_n_0_[2] ;
  wire \reg_stim_ch2_p0_stim2_ic_reg_n_0_[3] ;
  wire \reg_stim_ch2_p0_stim2_ic_reg_n_0_[4] ;
  wire \reg_stim_ch2_p0_stim2_ic_reg_n_0_[5] ;
  wire \reg_stim_ch2_p0_stim2_ic_reg_n_0_[6] ;
  wire \reg_stim_ch2_p0_stim2_ic_reg_n_0_[7] ;
  wire [0:0]\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[0] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[10] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[11] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[12] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[13] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[14] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[15] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[1] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[2] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[3] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[4] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[5] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[6] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[7] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[8] ;
  wire \reg_stim_ch2_p0_stim2_interval_reg_n_0_[9] ;
  wire [1:0]\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_0 ;
  wire [0:0]\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ;
  wire reg_stim_ch2_pulse_p2_stim2_pol_reg_n_0;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[0] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[10] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[11] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[12] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[13] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[1] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[2] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[3] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[4] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[5] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[6] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[7] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[8] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[9] ;
  wire [0:0]\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[0] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[10] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[11] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[1] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[2] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[3] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[4] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[5] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[6] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[7] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[8] ;
  wire \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[9] ;
  wire reg_stim_ch2_pulse_p2_stim2_range_reg_n_0;
  wire \reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[0] ;
  wire \reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[1] ;
  wire \reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[2] ;
  wire \reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[3] ;
  wire \reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[4] ;
  wire \reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[5] ;
  wire \reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[6] ;
  wire \reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[7] ;
  wire [1:0]\reg_stim_ch3_p0_stim3_ic_reg[5]_0 ;
  wire \reg_stim_ch3_p0_stim3_ic_reg_n_0_[0] ;
  wire \reg_stim_ch3_p0_stim3_ic_reg_n_0_[1] ;
  wire \reg_stim_ch3_p0_stim3_ic_reg_n_0_[2] ;
  wire \reg_stim_ch3_p0_stim3_ic_reg_n_0_[3] ;
  wire \reg_stim_ch3_p0_stim3_ic_reg_n_0_[6] ;
  wire \reg_stim_ch3_p0_stim3_ic_reg_n_0_[7] ;
  wire [1:0]\reg_stim_ch3_p0_stim3_interval_reg[15]_0 ;
  wire [0:0]\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[0] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[10] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[11] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[12] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[13] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[1] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[2] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[3] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[4] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[5] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[6] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[7] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[8] ;
  wire \reg_stim_ch3_p0_stim3_interval_reg_n_0_[9] ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[0]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[10]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[11]_0 ;
  wire [1:0]\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_0 ;
  wire [0:0]\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[1]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[2]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[3]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[4]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[5]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[6]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[7]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[8]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[9]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[0]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[10]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[11]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[12]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[13]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[1]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[2]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[3]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[4]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[5]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[6]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[7]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[8]_0 ;
  wire \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[9]_0 ;
  wire reg_stim_ch3_pulse_p2_stim3_pol_reg_0;
  wire reg_stim_ch3_pulse_p2_stim3_pol_reg_n_0;
  wire [13:0]\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 ;
  wire [11:0]\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 ;
  wire [0:0]\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ;
  wire reg_stim_ch3_pulse_p2_stim3_range_reg_0;
  wire reg_stim_ch3_pulse_p2_stim3_range_reg_n_0;
  wire [0:0]\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ;
  wire [0:0]\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ;
  wire [0:0]\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ;
  wire \reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ;
  wire [0:0]\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ;
  wire [0:0]\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ;
  wire [0:0]\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ;
  wire [0:0]\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ;
  wire [0:0]\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ;
  wire [0:0]\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[10]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[11]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[12]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[13]_0 ;
  wire [0:0]\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[17]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[18]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[19]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[20]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[21]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[22]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[23]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[25]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[26]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[27]_0 ;
  wire \reg_stim_mask4_p2_stim_mask4_g2_reg[9]_0 ;
  wire [0:0]\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ;
  wire [0:0]\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ;
  wire [0:0]\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ;
  wire [0:0]\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ;
  wire [0:0]\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ;
  wire [0:0]\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ;
  wire reset_clk_i_4_n_0;
  wire reset_clk_i_5_n_0;
  wire reset_clk_i_6_n_0;
  wire reset_clk_i_7_n_0;
  wire [0:0]reset_clk_reg;
  wire set_clk;
  wire set_clk_i_2_n_0;
  wire set_clk_i_3_n_0;
  wire set_clk_i_4_n_0;
  wire set_clk_i_6_n_0;
  wire set_clk_i_7_n_0;
  wire set_clk_reg;
  wire \spi_rx_word_reg[10] ;
  wire \spi_rx_word_reg[10]_0 ;
  wire \spi_rx_word_reg[10]_1 ;
  wire \spi_rx_word_reg[10]_10 ;
  wire \spi_rx_word_reg[10]_11 ;
  wire \spi_rx_word_reg[10]_12 ;
  wire \spi_rx_word_reg[10]_13 ;
  wire \spi_rx_word_reg[10]_14 ;
  wire \spi_rx_word_reg[10]_15 ;
  wire \spi_rx_word_reg[10]_2 ;
  wire \spi_rx_word_reg[10]_3 ;
  wire \spi_rx_word_reg[10]_4 ;
  wire \spi_rx_word_reg[10]_5 ;
  wire \spi_rx_word_reg[10]_6 ;
  wire \spi_rx_word_reg[10]_7 ;
  wire \spi_rx_word_reg[10]_8 ;
  wire \spi_rx_word_reg[10]_9 ;
  wire \spi_rx_word_reg[11] ;
  wire \spi_rx_word_reg[11]_0 ;
  wire \spi_rx_word_reg[11]_1 ;
  wire \spi_rx_word_reg[11]_10 ;
  wire \spi_rx_word_reg[11]_11 ;
  wire \spi_rx_word_reg[11]_12 ;
  wire \spi_rx_word_reg[11]_2 ;
  wire \spi_rx_word_reg[11]_3 ;
  wire \spi_rx_word_reg[11]_4 ;
  wire \spi_rx_word_reg[11]_5 ;
  wire \spi_rx_word_reg[11]_6 ;
  wire \spi_rx_word_reg[11]_7 ;
  wire \spi_rx_word_reg[11]_8 ;
  wire \spi_rx_word_reg[11]_9 ;
  wire \spi_tx_word_o[0]_i_10_n_0 ;
  wire \spi_tx_word_o[0]_i_11_n_0 ;
  wire \spi_tx_word_o[0]_i_12_n_0 ;
  wire \spi_tx_word_o[0]_i_13_n_0 ;
  wire \spi_tx_word_o[0]_i_14_n_0 ;
  wire \spi_tx_word_o[0]_i_15_n_0 ;
  wire \spi_tx_word_o[0]_i_16_n_0 ;
  wire \spi_tx_word_o[0]_i_17_n_0 ;
  wire \spi_tx_word_o[10]_i_12_n_0 ;
  wire \spi_tx_word_o[10]_i_13_n_0 ;
  wire \spi_tx_word_o[10]_i_14_n_0 ;
  wire \spi_tx_word_o[10]_i_15_n_0 ;
  wire \spi_tx_word_o[10]_i_5_n_0 ;
  wire \spi_tx_word_o[10]_i_6_n_0 ;
  wire \spi_tx_word_o[10]_i_7_n_0 ;
  wire \spi_tx_word_o[10]_i_8_n_0 ;
  wire \spi_tx_word_o[11]_i_12_n_0 ;
  wire \spi_tx_word_o[11]_i_13_n_0 ;
  wire \spi_tx_word_o[11]_i_14_n_0 ;
  wire \spi_tx_word_o[11]_i_15_n_0 ;
  wire \spi_tx_word_o[11]_i_5_n_0 ;
  wire \spi_tx_word_o[11]_i_6_n_0 ;
  wire \spi_tx_word_o[11]_i_7_n_0 ;
  wire \spi_tx_word_o[11]_i_8_n_0 ;
  wire \spi_tx_word_o[12]_i_12_n_0 ;
  wire \spi_tx_word_o[12]_i_13_n_0 ;
  wire \spi_tx_word_o[12]_i_14_n_0 ;
  wire \spi_tx_word_o[12]_i_15_n_0 ;
  wire \spi_tx_word_o[12]_i_5_n_0 ;
  wire \spi_tx_word_o[12]_i_6_n_0 ;
  wire \spi_tx_word_o[12]_i_7_n_0 ;
  wire \spi_tx_word_o[12]_i_8_n_0 ;
  wire \spi_tx_word_o[13]_i_12_n_0 ;
  wire \spi_tx_word_o[13]_i_13_n_0 ;
  wire \spi_tx_word_o[13]_i_14_n_0 ;
  wire \spi_tx_word_o[13]_i_15_n_0 ;
  wire \spi_tx_word_o[13]_i_5_n_0 ;
  wire \spi_tx_word_o[13]_i_6_n_0 ;
  wire \spi_tx_word_o[13]_i_7_n_0 ;
  wire \spi_tx_word_o[13]_i_8_n_0 ;
  wire \spi_tx_word_o[14]_i_10_n_0 ;
  wire \spi_tx_word_o[14]_i_11_n_0 ;
  wire \spi_tx_word_o[14]_i_12_n_0 ;
  wire \spi_tx_word_o[14]_i_13_n_0 ;
  wire \spi_tx_word_o[14]_i_4_n_0 ;
  wire \spi_tx_word_o[14]_i_7_n_0 ;
  wire \spi_tx_word_o[14]_i_8_n_0 ;
  wire \spi_tx_word_o[14]_i_9_n_0 ;
  wire \spi_tx_word_o[15]_i_10_n_0 ;
  wire \spi_tx_word_o[15]_i_11_n_0 ;
  wire \spi_tx_word_o[15]_i_12_n_0 ;
  wire \spi_tx_word_o[15]_i_13_n_0 ;
  wire \spi_tx_word_o[15]_i_4_n_0 ;
  wire \spi_tx_word_o[15]_i_7_n_0 ;
  wire \spi_tx_word_o[15]_i_8_n_0 ;
  wire \spi_tx_word_o[15]_i_9_n_0 ;
  wire \spi_tx_word_o[16]_i_10_n_0 ;
  wire \spi_tx_word_o[16]_i_11_n_0 ;
  wire \spi_tx_word_o[16]_i_12_n_0 ;
  wire \spi_tx_word_o[16]_i_13_n_0 ;
  wire \spi_tx_word_o[16]_i_14_n_0 ;
  wire \spi_tx_word_o[16]_i_15_n_0 ;
  wire \spi_tx_word_o[16]_i_7_n_0 ;
  wire \spi_tx_word_o[16]_i_9_n_0 ;
  wire \spi_tx_word_o[17]_i_12_n_0 ;
  wire \spi_tx_word_o[17]_i_13_n_0 ;
  wire \spi_tx_word_o[17]_i_14_n_0 ;
  wire \spi_tx_word_o[17]_i_15_n_0 ;
  wire \spi_tx_word_o[17]_i_5_n_0 ;
  wire \spi_tx_word_o[17]_i_6_n_0 ;
  wire \spi_tx_word_o[17]_i_7_n_0 ;
  wire \spi_tx_word_o[17]_i_8_n_0 ;
  wire \spi_tx_word_o[18]_i_12_n_0 ;
  wire \spi_tx_word_o[18]_i_13_n_0 ;
  wire \spi_tx_word_o[18]_i_14_n_0 ;
  wire \spi_tx_word_o[18]_i_15_n_0 ;
  wire \spi_tx_word_o[18]_i_5_n_0 ;
  wire \spi_tx_word_o[18]_i_6_n_0 ;
  wire \spi_tx_word_o[18]_i_7_n_0 ;
  wire \spi_tx_word_o[18]_i_8_n_0 ;
  wire \spi_tx_word_o[19]_i_12_n_0 ;
  wire \spi_tx_word_o[19]_i_13_n_0 ;
  wire \spi_tx_word_o[19]_i_14_n_0 ;
  wire \spi_tx_word_o[19]_i_15_n_0 ;
  wire \spi_tx_word_o[19]_i_5_n_0 ;
  wire \spi_tx_word_o[19]_i_6_n_0 ;
  wire \spi_tx_word_o[19]_i_7_n_0 ;
  wire \spi_tx_word_o[19]_i_8_n_0 ;
  wire \spi_tx_word_o[1]_i_10_n_0 ;
  wire \spi_tx_word_o[1]_i_11_n_0 ;
  wire \spi_tx_word_o[1]_i_12_n_0 ;
  wire \spi_tx_word_o[1]_i_13_n_0 ;
  wire \spi_tx_word_o[1]_i_14_n_0 ;
  wire \spi_tx_word_o[1]_i_15_n_0 ;
  wire \spi_tx_word_o[1]_i_16_n_0 ;
  wire \spi_tx_word_o[1]_i_17_n_0 ;
  wire \spi_tx_word_o[20]_i_12_n_0 ;
  wire \spi_tx_word_o[20]_i_13_n_0 ;
  wire \spi_tx_word_o[20]_i_14_n_0 ;
  wire \spi_tx_word_o[20]_i_15_n_0 ;
  wire \spi_tx_word_o[20]_i_5_n_0 ;
  wire \spi_tx_word_o[20]_i_6_n_0 ;
  wire \spi_tx_word_o[20]_i_7_n_0 ;
  wire \spi_tx_word_o[20]_i_8_n_0 ;
  wire \spi_tx_word_o[21]_i_12_n_0 ;
  wire \spi_tx_word_o[21]_i_13_n_0 ;
  wire \spi_tx_word_o[21]_i_14_n_0 ;
  wire \spi_tx_word_o[21]_i_15_n_0 ;
  wire \spi_tx_word_o[21]_i_5_n_0 ;
  wire \spi_tx_word_o[21]_i_6_n_0 ;
  wire \spi_tx_word_o[21]_i_7_n_0 ;
  wire \spi_tx_word_o[21]_i_8_n_0 ;
  wire \spi_tx_word_o[22]_i_12_n_0 ;
  wire \spi_tx_word_o[22]_i_13_n_0 ;
  wire \spi_tx_word_o[22]_i_14_n_0 ;
  wire \spi_tx_word_o[22]_i_15_n_0 ;
  wire \spi_tx_word_o[22]_i_5_n_0 ;
  wire \spi_tx_word_o[22]_i_6_n_0 ;
  wire \spi_tx_word_o[22]_i_7_n_0 ;
  wire \spi_tx_word_o[22]_i_8_n_0 ;
  wire \spi_tx_word_o[23]_i_12_n_0 ;
  wire \spi_tx_word_o[23]_i_13_n_0 ;
  wire \spi_tx_word_o[23]_i_14_n_0 ;
  wire \spi_tx_word_o[23]_i_15_n_0 ;
  wire \spi_tx_word_o[23]_i_5_n_0 ;
  wire \spi_tx_word_o[23]_i_6_n_0 ;
  wire \spi_tx_word_o[23]_i_7_n_0 ;
  wire \spi_tx_word_o[23]_i_8_n_0 ;
  wire \spi_tx_word_o[24]_i_11_n_0 ;
  wire \spi_tx_word_o[24]_i_15_n_0 ;
  wire \spi_tx_word_o[24]_i_16_n_0 ;
  wire \spi_tx_word_o[24]_i_17_n_0 ;
  wire \spi_tx_word_o[24]_i_18_n_0 ;
  wire \spi_tx_word_o[24]_i_19_n_0 ;
  wire \spi_tx_word_o[24]_i_20_n_0 ;
  wire \spi_tx_word_o[24]_i_21_n_0 ;
  wire \spi_tx_word_o[25]_i_12_n_0 ;
  wire \spi_tx_word_o[25]_i_13_n_0 ;
  wire \spi_tx_word_o[25]_i_14_n_0 ;
  wire \spi_tx_word_o[25]_i_15_n_0 ;
  wire \spi_tx_word_o[25]_i_5_n_0 ;
  wire \spi_tx_word_o[25]_i_6_n_0 ;
  wire \spi_tx_word_o[25]_i_7_n_0 ;
  wire \spi_tx_word_o[25]_i_8_n_0 ;
  wire \spi_tx_word_o[26]_i_12_n_0 ;
  wire \spi_tx_word_o[26]_i_13_n_0 ;
  wire \spi_tx_word_o[26]_i_14_n_0 ;
  wire \spi_tx_word_o[26]_i_15_n_0 ;
  wire \spi_tx_word_o[26]_i_5_n_0 ;
  wire \spi_tx_word_o[26]_i_6_n_0 ;
  wire \spi_tx_word_o[26]_i_7_n_0 ;
  wire \spi_tx_word_o[26]_i_8_n_0 ;
  wire \spi_tx_word_o[27]_i_12_n_0 ;
  wire \spi_tx_word_o[27]_i_13_n_0 ;
  wire \spi_tx_word_o[27]_i_14_n_0 ;
  wire \spi_tx_word_o[27]_i_15_n_0 ;
  wire \spi_tx_word_o[27]_i_5_n_0 ;
  wire \spi_tx_word_o[27]_i_6_n_0 ;
  wire \spi_tx_word_o[27]_i_7_n_0 ;
  wire \spi_tx_word_o[27]_i_8_n_0 ;
  wire \spi_tx_word_o[28]_i_10_n_0 ;
  wire \spi_tx_word_o[28]_i_11_n_0 ;
  wire \spi_tx_word_o[28]_i_12_n_0 ;
  wire \spi_tx_word_o[28]_i_13_n_0 ;
  wire \spi_tx_word_o[28]_i_14_n_0 ;
  wire \spi_tx_word_o[28]_i_7_n_0 ;
  wire \spi_tx_word_o[28]_i_8_n_0 ;
  wire \spi_tx_word_o[28]_i_9_n_0 ;
  wire \spi_tx_word_o[29]_i_10_n_0 ;
  wire \spi_tx_word_o[29]_i_11_n_0 ;
  wire \spi_tx_word_o[29]_i_12_n_0 ;
  wire \spi_tx_word_o[29]_i_13_n_0 ;
  wire \spi_tx_word_o[29]_i_14_n_0 ;
  wire \spi_tx_word_o[29]_i_7_n_0 ;
  wire \spi_tx_word_o[29]_i_8_n_0 ;
  wire \spi_tx_word_o[29]_i_9_n_0 ;
  wire \spi_tx_word_o[2]_i_10_n_0 ;
  wire \spi_tx_word_o[2]_i_11_n_0 ;
  wire \spi_tx_word_o[2]_i_12_n_0 ;
  wire \spi_tx_word_o[2]_i_13_n_0 ;
  wire \spi_tx_word_o[2]_i_14_n_0 ;
  wire \spi_tx_word_o[2]_i_15_n_0 ;
  wire \spi_tx_word_o[2]_i_16_n_0 ;
  wire \spi_tx_word_o[2]_i_17_n_0 ;
  wire \spi_tx_word_o[30]_i_10_n_0 ;
  wire \spi_tx_word_o[30]_i_11_n_0 ;
  wire \spi_tx_word_o[30]_i_12_n_0 ;
  wire \spi_tx_word_o[30]_i_13_n_0 ;
  wire \spi_tx_word_o[30]_i_14_n_0 ;
  wire \spi_tx_word_o[30]_i_7_n_0 ;
  wire \spi_tx_word_o[30]_i_8_n_0 ;
  wire \spi_tx_word_o[30]_i_9_n_0 ;
  wire \spi_tx_word_o[31]_i_10_n_0 ;
  wire \spi_tx_word_o[31]_i_11_n_0 ;
  wire \spi_tx_word_o[31]_i_12_n_0 ;
  wire \spi_tx_word_o[31]_i_13_n_0 ;
  wire \spi_tx_word_o[31]_i_14_n_0 ;
  wire \spi_tx_word_o[31]_i_15_n_0 ;
  wire \spi_tx_word_o[31]_i_8_n_0 ;
  wire \spi_tx_word_o[31]_i_9_n_0 ;
  wire \spi_tx_word_o[3]_i_10_n_0 ;
  wire \spi_tx_word_o[3]_i_11_n_0 ;
  wire \spi_tx_word_o[3]_i_12_n_0 ;
  wire \spi_tx_word_o[3]_i_13_n_0 ;
  wire \spi_tx_word_o[3]_i_14_n_0 ;
  wire \spi_tx_word_o[3]_i_15_n_0 ;
  wire \spi_tx_word_o[3]_i_16_n_0 ;
  wire \spi_tx_word_o[3]_i_17_n_0 ;
  wire \spi_tx_word_o[4]_i_10_n_0 ;
  wire \spi_tx_word_o[4]_i_11_n_0 ;
  wire \spi_tx_word_o[4]_i_12_n_0 ;
  wire \spi_tx_word_o[4]_i_13_n_0 ;
  wire \spi_tx_word_o[4]_i_14_n_0 ;
  wire \spi_tx_word_o[4]_i_15_n_0 ;
  wire \spi_tx_word_o[4]_i_16_n_0 ;
  wire \spi_tx_word_o[4]_i_17_n_0 ;
  wire \spi_tx_word_o[5]_i_10_n_0 ;
  wire \spi_tx_word_o[5]_i_11_n_0 ;
  wire \spi_tx_word_o[5]_i_12_n_0 ;
  wire \spi_tx_word_o[5]_i_13_n_0 ;
  wire \spi_tx_word_o[5]_i_14_n_0 ;
  wire \spi_tx_word_o[5]_i_15_n_0 ;
  wire \spi_tx_word_o[5]_i_16_n_0 ;
  wire \spi_tx_word_o[5]_i_17_n_0 ;
  wire \spi_tx_word_o[6]_i_10_n_0 ;
  wire \spi_tx_word_o[6]_i_11_n_0 ;
  wire \spi_tx_word_o[6]_i_12_n_0 ;
  wire \spi_tx_word_o[6]_i_13_n_0 ;
  wire \spi_tx_word_o[6]_i_14_n_0 ;
  wire \spi_tx_word_o[6]_i_15_n_0 ;
  wire \spi_tx_word_o[6]_i_16_n_0 ;
  wire \spi_tx_word_o[6]_i_17_n_0 ;
  wire \spi_tx_word_o[7]_i_11_n_0 ;
  wire \spi_tx_word_o[7]_i_12_n_0 ;
  wire \spi_tx_word_o[7]_i_13_n_0 ;
  wire \spi_tx_word_o[7]_i_14_n_0 ;
  wire \spi_tx_word_o[7]_i_15_n_0 ;
  wire \spi_tx_word_o[7]_i_16_n_0 ;
  wire \spi_tx_word_o[7]_i_17_n_0 ;
  wire \spi_tx_word_o[7]_i_18_n_0 ;
  wire \spi_tx_word_o[8]_i_11_n_0 ;
  wire \spi_tx_word_o[8]_i_12_n_0 ;
  wire \spi_tx_word_o[8]_i_13_n_0 ;
  wire \spi_tx_word_o[8]_i_14_n_0 ;
  wire \spi_tx_word_o[8]_i_15_n_0 ;
  wire \spi_tx_word_o[8]_i_16_n_0 ;
  wire \spi_tx_word_o[8]_i_17_n_0 ;
  wire \spi_tx_word_o[8]_i_18_n_0 ;
  wire \spi_tx_word_o[9]_i_12_n_0 ;
  wire \spi_tx_word_o[9]_i_13_n_0 ;
  wire \spi_tx_word_o[9]_i_14_n_0 ;
  wire \spi_tx_word_o[9]_i_15_n_0 ;
  wire \spi_tx_word_o[9]_i_5_n_0 ;
  wire \spi_tx_word_o[9]_i_6_n_0 ;
  wire \spi_tx_word_o[9]_i_7_n_0 ;
  wire \spi_tx_word_o[9]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[0]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[0]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[0]_i_7_n_0 ;
  wire \spi_tx_word_o_reg[0]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[10]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[10]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[11]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[11]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[12]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[12]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[13]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[13]_i_9_n_0 ;
  wire [4:0]\spi_tx_word_o_reg[14] ;
  wire \spi_tx_word_o_reg[14]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[14]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[15]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[15]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[16]_i_4_n_0 ;
  wire \spi_tx_word_o_reg[16]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[16]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[17]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[17]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[18]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[18]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[19]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[19]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[1]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[1]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[1]_i_7_n_0 ;
  wire \spi_tx_word_o_reg[1]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[20]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[20]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[21]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[21]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[22]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[22]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[23]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[23]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[24]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[24]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[24]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[25]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[25]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[26]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[26]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[27]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[27]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[28]_i_4_n_0 ;
  wire \spi_tx_word_o_reg[28]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[28]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[29]_i_4_n_0 ;
  wire \spi_tx_word_o_reg[29]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[29]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[2]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[2]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[2]_i_7_n_0 ;
  wire \spi_tx_word_o_reg[2]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[30]_i_4_n_0 ;
  wire \spi_tx_word_o_reg[30]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[30]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[31]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[31]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[31]_i_7_n_0 ;
  wire \spi_tx_word_o_reg[3]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[3]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[3]_i_7_n_0 ;
  wire \spi_tx_word_o_reg[3]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[4]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[4]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[4]_i_7_n_0 ;
  wire \spi_tx_word_o_reg[4]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[5]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[5]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[5]_i_7_n_0 ;
  wire \spi_tx_word_o_reg[5]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[6]_i_5_n_0 ;
  wire \spi_tx_word_o_reg[6]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[6]_i_7_n_0 ;
  wire \spi_tx_word_o_reg[6]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[7]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[7]_i_7_n_0 ;
  wire \spi_tx_word_o_reg[7]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[7]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[8]_i_6_n_0 ;
  wire \spi_tx_word_o_reg[8]_i_7_n_0 ;
  wire \spi_tx_word_o_reg[8]_i_8_n_0 ;
  wire \spi_tx_word_o_reg[8]_i_9_n_0 ;
  wire \spi_tx_word_o_reg[9]_i_10_n_0 ;
  wire \spi_tx_word_o_reg[9]_i_9_n_0 ;
  wire [13:0]stim0_pulse_wa_s;
  wire [13:0]stim1_pulse_wa_s;
  wire [13:0]stim2_pulse_wa_s;
  wire [13:0]stim3_pulse_wa_s;
  wire [3:0]stim_en_vec_s;
  wire [31:0]stim_mask0_g1_s;
  wire [31:0]stim_mask0_g2_s;
  wire [31:0]stim_mask1_g1_s;
  wire [31:0]stim_mask1_g2_s;
  wire [31:0]stim_mask2_g1_s;
  wire [31:0]stim_mask2_g2_s;
  wire [31:0]stim_mask3_g1_s;
  wire [31:0]stim_mask3_g2_s;
  wire [31:0]stim_mask4_g1_s;
  wire [31:0]stim_mask4_g2_s;
  wire [31:0]stim_mask5_g1_s;
  wire [31:0]stim_mask5_g2_s;
  wire [31:0]stim_mask6_g1_s;
  wire [31:0]stim_mask6_g2_s;
  wire [31:0]stim_mask7_g1_s;
  wire [31:0]stim_mask7_g2_s;
  wire [7:0]stim_mask_en_o;
  wire [3:2]\NLW_discharge_cnt_reg[19]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_discharge_cnt_reg[19]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \FSM_onehot_stim_discharge[2]_i_5 
       (.I0(Q[2]),
        .I1(div_clk_discharge_s[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\FSM_onehot_stim_discharge[2]_i_6_n_0 ),
        .O(\reg_rec_discharge_control_div_clk_discharge_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_stim_discharge[2]_i_6 
       (.I0(div_clk_discharge_s[5]),
        .I1(div_clk_discharge_s[4]),
        .I2(div_clk_discharge_s[7]),
        .I3(div_clk_discharge_s[6]),
        .O(\FSM_onehot_stim_discharge[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    data_sync0_i_2
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [2]),
        .I1(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [3]),
        .I2(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [0]),
        .I4(data_sync0_i_3_n_0),
        .I5(data_sync0_i_4_n_0),
        .O(\reg_rec_stim_control_div_clk_stim_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    data_sync0_i_3
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [9]),
        .I1(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [8]),
        .I2(div_clk_stim_s),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [10]),
        .O(data_sync0_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    data_sync0_i_4
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [5]),
        .I1(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [4]),
        .I2(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [7]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [6]),
        .O(data_sync0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    discharge_cnt1_carry__0_i_1
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [14]),
        .I1(discharge_cnt1_carry__1[14]),
        .I2(discharge_cnt1_carry__1[15]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [15]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[14]_1 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    discharge_cnt1_carry__0_i_2
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [12]),
        .I1(discharge_cnt1_carry__1[12]),
        .I2(discharge_cnt1_carry__1[13]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [13]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[14]_1 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    discharge_cnt1_carry__0_i_3
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [10]),
        .I1(discharge_cnt1_carry__1[10]),
        .I2(discharge_cnt1_carry__1[11]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [11]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    discharge_cnt1_carry__0_i_4
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [8]),
        .I1(discharge_cnt1_carry__1[8]),
        .I2(discharge_cnt1_carry__1[9]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [9]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    discharge_cnt1_carry__0_i_5
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [14]),
        .I1(discharge_cnt1_carry__1[14]),
        .I2(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [15]),
        .I3(discharge_cnt1_carry__1[15]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[14]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    discharge_cnt1_carry__0_i_6
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [12]),
        .I1(discharge_cnt1_carry__1[12]),
        .I2(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [13]),
        .I3(discharge_cnt1_carry__1[13]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[14]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    discharge_cnt1_carry__0_i_7
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [10]),
        .I1(discharge_cnt1_carry__1[10]),
        .I2(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [11]),
        .I3(discharge_cnt1_carry__1[11]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    discharge_cnt1_carry__0_i_8
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [8]),
        .I1(discharge_cnt1_carry__1[8]),
        .I2(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [9]),
        .I3(discharge_cnt1_carry__1[9]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    discharge_cnt1_carry__1_i_1
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [18]),
        .I1(discharge_cnt1_carry__1[18]),
        .I2(discharge_cnt1_carry__1[19]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [19]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[18]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    discharge_cnt1_carry__1_i_2
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [16]),
        .I1(discharge_cnt1_carry__1[16]),
        .I2(discharge_cnt1_carry__1[17]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [17]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[18]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    discharge_cnt1_carry__1_i_3
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [18]),
        .I1(discharge_cnt1_carry__1[18]),
        .I2(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [19]),
        .I3(discharge_cnt1_carry__1[19]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[18]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    discharge_cnt1_carry__1_i_4
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [16]),
        .I1(discharge_cnt1_carry__1[16]),
        .I2(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [17]),
        .I3(discharge_cnt1_carry__1[17]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[18]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    discharge_cnt1_carry_i_1
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [6]),
        .I1(discharge_cnt1_carry__1[6]),
        .I2(discharge_cnt1_carry__1[7]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    discharge_cnt1_carry_i_2
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [4]),
        .I1(discharge_cnt1_carry__1[4]),
        .I2(discharge_cnt1_carry__1[5]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    discharge_cnt1_carry_i_3
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [2]),
        .I1(discharge_cnt1_carry__1[2]),
        .I2(discharge_cnt1_carry__1[3]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    discharge_cnt1_carry_i_4
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [0]),
        .I1(discharge_cnt1_carry__1[0]),
        .I2(discharge_cnt1_carry__1[1]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    discharge_cnt1_carry_i_5
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [6]),
        .I1(discharge_cnt1_carry__1[6]),
        .I2(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [7]),
        .I3(discharge_cnt1_carry__1[7]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    discharge_cnt1_carry_i_6
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [4]),
        .I1(discharge_cnt1_carry__1[4]),
        .I2(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [5]),
        .I3(discharge_cnt1_carry__1[5]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    discharge_cnt1_carry_i_7
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [2]),
        .I1(discharge_cnt1_carry__1[2]),
        .I2(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [3]),
        .I3(discharge_cnt1_carry__1[3]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    discharge_cnt1_carry_i_8
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [0]),
        .I1(discharge_cnt1_carry__1[0]),
        .I2(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [1]),
        .I3(discharge_cnt1_carry__1[1]),
        .O(\reg_rec_discharge_control_pw_discharge_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h202F)) 
    \discharge_cnt[0]_i_1 
       (.I0(CO),
        .I1(discharge_cnt1_carry__1[0]),
        .I2(out),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [0]),
        .O(data_sync1_reg[0]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[10]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[9]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [10]),
        .O(data_sync1_reg[10]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[11]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[10]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [11]),
        .O(data_sync1_reg[11]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[12]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[11]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [12]),
        .O(data_sync1_reg[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[12]_i_4 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [12]),
        .O(\discharge_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[12]_i_5 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [11]),
        .O(\discharge_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[12]_i_6 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [10]),
        .O(\discharge_cnt[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[12]_i_7 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [9]),
        .O(\discharge_cnt[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[13]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[12]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [13]),
        .O(data_sync1_reg[13]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[14]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[13]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [14]),
        .O(data_sync1_reg[14]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[15]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[14]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [15]),
        .O(data_sync1_reg[15]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[16]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[15]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [16]),
        .O(data_sync1_reg[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[16]_i_4 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [16]),
        .O(\discharge_cnt[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[16]_i_5 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [15]),
        .O(\discharge_cnt[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[16]_i_6 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [14]),
        .O(\discharge_cnt[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[16]_i_7 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [13]),
        .O(\discharge_cnt[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[17]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[16]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [17]),
        .O(data_sync1_reg[17]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[18]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[17]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [18]),
        .O(data_sync1_reg[18]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[19]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[18]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [19]),
        .O(data_sync1_reg[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[19]_i_4 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [19]),
        .O(\discharge_cnt[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[19]_i_5 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [18]),
        .O(\discharge_cnt[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[19]_i_6 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [17]),
        .O(\discharge_cnt[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[1]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[0]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [1]),
        .O(data_sync1_reg[1]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[2]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[1]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [2]),
        .O(data_sync1_reg[2]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[3]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[2]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [3]),
        .O(data_sync1_reg[3]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[4]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[3]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [4]),
        .O(data_sync1_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[4]_i_4 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [4]),
        .O(\discharge_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[4]_i_5 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [3]),
        .O(\discharge_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[4]_i_6 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [2]),
        .O(\discharge_cnt[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[4]_i_7 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [1]),
        .O(\discharge_cnt[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[5]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[4]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [5]),
        .O(data_sync1_reg[5]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[6]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[5]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [6]),
        .O(data_sync1_reg[6]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[7]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[6]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [7]),
        .O(data_sync1_reg[7]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[8]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[7]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [8]),
        .O(data_sync1_reg[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[8]_i_4 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [8]),
        .O(\discharge_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[8]_i_5 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [7]),
        .O(\discharge_cnt[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[8]_i_6 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [6]),
        .O(\discharge_cnt[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \discharge_cnt[8]_i_7 
       (.I0(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [5]),
        .O(\discharge_cnt[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \discharge_cnt[9]_i_1 
       (.I0(CO),
        .I1(discharge_cnt0[8]),
        .I2(out),
        .I3(\i_rec_ctrl/discharge_cnt00_in [9]),
        .O(data_sync1_reg[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \discharge_cnt_reg[12]_i_3 
       (.CI(\discharge_cnt_reg[8]_i_3_n_0 ),
        .CO({\discharge_cnt_reg[12]_i_3_n_0 ,\discharge_cnt_reg[12]_i_3_n_1 ,\discharge_cnt_reg[12]_i_3_n_2 ,\discharge_cnt_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [12:9]),
        .O(\i_rec_ctrl/discharge_cnt00_in [12:9]),
        .S({\discharge_cnt[12]_i_4_n_0 ,\discharge_cnt[12]_i_5_n_0 ,\discharge_cnt[12]_i_6_n_0 ,\discharge_cnt[12]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \discharge_cnt_reg[16]_i_3 
       (.CI(\discharge_cnt_reg[12]_i_3_n_0 ),
        .CO({\discharge_cnt_reg[16]_i_3_n_0 ,\discharge_cnt_reg[16]_i_3_n_1 ,\discharge_cnt_reg[16]_i_3_n_2 ,\discharge_cnt_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [16:13]),
        .O(\i_rec_ctrl/discharge_cnt00_in [16:13]),
        .S({\discharge_cnt[16]_i_4_n_0 ,\discharge_cnt[16]_i_5_n_0 ,\discharge_cnt[16]_i_6_n_0 ,\discharge_cnt[16]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \discharge_cnt_reg[19]_i_3 
       (.CI(\discharge_cnt_reg[16]_i_3_n_0 ),
        .CO({\NLW_discharge_cnt_reg[19]_i_3_CO_UNCONNECTED [3:2],\discharge_cnt_reg[19]_i_3_n_2 ,\discharge_cnt_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\reg_rec_discharge_control_pw_discharge_reg[19]_0 [18:17]}),
        .O({\NLW_discharge_cnt_reg[19]_i_3_O_UNCONNECTED [3],\i_rec_ctrl/discharge_cnt00_in [19:17]}),
        .S({1'b0,\discharge_cnt[19]_i_4_n_0 ,\discharge_cnt[19]_i_5_n_0 ,\discharge_cnt[19]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \discharge_cnt_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\discharge_cnt_reg[4]_i_3_n_0 ,\discharge_cnt_reg[4]_i_3_n_1 ,\discharge_cnt_reg[4]_i_3_n_2 ,\discharge_cnt_reg[4]_i_3_n_3 }),
        .CYINIT(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [0]),
        .DI(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [4:1]),
        .O(\i_rec_ctrl/discharge_cnt00_in [4:1]),
        .S({\discharge_cnt[4]_i_4_n_0 ,\discharge_cnt[4]_i_5_n_0 ,\discharge_cnt[4]_i_6_n_0 ,\discharge_cnt[4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \discharge_cnt_reg[8]_i_3 
       (.CI(\discharge_cnt_reg[4]_i_3_n_0 ),
        .CO({\discharge_cnt_reg[8]_i_3_n_0 ,\discharge_cnt_reg[8]_i_3_n_1 ,\discharge_cnt_reg[8]_i_3_n_2 ,\discharge_cnt_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [8:5]),
        .O(\i_rec_ctrl/discharge_cnt00_in [8:5]),
        .S({\discharge_cnt[8]_i_4_n_0 ,\discharge_cnt[8]_i_5_n_0 ,\discharge_cnt[8]_i_6_n_0 ,\discharge_cnt[8]_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry__0_i_1
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [8]),
        .O(\reg_rec_stim_control_div_clk_stim_reg[8]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry__0_i_2
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [7]),
        .O(\reg_rec_stim_control_div_clk_stim_reg[8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry__0_i_3
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [6]),
        .O(\reg_rec_stim_control_div_clk_stim_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry__0_i_4
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [5]),
        .O(\reg_rec_stim_control_div_clk_stim_reg[8]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry__1_i_1
       (.I0(div_clk_stim_s),
        .O(\reg_rec_stim_control_div_clk_stim_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry__1_i_2
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [10]),
        .O(\reg_rec_stim_control_div_clk_stim_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry__1_i_3
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [9]),
        .O(\reg_rec_stim_control_div_clk_stim_reg[11]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry_i_1
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [4]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry_i_2
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry_i_3
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    div_val_minus_1_carry_i_4
       (.I0(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_stim_o_i_1
       (.I0(err_stim_o_i_2_n_0),
        .I1(err_stim_o_i_3_n_0),
        .I2(err_stim_o_i_4_n_0),
        .I3(err_stim_o_i_5_n_0),
        .I4(err_stim_o_i_6_n_0),
        .I5(err_stim_o_i_7_n_0),
        .O(err_stim_o0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_10
       (.I0(err_stim_o_i_52_n_0),
        .I1(err_stim_o_i_53_n_0),
        .I2(err_stim_o_i_54_n_0),
        .O(err_stim_o_i_10_n_0));
  LUT6 #(
    .INIT(64'hFF6F6F6600909099)) 
    err_stim_o_i_100
       (.I0(err_stim_o_i_312_n_0),
        .I1(err_stim_o_i_289_n_0),
        .I2(err_stim_o_i_313_n_0),
        .I3(err_stim_o_i_283_n_0),
        .I4(err_stim_o_i_284_n_0),
        .I5(err_stim_o_i_91_n_0),
        .O(err_stim_o_i_100_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h88E8E8EE)) 
    err_stim_o_i_101
       (.I0(err_stim_o_i_289_n_0),
        .I1(err_stim_o_i_285_n_0),
        .I2(err_stim_o_i_286_n_0),
        .I3(err_stim_o_i_287_n_0),
        .I4(err_stim_o_i_288_n_0),
        .O(err_stim_o_i_101_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_102
       (.I0(err_stim_o_i_209_n_0),
        .I1(err_stim_o_i_211_n_0),
        .I2(err_stim_o_i_255_n_0),
        .I3(err_stim_o_i_256_n_0),
        .I4(err_stim_o_i_257_n_0),
        .O(err_stim_o_i_102_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h17717117)) 
    err_stim_o_i_103
       (.I0(err_stim_o_i_314_n_0),
        .I1(err_stim_o_i_315_n_0),
        .I2(err_stim_o_i_316_n_0),
        .I3(err_stim_o_i_317_n_0),
        .I4(err_stim_o_i_318_n_0),
        .O(err_stim_o_i_103_n_0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_104
       (.I0(err_stim_o_i_319_n_0),
        .I1(err_stim_o_i_320_n_0),
        .I2(err_stim_o_i_321_n_0),
        .I3(err_stim_o_i_322_n_0),
        .O(err_stim_o_i_104_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hBBB2B222)) 
    err_stim_o_i_105
       (.I0(err_stim_o_i_316_n_0),
        .I1(err_stim_o_i_317_n_0),
        .I2(stim_mask2_g1_s[16]),
        .I3(stim_mask2_g1_s[17]),
        .I4(stim_mask2_g1_s[15]),
        .O(err_stim_o_i_105_n_0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    err_stim_o_i_106
       (.I0(err_stim_o_i_319_n_0),
        .I1(err_stim_o_i_320_n_0),
        .I2(err_stim_o_i_321_n_0),
        .I3(err_stim_o_i_322_n_0),
        .O(err_stim_o_i_106_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    err_stim_o_i_107
       (.I0(err_stim_o_i_323_n_0),
        .I1(err_stim_o_i_324_n_0),
        .I2(err_stim_o_i_325_n_0),
        .O(err_stim_o_i_107_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    err_stim_o_i_108
       (.I0(err_stim_o_i_320_n_0),
        .I1(err_stim_o_i_321_n_0),
        .I2(err_stim_o_i_322_n_0),
        .O(err_stim_o_i_108_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h95A96A56)) 
    err_stim_o_i_109
       (.I0(err_stim_o_i_326_n_0),
        .I1(err_stim_o_i_327_n_0),
        .I2(err_stim_o_i_328_n_0),
        .I3(err_stim_o_i_329_n_0),
        .I4(err_stim_o_i_330_n_0),
        .O(err_stim_o_i_109_n_0));
  LUT6 #(
    .INIT(64'h2082002008008208)) 
    err_stim_o_i_11
       (.I0(stim_mask0_g2_s[31]),
        .I1(err_stim_o_i_55_n_0),
        .I2(err_stim_o_i_56_n_0),
        .I3(err_stim_o_i_57_n_0),
        .I4(err_stim_o_i_58_n_0),
        .I5(err_stim_o_i_59_n_0),
        .O(err_stim_o_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_110
       (.I0(err_stim_o_i_115_n_0),
        .I1(err_stim_o_i_117_n_0),
        .I2(err_stim_o_i_105_n_0),
        .I3(err_stim_o_i_104_n_0),
        .I4(err_stim_o_i_103_n_0),
        .O(err_stim_o_i_110_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h14417DD7)) 
    err_stim_o_i_111
       (.I0(err_stim_o_i_331_n_0),
        .I1(err_stim_o_i_327_n_0),
        .I2(err_stim_o_i_329_n_0),
        .I3(err_stim_o_i_328_n_0),
        .I4(err_stim_o_i_332_n_0),
        .O(err_stim_o_i_111_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h2A02BFAB)) 
    err_stim_o_i_112
       (.I0(err_stim_o_i_326_n_0),
        .I1(err_stim_o_i_327_n_0),
        .I2(err_stim_o_i_328_n_0),
        .I3(err_stim_o_i_329_n_0),
        .I4(err_stim_o_i_330_n_0),
        .O(err_stim_o_i_112_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h69996669)) 
    err_stim_o_i_113
       (.I0(err_stim_o_i_333_n_0),
        .I1(err_stim_o_i_106_n_0),
        .I2(err_stim_o_i_105_n_0),
        .I3(err_stim_o_i_104_n_0),
        .I4(err_stim_o_i_103_n_0),
        .O(err_stim_o_i_113_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    err_stim_o_i_114
       (.I0(err_stim_o_i_117_n_0),
        .I1(err_stim_o_i_103_n_0),
        .I2(err_stim_o_i_104_n_0),
        .I3(err_stim_o_i_105_n_0),
        .I4(err_stim_o_i_115_n_0),
        .O(err_stim_o_i_114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_115
       (.I0(err_stim_o_i_334_n_0),
        .I1(err_stim_o_i_335_n_0),
        .I2(stim_mask2_g2_s[8]),
        .I3(stim_mask2_g2_s[10]),
        .I4(stim_mask2_g2_s[9]),
        .O(err_stim_o_i_115_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_116
       (.I0(err_stim_o_i_105_n_0),
        .I1(err_stim_o_i_104_n_0),
        .I2(err_stim_o_i_103_n_0),
        .O(err_stim_o_i_116_n_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_117
       (.I0(err_stim_o_i_336_n_0),
        .I1(err_stim_o_i_337_n_0),
        .I2(stim_mask2_g1_s[31]),
        .I3(stim_mask2_g2_s[1]),
        .I4(stim_mask2_g2_s[0]),
        .O(err_stim_o_i_117_n_0));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_118
       (.I0(err_stim_o_i_338_n_0),
        .I1(err_stim_o_i_339_n_0),
        .I2(err_stim_o_i_340_n_0),
        .O(err_stim_o_i_118_n_0));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    err_stim_o_i_119
       (.I0(err_stim_o_i_332_n_0),
        .I1(err_stim_o_i_341_n_0),
        .I2(err_stim_o_i_331_n_0),
        .I3(err_stim_o_i_110_n_0),
        .I4(err_stim_o_i_109_n_0),
        .O(err_stim_o_i_119_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h78E1E187)) 
    err_stim_o_i_12
       (.I0(err_stim_o_i_52_n_0),
        .I1(err_stim_o_i_53_n_0),
        .I2(err_stim_o_i_60_n_0),
        .I3(err_stim_o_i_61_n_0),
        .I4(err_stim_o_i_62_n_0),
        .O(err_stim_o_i_12_n_0));
  LUT6 #(
    .INIT(64'h718E8E718E71718E)) 
    err_stim_o_i_120
       (.I0(err_stim_o_i_109_n_0),
        .I1(err_stim_o_i_110_n_0),
        .I2(err_stim_o_i_111_n_0),
        .I3(err_stim_o_i_112_n_0),
        .I4(err_stim_o_i_113_n_0),
        .I5(err_stim_o_i_114_n_0),
        .O(err_stim_o_i_120_n_0));
  LUT5 #(
    .INIT(32'h01007F17)) 
    err_stim_o_i_121
       (.I0(err_stim_o_i_235_n_0),
        .I1(err_stim_o_i_234_n_0),
        .I2(err_stim_o_i_233_n_0),
        .I3(err_stim_o_i_236_n_0),
        .I4(err_stim_o_i_232_n_0),
        .O(err_stim_o_i_121_n_0));
  LUT3 #(
    .INIT(8'h2B)) 
    err_stim_o_i_122
       (.I0(err_stim_o_i_342_n_0),
        .I1(err_stim_o_i_343_n_0),
        .I2(err_stim_o_i_344_n_0),
        .O(err_stim_o_i_122_n_0));
  LUT6 #(
    .INIT(64'h2802020000808028)) 
    err_stim_o_i_123
       (.I0(stim_mask1_g2_s[31]),
        .I1(err_stim_o_i_345_n_0),
        .I2(err_stim_o_i_346_n_0),
        .I3(err_stim_o_i_347_n_0),
        .I4(err_stim_o_i_348_n_0),
        .I5(err_stim_o_i_349_n_0),
        .O(err_stim_o_i_123_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    err_stim_o_i_124
       (.I0(err_stim_o_i_130_n_0),
        .I1(err_stim_o_i_129_n_0),
        .O(err_stim_o_i_124_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    err_stim_o_i_125
       (.I0(err_stim_o_i_300_n_0),
        .I1(err_stim_o_i_299_n_0),
        .I2(err_stim_o_i_350_n_0),
        .I3(err_stim_o_i_264_n_0),
        .I4(err_stim_o_i_351_n_0),
        .I5(err_stim_o_i_265_n_0),
        .O(err_stim_o_i_125_n_0));
  LUT5 #(
    .INIT(32'h405454D5)) 
    err_stim_o_i_126
       (.I0(err_stim_o_i_349_n_0),
        .I1(err_stim_o_i_348_n_0),
        .I2(err_stim_o_i_347_n_0),
        .I3(err_stim_o_i_346_n_0),
        .I4(err_stim_o_i_345_n_0),
        .O(err_stim_o_i_126_n_0));
  LUT3 #(
    .INIT(8'h2B)) 
    err_stim_o_i_127
       (.I0(err_stim_o_i_352_n_0),
        .I1(err_stim_o_i_353_n_0),
        .I2(err_stim_o_i_354_n_0),
        .O(err_stim_o_i_127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h9)) 
    err_stim_o_i_128
       (.I0(err_stim_o_i_129_n_0),
        .I1(err_stim_o_i_130_n_0),
        .O(err_stim_o_i_128_n_0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_129
       (.I0(err_stim_o_i_355_n_0),
        .I1(err_stim_o_i_356_n_0),
        .I2(err_stim_o_i_357_n_0),
        .O(err_stim_o_i_129_n_0));
  LUT4 #(
    .INIT(16'hFF41)) 
    err_stim_o_i_13
       (.I0(err_stim_o_i_63_n_0),
        .I1(err_stim_o_i_64_n_0),
        .I2(err_stim_o_i_65_n_0),
        .I3(err_stim_o_i_66_n_0),
        .O(err_stim_o_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h8E71718E)) 
    err_stim_o_i_130
       (.I0(err_stim_o_i_298_n_0),
        .I1(err_stim_o_i_297_n_0),
        .I2(err_stim_o_i_296_n_0),
        .I3(err_stim_o_i_299_n_0),
        .I4(err_stim_o_i_300_n_0),
        .O(err_stim_o_i_130_n_0));
  LUT6 #(
    .INIT(64'hD0FDFDD0FDD0D0FD)) 
    err_stim_o_i_131
       (.I0(err_stim_o_i_358_n_0),
        .I1(err_stim_o_i_359_n_0),
        .I2(err_stim_o_i_360_n_0),
        .I3(err_stim_o_i_361_n_0),
        .I4(err_stim_o_i_362_n_0),
        .I5(err_stim_o_i_363_n_0),
        .O(err_stim_o_i_131_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_132
       (.I0(err_stim_o_i_363_n_0),
        .I1(err_stim_o_i_362_n_0),
        .I2(err_stim_o_i_361_n_0),
        .O(err_stim_o_i_132_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    err_stim_o_i_133
       (.I0(err_stim_o_i_254_n_0),
        .I1(err_stim_o_i_253_n_0),
        .I2(err_stim_o_i_252_n_0),
        .I3(err_stim_o_i_251_n_0),
        .I4(err_stim_o_i_249_n_0),
        .I5(err_stim_o_i_248_n_0),
        .O(err_stim_o_i_133_n_0));
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    err_stim_o_i_134
       (.I0(err_stim_o_i_364_n_0),
        .I1(err_stim_o_i_365_n_0),
        .I2(err_stim_o_i_366_n_0),
        .I3(err_stim_o_i_253_n_0),
        .I4(err_stim_o_i_254_n_0),
        .O(err_stim_o_i_134_n_0));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_135
       (.I0(err_stim_o_i_367_n_0),
        .I1(err_stim_o_i_368_n_0),
        .I2(err_stim_o_i_369_n_0),
        .O(err_stim_o_i_135_n_0));
  LUT3 #(
    .INIT(8'h8E)) 
    err_stim_o_i_136
       (.I0(err_stim_o_i_370_n_0),
        .I1(err_stim_o_i_371_n_0),
        .I2(err_stim_o_i_372_n_0),
        .O(err_stim_o_i_136_n_0));
  LUT6 #(
    .INIT(64'hDF0D0DDF0DDFDF0D)) 
    err_stim_o_i_137
       (.I0(err_stim_o_i_216_n_0),
        .I1(err_stim_o_i_373_n_0),
        .I2(err_stim_o_i_374_n_0),
        .I3(err_stim_o_i_372_n_0),
        .I4(err_stim_o_i_371_n_0),
        .I5(err_stim_o_i_370_n_0),
        .O(err_stim_o_i_137_n_0));
  LUT6 #(
    .INIT(64'hE81717E817E8E817)) 
    err_stim_o_i_138
       (.I0(err_stim_o_i_273_n_0),
        .I1(err_stim_o_i_272_n_0),
        .I2(err_stim_o_i_375_n_0),
        .I3(err_stim_o_i_141_n_0),
        .I4(err_stim_o_i_143_n_0),
        .I5(err_stim_o_i_142_n_0),
        .O(err_stim_o_i_138_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_139
       (.I0(err_stim_o_i_271_n_0),
        .I1(err_stim_o_i_270_n_0),
        .I2(err_stim_o_i_269_n_0),
        .I3(err_stim_o_i_273_n_0),
        .I4(err_stim_o_i_272_n_0),
        .O(err_stim_o_i_139_n_0));
  LUT6 #(
    .INIT(64'h01010101FF0101FF)) 
    err_stim_o_i_14
       (.I0(err_stim_o_i_67_n_0),
        .I1(err_stim_o_i_68_n_0),
        .I2(err_stim_o_i_69_n_0),
        .I3(err_stim_o_i_70_n_0),
        .I4(err_stim_o_i_71_n_0),
        .I5(err_stim_o_i_72_n_0),
        .O(err_stim_o_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_140
       (.I0(err_stim_o_i_376_n_0),
        .I1(err_stim_o_i_377_n_0),
        .I2(err_stim_o_i_378_n_0),
        .O(err_stim_o_i_140_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h8A08EFAE)) 
    err_stim_o_i_141
       (.I0(err_stim_o_i_379_n_0),
        .I1(err_stim_o_i_380_n_0),
        .I2(err_stim_o_i_381_n_0),
        .I3(err_stim_o_i_382_n_0),
        .I4(err_stim_o_i_383_n_0),
        .O(err_stim_o_i_141_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_142
       (.I0(err_stim_o_i_290_n_0),
        .I1(err_stim_o_i_291_n_0),
        .I2(err_stim_o_i_292_n_0),
        .I3(err_stim_o_i_243_n_0),
        .I4(err_stim_o_i_242_n_0),
        .O(err_stim_o_i_142_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h65A6A69A)) 
    err_stim_o_i_143
       (.I0(err_stim_o_i_384_n_0),
        .I1(err_stim_o_i_292_n_0),
        .I2(err_stim_o_i_385_n_0),
        .I3(err_stim_o_i_386_n_0),
        .I4(err_stim_o_i_290_n_0),
        .O(err_stim_o_i_143_n_0));
  LUT6 #(
    .INIT(64'h803E03E803E83E80)) 
    err_stim_o_i_144
       (.I0(err_stim_o_i_387_n_0),
        .I1(err_stim_o_i_170_n_0),
        .I2(err_stim_o_i_169_n_0),
        .I3(err_stim_o_i_171_n_0),
        .I4(err_stim_o_i_167_n_0),
        .I5(err_stim_o_i_168_n_0),
        .O(err_stim_o_i_144_n_0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h0069)) 
    err_stim_o_i_145
       (.I0(err_stim_o_i_122_n_0),
        .I1(err_stim_o_i_231_n_0),
        .I2(err_stim_o_i_121_n_0),
        .I3(err_stim_o_i_71_n_0),
        .O(err_stim_o_i_145_n_0));
  LUT6 #(
    .INIT(64'h3E8003E803E8803E)) 
    err_stim_o_i_146
       (.I0(err_stim_o_i_388_n_0),
        .I1(err_stim_o_i_135_n_0),
        .I2(err_stim_o_i_134_n_0),
        .I3(err_stim_o_i_133_n_0),
        .I4(err_stim_o_i_131_n_0),
        .I5(err_stim_o_i_132_n_0),
        .O(err_stim_o_i_146_n_0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_147
       (.I0(stim_mask7_g2_s[18]),
        .I1(stim_mask7_g2_s[19]),
        .I2(stim_mask7_g2_s[17]),
        .I3(err_stim_o_i_389_n_0),
        .I4(err_stim_o_i_390_n_0),
        .O(err_stim_o_i_147_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    err_stim_o_i_148
       (.I0(err_stim_o_i_391_n_0),
        .I1(err_stim_o_i_392_n_0),
        .I2(stim_mask7_g2_s[26]),
        .I3(stim_mask7_g2_s[28]),
        .I4(stim_mask7_g2_s[27]),
        .O(err_stim_o_i_148_n_0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h17717117)) 
    err_stim_o_i_149
       (.I0(err_stim_o_i_393_n_0),
        .I1(err_stim_o_i_394_n_0),
        .I2(stim_mask7_g2_s[7]),
        .I3(stim_mask7_g2_s[6]),
        .I4(stim_mask7_g2_s[5]),
        .O(err_stim_o_i_149_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    err_stim_o_i_15
       (.I0(err_stim_o_i_49_n_0),
        .I1(err_stim_o_i_50_n_0),
        .I2(err_stim_o_i_51_n_0),
        .I3(err_stim_o_i_47_n_0),
        .I4(err_stim_o_i_48_n_0),
        .I5(err_stim_o_i_73_n_0),
        .O(err_stim_o_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h65A69A59)) 
    err_stim_o_i_150
       (.I0(err_stim_o_i_156_n_0),
        .I1(err_stim_o_i_391_n_0),
        .I2(err_stim_o_i_395_n_0),
        .I3(err_stim_o_i_392_n_0),
        .I4(err_stim_o_i_155_n_0),
        .O(err_stim_o_i_150_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_151
       (.I0(err_stim_o_i_396_n_0),
        .I1(err_stim_o_i_397_n_0),
        .I2(err_stim_o_i_398_n_0),
        .I3(err_stim_o_i_399_n_0),
        .I4(err_stim_o_i_400_n_0),
        .O(err_stim_o_i_151_n_0));
  LUT5 #(
    .INIT(32'h6559599A)) 
    err_stim_o_i_152
       (.I0(err_stim_o_i_401_n_0),
        .I1(err_stim_o_i_163_n_0),
        .I2(err_stim_o_i_162_n_0),
        .I3(err_stim_o_i_397_n_0),
        .I4(err_stim_o_i_399_n_0),
        .O(err_stim_o_i_152_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h14417DD7)) 
    err_stim_o_i_153
       (.I0(err_stim_o_i_400_n_0),
        .I1(err_stim_o_i_399_n_0),
        .I2(err_stim_o_i_398_n_0),
        .I3(err_stim_o_i_397_n_0),
        .I4(err_stim_o_i_396_n_0),
        .O(err_stim_o_i_153_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h0115577F)) 
    err_stim_o_i_154
       (.I0(err_stim_o_i_391_n_0),
        .I1(stim_mask7_g2_s[26]),
        .I2(stim_mask7_g2_s[28]),
        .I3(stim_mask7_g2_s[27]),
        .I4(err_stim_o_i_392_n_0),
        .O(err_stim_o_i_154_n_0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_155
       (.I0(err_stim_o_i_390_n_0),
        .I1(err_stim_o_i_389_n_0),
        .I2(stim_mask7_g2_s[17]),
        .I3(stim_mask7_g2_s[19]),
        .I4(stim_mask7_g2_s[18]),
        .O(err_stim_o_i_155_n_0));
  LUT6 #(
    .INIT(64'h6900FF69FFFFFFFF)) 
    err_stim_o_i_156
       (.I0(stim_mask7_g2_s[23]),
        .I1(stim_mask7_g2_s[25]),
        .I2(stim_mask7_g2_s[24]),
        .I3(err_stim_o_i_402_n_0),
        .I4(err_stim_o_i_403_n_0),
        .I5(err_stim_o_i_404_n_0),
        .O(err_stim_o_i_156_n_0));
  LUT5 #(
    .INIT(32'hC4DC40C4)) 
    err_stim_o_i_157
       (.I0(err_stim_o_i_405_n_0),
        .I1(err_stim_o_i_406_n_0),
        .I2(err_stim_o_i_407_n_0),
        .I3(err_stim_o_i_408_n_0),
        .I4(err_stim_o_i_409_n_0),
        .O(err_stim_o_i_157_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_158
       (.I0(err_stim_o_i_410_n_0),
        .I1(err_stim_o_i_411_n_0),
        .I2(err_stim_o_i_412_n_0),
        .O(err_stim_o_i_158_n_0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_159
       (.I0(err_stim_o_i_413_n_0),
        .I1(err_stim_o_i_414_n_0),
        .I2(err_stim_o_i_415_n_0),
        .O(err_stim_o_i_159_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    err_stim_o_i_16
       (.I0(err_stim_o_i_74_n_0),
        .I1(err_stim_o_i_75_n_0),
        .I2(err_stim_o_i_76_n_0),
        .I3(err_stim_o_i_43_n_0),
        .O(err_stim_o_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    err_stim_o_i_160
       (.I0(err_stim_o_i_149_n_0),
        .I1(err_stim_o_i_148_n_0),
        .I2(err_stim_o_i_147_n_0),
        .I3(err_stim_o_i_151_n_0),
        .I4(err_stim_o_i_150_n_0),
        .O(err_stim_o_i_160_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    err_stim_o_i_161
       (.I0(err_stim_o_i_151_n_0),
        .I1(err_stim_o_i_150_n_0),
        .I2(err_stim_o_i_416_n_0),
        .I3(err_stim_o_i_240_n_0),
        .I4(err_stim_o_i_153_n_0),
        .I5(err_stim_o_i_152_n_0),
        .O(err_stim_o_i_161_n_0));
  LUT6 #(
    .INIT(64'h8A08088A088A8A08)) 
    err_stim_o_i_162
       (.I0(err_stim_o_i_417_n_0),
        .I1(err_stim_o_i_418_n_0),
        .I2(err_stim_o_i_419_n_0),
        .I3(stim_mask7_g1_s[24]),
        .I4(stim_mask7_g1_s[26]),
        .I5(stim_mask7_g1_s[25]),
        .O(err_stim_o_i_162_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    err_stim_o_i_163
       (.I0(err_stim_o_i_420_n_0),
        .I1(err_stim_o_i_421_n_0),
        .I2(err_stim_o_i_422_n_0),
        .I3(err_stim_o_i_423_n_0),
        .I4(err_stim_o_i_424_n_0),
        .O(err_stim_o_i_163_n_0));
  LUT6 #(
    .INIT(64'hFFFDFDD4D4404000)) 
    err_stim_o_i_164
       (.I0(err_stim_o_i_425_n_0),
        .I1(err_stim_o_i_426_n_0),
        .I2(err_stim_o_i_427_n_0),
        .I3(err_stim_o_i_428_n_0),
        .I4(err_stim_o_i_429_n_0),
        .I5(err_stim_o_i_430_n_0),
        .O(err_stim_o_i_164_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h2BFF002B)) 
    err_stim_o_i_165
       (.I0(err_stim_o_i_424_n_0),
        .I1(err_stim_o_i_423_n_0),
        .I2(err_stim_o_i_422_n_0),
        .I3(err_stim_o_i_420_n_0),
        .I4(err_stim_o_i_421_n_0),
        .O(err_stim_o_i_165_n_0));
  LUT3 #(
    .INIT(8'h8E)) 
    err_stim_o_i_166
       (.I0(err_stim_o_i_399_n_0),
        .I1(err_stim_o_i_397_n_0),
        .I2(err_stim_o_i_398_n_0),
        .O(err_stim_o_i_166_n_0));
  LUT6 #(
    .INIT(64'h022F2F022F02022F)) 
    err_stim_o_i_167
       (.I0(err_stim_o_i_431_n_0),
        .I1(err_stim_o_i_432_n_0),
        .I2(err_stim_o_i_433_n_0),
        .I3(err_stim_o_i_434_n_0),
        .I4(err_stim_o_i_435_n_0),
        .I5(err_stim_o_i_436_n_0),
        .O(err_stim_o_i_167_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    err_stim_o_i_168
       (.I0(err_stim_o_i_434_n_0),
        .I1(err_stim_o_i_436_n_0),
        .I2(err_stim_o_i_435_n_0),
        .O(err_stim_o_i_168_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_169
       (.I0(err_stim_o_i_230_n_0),
        .I1(err_stim_o_i_229_n_0),
        .I2(err_stim_o_i_228_n_0),
        .I3(err_stim_o_i_180_n_0),
        .I4(err_stim_o_i_179_n_0),
        .O(err_stim_o_i_169_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    err_stim_o_i_17
       (.I0(err_stim_o_i_36_n_0),
        .I1(err_stim_o_i_35_n_0),
        .I2(err_stim_o_i_43_n_0),
        .I3(err_stim_o_i_76_n_0),
        .O(err_stim_o_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_170
       (.I0(err_stim_o_i_437_n_0),
        .I1(err_stim_o_i_438_n_0),
        .I2(err_stim_o_i_439_n_0),
        .O(err_stim_o_i_170_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    err_stim_o_i_171
       (.I0(err_stim_o_i_180_n_0),
        .I1(err_stim_o_i_179_n_0),
        .I2(err_stim_o_i_178_n_0),
        .I3(err_stim_o_i_172_n_0),
        .I4(err_stim_o_i_176_n_0),
        .I5(err_stim_o_i_440_n_0),
        .O(err_stim_o_i_171_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    err_stim_o_i_172
       (.I0(err_stim_o_i_441_n_0),
        .I1(err_stim_o_i_442_n_0),
        .I2(err_stim_o_i_443_n_0),
        .I3(err_stim_o_i_444_n_0),
        .I4(err_stim_o_i_445_n_0),
        .O(err_stim_o_i_172_n_0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_173
       (.I0(err_stim_o_i_446_n_0),
        .I1(err_stim_o_i_447_n_0),
        .I2(stim_mask5_g2_s[8]),
        .I3(stim_mask5_g2_s[10]),
        .I4(stim_mask5_g2_s[9]),
        .O(err_stim_o_i_173_n_0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_174
       (.I0(err_stim_o_i_448_n_0),
        .I1(err_stim_o_i_449_n_0),
        .I2(stim_mask5_g1_s[31]),
        .I3(stim_mask5_g2_s[1]),
        .I4(stim_mask5_g2_s[0]),
        .O(err_stim_o_i_174_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_175
       (.I0(err_stim_o_i_450_n_0),
        .I1(err_stim_o_i_223_n_0),
        .I2(err_stim_o_i_222_n_0),
        .O(err_stim_o_i_175_n_0));
  LUT5 #(
    .INIT(32'hA6656559)) 
    err_stim_o_i_176
       (.I0(err_stim_o_i_451_n_0),
        .I1(err_stim_o_i_223_n_0),
        .I2(err_stim_o_i_225_n_0),
        .I3(err_stim_o_i_224_n_0),
        .I4(err_stim_o_i_222_n_0),
        .O(err_stim_o_i_176_n_0));
  LUT6 #(
    .INIT(64'h6A565695569595A9)) 
    err_stim_o_i_177
       (.I0(err_stim_o_i_452_n_0),
        .I1(err_stim_o_i_223_n_0),
        .I2(err_stim_o_i_450_n_0),
        .I3(err_stim_o_i_222_n_0),
        .I4(err_stim_o_i_174_n_0),
        .I5(err_stim_o_i_173_n_0),
        .O(err_stim_o_i_177_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hBEEB2882)) 
    err_stim_o_i_178
       (.I0(err_stim_o_i_228_n_0),
        .I1(err_stim_o_i_444_n_0),
        .I2(err_stim_o_i_445_n_0),
        .I3(err_stim_o_i_443_n_0),
        .I4(err_stim_o_i_230_n_0),
        .O(err_stim_o_i_178_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_179
       (.I0(err_stim_o_i_173_n_0),
        .I1(err_stim_o_i_174_n_0),
        .I2(err_stim_o_i_450_n_0),
        .I3(err_stim_o_i_223_n_0),
        .I4(err_stim_o_i_222_n_0),
        .O(err_stim_o_i_179_n_0));
  LUT5 #(
    .INIT(32'h0F006F66)) 
    err_stim_o_i_18
       (.I0(err_stim_o_i_77_n_0),
        .I1(err_stim_o_i_27_n_0),
        .I2(err_stim_o_i_78_n_0),
        .I3(err_stim_o_i_79_n_0),
        .I4(err_stim_o_i_28_n_0),
        .O(err_stim_o_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    err_stim_o_i_180
       (.I0(err_stim_o_i_441_n_0),
        .I1(err_stim_o_i_442_n_0),
        .I2(err_stim_o_i_443_n_0),
        .I3(err_stim_o_i_444_n_0),
        .I4(err_stim_o_i_445_n_0),
        .O(err_stim_o_i_180_n_0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_181
       (.I0(stim_mask4_g2_s[23]),
        .I1(stim_mask4_g2_s[25]),
        .I2(stim_mask4_g2_s[24]),
        .I3(err_stim_o_i_453_n_0),
        .I4(err_stim_o_i_454_n_0),
        .O(err_stim_o_i_181_n_0));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_182
       (.I0(stim_mask4_g2_s[14]),
        .I1(stim_mask4_g2_s[15]),
        .I2(stim_mask4_g2_s[16]),
        .I3(err_stim_o_i_455_n_0),
        .I4(err_stim_o_i_456_n_0),
        .O(err_stim_o_i_182_n_0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_183
       (.I0(stim_mask4_g2_s[5]),
        .I1(stim_mask4_g2_s[6]),
        .I2(stim_mask4_g2_s[7]),
        .I3(err_stim_o_i_457_n_0),
        .I4(err_stim_o_i_458_n_0),
        .O(err_stim_o_i_183_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_184
       (.I0(stim_mask4_g2_s[2]),
        .I1(stim_mask4_g2_s[3]),
        .I2(stim_mask4_g2_s[4]),
        .I3(stim_mask4_g1_s[31]),
        .I4(stim_mask4_g2_s[0]),
        .I5(stim_mask4_g2_s[1]),
        .O(err_stim_o_i_184_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_185
       (.I0(err_stim_o_i_459_n_0),
        .I1(err_stim_o_i_282_n_0),
        .I2(err_stim_o_i_460_n_0),
        .I3(err_stim_o_i_461_n_0),
        .I4(err_stim_o_i_280_n_0),
        .I5(err_stim_o_i_462_n_0),
        .O(err_stim_o_i_185_n_0));
  LUT5 #(
    .INIT(32'h0800EF8E)) 
    err_stim_o_i_186
       (.I0(err_stim_o_i_181_n_0),
        .I1(err_stim_o_i_182_n_0),
        .I2(err_stim_o_i_184_n_0),
        .I3(err_stim_o_i_183_n_0),
        .I4(err_stim_o_i_185_n_0),
        .O(err_stim_o_i_186_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    err_stim_o_i_187
       (.I0(err_stim_o_i_191_n_0),
        .I1(err_stim_o_i_284_n_0),
        .I2(err_stim_o_i_283_n_0),
        .I3(err_stim_o_i_280_n_0),
        .I4(err_stim_o_i_281_n_0),
        .I5(err_stim_o_i_282_n_0),
        .O(err_stim_o_i_187_n_0));
  LUT3 #(
    .INIT(8'h2B)) 
    err_stim_o_i_188
       (.I0(err_stim_o_i_459_n_0),
        .I1(err_stim_o_i_462_n_0),
        .I2(err_stim_o_i_463_n_0),
        .O(err_stim_o_i_188_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    err_stim_o_i_189
       (.I0(err_stim_o_i_284_n_0),
        .I1(err_stim_o_i_283_n_0),
        .I2(err_stim_o_i_313_n_0),
        .I3(err_stim_o_i_289_n_0),
        .I4(err_stim_o_i_464_n_0),
        .I5(err_stim_o_i_285_n_0),
        .O(err_stim_o_i_189_n_0));
  LUT6 #(
    .INIT(64'h8EFFFFFF8E8E8EFF)) 
    err_stim_o_i_19
       (.I0(err_stim_o_i_37_n_0),
        .I1(err_stim_o_i_80_n_0),
        .I2(err_stim_o_i_81_n_0),
        .I3(err_stim_o_i_82_n_0),
        .I4(err_stim_o_i_83_n_0),
        .I5(err_stim_o_i_35_n_0),
        .O(err_stim_o_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    err_stim_o_i_190
       (.I0(err_stim_o_i_282_n_0),
        .I1(err_stim_o_i_281_n_0),
        .I2(err_stim_o_i_280_n_0),
        .I3(err_stim_o_i_283_n_0),
        .I4(err_stim_o_i_284_n_0),
        .O(err_stim_o_i_190_n_0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_191
       (.I0(err_stim_o_i_465_n_0),
        .I1(err_stim_o_i_466_n_0),
        .I2(err_stim_o_i_467_n_0),
        .O(err_stim_o_i_191_n_0));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_192
       (.I0(err_stim_o_i_212_n_0),
        .I1(err_stim_o_i_214_n_0),
        .I2(err_stim_o_i_213_n_0),
        .O(err_stim_o_i_192_n_0));
  LUT6 #(
    .INIT(64'hA99595A995A9A995)) 
    err_stim_o_i_193
       (.I0(err_stim_o_i_468_n_0),
        .I1(err_stim_o_i_204_n_0),
        .I2(err_stim_o_i_205_n_0),
        .I3(stim_mask0_g2_s[23]),
        .I4(stim_mask0_g2_s[25]),
        .I5(stim_mask0_g2_s[24]),
        .O(err_stim_o_i_193_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_194
       (.I0(err_stim_o_i_197_n_0),
        .I1(err_stim_o_i_206_n_0),
        .I2(err_stim_o_i_469_n_0),
        .I3(err_stim_o_i_470_n_0),
        .I4(err_stim_o_i_198_n_0),
        .O(err_stim_o_i_194_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_195
       (.I0(err_stim_o_i_255_n_0),
        .I1(err_stim_o_i_259_n_0),
        .I2(err_stim_o_i_260_n_0),
        .I3(err_stim_o_i_258_n_0),
        .I4(err_stim_o_i_257_n_0),
        .O(err_stim_o_i_195_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    err_stim_o_i_196
       (.I0(err_stim_o_i_471_n_0),
        .I1(err_stim_o_i_472_n_0),
        .I2(err_stim_o_i_470_n_0),
        .I3(err_stim_o_i_469_n_0),
        .I4(err_stim_o_i_206_n_0),
        .O(err_stim_o_i_196_n_0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_197
       (.I0(stim_mask0_g2_s[7]),
        .I1(stim_mask0_g2_s[6]),
        .I2(stim_mask0_g2_s[5]),
        .I3(err_stim_o_i_203_n_0),
        .I4(err_stim_o_i_202_n_0),
        .O(err_stim_o_i_197_n_0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_198
       (.I0(stim_mask0_g2_s[18]),
        .I1(stim_mask0_g2_s[19]),
        .I2(stim_mask0_g2_s[17]),
        .I3(err_stim_o_i_473_n_0),
        .I4(err_stim_o_i_474_n_0),
        .O(err_stim_o_i_198_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    err_stim_o_i_199
       (.I0(err_stim_o_i_206_n_0),
        .I1(stim_mask0_g2_s[27]),
        .I2(stim_mask0_g2_s[28]),
        .I3(stim_mask0_g2_s[26]),
        .I4(err_stim_o_i_470_n_0),
        .O(err_stim_o_i_199_n_0));
  LUT5 #(
    .INIT(32'hEEEEFEEF)) 
    err_stim_o_i_2
       (.I0(err_stim_o_i_8_n_0),
        .I1(err_stim_o_i_9_n_0),
        .I2(err_stim_o_i_10_n_0),
        .I3(err_stim_o_i_11_n_0),
        .I4(err_stim_o_i_12_n_0),
        .O(err_stim_o_i_2_n_0));
  LUT6 #(
    .INIT(64'h02FF0202FFFF02FF)) 
    err_stim_o_i_20
       (.I0(err_stim_o_i_84_n_0),
        .I1(err_stim_o_i_85_n_0),
        .I2(err_stim_o_i_86_n_0),
        .I3(err_stim_o_i_33_n_0),
        .I4(err_stim_o_i_87_n_0),
        .I5(err_stim_o_i_88_n_0),
        .O(err_stim_o_i_20_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_200
       (.I0(stim_mask0_g2_s[18]),
        .I1(stim_mask0_g2_s[19]),
        .I2(stim_mask0_g2_s[17]),
        .O(err_stim_o_i_200_n_0));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_201
       (.I0(stim_mask0_g2_s[21]),
        .I1(stim_mask0_g2_s[22]),
        .I2(stim_mask0_g2_s[20]),
        .O(err_stim_o_i_201_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_202
       (.I0(stim_mask0_g2_s[10]),
        .I1(stim_mask0_g2_s[9]),
        .I2(stim_mask0_g2_s[8]),
        .O(err_stim_o_i_202_n_0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_203
       (.I0(stim_mask0_g2_s[13]),
        .I1(stim_mask0_g2_s[12]),
        .I2(stim_mask0_g2_s[11]),
        .O(err_stim_o_i_203_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_204
       (.I0(err_stim_o_i_475_n_0),
        .I1(err_stim_o_i_476_n_0),
        .I2(err_stim_o_i_477_n_0),
        .I3(err_stim_o_i_478_n_0),
        .I4(stim_mask0_g2_s[29]),
        .I5(stim_mask0_g2_s[30]),
        .O(err_stim_o_i_204_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_205
       (.I0(stim_mask0_g2_s[27]),
        .I1(stim_mask0_g2_s[28]),
        .I2(stim_mask0_g2_s[26]),
        .O(err_stim_o_i_205_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_206
       (.I0(err_stim_o_i_479_n_0),
        .I1(err_stim_o_i_480_n_0),
        .I2(err_stim_o_i_481_n_0),
        .I3(err_stim_o_i_482_n_0),
        .I4(err_stim_o_i_483_n_0),
        .O(err_stim_o_i_206_n_0));
  LUT6 #(
    .INIT(64'h7171718E718E8E8E)) 
    err_stim_o_i_207
       (.I0(stim_mask0_g2_s[29]),
        .I1(stim_mask0_g2_s[30]),
        .I2(err_stim_o_i_484_n_0),
        .I3(stim_mask0_g2_s[26]),
        .I4(stim_mask0_g2_s[28]),
        .I5(stim_mask0_g2_s[27]),
        .O(err_stim_o_i_207_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    err_stim_o_i_208
       (.I0(err_stim_o_i_197_n_0),
        .I1(err_stim_o_i_198_n_0),
        .I2(err_stim_o_i_206_n_0),
        .I3(err_stim_o_i_469_n_0),
        .I4(err_stim_o_i_470_n_0),
        .O(err_stim_o_i_208_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h22B2B2BB)) 
    err_stim_o_i_209
       (.I0(err_stim_o_i_471_n_0),
        .I1(err_stim_o_i_472_n_0),
        .I2(err_stim_o_i_470_n_0),
        .I3(err_stim_o_i_469_n_0),
        .I4(err_stim_o_i_206_n_0),
        .O(err_stim_o_i_209_n_0));
  LUT6 #(
    .INIT(64'h0000000F2222222F)) 
    err_stim_o_i_21
       (.I0(err_stim_o_i_89_n_0),
        .I1(err_stim_o_i_90_n_0),
        .I2(err_stim_o_i_91_n_0),
        .I3(err_stim_o_i_92_n_0),
        .I4(err_stim_o_i_93_n_0),
        .I5(err_stim_o_i_94_n_0),
        .O(err_stim_o_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h4114D77D)) 
    err_stim_o_i_210
       (.I0(err_stim_o_i_257_n_0),
        .I1(err_stim_o_i_258_n_0),
        .I2(err_stim_o_i_260_n_0),
        .I3(err_stim_o_i_259_n_0),
        .I4(err_stim_o_i_255_n_0),
        .O(err_stim_o_i_210_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h65A65965)) 
    err_stim_o_i_211
       (.I0(err_stim_o_i_485_n_0),
        .I1(err_stim_o_i_486_n_0),
        .I2(err_stim_o_i_487_n_0),
        .I3(err_stim_o_i_259_n_0),
        .I4(err_stim_o_i_258_n_0),
        .O(err_stim_o_i_211_n_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_212
       (.I0(stim_mask0_g2_s[9]),
        .I1(stim_mask0_g2_s[10]),
        .I2(stim_mask0_g2_s[8]),
        .I3(err_stim_o_i_488_n_0),
        .I4(err_stim_o_i_489_n_0),
        .O(err_stim_o_i_212_n_0));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    err_stim_o_i_213
       (.I0(stim_mask0_g2_s[2]),
        .I1(stim_mask0_g2_s[4]),
        .I2(stim_mask0_g2_s[3]),
        .I3(stim_mask0_g2_s[1]),
        .I4(stim_mask0_g1_s[31]),
        .I5(stim_mask0_g2_s[0]),
        .O(err_stim_o_i_213_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_214
       (.I0(stim_mask0_g2_s[0]),
        .I1(stim_mask0_g2_s[1]),
        .I2(stim_mask0_g1_s[31]),
        .I3(err_stim_o_i_490_n_0),
        .I4(err_stim_o_i_491_n_0),
        .O(err_stim_o_i_214_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_215
       (.I0(err_stim_o_i_372_n_0),
        .I1(err_stim_o_i_269_n_0),
        .I2(err_stim_o_i_270_n_0),
        .I3(err_stim_o_i_380_n_0),
        .I4(err_stim_o_i_492_n_0),
        .I5(err_stim_o_i_370_n_0),
        .O(err_stim_o_i_215_n_0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_216
       (.I0(stim_mask6_g2_s[23]),
        .I1(stim_mask6_g2_s[25]),
        .I2(stim_mask6_g2_s[24]),
        .I3(err_stim_o_i_493_n_0),
        .I4(err_stim_o_i_494_n_0),
        .O(err_stim_o_i_216_n_0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_217
       (.I0(stim_mask6_g2_s[14]),
        .I1(stim_mask6_g2_s[16]),
        .I2(stim_mask6_g2_s[15]),
        .I3(err_stim_o_i_495_n_0),
        .I4(err_stim_o_i_496_n_0),
        .O(err_stim_o_i_217_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_218
       (.I0(stim_mask6_g2_s[2]),
        .I1(stim_mask6_g2_s[4]),
        .I2(stim_mask6_g2_s[3]),
        .I3(stim_mask6_g2_s[1]),
        .I4(stim_mask6_g1_s[31]),
        .I5(stim_mask6_g2_s[0]),
        .O(err_stim_o_i_218_n_0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_219
       (.I0(stim_mask6_g2_s[5]),
        .I1(stim_mask6_g2_s[7]),
        .I2(stim_mask6_g2_s[6]),
        .I3(err_stim_o_i_497_n_0),
        .I4(err_stim_o_i_498_n_0),
        .O(err_stim_o_i_219_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h0F001F11)) 
    err_stim_o_i_22
       (.I0(err_stim_o_i_95_n_0),
        .I1(err_stim_o_i_96_n_0),
        .I2(err_stim_o_i_97_n_0),
        .I3(err_stim_o_i_98_n_0),
        .I4(err_stim_o_i_99_n_0),
        .O(err_stim_o_i_22_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    err_stim_o_i_220
       (.I0(err_stim_o_i_272_n_0),
        .I1(err_stim_o_i_273_n_0),
        .I2(err_stim_o_i_269_n_0),
        .I3(err_stim_o_i_270_n_0),
        .I4(err_stim_o_i_271_n_0),
        .I5(err_stim_o_i_140_n_0),
        .O(err_stim_o_i_220_n_0));
  LUT6 #(
    .INIT(64'h0820800820020820)) 
    err_stim_o_i_221
       (.I0(stim_mask7_g2_s[31]),
        .I1(err_stim_o_i_406_n_0),
        .I2(err_stim_o_i_409_n_0),
        .I3(err_stim_o_i_408_n_0),
        .I4(err_stim_o_i_407_n_0),
        .I5(err_stim_o_i_405_n_0),
        .O(err_stim_o_i_221_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h2882BEEB)) 
    err_stim_o_i_222
       (.I0(err_stim_o_i_499_n_0),
        .I1(err_stim_o_i_500_n_0),
        .I2(err_stim_o_i_501_n_0),
        .I3(err_stim_o_i_502_n_0),
        .I4(err_stim_o_i_503_n_0),
        .O(err_stim_o_i_222_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hA880FEEA)) 
    err_stim_o_i_223
       (.I0(err_stim_o_i_502_n_0),
        .I1(stim_mask5_g1_s[16]),
        .I2(stim_mask5_g1_s[17]),
        .I3(stim_mask5_g1_s[15]),
        .I4(err_stim_o_i_501_n_0),
        .O(err_stim_o_i_223_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h69996669)) 
    err_stim_o_i_224
       (.I0(err_stim_o_i_504_n_0),
        .I1(err_stim_o_i_505_n_0),
        .I2(err_stim_o_i_506_n_0),
        .I3(err_stim_o_i_507_n_0),
        .I4(err_stim_o_i_508_n_0),
        .O(err_stim_o_i_224_n_0));
  LUT6 #(
    .INIT(64'hAEEFEFAEEFAEAEEF)) 
    err_stim_o_i_225
       (.I0(err_stim_o_i_509_n_0),
        .I1(err_stim_o_i_510_n_0),
        .I2(err_stim_o_i_511_n_0),
        .I3(stim_mask5_g1_s[26]),
        .I4(stim_mask5_g1_s[24]),
        .I5(stim_mask5_g1_s[25]),
        .O(err_stim_o_i_225_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hFF2B2B00)) 
    err_stim_o_i_226
       (.I0(err_stim_o_i_508_n_0),
        .I1(err_stim_o_i_507_n_0),
        .I2(err_stim_o_i_506_n_0),
        .I3(err_stim_o_i_505_n_0),
        .I4(err_stim_o_i_504_n_0),
        .O(err_stim_o_i_226_n_0));
  LUT6 #(
    .INIT(64'hFE80FFE8E800FE80)) 
    err_stim_o_i_227
       (.I0(err_stim_o_i_512_n_0),
        .I1(err_stim_o_i_513_n_0),
        .I2(err_stim_o_i_514_n_0),
        .I3(err_stim_o_i_515_n_0),
        .I4(err_stim_o_i_516_n_0),
        .I5(err_stim_o_i_517_n_0),
        .O(err_stim_o_i_227_n_0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_228
       (.I0(stim_mask5_g2_s[7]),
        .I1(stim_mask5_g2_s[6]),
        .I2(stim_mask5_g2_s[5]),
        .I3(err_stim_o_i_518_n_0),
        .I4(err_stim_o_i_519_n_0),
        .O(err_stim_o_i_228_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    err_stim_o_i_229
       (.I0(err_stim_o_i_443_n_0),
        .I1(err_stim_o_i_445_n_0),
        .I2(stim_mask5_g2_s[26]),
        .I3(stim_mask5_g2_s[28]),
        .I4(stim_mask5_g2_s[27]),
        .O(err_stim_o_i_229_n_0));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    err_stim_o_i_23
       (.I0(err_stim_o_i_100_n_0),
        .I1(err_stim_o_i_101_n_0),
        .I2(err_stim_o_i_74_n_0),
        .O(err_stim_o_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_230
       (.I0(stim_mask5_g2_s[18]),
        .I1(stim_mask5_g2_s[19]),
        .I2(stim_mask5_g2_s[17]),
        .I3(err_stim_o_i_520_n_0),
        .I4(err_stim_o_i_521_n_0),
        .O(err_stim_o_i_230_n_0));
  LUT6 #(
    .INIT(64'h9699669669669969)) 
    err_stim_o_i_231
       (.I0(err_stim_o_i_109_n_0),
        .I1(err_stim_o_i_110_n_0),
        .I2(err_stim_o_i_331_n_0),
        .I3(err_stim_o_i_341_n_0),
        .I4(err_stim_o_i_332_n_0),
        .I5(err_stim_o_i_118_n_0),
        .O(err_stim_o_i_231_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_232
       (.I0(err_stim_o_i_344_n_0),
        .I1(err_stim_o_i_331_n_0),
        .I2(err_stim_o_i_327_n_0),
        .I3(err_stim_o_i_522_n_0),
        .I4(err_stim_o_i_332_n_0),
        .I5(err_stim_o_i_342_n_0),
        .O(err_stim_o_i_232_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_233
       (.I0(stim_mask2_g2_s[2]),
        .I1(stim_mask2_g2_s[3]),
        .I2(stim_mask2_g2_s[4]),
        .I3(stim_mask2_g1_s[31]),
        .I4(stim_mask2_g2_s[0]),
        .I5(stim_mask2_g2_s[1]),
        .O(err_stim_o_i_233_n_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_234
       (.I0(stim_mask2_g2_s[5]),
        .I1(stim_mask2_g2_s[7]),
        .I2(stim_mask2_g2_s[6]),
        .I3(err_stim_o_i_523_n_0),
        .I4(err_stim_o_i_524_n_0),
        .O(err_stim_o_i_234_n_0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_235
       (.I0(stim_mask2_g2_s[14]),
        .I1(stim_mask2_g2_s[16]),
        .I2(stim_mask2_g2_s[15]),
        .I3(err_stim_o_i_525_n_0),
        .I4(err_stim_o_i_526_n_0),
        .O(err_stim_o_i_235_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_236
       (.I0(stim_mask2_g2_s[23]),
        .I1(stim_mask2_g2_s[24]),
        .I2(stim_mask2_g2_s[25]),
        .I3(err_stim_o_i_527_n_0),
        .I4(err_stim_o_i_528_n_0),
        .O(err_stim_o_i_236_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    err_stim_o_i_237
       (.I0(stim2_pulse_wa_s[7]),
        .I1(stim2_pulse_wa_s[6]),
        .I2(err_stim_o_i_529_n_0),
        .I3(err_stim_o_i_530_n_0),
        .I4(err_stim_o_i_531_n_0),
        .I5(err_stim_o_i_532_n_0),
        .O(err_stim_o_i_237_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    err_stim_o_i_238
       (.I0(stim3_pulse_wa_s[1]),
        .I1(stim3_pulse_wa_s[2]),
        .I2(stim3_pulse_wa_s[0]),
        .I3(stim3_pulse_wa_s[3]),
        .I4(stim3_pulse_wa_s[4]),
        .I5(stim3_pulse_wa_s[5]),
        .O(err_stim_o_i_238_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    err_stim_o_i_239
       (.I0(stim1_pulse_wa_s[7]),
        .I1(stim1_pulse_wa_s[6]),
        .I2(err_stim_o_i_533_n_0),
        .I3(stim0_pulse_wa_s[7]),
        .I4(stim0_pulse_wa_s[6]),
        .I5(err_stim_o_i_534_n_0),
        .O(err_stim_o_i_239_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hFF4B4B00)) 
    err_stim_o_i_24
       (.I0(err_stim_o_i_85_n_0),
        .I1(err_stim_o_i_84_n_0),
        .I2(err_stim_o_i_86_n_0),
        .I3(err_stim_o_i_102_n_0),
        .I4(err_stim_o_i_78_n_0),
        .O(err_stim_o_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    err_stim_o_i_240
       (.I0(err_stim_o_i_156_n_0),
        .I1(err_stim_o_i_155_n_0),
        .I2(err_stim_o_i_392_n_0),
        .I3(err_stim_o_i_395_n_0),
        .I4(err_stim_o_i_391_n_0),
        .O(err_stim_o_i_240_n_0));
  LUT6 #(
    .INIT(64'h95A9A96AA96A6A56)) 
    err_stim_o_i_241
       (.I0(err_stim_o_i_535_n_0),
        .I1(err_stim_o_i_105_n_0),
        .I2(err_stim_o_i_104_n_0),
        .I3(err_stim_o_i_103_n_0),
        .I4(err_stim_o_i_117_n_0),
        .I5(err_stim_o_i_115_n_0),
        .O(err_stim_o_i_241_n_0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_242
       (.I0(err_stim_o_i_536_n_0),
        .I1(err_stim_o_i_537_n_0),
        .I2(stim_mask6_g2_s[8]),
        .I3(stim_mask6_g2_s[10]),
        .I4(stim_mask6_g2_s[9]),
        .O(err_stim_o_i_242_n_0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_243
       (.I0(err_stim_o_i_538_n_0),
        .I1(err_stim_o_i_539_n_0),
        .I2(stim_mask6_g1_s[31]),
        .I3(stim_mask6_g2_s[1]),
        .I4(stim_mask6_g2_s[0]),
        .O(err_stim_o_i_243_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_244
       (.I0(err_stim_o_i_292_n_0),
        .I1(err_stim_o_i_291_n_0),
        .I2(err_stim_o_i_290_n_0),
        .O(err_stim_o_i_244_n_0));
  LUT6 #(
    .INIT(64'hA88080A880A8A880)) 
    err_stim_o_i_245
       (.I0(err_stim_o_i_540_n_0),
        .I1(err_stim_o_i_541_n_0),
        .I2(err_stim_o_i_542_n_0),
        .I3(stim_mask3_g2_s[23]),
        .I4(stim_mask3_g2_s[25]),
        .I5(stim_mask3_g2_s[24]),
        .O(err_stim_o_i_245_n_0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_246
       (.I0(err_stim_o_i_543_n_0),
        .I1(err_stim_o_i_544_n_0),
        .I2(stim_mask3_g2_s[17]),
        .I3(stim_mask3_g2_s[19]),
        .I4(stim_mask3_g2_s[18]),
        .O(err_stim_o_i_246_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hA880FEEA)) 
    err_stim_o_i_247
       (.I0(err_stim_o_i_545_n_0),
        .I1(stim_mask3_g2_s[27]),
        .I2(stim_mask3_g2_s[28]),
        .I3(stim_mask3_g2_s[26]),
        .I4(err_stim_o_i_546_n_0),
        .O(err_stim_o_i_247_n_0));
  LUT5 #(
    .INIT(32'h96669996)) 
    err_stim_o_i_248
       (.I0(err_stim_o_i_547_n_0),
        .I1(err_stim_o_i_304_n_0),
        .I2(err_stim_o_i_303_n_0),
        .I3(err_stim_o_i_302_n_0),
        .I4(err_stim_o_i_301_n_0),
        .O(err_stim_o_i_248_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    err_stim_o_i_249
       (.I0(err_stim_o_i_548_n_0),
        .I1(err_stim_o_i_301_n_0),
        .I2(err_stim_o_i_303_n_0),
        .I3(err_stim_o_i_302_n_0),
        .I4(err_stim_o_i_549_n_0),
        .O(err_stim_o_i_249_n_0));
  LUT6 #(
    .INIT(64'h2BFF002B002B0000)) 
    err_stim_o_i_25
       (.I0(err_stim_o_i_103_n_0),
        .I1(err_stim_o_i_104_n_0),
        .I2(err_stim_o_i_105_n_0),
        .I3(err_stim_o_i_106_n_0),
        .I4(err_stim_o_i_107_n_0),
        .I5(err_stim_o_i_108_n_0),
        .O(err_stim_o_i_25_n_0));
  LUT6 #(
    .INIT(64'h178181E8E87E7E17)) 
    err_stim_o_i_250
       (.I0(err_stim_o_i_549_n_0),
        .I1(err_stim_o_i_548_n_0),
        .I2(err_stim_o_i_301_n_0),
        .I3(err_stim_o_i_302_n_0),
        .I4(err_stim_o_i_303_n_0),
        .I5(err_stim_o_i_550_n_0),
        .O(err_stim_o_i_250_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hDD4D4D44)) 
    err_stim_o_i_251
       (.I0(err_stim_o_i_245_n_0),
        .I1(err_stim_o_i_246_n_0),
        .I2(err_stim_o_i_545_n_0),
        .I3(err_stim_o_i_551_n_0),
        .I4(err_stim_o_i_546_n_0),
        .O(err_stim_o_i_251_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    err_stim_o_i_252
       (.I0(err_stim_o_i_366_n_0),
        .I1(err_stim_o_i_551_n_0),
        .I2(err_stim_o_i_545_n_0),
        .I3(err_stim_o_i_546_n_0),
        .I4(err_stim_o_i_364_n_0),
        .O(err_stim_o_i_252_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h599AA665)) 
    err_stim_o_i_253
       (.I0(err_stim_o_i_245_n_0),
        .I1(err_stim_o_i_545_n_0),
        .I2(err_stim_o_i_551_n_0),
        .I3(err_stim_o_i_546_n_0),
        .I4(err_stim_o_i_246_n_0),
        .O(err_stim_o_i_253_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_254
       (.I0(err_stim_o_i_548_n_0),
        .I1(err_stim_o_i_301_n_0),
        .I2(err_stim_o_i_303_n_0),
        .I3(err_stim_o_i_302_n_0),
        .I4(err_stim_o_i_549_n_0),
        .O(err_stim_o_i_254_n_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_255
       (.I0(err_stim_o_i_489_n_0),
        .I1(err_stim_o_i_488_n_0),
        .I2(stim_mask0_g2_s[8]),
        .I3(stim_mask0_g2_s[10]),
        .I4(stim_mask0_g2_s[9]),
        .O(err_stim_o_i_255_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_256
       (.I0(err_stim_o_i_259_n_0),
        .I1(err_stim_o_i_260_n_0),
        .I2(err_stim_o_i_258_n_0),
        .O(err_stim_o_i_256_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_257
       (.I0(err_stim_o_i_491_n_0),
        .I1(err_stim_o_i_490_n_0),
        .I2(stim_mask0_g1_s[31]),
        .I3(stim_mask0_g2_s[1]),
        .I4(stim_mask0_g2_s[0]),
        .O(err_stim_o_i_257_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hB22B2BB2)) 
    err_stim_o_i_258
       (.I0(err_stim_o_i_479_n_0),
        .I1(err_stim_o_i_483_n_0),
        .I2(err_stim_o_i_482_n_0),
        .I3(err_stim_o_i_481_n_0),
        .I4(err_stim_o_i_480_n_0),
        .O(err_stim_o_i_258_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    err_stim_o_i_259
       (.I0(err_stim_o_i_481_n_0),
        .I1(stim_mask0_g1_s[16]),
        .I2(stim_mask0_g1_s[17]),
        .I3(stim_mask0_g1_s[15]),
        .I4(err_stim_o_i_480_n_0),
        .O(err_stim_o_i_259_n_0));
  LUT6 #(
    .INIT(64'h8E00008E008E8E00)) 
    err_stim_o_i_26
       (.I0(err_stim_o_i_109_n_0),
        .I1(err_stim_o_i_110_n_0),
        .I2(err_stim_o_i_111_n_0),
        .I3(err_stim_o_i_112_n_0),
        .I4(err_stim_o_i_113_n_0),
        .I5(err_stim_o_i_114_n_0),
        .O(err_stim_o_i_26_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    err_stim_o_i_260
       (.I0(err_stim_o_i_486_n_0),
        .I1(err_stim_o_i_552_n_0),
        .I2(err_stim_o_i_553_n_0),
        .I3(err_stim_o_i_554_n_0),
        .I4(err_stim_o_i_555_n_0),
        .I5(err_stim_o_i_556_n_0),
        .O(err_stim_o_i_260_n_0));
  LUT6 #(
    .INIT(64'hABBF2AAB2AAB022A)) 
    err_stim_o_i_261
       (.I0(err_stim_o_i_557_n_0),
        .I1(err_stim_o_i_558_n_0),
        .I2(err_stim_o_i_559_n_0),
        .I3(err_stim_o_i_560_n_0),
        .I4(err_stim_o_i_561_n_0),
        .I5(err_stim_o_i_562_n_0),
        .O(err_stim_o_i_261_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    err_stim_o_i_262
       (.I0(err_stim_o_i_554_n_0),
        .I1(err_stim_o_i_555_n_0),
        .I2(err_stim_o_i_556_n_0),
        .I3(err_stim_o_i_552_n_0),
        .I4(err_stim_o_i_553_n_0),
        .O(err_stim_o_i_262_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    err_stim_o_i_263
       (.I0(err_stim_o_i_486_n_0),
        .I1(err_stim_o_i_487_n_0),
        .O(err_stim_o_i_263_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h8A08EFAE)) 
    err_stim_o_i_264
       (.I0(err_stim_o_i_563_n_0),
        .I1(err_stim_o_i_564_n_0),
        .I2(err_stim_o_i_565_n_0),
        .I3(err_stim_o_i_566_n_0),
        .I4(err_stim_o_i_567_n_0),
        .O(err_stim_o_i_264_n_0));
  LUT5 #(
    .INIT(32'h65A65965)) 
    err_stim_o_i_265
       (.I0(err_stim_o_i_568_n_0),
        .I1(err_stim_o_i_307_n_0),
        .I2(err_stim_o_i_308_n_0),
        .I3(err_stim_o_i_569_n_0),
        .I4(err_stim_o_i_570_n_0),
        .O(err_stim_o_i_265_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_266
       (.I0(err_stim_o_i_571_n_0),
        .I1(err_stim_o_i_572_n_0),
        .I2(stim_mask1_g2_s[8]),
        .I3(stim_mask1_g2_s[10]),
        .I4(stim_mask1_g2_s[9]),
        .O(err_stim_o_i_266_n_0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_267
       (.I0(err_stim_o_i_569_n_0),
        .I1(err_stim_o_i_573_n_0),
        .I2(err_stim_o_i_570_n_0),
        .O(err_stim_o_i_267_n_0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_268
       (.I0(err_stim_o_i_574_n_0),
        .I1(err_stim_o_i_575_n_0),
        .I2(stim_mask1_g1_s[31]),
        .I3(stim_mask1_g2_s[1]),
        .I4(stim_mask1_g2_s[0]),
        .O(err_stim_o_i_268_n_0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_269
       (.I0(stim_mask6_g2_s[6]),
        .I1(stim_mask6_g2_s[7]),
        .I2(stim_mask6_g2_s[5]),
        .I3(err_stim_o_i_498_n_0),
        .I4(err_stim_o_i_497_n_0),
        .O(err_stim_o_i_269_n_0));
  LUT5 #(
    .INIT(32'h022AABBF)) 
    err_stim_o_i_27
       (.I0(err_stim_o_i_112_n_0),
        .I1(err_stim_o_i_115_n_0),
        .I2(err_stim_o_i_116_n_0),
        .I3(err_stim_o_i_117_n_0),
        .I4(err_stim_o_i_113_n_0),
        .O(err_stim_o_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_270
       (.I0(stim_mask6_g2_s[18]),
        .I1(stim_mask6_g2_s[19]),
        .I2(stim_mask6_g2_s[17]),
        .I3(err_stim_o_i_576_n_0),
        .I4(err_stim_o_i_577_n_0),
        .O(err_stim_o_i_270_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    err_stim_o_i_271
       (.I0(err_stim_o_i_380_n_0),
        .I1(err_stim_o_i_382_n_0),
        .I2(stim_mask6_g2_s[26]),
        .I3(stim_mask6_g2_s[28]),
        .I4(stim_mask6_g2_s[27]),
        .O(err_stim_o_i_271_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_272
       (.I0(err_stim_o_i_242_n_0),
        .I1(err_stim_o_i_290_n_0),
        .I2(err_stim_o_i_291_n_0),
        .I3(err_stim_o_i_292_n_0),
        .I4(err_stim_o_i_243_n_0),
        .O(err_stim_o_i_272_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h9A5965A6)) 
    err_stim_o_i_273
       (.I0(err_stim_o_i_379_n_0),
        .I1(err_stim_o_i_380_n_0),
        .I2(err_stim_o_i_381_n_0),
        .I3(err_stim_o_i_382_n_0),
        .I4(err_stim_o_i_383_n_0),
        .O(err_stim_o_i_273_n_0));
  LUT6 #(
    .INIT(64'hFFFDFDD4D4404000)) 
    err_stim_o_i_274
       (.I0(err_stim_o_i_578_n_0),
        .I1(err_stim_o_i_579_n_0),
        .I2(err_stim_o_i_580_n_0),
        .I3(err_stim_o_i_581_n_0),
        .I4(err_stim_o_i_582_n_0),
        .I5(err_stim_o_i_583_n_0),
        .O(err_stim_o_i_274_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h71FF0071)) 
    err_stim_o_i_275
       (.I0(err_stim_o_i_584_n_0),
        .I1(err_stim_o_i_585_n_0),
        .I2(err_stim_o_i_586_n_0),
        .I3(err_stim_o_i_587_n_0),
        .I4(err_stim_o_i_588_n_0),
        .O(err_stim_o_i_275_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hBEEB2882)) 
    err_stim_o_i_276
       (.I0(err_stim_o_i_589_n_0),
        .I1(err_stim_o_i_590_n_0),
        .I2(err_stim_o_i_591_n_0),
        .I3(err_stim_o_i_592_n_0),
        .I4(err_stim_o_i_593_n_0),
        .O(err_stim_o_i_276_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h0115577F)) 
    err_stim_o_i_277
       (.I0(err_stim_o_i_590_n_0),
        .I1(stim_mask4_g1_s[15]),
        .I2(stim_mask4_g1_s[17]),
        .I3(stim_mask4_g1_s[16]),
        .I4(err_stim_o_i_591_n_0),
        .O(err_stim_o_i_277_n_0));
  LUT6 #(
    .INIT(64'hD44D4DD400000000)) 
    err_stim_o_i_278
       (.I0(err_stim_o_i_594_n_0),
        .I1(err_stim_o_i_595_n_0),
        .I2(stim_mask4_g1_s[24]),
        .I3(stim_mask4_g1_s[26]),
        .I4(stim_mask4_g1_s[25]),
        .I5(err_stim_o_i_596_n_0),
        .O(err_stim_o_i_278_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h99696966)) 
    err_stim_o_i_279
       (.I0(err_stim_o_i_587_n_0),
        .I1(err_stim_o_i_588_n_0),
        .I2(err_stim_o_i_586_n_0),
        .I3(err_stim_o_i_585_n_0),
        .I4(err_stim_o_i_584_n_0),
        .O(err_stim_o_i_279_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h0D4F4FDF)) 
    err_stim_o_i_28
       (.I0(err_stim_o_i_118_n_0),
        .I1(err_stim_o_i_119_n_0),
        .I2(err_stim_o_i_120_n_0),
        .I3(err_stim_o_i_121_n_0),
        .I4(err_stim_o_i_122_n_0),
        .O(err_stim_o_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_280
       (.I0(stim_mask4_g2_s[18]),
        .I1(stim_mask4_g2_s[19]),
        .I2(stim_mask4_g2_s[17]),
        .I3(err_stim_o_i_597_n_0),
        .I4(err_stim_o_i_598_n_0),
        .O(err_stim_o_i_280_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    err_stim_o_i_281
       (.I0(err_stim_o_i_460_n_0),
        .I1(stim_mask4_g2_s[27]),
        .I2(stim_mask4_g2_s[28]),
        .I3(stim_mask4_g2_s[26]),
        .I4(err_stim_o_i_599_n_0),
        .O(err_stim_o_i_281_n_0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h17717117)) 
    err_stim_o_i_282
       (.I0(err_stim_o_i_458_n_0),
        .I1(err_stim_o_i_457_n_0),
        .I2(stim_mask4_g2_s[7]),
        .I3(stim_mask4_g2_s[6]),
        .I4(stim_mask4_g2_s[5]),
        .O(err_stim_o_i_282_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    err_stim_o_i_283
       (.I0(err_stim_o_i_600_n_0),
        .I1(err_stim_o_i_601_n_0),
        .I2(err_stim_o_i_599_n_0),
        .I3(err_stim_o_i_602_n_0),
        .I4(err_stim_o_i_460_n_0),
        .O(err_stim_o_i_283_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_284
       (.I0(err_stim_o_i_287_n_0),
        .I1(err_stim_o_i_277_n_0),
        .I2(err_stim_o_i_603_n_0),
        .I3(err_stim_o_i_276_n_0),
        .I4(err_stim_o_i_288_n_0),
        .O(err_stim_o_i_284_n_0));
  LUT5 #(
    .INIT(32'h65A65965)) 
    err_stim_o_i_285
       (.I0(err_stim_o_i_604_n_0),
        .I1(err_stim_o_i_276_n_0),
        .I2(err_stim_o_i_277_n_0),
        .I3(err_stim_o_i_278_n_0),
        .I4(err_stim_o_i_279_n_0),
        .O(err_stim_o_i_285_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_286
       (.I0(err_stim_o_i_277_n_0),
        .I1(err_stim_o_i_603_n_0),
        .I2(err_stim_o_i_276_n_0),
        .O(err_stim_o_i_286_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_287
       (.I0(err_stim_o_i_605_n_0),
        .I1(err_stim_o_i_606_n_0),
        .I2(stim_mask4_g1_s[31]),
        .I3(stim_mask4_g2_s[1]),
        .I4(stim_mask4_g2_s[0]),
        .O(err_stim_o_i_287_n_0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_288
       (.I0(err_stim_o_i_607_n_0),
        .I1(err_stim_o_i_608_n_0),
        .I2(stim_mask4_g2_s[8]),
        .I3(stim_mask4_g2_s[10]),
        .I4(stim_mask4_g2_s[9]),
        .O(err_stim_o_i_288_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h22B2B2BB)) 
    err_stim_o_i_289
       (.I0(err_stim_o_i_600_n_0),
        .I1(err_stim_o_i_601_n_0),
        .I2(err_stim_o_i_599_n_0),
        .I3(err_stim_o_i_602_n_0),
        .I4(err_stim_o_i_460_n_0),
        .O(err_stim_o_i_289_n_0));
  LUT5 #(
    .INIT(32'h06FF0606)) 
    err_stim_o_i_29
       (.I0(err_stim_o_i_48_n_0),
        .I1(err_stim_o_i_47_n_0),
        .I2(err_stim_o_i_46_n_0),
        .I3(err_stim_o_i_79_n_0),
        .I4(err_stim_o_i_78_n_0),
        .O(err_stim_o_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h14417DD7)) 
    err_stim_o_i_290
       (.I0(err_stim_o_i_609_n_0),
        .I1(err_stim_o_i_610_n_0),
        .I2(err_stim_o_i_611_n_0),
        .I3(err_stim_o_i_612_n_0),
        .I4(err_stim_o_i_613_n_0),
        .O(err_stim_o_i_290_n_0));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    err_stim_o_i_291
       (.I0(err_stim_o_i_385_n_0),
        .I1(err_stim_o_i_614_n_0),
        .I2(err_stim_o_i_615_n_0),
        .I3(err_stim_o_i_616_n_0),
        .I4(err_stim_o_i_617_n_0),
        .I5(err_stim_o_i_618_n_0),
        .O(err_stim_o_i_291_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h022AABBF)) 
    err_stim_o_i_292
       (.I0(err_stim_o_i_612_n_0),
        .I1(stim_mask6_g1_s[15]),
        .I2(stim_mask6_g1_s[17]),
        .I3(stim_mask6_g1_s[16]),
        .I4(err_stim_o_i_611_n_0),
        .O(err_stim_o_i_292_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    err_stim_o_i_293
       (.I0(err_stim_o_i_385_n_0),
        .I1(err_stim_o_i_386_n_0),
        .O(err_stim_o_i_293_n_0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hFF717100)) 
    err_stim_o_i_294
       (.I0(err_stim_o_i_614_n_0),
        .I1(err_stim_o_i_615_n_0),
        .I2(err_stim_o_i_616_n_0),
        .I3(err_stim_o_i_617_n_0),
        .I4(err_stim_o_i_618_n_0),
        .O(err_stim_o_i_294_n_0));
  LUT6 #(
    .INIT(64'hA8EAEAFE80A8A8EA)) 
    err_stim_o_i_295
       (.I0(err_stim_o_i_619_n_0),
        .I1(err_stim_o_i_620_n_0),
        .I2(err_stim_o_i_621_n_0),
        .I3(err_stim_o_i_622_n_0),
        .I4(err_stim_o_i_623_n_0),
        .I5(err_stim_o_i_624_n_0),
        .O(err_stim_o_i_295_n_0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h17717117)) 
    err_stim_o_i_296
       (.I0(err_stim_o_i_625_n_0),
        .I1(err_stim_o_i_626_n_0),
        .I2(stim_mask1_g2_s[7]),
        .I3(stim_mask1_g2_s[6]),
        .I4(stim_mask1_g2_s[5]),
        .O(err_stim_o_i_296_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    err_stim_o_i_297
       (.I0(err_stim_o_i_564_n_0),
        .I1(err_stim_o_i_566_n_0),
        .I2(stim_mask1_g2_s[26]),
        .I3(stim_mask1_g2_s[28]),
        .I4(stim_mask1_g2_s[27]),
        .O(err_stim_o_i_297_n_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_298
       (.I0(stim_mask1_g2_s[18]),
        .I1(stim_mask1_g2_s[19]),
        .I2(stim_mask1_g2_s[17]),
        .I3(err_stim_o_i_627_n_0),
        .I4(err_stim_o_i_628_n_0),
        .O(err_stim_o_i_298_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_299
       (.I0(err_stim_o_i_266_n_0),
        .I1(err_stim_o_i_569_n_0),
        .I2(err_stim_o_i_573_n_0),
        .I3(err_stim_o_i_570_n_0),
        .I4(err_stim_o_i_268_n_0),
        .O(err_stim_o_i_299_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_stim_o_i_3
       (.I0(err_stim_o_i_13_n_0),
        .I1(err_stim_o_i_14_n_0),
        .I2(err_stim_o_i_15_n_0),
        .I3(err_stim_o_i_16_n_0),
        .I4(err_stim_o_i_17_n_0),
        .I5(err_stim_o_i_18_n_0),
        .O(err_stim_o_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    err_stim_o_i_30
       (.I0(err_stim_o_i_37_n_0),
        .I1(err_stim_o_i_38_n_0),
        .O(err_stim_o_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h65A69A59)) 
    err_stim_o_i_300
       (.I0(err_stim_o_i_563_n_0),
        .I1(err_stim_o_i_564_n_0),
        .I2(err_stim_o_i_565_n_0),
        .I3(err_stim_o_i_566_n_0),
        .I4(err_stim_o_i_567_n_0),
        .O(err_stim_o_i_300_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h8228EBBE)) 
    err_stim_o_i_301
       (.I0(err_stim_o_i_629_n_0),
        .I1(err_stim_o_i_630_n_0),
        .I2(err_stim_o_i_631_n_0),
        .I3(err_stim_o_i_632_n_0),
        .I4(err_stim_o_i_633_n_0),
        .O(err_stim_o_i_301_n_0));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    err_stim_o_i_302
       (.I0(err_stim_o_i_634_n_0),
        .I1(err_stim_o_i_635_n_0),
        .I2(err_stim_o_i_636_n_0),
        .I3(err_stim_o_i_637_n_0),
        .I4(err_stim_o_i_638_n_0),
        .I5(err_stim_o_i_639_n_0),
        .O(err_stim_o_i_302_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    err_stim_o_i_303
       (.I0(err_stim_o_i_631_n_0),
        .I1(stim_mask3_g1_s[16]),
        .I2(stim_mask3_g1_s[17]),
        .I3(stim_mask3_g1_s[15]),
        .I4(err_stim_o_i_632_n_0),
        .O(err_stim_o_i_303_n_0));
  LUT6 #(
    .INIT(64'h2A0280A880A82A02)) 
    err_stim_o_i_304
       (.I0(err_stim_o_i_634_n_0),
        .I1(err_stim_o_i_639_n_0),
        .I2(err_stim_o_i_638_n_0),
        .I3(err_stim_o_i_637_n_0),
        .I4(err_stim_o_i_636_n_0),
        .I5(err_stim_o_i_635_n_0),
        .O(err_stim_o_i_304_n_0));
  LUT5 #(
    .INIT(32'h71FF0071)) 
    err_stim_o_i_305
       (.I0(err_stim_o_i_639_n_0),
        .I1(err_stim_o_i_638_n_0),
        .I2(err_stim_o_i_637_n_0),
        .I3(err_stim_o_i_635_n_0),
        .I4(err_stim_o_i_636_n_0),
        .O(err_stim_o_i_305_n_0));
  LUT6 #(
    .INIT(64'h044D0004DFFF4DDF)) 
    err_stim_o_i_306
       (.I0(err_stim_o_i_640_n_0),
        .I1(err_stim_o_i_641_n_0),
        .I2(err_stim_o_i_642_n_0),
        .I3(err_stim_o_i_643_n_0),
        .I4(err_stim_o_i_644_n_0),
        .I5(err_stim_o_i_645_n_0),
        .O(err_stim_o_i_306_n_0));
  LUT6 #(
    .INIT(64'h8A08088A088A8A08)) 
    err_stim_o_i_307
       (.I0(err_stim_o_i_646_n_0),
        .I1(err_stim_o_i_647_n_0),
        .I2(err_stim_o_i_648_n_0),
        .I3(stim_mask1_g1_s[24]),
        .I4(stim_mask1_g1_s[26]),
        .I5(stim_mask1_g1_s[25]),
        .O(err_stim_o_i_307_n_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h66696999)) 
    err_stim_o_i_308
       (.I0(err_stim_o_i_649_n_0),
        .I1(err_stim_o_i_650_n_0),
        .I2(err_stim_o_i_651_n_0),
        .I3(err_stim_o_i_652_n_0),
        .I4(err_stim_o_i_653_n_0),
        .O(err_stim_o_i_308_n_0));
  LUT6 #(
    .INIT(64'hA8EAEAFE80A8A8EA)) 
    err_stim_o_i_309
       (.I0(err_stim_o_i_654_n_0),
        .I1(err_stim_o_i_655_n_0),
        .I2(err_stim_o_i_656_n_0),
        .I3(err_stim_o_i_657_n_0),
        .I4(err_stim_o_i_658_n_0),
        .I5(err_stim_o_i_659_n_0),
        .O(err_stim_o_i_309_n_0));
  LUT6 #(
    .INIT(64'h3C28823C823CC382)) 
    err_stim_o_i_31
       (.I0(err_stim_o_i_123_n_0),
        .I1(err_stim_o_i_124_n_0),
        .I2(err_stim_o_i_125_n_0),
        .I3(err_stim_o_i_126_n_0),
        .I4(err_stim_o_i_127_n_0),
        .I5(err_stim_o_i_128_n_0),
        .O(err_stim_o_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    err_stim_o_i_310
       (.I0(err_stim_o_i_653_n_0),
        .I1(err_stim_o_i_652_n_0),
        .I2(err_stim_o_i_651_n_0),
        .I3(err_stim_o_i_650_n_0),
        .I4(err_stim_o_i_649_n_0),
        .O(err_stim_o_i_310_n_0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    err_stim_o_i_311
       (.I0(err_stim_o_i_570_n_0),
        .I1(err_stim_o_i_569_n_0),
        .I2(err_stim_o_i_573_n_0),
        .O(err_stim_o_i_311_n_0));
  LUT6 #(
    .INIT(64'h8E18187171E7E78E)) 
    err_stim_o_i_312
       (.I0(err_stim_o_i_288_n_0),
        .I1(err_stim_o_i_287_n_0),
        .I2(err_stim_o_i_276_n_0),
        .I3(err_stim_o_i_603_n_0),
        .I4(err_stim_o_i_277_n_0),
        .I5(err_stim_o_i_660_n_0),
        .O(err_stim_o_i_312_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h8228EBBE)) 
    err_stim_o_i_313
       (.I0(err_stim_o_i_280_n_0),
        .I1(err_stim_o_i_599_n_0),
        .I2(err_stim_o_i_602_n_0),
        .I3(err_stim_o_i_460_n_0),
        .I4(err_stim_o_i_282_n_0),
        .O(err_stim_o_i_313_n_0));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    err_stim_o_i_314
       (.I0(err_stim_o_i_661_n_0),
        .I1(stim_mask2_g1_s[25]),
        .I2(stim_mask2_g1_s[26]),
        .I3(stim_mask2_g1_s[24]),
        .I4(err_stim_o_i_662_n_0),
        .I5(err_stim_o_i_663_n_0),
        .O(err_stim_o_i_314_n_0));
  LUT6 #(
    .INIT(64'h65A6A665A66565A6)) 
    err_stim_o_i_315
       (.I0(err_stim_o_i_664_n_0),
        .I1(err_stim_o_i_663_n_0),
        .I2(err_stim_o_i_662_n_0),
        .I3(stim_mask2_g1_s[24]),
        .I4(stim_mask2_g1_s[26]),
        .I5(stim_mask2_g1_s[25]),
        .O(err_stim_o_i_315_n_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_316
       (.I0(stim_mask2_g1_s[19]),
        .I1(stim_mask2_g1_s[20]),
        .I2(stim_mask2_g1_s[18]),
        .I3(err_stim_o_i_665_n_0),
        .I4(err_stim_o_i_666_n_0),
        .O(err_stim_o_i_316_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_317
       (.I0(err_stim_o_i_667_n_0),
        .I1(err_stim_o_i_668_n_0),
        .I2(err_stim_o_i_669_n_0),
        .I3(err_stim_o_i_670_n_0),
        .I4(err_stim_o_i_671_n_0),
        .I5(err_stim_o_i_672_n_0),
        .O(err_stim_o_i_317_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_318
       (.I0(stim_mask2_g1_s[15]),
        .I1(stim_mask2_g1_s[17]),
        .I2(stim_mask2_g1_s[16]),
        .O(err_stim_o_i_318_n_0));
  LUT6 #(
    .INIT(64'h8A08088A088A8A08)) 
    err_stim_o_i_319
       (.I0(err_stim_o_i_664_n_0),
        .I1(err_stim_o_i_663_n_0),
        .I2(err_stim_o_i_662_n_0),
        .I3(stim_mask2_g1_s[24]),
        .I4(stim_mask2_g1_s[26]),
        .I5(stim_mask2_g1_s[25]),
        .O(err_stim_o_i_319_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_32
       (.I0(err_stim_o_i_88_n_0),
        .I1(err_stim_o_i_87_n_0),
        .O(err_stim_o_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_320
       (.I0(err_stim_o_i_666_n_0),
        .I1(err_stim_o_i_665_n_0),
        .I2(stim_mask2_g1_s[18]),
        .I3(stim_mask2_g1_s[20]),
        .I4(stim_mask2_g1_s[19]),
        .O(err_stim_o_i_320_n_0));
  LUT6 #(
    .INIT(64'h6AA9A995566A6AA9)) 
    err_stim_o_i_321
       (.I0(err_stim_o_i_324_n_0),
        .I1(err_stim_o_i_667_n_0),
        .I2(err_stim_o_i_673_n_0),
        .I3(err_stim_o_i_674_n_0),
        .I4(err_stim_o_i_669_n_0),
        .I5(err_stim_o_i_670_n_0),
        .O(err_stim_o_i_321_n_0));
  LUT6 #(
    .INIT(64'hB22B2BB22BB2B22B)) 
    err_stim_o_i_322
       (.I0(err_stim_o_i_672_n_0),
        .I1(err_stim_o_i_671_n_0),
        .I2(err_stim_o_i_670_n_0),
        .I3(err_stim_o_i_669_n_0),
        .I4(err_stim_o_i_668_n_0),
        .I5(err_stim_o_i_667_n_0),
        .O(err_stim_o_i_322_n_0));
  LUT5 #(
    .INIT(32'h2882BEEB)) 
    err_stim_o_i_323
       (.I0(err_stim_o_i_670_n_0),
        .I1(err_stim_o_i_669_n_0),
        .I2(err_stim_o_i_674_n_0),
        .I3(err_stim_o_i_673_n_0),
        .I4(err_stim_o_i_667_n_0),
        .O(err_stim_o_i_323_n_0));
  LUT6 #(
    .INIT(64'h088A8AAE8AAEAEEF)) 
    err_stim_o_i_324
       (.I0(err_stim_o_i_675_n_0),
        .I1(err_stim_o_i_676_n_0),
        .I2(stim_mask2_g1_s[1]),
        .I3(stim_mask2_g1_s[2]),
        .I4(stim_mask2_g1_s[0]),
        .I5(stim_mask2_g1_s[6]),
        .O(err_stim_o_i_324_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    err_stim_o_i_325
       (.I0(stim_mask2_g1_s[10]),
        .I1(stim_mask2_g1_s[12]),
        .I2(stim_mask2_g1_s[11]),
        .I3(err_stim_o_i_674_n_0),
        .I4(err_stim_o_i_673_n_0),
        .O(err_stim_o_i_325_n_0));
  LUT6 #(
    .INIT(64'hB22B2BB200000000)) 
    err_stim_o_i_326
       (.I0(err_stim_o_i_528_n_0),
        .I1(err_stim_o_i_527_n_0),
        .I2(stim_mask2_g2_s[23]),
        .I3(stim_mask2_g2_s[24]),
        .I4(stim_mask2_g2_s[25]),
        .I5(err_stim_o_i_677_n_0),
        .O(err_stim_o_i_326_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_327
       (.I0(err_stim_o_i_314_n_0),
        .I1(err_stim_o_i_318_n_0),
        .I2(err_stim_o_i_317_n_0),
        .I3(err_stim_o_i_316_n_0),
        .I4(err_stim_o_i_315_n_0),
        .O(err_stim_o_i_327_n_0));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_328
       (.I0(stim_mask2_g2_s[26]),
        .I1(stim_mask2_g2_s[28]),
        .I2(stim_mask2_g2_s[27]),
        .O(err_stim_o_i_328_n_0));
  LUT6 #(
    .INIT(64'h8EE8E88EE88E8EE8)) 
    err_stim_o_i_329
       (.I0(stim_mask2_g2_s[29]),
        .I1(stim_mask2_g2_s[30]),
        .I2(err_stim_o_i_661_n_0),
        .I3(err_stim_o_i_678_n_0),
        .I4(err_stim_o_i_662_n_0),
        .I5(err_stim_o_i_663_n_0),
        .O(err_stim_o_i_329_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h044DDFFF)) 
    err_stim_o_i_33
       (.I0(err_stim_o_i_126_n_0),
        .I1(err_stim_o_i_127_n_0),
        .I2(err_stim_o_i_129_n_0),
        .I3(err_stim_o_i_130_n_0),
        .I4(err_stim_o_i_125_n_0),
        .O(err_stim_o_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_330
       (.I0(err_stim_o_i_679_n_0),
        .I1(err_stim_o_i_680_n_0),
        .I2(stim_mask2_g2_s[17]),
        .I3(stim_mask2_g2_s[19]),
        .I4(stim_mask2_g2_s[18]),
        .O(err_stim_o_i_330_n_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    err_stim_o_i_331
       (.I0(err_stim_o_i_524_n_0),
        .I1(err_stim_o_i_523_n_0),
        .I2(stim_mask2_g2_s[6]),
        .I3(stim_mask2_g2_s[7]),
        .I4(stim_mask2_g2_s[5]),
        .O(err_stim_o_i_331_n_0));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_332
       (.I0(stim_mask2_g2_s[18]),
        .I1(stim_mask2_g2_s[19]),
        .I2(stim_mask2_g2_s[17]),
        .I3(err_stim_o_i_680_n_0),
        .I4(err_stim_o_i_679_n_0),
        .O(err_stim_o_i_332_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h7EE8177E)) 
    err_stim_o_i_333
       (.I0(err_stim_o_i_322_n_0),
        .I1(err_stim_o_i_320_n_0),
        .I2(err_stim_o_i_325_n_0),
        .I3(err_stim_o_i_324_n_0),
        .I4(err_stim_o_i_323_n_0),
        .O(err_stim_o_i_333_n_0));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_334
       (.I0(stim_mask2_g2_s[11]),
        .I1(stim_mask2_g2_s[13]),
        .I2(stim_mask2_g2_s[12]),
        .O(err_stim_o_i_334_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_335
       (.I0(stim_mask2_g2_s[14]),
        .I1(stim_mask2_g2_s[16]),
        .I2(stim_mask2_g2_s[15]),
        .O(err_stim_o_i_335_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_336
       (.I0(stim_mask2_g2_s[2]),
        .I1(stim_mask2_g2_s[4]),
        .I2(stim_mask2_g2_s[3]),
        .O(err_stim_o_i_336_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_337
       (.I0(stim_mask2_g2_s[5]),
        .I1(stim_mask2_g2_s[7]),
        .I2(stim_mask2_g2_s[6]),
        .O(err_stim_o_i_337_n_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_338
       (.I0(stim_mask2_g2_s[0]),
        .I1(stim_mask2_g2_s[1]),
        .I2(stim_mask2_g1_s[31]),
        .I3(err_stim_o_i_337_n_0),
        .I4(err_stim_o_i_336_n_0),
        .O(err_stim_o_i_338_n_0));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    err_stim_o_i_339
       (.I0(stim_mask2_g2_s[2]),
        .I1(stim_mask2_g2_s[3]),
        .I2(stim_mask2_g2_s[4]),
        .I3(stim_mask2_g1_s[31]),
        .I4(stim_mask2_g2_s[0]),
        .I5(stim_mask2_g2_s[1]),
        .O(err_stim_o_i_339_n_0));
  LUT6 #(
    .INIT(64'hF99FF00F99990000)) 
    err_stim_o_i_34
       (.I0(err_stim_o_i_48_n_0),
        .I1(err_stim_o_i_47_n_0),
        .I2(err_stim_o_i_77_n_0),
        .I3(err_stim_o_i_27_n_0),
        .I4(err_stim_o_i_46_n_0),
        .I5(err_stim_o_i_28_n_0),
        .O(err_stim_o_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_340
       (.I0(stim_mask2_g2_s[9]),
        .I1(stim_mask2_g2_s[10]),
        .I2(stim_mask2_g2_s[8]),
        .I3(err_stim_o_i_335_n_0),
        .I4(err_stim_o_i_334_n_0),
        .O(err_stim_o_i_340_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    err_stim_o_i_341
       (.I0(err_stim_o_i_327_n_0),
        .I1(err_stim_o_i_329_n_0),
        .I2(stim_mask2_g2_s[26]),
        .I3(stim_mask2_g2_s[28]),
        .I4(stim_mask2_g2_s[27]),
        .O(err_stim_o_i_341_n_0));
  LUT6 #(
    .INIT(64'h65A6A665A66565A6)) 
    err_stim_o_i_342
       (.I0(err_stim_o_i_677_n_0),
        .I1(err_stim_o_i_528_n_0),
        .I2(err_stim_o_i_527_n_0),
        .I3(stim_mask2_g2_s[23]),
        .I4(stim_mask2_g2_s[24]),
        .I5(stim_mask2_g2_s[25]),
        .O(err_stim_o_i_342_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_343
       (.I0(err_stim_o_i_331_n_0),
        .I1(err_stim_o_i_327_n_0),
        .I2(err_stim_o_i_329_n_0),
        .I3(err_stim_o_i_328_n_0),
        .I4(err_stim_o_i_332_n_0),
        .O(err_stim_o_i_343_n_0));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_344
       (.I0(err_stim_o_i_340_n_0),
        .I1(err_stim_o_i_338_n_0),
        .I2(err_stim_o_i_339_n_0),
        .O(err_stim_o_i_344_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_345
       (.I0(stim_mask1_g2_s[23]),
        .I1(stim_mask1_g2_s[25]),
        .I2(stim_mask1_g2_s[24]),
        .I3(err_stim_o_i_681_n_0),
        .I4(err_stim_o_i_682_n_0),
        .O(err_stim_o_i_345_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_346
       (.I0(stim_mask1_g2_s[2]),
        .I1(stim_mask1_g2_s[4]),
        .I2(stim_mask1_g2_s[3]),
        .I3(stim_mask1_g2_s[1]),
        .I4(stim_mask1_g1_s[31]),
        .I5(stim_mask1_g2_s[0]),
        .O(err_stim_o_i_346_n_0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_347
       (.I0(stim_mask1_g2_s[5]),
        .I1(stim_mask1_g2_s[6]),
        .I2(stim_mask1_g2_s[7]),
        .I3(err_stim_o_i_626_n_0),
        .I4(err_stim_o_i_625_n_0),
        .O(err_stim_o_i_347_n_0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_348
       (.I0(stim_mask1_g2_s[14]),
        .I1(stim_mask1_g2_s[16]),
        .I2(stim_mask1_g2_s[15]),
        .I3(err_stim_o_i_683_n_0),
        .I4(err_stim_o_i_684_n_0),
        .O(err_stim_o_i_348_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_349
       (.I0(err_stim_o_i_354_n_0),
        .I1(err_stim_o_i_296_n_0),
        .I2(err_stim_o_i_298_n_0),
        .I3(err_stim_o_i_564_n_0),
        .I4(err_stim_o_i_685_n_0),
        .I5(err_stim_o_i_352_n_0),
        .O(err_stim_o_i_349_n_0));
  LUT5 #(
    .INIT(32'hF1707010)) 
    err_stim_o_i_35
       (.I0(err_stim_o_i_131_n_0),
        .I1(err_stim_o_i_132_n_0),
        .I2(err_stim_o_i_133_n_0),
        .I3(err_stim_o_i_134_n_0),
        .I4(err_stim_o_i_135_n_0),
        .O(err_stim_o_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h7DD71441)) 
    err_stim_o_i_350
       (.I0(err_stim_o_i_296_n_0),
        .I1(err_stim_o_i_565_n_0),
        .I2(err_stim_o_i_566_n_0),
        .I3(err_stim_o_i_564_n_0),
        .I4(err_stim_o_i_298_n_0),
        .O(err_stim_o_i_350_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h4114D77D)) 
    err_stim_o_i_351
       (.I0(err_stim_o_i_268_n_0),
        .I1(err_stim_o_i_570_n_0),
        .I2(err_stim_o_i_573_n_0),
        .I3(err_stim_o_i_569_n_0),
        .I4(err_stim_o_i_266_n_0),
        .O(err_stim_o_i_351_n_0));
  LUT6 #(
    .INIT(64'hA99595A995A9A995)) 
    err_stim_o_i_352
       (.I0(err_stim_o_i_686_n_0),
        .I1(err_stim_o_i_682_n_0),
        .I2(err_stim_o_i_681_n_0),
        .I3(stim_mask1_g2_s[23]),
        .I4(stim_mask1_g2_s[25]),
        .I5(stim_mask1_g2_s[24]),
        .O(err_stim_o_i_352_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_353
       (.I0(err_stim_o_i_296_n_0),
        .I1(err_stim_o_i_298_n_0),
        .I2(err_stim_o_i_564_n_0),
        .I3(err_stim_o_i_566_n_0),
        .I4(err_stim_o_i_565_n_0),
        .O(err_stim_o_i_353_n_0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_354
       (.I0(err_stim_o_i_355_n_0),
        .I1(err_stim_o_i_357_n_0),
        .I2(err_stim_o_i_356_n_0),
        .O(err_stim_o_i_354_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_355
       (.I0(stim_mask1_g2_s[9]),
        .I1(stim_mask1_g2_s[10]),
        .I2(stim_mask1_g2_s[8]),
        .I3(err_stim_o_i_572_n_0),
        .I4(err_stim_o_i_571_n_0),
        .O(err_stim_o_i_355_n_0));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    err_stim_o_i_356
       (.I0(stim_mask1_g2_s[2]),
        .I1(stim_mask1_g2_s[4]),
        .I2(stim_mask1_g2_s[3]),
        .I3(stim_mask1_g2_s[1]),
        .I4(stim_mask1_g1_s[31]),
        .I5(stim_mask1_g2_s[0]),
        .O(err_stim_o_i_356_n_0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_357
       (.I0(stim_mask1_g2_s[0]),
        .I1(stim_mask1_g2_s[1]),
        .I2(stim_mask1_g1_s[31]),
        .I3(err_stim_o_i_575_n_0),
        .I4(err_stim_o_i_574_n_0),
        .O(err_stim_o_i_357_n_0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_358
       (.I0(stim_mask3_g2_s[23]),
        .I1(stim_mask3_g2_s[25]),
        .I2(stim_mask3_g2_s[24]),
        .I3(err_stim_o_i_541_n_0),
        .I4(err_stim_o_i_542_n_0),
        .O(err_stim_o_i_358_n_0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_359
       (.I0(err_stim_o_i_687_n_0),
        .I1(err_stim_o_i_688_n_0),
        .I2(err_stim_o_i_689_n_0),
        .O(err_stim_o_i_359_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_36
       (.I0(err_stim_o_i_83_n_0),
        .I1(err_stim_o_i_82_n_0),
        .O(err_stim_o_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    err_stim_o_i_360
       (.I0(err_stim_o_i_689_n_0),
        .I1(err_stim_o_i_687_n_0),
        .I2(err_stim_o_i_688_n_0),
        .O(err_stim_o_i_360_n_0));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_361
       (.I0(err_stim_o_i_367_n_0),
        .I1(err_stim_o_i_369_n_0),
        .I2(err_stim_o_i_368_n_0),
        .O(err_stim_o_i_361_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_362
       (.I0(err_stim_o_i_366_n_0),
        .I1(err_stim_o_i_546_n_0),
        .I2(err_stim_o_i_545_n_0),
        .I3(err_stim_o_i_551_n_0),
        .I4(err_stim_o_i_364_n_0),
        .O(err_stim_o_i_362_n_0));
  LUT6 #(
    .INIT(64'h566A6A566A56566A)) 
    err_stim_o_i_363
       (.I0(err_stim_o_i_540_n_0),
        .I1(err_stim_o_i_541_n_0),
        .I2(err_stim_o_i_542_n_0),
        .I3(stim_mask3_g2_s[23]),
        .I4(stim_mask3_g2_s[25]),
        .I5(stim_mask3_g2_s[24]),
        .O(err_stim_o_i_363_n_0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_364
       (.I0(stim_mask3_g2_s[18]),
        .I1(stim_mask3_g2_s[19]),
        .I2(stim_mask3_g2_s[17]),
        .I3(err_stim_o_i_544_n_0),
        .I4(err_stim_o_i_543_n_0),
        .O(err_stim_o_i_364_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    err_stim_o_i_365
       (.I0(err_stim_o_i_546_n_0),
        .I1(err_stim_o_i_545_n_0),
        .I2(stim_mask3_g2_s[26]),
        .I3(stim_mask3_g2_s[28]),
        .I4(stim_mask3_g2_s[27]),
        .O(err_stim_o_i_365_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_366
       (.I0(stim_mask3_g2_s[7]),
        .I1(stim_mask3_g2_s[6]),
        .I2(stim_mask3_g2_s[5]),
        .I3(err_stim_o_i_690_n_0),
        .I4(err_stim_o_i_691_n_0),
        .O(err_stim_o_i_366_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_367
       (.I0(stim_mask3_g2_s[9]),
        .I1(stim_mask3_g2_s[10]),
        .I2(stim_mask3_g2_s[8]),
        .I3(err_stim_o_i_692_n_0),
        .I4(err_stim_o_i_693_n_0),
        .O(err_stim_o_i_367_n_0));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    err_stim_o_i_368
       (.I0(stim_mask3_g2_s[2]),
        .I1(stim_mask3_g2_s[3]),
        .I2(stim_mask3_g2_s[4]),
        .I3(stim_mask3_g1_s[31]),
        .I4(stim_mask3_g2_s[0]),
        .I5(stim_mask3_g2_s[1]),
        .O(err_stim_o_i_368_n_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_369
       (.I0(stim_mask3_g2_s[0]),
        .I1(stim_mask3_g2_s[1]),
        .I2(stim_mask3_g1_s[31]),
        .I3(err_stim_o_i_694_n_0),
        .I4(err_stim_o_i_695_n_0),
        .O(err_stim_o_i_369_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hF2B0B020)) 
    err_stim_o_i_37
       (.I0(err_stim_o_i_136_n_0),
        .I1(err_stim_o_i_137_n_0),
        .I2(err_stim_o_i_138_n_0),
        .I3(err_stim_o_i_139_n_0),
        .I4(err_stim_o_i_140_n_0),
        .O(err_stim_o_i_37_n_0));
  LUT6 #(
    .INIT(64'h566A6A566A56566A)) 
    err_stim_o_i_370
       (.I0(err_stim_o_i_696_n_0),
        .I1(err_stim_o_i_493_n_0),
        .I2(err_stim_o_i_494_n_0),
        .I3(stim_mask6_g2_s[23]),
        .I4(stim_mask6_g2_s[25]),
        .I5(stim_mask6_g2_s[24]),
        .O(err_stim_o_i_370_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_371
       (.I0(err_stim_o_i_269_n_0),
        .I1(err_stim_o_i_270_n_0),
        .I2(err_stim_o_i_380_n_0),
        .I3(err_stim_o_i_382_n_0),
        .I4(err_stim_o_i_381_n_0),
        .O(err_stim_o_i_371_n_0));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_372
       (.I0(err_stim_o_i_378_n_0),
        .I1(err_stim_o_i_376_n_0),
        .I2(err_stim_o_i_377_n_0),
        .O(err_stim_o_i_372_n_0));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_373
       (.I0(err_stim_o_i_219_n_0),
        .I1(err_stim_o_i_218_n_0),
        .I2(err_stim_o_i_217_n_0),
        .O(err_stim_o_i_373_n_0));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    err_stim_o_i_374
       (.I0(err_stim_o_i_217_n_0),
        .I1(err_stim_o_i_218_n_0),
        .I2(err_stim_o_i_219_n_0),
        .O(err_stim_o_i_374_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h71171771)) 
    err_stim_o_i_375
       (.I0(err_stim_o_i_269_n_0),
        .I1(err_stim_o_i_270_n_0),
        .I2(err_stim_o_i_380_n_0),
        .I3(err_stim_o_i_382_n_0),
        .I4(err_stim_o_i_381_n_0),
        .O(err_stim_o_i_375_n_0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_376
       (.I0(stim_mask6_g2_s[0]),
        .I1(stim_mask6_g2_s[1]),
        .I2(stim_mask6_g1_s[31]),
        .I3(err_stim_o_i_539_n_0),
        .I4(err_stim_o_i_538_n_0),
        .O(err_stim_o_i_376_n_0));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    err_stim_o_i_377
       (.I0(stim_mask6_g2_s[2]),
        .I1(stim_mask6_g2_s[4]),
        .I2(stim_mask6_g2_s[3]),
        .I3(stim_mask6_g2_s[1]),
        .I4(stim_mask6_g1_s[31]),
        .I5(stim_mask6_g2_s[0]),
        .O(err_stim_o_i_377_n_0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_378
       (.I0(stim_mask6_g2_s[9]),
        .I1(stim_mask6_g2_s[10]),
        .I2(stim_mask6_g2_s[8]),
        .I3(err_stim_o_i_537_n_0),
        .I4(err_stim_o_i_536_n_0),
        .O(err_stim_o_i_378_n_0));
  LUT6 #(
    .INIT(64'hE88E8EE800000000)) 
    err_stim_o_i_379
       (.I0(err_stim_o_i_493_n_0),
        .I1(err_stim_o_i_494_n_0),
        .I2(stim_mask6_g2_s[23]),
        .I3(stim_mask6_g2_s[25]),
        .I4(stim_mask6_g2_s[24]),
        .I5(err_stim_o_i_696_n_0),
        .O(err_stim_o_i_379_n_0));
  LUT5 #(
    .INIT(32'hBD2B42D4)) 
    err_stim_o_i_38
       (.I0(err_stim_o_i_141_n_0),
        .I1(err_stim_o_i_142_n_0),
        .I2(err_stim_o_i_143_n_0),
        .I3(err_stim_o_i_89_n_0),
        .I4(err_stim_o_i_94_n_0),
        .O(err_stim_o_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_380
       (.I0(err_stim_o_i_613_n_0),
        .I1(err_stim_o_i_612_n_0),
        .I2(err_stim_o_i_611_n_0),
        .I3(err_stim_o_i_610_n_0),
        .I4(err_stim_o_i_609_n_0),
        .O(err_stim_o_i_380_n_0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_381
       (.I0(stim_mask6_g2_s[26]),
        .I1(stim_mask6_g2_s[28]),
        .I2(stim_mask6_g2_s[27]),
        .O(err_stim_o_i_381_n_0));
  LUT6 #(
    .INIT(64'hFFFF966996690000)) 
    err_stim_o_i_382
       (.I0(err_stim_o_i_697_n_0),
        .I1(err_stim_o_i_698_n_0),
        .I2(err_stim_o_i_699_n_0),
        .I3(err_stim_o_i_700_n_0),
        .I4(stim_mask6_g2_s[29]),
        .I5(stim_mask6_g2_s[30]),
        .O(err_stim_o_i_382_n_0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_383
       (.I0(err_stim_o_i_577_n_0),
        .I1(err_stim_o_i_576_n_0),
        .I2(stim_mask6_g2_s[17]),
        .I3(stim_mask6_g2_s[19]),
        .I4(stim_mask6_g2_s[18]),
        .O(err_stim_o_i_383_n_0));
  LUT6 #(
    .INIT(64'h6A6A566A566A5656)) 
    err_stim_o_i_384
       (.I0(err_stim_o_i_295_n_0),
        .I1(err_stim_o_i_618_n_0),
        .I2(err_stim_o_i_617_n_0),
        .I3(err_stim_o_i_616_n_0),
        .I4(err_stim_o_i_615_n_0),
        .I5(err_stim_o_i_614_n_0),
        .O(err_stim_o_i_384_n_0));
  LUT6 #(
    .INIT(64'hA88080A880A8A880)) 
    err_stim_o_i_385
       (.I0(err_stim_o_i_701_n_0),
        .I1(err_stim_o_i_698_n_0),
        .I2(err_stim_o_i_697_n_0),
        .I3(stim_mask6_g1_s[24]),
        .I4(stim_mask6_g1_s[26]),
        .I5(stim_mask6_g1_s[25]),
        .O(err_stim_o_i_385_n_0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    err_stim_o_i_386
       (.I0(err_stim_o_i_618_n_0),
        .I1(err_stim_o_i_617_n_0),
        .I2(err_stim_o_i_616_n_0),
        .I3(err_stim_o_i_615_n_0),
        .I4(err_stim_o_i_614_n_0),
        .O(err_stim_o_i_386_n_0));
  LUT6 #(
    .INIT(64'h2082002008008208)) 
    err_stim_o_i_387
       (.I0(stim_mask5_g2_s[31]),
        .I1(err_stim_o_i_702_n_0),
        .I2(err_stim_o_i_703_n_0),
        .I3(err_stim_o_i_704_n_0),
        .I4(err_stim_o_i_431_n_0),
        .I5(err_stim_o_i_705_n_0),
        .O(err_stim_o_i_387_n_0));
  LUT6 #(
    .INIT(64'h0280200280080280)) 
    err_stim_o_i_388
       (.I0(stim_mask3_g2_s[31]),
        .I1(err_stim_o_i_706_n_0),
        .I2(err_stim_o_i_688_n_0),
        .I3(err_stim_o_i_687_n_0),
        .I4(err_stim_o_i_689_n_0),
        .I5(err_stim_o_i_358_n_0),
        .O(err_stim_o_i_388_n_0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_389
       (.I0(stim_mask7_g2_s[20]),
        .I1(stim_mask7_g2_s[22]),
        .I2(stim_mask7_g2_s[21]),
        .O(err_stim_o_i_389_n_0));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    err_stim_o_i_39
       (.I0(err_stim_o_i_63_n_0),
        .I1(err_stim_o_i_64_n_0),
        .I2(err_stim_o_i_65_n_0),
        .I3(err_stim_o_i_12_n_0),
        .I4(err_stim_o_i_11_n_0),
        .I5(err_stim_o_i_10_n_0),
        .O(err_stim_o_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_390
       (.I0(stim_mask7_g2_s[23]),
        .I1(stim_mask7_g2_s[25]),
        .I2(stim_mask7_g2_s[24]),
        .O(err_stim_o_i_390_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_391
       (.I0(err_stim_o_i_707_n_0),
        .I1(err_stim_o_i_708_n_0),
        .I2(err_stim_o_i_709_n_0),
        .I3(err_stim_o_i_710_n_0),
        .I4(err_stim_o_i_711_n_0),
        .O(err_stim_o_i_391_n_0));
  LUT6 #(
    .INIT(64'hE88E8EE88EE8E88E)) 
    err_stim_o_i_392
       (.I0(stim_mask7_g2_s[29]),
        .I1(stim_mask7_g2_s[30]),
        .I2(err_stim_o_i_712_n_0),
        .I3(err_stim_o_i_713_n_0),
        .I4(err_stim_o_i_419_n_0),
        .I5(err_stim_o_i_418_n_0),
        .O(err_stim_o_i_392_n_0));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_393
       (.I0(stim_mask7_g2_s[13]),
        .I1(stim_mask7_g2_s[12]),
        .I2(stim_mask7_g2_s[11]),
        .O(err_stim_o_i_393_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_394
       (.I0(stim_mask7_g2_s[10]),
        .I1(stim_mask7_g2_s[9]),
        .I2(stim_mask7_g2_s[8]),
        .O(err_stim_o_i_394_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_395
       (.I0(stim_mask7_g2_s[26]),
        .I1(stim_mask7_g2_s[28]),
        .I2(stim_mask7_g2_s[27]),
        .O(err_stim_o_i_395_n_0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    err_stim_o_i_396
       (.I0(stim_mask7_g2_s[8]),
        .I1(stim_mask7_g2_s[10]),
        .I2(stim_mask7_g2_s[9]),
        .I3(err_stim_o_i_714_n_0),
        .I4(err_stim_o_i_715_n_0),
        .O(err_stim_o_i_396_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h5440FDD5)) 
    err_stim_o_i_397
       (.I0(err_stim_o_i_710_n_0),
        .I1(stim_mask7_g1_s[16]),
        .I2(stim_mask7_g1_s[17]),
        .I3(stim_mask7_g1_s[15]),
        .I4(err_stim_o_i_708_n_0),
        .O(err_stim_o_i_397_n_0));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    err_stim_o_i_398
       (.I0(err_stim_o_i_162_n_0),
        .I1(err_stim_o_i_424_n_0),
        .I2(err_stim_o_i_423_n_0),
        .I3(err_stim_o_i_422_n_0),
        .I4(err_stim_o_i_421_n_0),
        .I5(err_stim_o_i_420_n_0),
        .O(err_stim_o_i_398_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hBEEB2882)) 
    err_stim_o_i_399
       (.I0(err_stim_o_i_711_n_0),
        .I1(err_stim_o_i_710_n_0),
        .I2(err_stim_o_i_709_n_0),
        .I3(err_stim_o_i_708_n_0),
        .I4(err_stim_o_i_707_n_0),
        .O(err_stim_o_i_399_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    err_stim_o_i_4
       (.I0(err_stim_o_i_19_n_0),
        .I1(err_stim_o_i_20_n_0),
        .I2(err_stim_o_i_21_n_0),
        .I3(err_stim_o_i_22_n_0),
        .O(err_stim_o_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAEFFAE)) 
    err_stim_o_i_40
       (.I0(err_stim_o_i_144_n_0),
        .I1(err_stim_o_i_74_n_0),
        .I2(err_stim_o_i_75_n_0),
        .I3(err_stim_o_i_145_n_0),
        .I4(err_stim_o_i_72_n_0),
        .I5(err_stim_o_i_146_n_0),
        .O(err_stim_o_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    err_stim_o_i_400
       (.I0(stim_mask7_g1_s[31]),
        .I1(stim_mask7_g2_s[1]),
        .I2(stim_mask7_g2_s[0]),
        .I3(err_stim_o_i_716_n_0),
        .I4(err_stim_o_i_717_n_0),
        .O(err_stim_o_i_400_n_0));
  LUT6 #(
    .INIT(64'hA6656565A6A6A665)) 
    err_stim_o_i_401
       (.I0(err_stim_o_i_164_n_0),
        .I1(err_stim_o_i_421_n_0),
        .I2(err_stim_o_i_420_n_0),
        .I3(err_stim_o_i_422_n_0),
        .I4(err_stim_o_i_423_n_0),
        .I5(err_stim_o_i_424_n_0),
        .O(err_stim_o_i_401_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_402
       (.I0(err_stim_o_i_418_n_0),
        .I1(err_stim_o_i_419_n_0),
        .I2(err_stim_o_i_713_n_0),
        .I3(err_stim_o_i_712_n_0),
        .I4(stim_mask7_g2_s[30]),
        .I5(stim_mask7_g2_s[29]),
        .O(err_stim_o_i_402_n_0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_403
       (.I0(stim_mask7_g2_s[27]),
        .I1(stim_mask7_g2_s[28]),
        .I2(stim_mask7_g2_s[26]),
        .O(err_stim_o_i_403_n_0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    err_stim_o_i_404
       (.I0(err_stim_o_i_718_n_0),
        .I1(err_stim_o_i_719_n_0),
        .I2(stim_mask7_g2_s[16]),
        .I3(stim_mask7_g2_s[15]),
        .I4(stim_mask7_g2_s[14]),
        .O(err_stim_o_i_404_n_0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_405
       (.I0(stim_mask7_g2_s[23]),
        .I1(stim_mask7_g2_s[25]),
        .I2(stim_mask7_g2_s[24]),
        .I3(err_stim_o_i_402_n_0),
        .I4(err_stim_o_i_403_n_0),
        .O(err_stim_o_i_405_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_406
       (.I0(err_stim_o_i_412_n_0),
        .I1(err_stim_o_i_149_n_0),
        .I2(err_stim_o_i_391_n_0),
        .I3(err_stim_o_i_720_n_0),
        .I4(err_stim_o_i_147_n_0),
        .I5(err_stim_o_i_410_n_0),
        .O(err_stim_o_i_406_n_0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_407
       (.I0(stim_mask7_g2_s[5]),
        .I1(stim_mask7_g2_s[6]),
        .I2(stim_mask7_g2_s[7]),
        .I3(err_stim_o_i_394_n_0),
        .I4(err_stim_o_i_393_n_0),
        .O(err_stim_o_i_407_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_408
       (.I0(stim_mask7_g2_s[2]),
        .I1(stim_mask7_g2_s[4]),
        .I2(stim_mask7_g2_s[3]),
        .I3(stim_mask7_g2_s[1]),
        .I4(stim_mask7_g1_s[31]),
        .I5(stim_mask7_g2_s[0]),
        .O(err_stim_o_i_408_n_0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_409
       (.I0(stim_mask7_g2_s[14]),
        .I1(stim_mask7_g2_s[15]),
        .I2(stim_mask7_g2_s[16]),
        .I3(err_stim_o_i_719_n_0),
        .I4(err_stim_o_i_718_n_0),
        .O(err_stim_o_i_409_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h008E8EFF)) 
    err_stim_o_i_41
       (.I0(err_stim_o_i_147_n_0),
        .I1(err_stim_o_i_148_n_0),
        .I2(err_stim_o_i_149_n_0),
        .I3(err_stim_o_i_150_n_0),
        .I4(err_stim_o_i_151_n_0),
        .O(err_stim_o_i_41_n_0));
  LUT6 #(
    .INIT(64'h96FF00966900FF69)) 
    err_stim_o_i_410
       (.I0(stim_mask7_g2_s[23]),
        .I1(stim_mask7_g2_s[25]),
        .I2(stim_mask7_g2_s[24]),
        .I3(err_stim_o_i_402_n_0),
        .I4(err_stim_o_i_403_n_0),
        .I5(err_stim_o_i_404_n_0),
        .O(err_stim_o_i_410_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_411
       (.I0(err_stim_o_i_149_n_0),
        .I1(err_stim_o_i_391_n_0),
        .I2(err_stim_o_i_392_n_0),
        .I3(err_stim_o_i_395_n_0),
        .I4(err_stim_o_i_147_n_0),
        .O(err_stim_o_i_411_n_0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_412
       (.I0(err_stim_o_i_415_n_0),
        .I1(err_stim_o_i_414_n_0),
        .I2(err_stim_o_i_413_n_0),
        .O(err_stim_o_i_412_n_0));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    err_stim_o_i_413
       (.I0(stim_mask7_g2_s[2]),
        .I1(stim_mask7_g2_s[4]),
        .I2(stim_mask7_g2_s[3]),
        .I3(stim_mask7_g2_s[1]),
        .I4(stim_mask7_g1_s[31]),
        .I5(stim_mask7_g2_s[0]),
        .O(err_stim_o_i_413_n_0));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_414
       (.I0(stim_mask7_g2_s[0]),
        .I1(stim_mask7_g2_s[1]),
        .I2(stim_mask7_g1_s[31]),
        .I3(err_stim_o_i_717_n_0),
        .I4(err_stim_o_i_716_n_0),
        .O(err_stim_o_i_414_n_0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_415
       (.I0(stim_mask7_g2_s[9]),
        .I1(stim_mask7_g2_s[10]),
        .I2(stim_mask7_g2_s[8]),
        .I3(err_stim_o_i_715_n_0),
        .I4(err_stim_o_i_714_n_0),
        .O(err_stim_o_i_415_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h2882BEEB)) 
    err_stim_o_i_416
       (.I0(err_stim_o_i_147_n_0),
        .I1(err_stim_o_i_395_n_0),
        .I2(err_stim_o_i_392_n_0),
        .I3(err_stim_o_i_391_n_0),
        .I4(err_stim_o_i_149_n_0),
        .O(err_stim_o_i_416_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_417
       (.I0(stim_mask7_g1_s[16]),
        .I1(stim_mask7_g1_s[17]),
        .I2(stim_mask7_g1_s[15]),
        .I3(err_stim_o_i_721_n_0),
        .I4(err_stim_o_i_722_n_0),
        .O(err_stim_o_i_417_n_0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_418
       (.I0(stim_mask7_g1_s[28]),
        .I1(stim_mask7_g1_s[29]),
        .I2(stim_mask7_g1_s[27]),
        .O(err_stim_o_i_418_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_419
       (.I0(stim_mask7_g1_s[30]),
        .I1(err_stim_o_i_723_n_0),
        .I2(err_stim_o_i_724_n_0),
        .I3(err_stim_o_i_725_n_0),
        .I4(err_stim_o_i_726_n_0),
        .I5(err_stim_o_i_727_n_0),
        .O(err_stim_o_i_419_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    err_stim_o_i_42
       (.I0(err_stim_o_i_152_n_0),
        .I1(err_stim_o_i_153_n_0),
        .I2(err_stim_o_i_154_n_0),
        .I3(err_stim_o_i_155_n_0),
        .I4(err_stim_o_i_156_n_0),
        .O(err_stim_o_i_42_n_0));
  LUT6 #(
    .INIT(64'h6AA9A995566A6AA9)) 
    err_stim_o_i_420
       (.I0(err_stim_o_i_430_n_0),
        .I1(err_stim_o_i_429_n_0),
        .I2(err_stim_o_i_428_n_0),
        .I3(err_stim_o_i_427_n_0),
        .I4(err_stim_o_i_426_n_0),
        .I5(err_stim_o_i_425_n_0),
        .O(err_stim_o_i_420_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    err_stim_o_i_421
       (.I0(stim_mask7_g1_s[18]),
        .I1(stim_mask7_g1_s[20]),
        .I2(stim_mask7_g1_s[19]),
        .I3(err_stim_o_i_728_n_0),
        .I4(err_stim_o_i_729_n_0),
        .O(err_stim_o_i_421_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_422
       (.I0(err_stim_o_i_429_n_0),
        .I1(err_stim_o_i_428_n_0),
        .I2(err_stim_o_i_427_n_0),
        .I3(err_stim_o_i_426_n_0),
        .I4(err_stim_o_i_425_n_0),
        .O(err_stim_o_i_422_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    err_stim_o_i_423
       (.I0(stim_mask7_g1_s[30]),
        .I1(err_stim_o_i_723_n_0),
        .I2(err_stim_o_i_724_n_0),
        .I3(err_stim_o_i_725_n_0),
        .I4(err_stim_o_i_726_n_0),
        .I5(err_stim_o_i_727_n_0),
        .O(err_stim_o_i_423_n_0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_424
       (.I0(stim_mask7_g1_s[27]),
        .I1(stim_mask7_g1_s[29]),
        .I2(stim_mask7_g1_s[28]),
        .O(err_stim_o_i_424_n_0));
  LUT6 #(
    .INIT(64'hEBBEBEEB82282882)) 
    err_stim_o_i_425
       (.I0(err_stim_o_i_723_n_0),
        .I1(stim_mask7_g1_s[13]),
        .I2(stim_mask7_g1_s[14]),
        .I3(err_stim_o_i_725_n_0),
        .I4(err_stim_o_i_726_n_0),
        .I5(err_stim_o_i_727_n_0),
        .O(err_stim_o_i_425_n_0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_426
       (.I0(stim_mask7_g1_s[7]),
        .I1(stim_mask7_g1_s[9]),
        .I2(stim_mask7_g1_s[8]),
        .O(err_stim_o_i_426_n_0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_427
       (.I0(stim_mask7_g1_s[10]),
        .I1(stim_mask7_g1_s[12]),
        .I2(stim_mask7_g1_s[11]),
        .O(err_stim_o_i_427_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    err_stim_o_i_428
       (.I0(err_stim_o_i_725_n_0),
        .I1(stim_mask7_g1_s[3]),
        .I2(stim_mask7_g1_s[5]),
        .I3(stim_mask7_g1_s[4]),
        .I4(err_stim_o_i_730_n_0),
        .O(err_stim_o_i_428_n_0));
  LUT6 #(
    .INIT(64'h000096699669FFFF)) 
    err_stim_o_i_429
       (.I0(err_stim_o_i_725_n_0),
        .I1(stim_mask7_g1_s[5]),
        .I2(stim_mask7_g1_s[3]),
        .I3(stim_mask7_g1_s[4]),
        .I4(stim_mask7_g1_s[13]),
        .I5(stim_mask7_g1_s[14]),
        .O(err_stim_o_i_429_n_0));
  LUT5 #(
    .INIT(32'h2000FBB2)) 
    err_stim_o_i_43
       (.I0(err_stim_o_i_157_n_0),
        .I1(err_stim_o_i_158_n_0),
        .I2(err_stim_o_i_159_n_0),
        .I3(err_stim_o_i_160_n_0),
        .I4(err_stim_o_i_161_n_0),
        .O(err_stim_o_i_43_n_0));
  LUT6 #(
    .INIT(64'h088C8CCE8CCECEEF)) 
    err_stim_o_i_430
       (.I0(err_stim_o_i_726_n_0),
        .I1(err_stim_o_i_731_n_0),
        .I2(stim_mask7_g1_s[2]),
        .I3(stim_mask7_g1_s[1]),
        .I4(stim_mask7_g1_s[0]),
        .I5(stim_mask7_g1_s[6]),
        .O(err_stim_o_i_430_n_0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_431
       (.I0(stim_mask5_g2_s[23]),
        .I1(stim_mask5_g2_s[25]),
        .I2(stim_mask5_g2_s[24]),
        .I3(err_stim_o_i_732_n_0),
        .I4(err_stim_o_i_733_n_0),
        .O(err_stim_o_i_431_n_0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_432
       (.I0(err_stim_o_i_702_n_0),
        .I1(err_stim_o_i_703_n_0),
        .I2(err_stim_o_i_704_n_0),
        .O(err_stim_o_i_432_n_0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    err_stim_o_i_433
       (.I0(err_stim_o_i_702_n_0),
        .I1(err_stim_o_i_703_n_0),
        .I2(err_stim_o_i_704_n_0),
        .O(err_stim_o_i_433_n_0));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_434
       (.I0(err_stim_o_i_437_n_0),
        .I1(err_stim_o_i_439_n_0),
        .I2(err_stim_o_i_438_n_0),
        .O(err_stim_o_i_434_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_435
       (.I0(err_stim_o_i_228_n_0),
        .I1(err_stim_o_i_230_n_0),
        .I2(err_stim_o_i_443_n_0),
        .I3(err_stim_o_i_445_n_0),
        .I4(err_stim_o_i_444_n_0),
        .O(err_stim_o_i_435_n_0));
  LUT6 #(
    .INIT(64'hA99595A995A9A995)) 
    err_stim_o_i_436
       (.I0(err_stim_o_i_734_n_0),
        .I1(err_stim_o_i_733_n_0),
        .I2(err_stim_o_i_732_n_0),
        .I3(stim_mask5_g2_s[23]),
        .I4(stim_mask5_g2_s[25]),
        .I5(stim_mask5_g2_s[24]),
        .O(err_stim_o_i_436_n_0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_437
       (.I0(stim_mask5_g2_s[9]),
        .I1(stim_mask5_g2_s[10]),
        .I2(stim_mask5_g2_s[8]),
        .I3(err_stim_o_i_447_n_0),
        .I4(err_stim_o_i_446_n_0),
        .O(err_stim_o_i_437_n_0));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    err_stim_o_i_438
       (.I0(stim_mask5_g2_s[2]),
        .I1(stim_mask5_g2_s[3]),
        .I2(stim_mask5_g2_s[4]),
        .I3(stim_mask5_g1_s[31]),
        .I4(stim_mask5_g2_s[0]),
        .I5(stim_mask5_g2_s[1]),
        .O(err_stim_o_i_438_n_0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_439
       (.I0(stim_mask5_g2_s[0]),
        .I1(stim_mask5_g2_s[1]),
        .I2(stim_mask5_g1_s[31]),
        .I3(err_stim_o_i_449_n_0),
        .I4(err_stim_o_i_448_n_0),
        .O(err_stim_o_i_439_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    err_stim_o_i_44
       (.I0(err_stim_o_i_156_n_0),
        .I1(err_stim_o_i_155_n_0),
        .I2(err_stim_o_i_154_n_0),
        .I3(err_stim_o_i_153_n_0),
        .I4(err_stim_o_i_152_n_0),
        .O(err_stim_o_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h006969FF)) 
    err_stim_o_i_440
       (.I0(err_stim_o_i_222_n_0),
        .I1(err_stim_o_i_223_n_0),
        .I2(err_stim_o_i_450_n_0),
        .I3(err_stim_o_i_174_n_0),
        .I4(err_stim_o_i_173_n_0),
        .O(err_stim_o_i_440_n_0));
  LUT6 #(
    .INIT(64'hA88080A880A8A880)) 
    err_stim_o_i_441
       (.I0(err_stim_o_i_734_n_0),
        .I1(err_stim_o_i_733_n_0),
        .I2(err_stim_o_i_732_n_0),
        .I3(stim_mask5_g2_s[23]),
        .I4(stim_mask5_g2_s[25]),
        .I5(stim_mask5_g2_s[24]),
        .O(err_stim_o_i_441_n_0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_442
       (.I0(err_stim_o_i_521_n_0),
        .I1(err_stim_o_i_520_n_0),
        .I2(stim_mask5_g2_s[17]),
        .I3(stim_mask5_g2_s[19]),
        .I4(stim_mask5_g2_s[18]),
        .O(err_stim_o_i_442_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_443
       (.I0(err_stim_o_i_503_n_0),
        .I1(err_stim_o_i_502_n_0),
        .I2(err_stim_o_i_501_n_0),
        .I3(err_stim_o_i_500_n_0),
        .I4(err_stim_o_i_499_n_0),
        .O(err_stim_o_i_443_n_0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_444
       (.I0(stim_mask5_g2_s[26]),
        .I1(stim_mask5_g2_s[28]),
        .I2(stim_mask5_g2_s[27]),
        .O(err_stim_o_i_444_n_0));
  LUT6 #(
    .INIT(64'hFFFF966996690000)) 
    err_stim_o_i_445
       (.I0(err_stim_o_i_735_n_0),
        .I1(err_stim_o_i_510_n_0),
        .I2(err_stim_o_i_511_n_0),
        .I3(err_stim_o_i_736_n_0),
        .I4(stim_mask5_g2_s[29]),
        .I5(stim_mask5_g2_s[30]),
        .O(err_stim_o_i_445_n_0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_446
       (.I0(stim_mask5_g2_s[14]),
        .I1(stim_mask5_g2_s[16]),
        .I2(stim_mask5_g2_s[15]),
        .O(err_stim_o_i_446_n_0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_447
       (.I0(stim_mask5_g2_s[11]),
        .I1(stim_mask5_g2_s[13]),
        .I2(stim_mask5_g2_s[12]),
        .O(err_stim_o_i_447_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_448
       (.I0(stim_mask5_g2_s[5]),
        .I1(stim_mask5_g2_s[7]),
        .I2(stim_mask5_g2_s[6]),
        .O(err_stim_o_i_448_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_449
       (.I0(stim_mask5_g2_s[2]),
        .I1(stim_mask5_g2_s[4]),
        .I2(stim_mask5_g2_s[3]),
        .O(err_stim_o_i_449_n_0));
  LUT5 #(
    .INIT(32'hD000FDD0)) 
    err_stim_o_i_45
       (.I0(err_stim_o_i_162_n_0),
        .I1(err_stim_o_i_163_n_0),
        .I2(err_stim_o_i_164_n_0),
        .I3(err_stim_o_i_165_n_0),
        .I4(err_stim_o_i_166_n_0),
        .O(err_stim_o_i_45_n_0));
  LUT6 #(
    .INIT(64'hA665599A599AA665)) 
    err_stim_o_i_450
       (.I0(err_stim_o_i_225_n_0),
        .I1(err_stim_o_i_508_n_0),
        .I2(err_stim_o_i_507_n_0),
        .I3(err_stim_o_i_506_n_0),
        .I4(err_stim_o_i_505_n_0),
        .I5(err_stim_o_i_504_n_0),
        .O(err_stim_o_i_450_n_0));
  LUT6 #(
    .INIT(64'h6A5656566A6A6A56)) 
    err_stim_o_i_451
       (.I0(err_stim_o_i_227_n_0),
        .I1(err_stim_o_i_504_n_0),
        .I2(err_stim_o_i_505_n_0),
        .I3(err_stim_o_i_506_n_0),
        .I4(err_stim_o_i_507_n_0),
        .I5(err_stim_o_i_508_n_0),
        .O(err_stim_o_i_451_n_0));
  LUT6 #(
    .INIT(64'h188E71187118E771)) 
    err_stim_o_i_452
       (.I0(err_stim_o_i_225_n_0),
        .I1(err_stim_o_i_737_n_0),
        .I2(err_stim_o_i_738_n_0),
        .I3(err_stim_o_i_739_n_0),
        .I4(err_stim_o_i_515_n_0),
        .I5(err_stim_o_i_504_n_0),
        .O(err_stim_o_i_452_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_453
       (.I0(err_stim_o_i_740_n_0),
        .I1(err_stim_o_i_595_n_0),
        .I2(err_stim_o_i_594_n_0),
        .I3(err_stim_o_i_741_n_0),
        .I4(stim_mask4_g2_s[30]),
        .I5(stim_mask4_g2_s[29]),
        .O(err_stim_o_i_453_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_454
       (.I0(stim_mask4_g2_s[27]),
        .I1(stim_mask4_g2_s[28]),
        .I2(stim_mask4_g2_s[26]),
        .O(err_stim_o_i_454_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_455
       (.I0(stim_mask4_g2_s[18]),
        .I1(stim_mask4_g2_s[19]),
        .I2(stim_mask4_g2_s[17]),
        .O(err_stim_o_i_455_n_0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_456
       (.I0(stim_mask4_g2_s[21]),
        .I1(stim_mask4_g2_s[22]),
        .I2(stim_mask4_g2_s[20]),
        .O(err_stim_o_i_456_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_457
       (.I0(stim_mask4_g2_s[10]),
        .I1(stim_mask4_g2_s[9]),
        .I2(stim_mask4_g2_s[8]),
        .O(err_stim_o_i_457_n_0));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_458
       (.I0(stim_mask4_g2_s[13]),
        .I1(stim_mask4_g2_s[12]),
        .I2(stim_mask4_g2_s[11]),
        .O(err_stim_o_i_458_n_0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_459
       (.I0(err_stim_o_i_465_n_0),
        .I1(err_stim_o_i_467_n_0),
        .I2(err_stim_o_i_466_n_0),
        .O(err_stim_o_i_459_n_0));
  LUT5 #(
    .INIT(32'h01177FFF)) 
    err_stim_o_i_46
       (.I0(err_stim_o_i_167_n_0),
        .I1(err_stim_o_i_168_n_0),
        .I2(err_stim_o_i_169_n_0),
        .I3(err_stim_o_i_170_n_0),
        .I4(err_stim_o_i_171_n_0),
        .O(err_stim_o_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_460
       (.I0(err_stim_o_i_589_n_0),
        .I1(err_stim_o_i_590_n_0),
        .I2(err_stim_o_i_591_n_0),
        .I3(err_stim_o_i_592_n_0),
        .I4(err_stim_o_i_593_n_0),
        .O(err_stim_o_i_460_n_0));
  LUT6 #(
    .INIT(64'h7171718E718E8E8E)) 
    err_stim_o_i_461
       (.I0(stim_mask4_g2_s[29]),
        .I1(stim_mask4_g2_s[30]),
        .I2(err_stim_o_i_742_n_0),
        .I3(stim_mask4_g2_s[26]),
        .I4(stim_mask4_g2_s[28]),
        .I5(stim_mask4_g2_s[27]),
        .O(err_stim_o_i_461_n_0));
  LUT6 #(
    .INIT(64'h9A59599A599A9A59)) 
    err_stim_o_i_462
       (.I0(err_stim_o_i_743_n_0),
        .I1(err_stim_o_i_454_n_0),
        .I2(err_stim_o_i_453_n_0),
        .I3(stim_mask4_g2_s[23]),
        .I4(stim_mask4_g2_s[25]),
        .I5(stim_mask4_g2_s[24]),
        .O(err_stim_o_i_462_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_463
       (.I0(err_stim_o_i_282_n_0),
        .I1(err_stim_o_i_460_n_0),
        .I2(err_stim_o_i_602_n_0),
        .I3(err_stim_o_i_599_n_0),
        .I4(err_stim_o_i_280_n_0),
        .O(err_stim_o_i_463_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h71171771)) 
    err_stim_o_i_464
       (.I0(err_stim_o_i_288_n_0),
        .I1(err_stim_o_i_287_n_0),
        .I2(err_stim_o_i_276_n_0),
        .I3(err_stim_o_i_603_n_0),
        .I4(err_stim_o_i_277_n_0),
        .O(err_stim_o_i_464_n_0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_465
       (.I0(stim_mask4_g2_s[9]),
        .I1(stim_mask4_g2_s[10]),
        .I2(stim_mask4_g2_s[8]),
        .I3(err_stim_o_i_608_n_0),
        .I4(err_stim_o_i_607_n_0),
        .O(err_stim_o_i_465_n_0));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    err_stim_o_i_466
       (.I0(stim_mask4_g2_s[2]),
        .I1(stim_mask4_g2_s[3]),
        .I2(stim_mask4_g2_s[4]),
        .I3(stim_mask4_g1_s[31]),
        .I4(stim_mask4_g2_s[0]),
        .I5(stim_mask4_g2_s[1]),
        .O(err_stim_o_i_466_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_467
       (.I0(stim_mask4_g2_s[0]),
        .I1(stim_mask4_g2_s[1]),
        .I2(stim_mask4_g1_s[31]),
        .I3(err_stim_o_i_606_n_0),
        .I4(err_stim_o_i_605_n_0),
        .O(err_stim_o_i_467_n_0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_468
       (.I0(stim_mask0_g2_s[16]),
        .I1(stim_mask0_g2_s[15]),
        .I2(stim_mask0_g2_s[14]),
        .I3(err_stim_o_i_201_n_0),
        .I4(err_stim_o_i_200_n_0),
        .O(err_stim_o_i_468_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_469
       (.I0(stim_mask0_g2_s[26]),
        .I1(stim_mask0_g2_s[28]),
        .I2(stim_mask0_g2_s[27]),
        .O(err_stim_o_i_469_n_0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hBFAB2A02)) 
    err_stim_o_i_47
       (.I0(err_stim_o_i_172_n_0),
        .I1(err_stim_o_i_173_n_0),
        .I2(err_stim_o_i_174_n_0),
        .I3(err_stim_o_i_175_n_0),
        .I4(err_stim_o_i_176_n_0),
        .O(err_stim_o_i_47_n_0));
  LUT3 #(
    .INIT(8'h8E)) 
    err_stim_o_i_470
       (.I0(stim_mask0_g2_s[29]),
        .I1(stim_mask0_g2_s[30]),
        .I2(err_stim_o_i_484_n_0),
        .O(err_stim_o_i_470_n_0));
  LUT6 #(
    .INIT(64'hE88E8EE800000000)) 
    err_stim_o_i_471
       (.I0(err_stim_o_i_204_n_0),
        .I1(err_stim_o_i_205_n_0),
        .I2(stim_mask0_g2_s[23]),
        .I3(stim_mask0_g2_s[25]),
        .I4(stim_mask0_g2_s[24]),
        .I5(err_stim_o_i_468_n_0),
        .O(err_stim_o_i_471_n_0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_472
       (.I0(err_stim_o_i_474_n_0),
        .I1(err_stim_o_i_473_n_0),
        .I2(stim_mask0_g2_s[17]),
        .I3(stim_mask0_g2_s[19]),
        .I4(stim_mask0_g2_s[18]),
        .O(err_stim_o_i_472_n_0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_473
       (.I0(stim_mask0_g2_s[23]),
        .I1(stim_mask0_g2_s[25]),
        .I2(stim_mask0_g2_s[24]),
        .O(err_stim_o_i_473_n_0));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_474
       (.I0(stim_mask0_g2_s[20]),
        .I1(stim_mask0_g2_s[22]),
        .I2(stim_mask0_g2_s[21]),
        .O(err_stim_o_i_474_n_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_475
       (.I0(stim_mask0_g1_s[15]),
        .I1(stim_mask0_g1_s[17]),
        .I2(stim_mask0_g1_s[16]),
        .I3(err_stim_o_i_744_n_0),
        .I4(err_stim_o_i_745_n_0),
        .O(err_stim_o_i_475_n_0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_476
       (.I0(stim_mask0_g1_s[25]),
        .I1(stim_mask0_g1_s[26]),
        .I2(stim_mask0_g1_s[24]),
        .O(err_stim_o_i_476_n_0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_477
       (.I0(stim_mask0_g1_s[28]),
        .I1(stim_mask0_g1_s[29]),
        .I2(stim_mask0_g1_s[27]),
        .O(err_stim_o_i_477_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_478
       (.I0(stim_mask0_g1_s[30]),
        .I1(err_stim_o_i_746_n_0),
        .I2(err_stim_o_i_747_n_0),
        .I3(err_stim_o_i_748_n_0),
        .I4(err_stim_o_i_749_n_0),
        .I5(err_stim_o_i_750_n_0),
        .O(err_stim_o_i_478_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    err_stim_o_i_479
       (.I0(err_stim_o_i_478_n_0),
        .I1(err_stim_o_i_477_n_0),
        .I2(stim_mask0_g1_s[25]),
        .I3(stim_mask0_g1_s[26]),
        .I4(stim_mask0_g1_s[24]),
        .I5(err_stim_o_i_475_n_0),
        .O(err_stim_o_i_479_n_0));
  LUT6 #(
    .INIT(64'h666F6FFF99909000)) 
    err_stim_o_i_48
       (.I0(err_stim_o_i_177_n_0),
        .I1(err_stim_o_i_172_n_0),
        .I2(err_stim_o_i_178_n_0),
        .I3(err_stim_o_i_179_n_0),
        .I4(err_stim_o_i_180_n_0),
        .I5(err_stim_o_i_67_n_0),
        .O(err_stim_o_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_480
       (.I0(stim_mask0_g1_s[19]),
        .I1(stim_mask0_g1_s[20]),
        .I2(stim_mask0_g1_s[18]),
        .I3(err_stim_o_i_751_n_0),
        .I4(err_stim_o_i_752_n_0),
        .O(err_stim_o_i_480_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_481
       (.I0(err_stim_o_i_556_n_0),
        .I1(err_stim_o_i_562_n_0),
        .I2(err_stim_o_i_558_n_0),
        .I3(err_stim_o_i_753_n_0),
        .I4(err_stim_o_i_561_n_0),
        .I5(err_stim_o_i_554_n_0),
        .O(err_stim_o_i_481_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_482
       (.I0(stim_mask0_g1_s[15]),
        .I1(stim_mask0_g1_s[17]),
        .I2(stim_mask0_g1_s[16]),
        .O(err_stim_o_i_482_n_0));
  LUT6 #(
    .INIT(64'h555569966996AAAA)) 
    err_stim_o_i_483
       (.I0(err_stim_o_i_754_n_0),
        .I1(stim_mask0_g1_s[24]),
        .I2(stim_mask0_g1_s[26]),
        .I3(stim_mask0_g1_s[25]),
        .I4(err_stim_o_i_477_n_0),
        .I5(err_stim_o_i_478_n_0),
        .O(err_stim_o_i_483_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_484
       (.I0(err_stim_o_i_478_n_0),
        .I1(err_stim_o_i_477_n_0),
        .I2(stim_mask0_g1_s[25]),
        .I3(stim_mask0_g1_s[26]),
        .I4(stim_mask0_g1_s[24]),
        .I5(err_stim_o_i_475_n_0),
        .O(err_stim_o_i_484_n_0));
  LUT6 #(
    .INIT(64'h11171777EEE8E888)) 
    err_stim_o_i_485
       (.I0(err_stim_o_i_553_n_0),
        .I1(err_stim_o_i_552_n_0),
        .I2(err_stim_o_i_556_n_0),
        .I3(err_stim_o_i_555_n_0),
        .I4(err_stim_o_i_554_n_0),
        .I5(err_stim_o_i_261_n_0),
        .O(err_stim_o_i_485_n_0));
  LUT6 #(
    .INIT(64'hAAAA822882280000)) 
    err_stim_o_i_486
       (.I0(err_stim_o_i_754_n_0),
        .I1(stim_mask0_g1_s[24]),
        .I2(stim_mask0_g1_s[26]),
        .I3(stim_mask0_g1_s[25]),
        .I4(err_stim_o_i_477_n_0),
        .I5(err_stim_o_i_478_n_0),
        .O(err_stim_o_i_486_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_487
       (.I0(err_stim_o_i_556_n_0),
        .I1(err_stim_o_i_555_n_0),
        .I2(err_stim_o_i_554_n_0),
        .I3(err_stim_o_i_553_n_0),
        .I4(err_stim_o_i_552_n_0),
        .O(err_stim_o_i_487_n_0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_488
       (.I0(stim_mask0_g2_s[11]),
        .I1(stim_mask0_g2_s[13]),
        .I2(stim_mask0_g2_s[12]),
        .O(err_stim_o_i_488_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_489
       (.I0(stim_mask0_g2_s[14]),
        .I1(stim_mask0_g2_s[16]),
        .I2(stim_mask0_g2_s[15]),
        .O(err_stim_o_i_489_n_0));
  LUT6 #(
    .INIT(64'h7FFFD77FFDD7FFFD)) 
    err_stim_o_i_49
       (.I0(stim_mask4_g2_s[31]),
        .I1(err_stim_o_i_181_n_0),
        .I2(err_stim_o_i_182_n_0),
        .I3(err_stim_o_i_183_n_0),
        .I4(err_stim_o_i_184_n_0),
        .I5(err_stim_o_i_185_n_0),
        .O(err_stim_o_i_49_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_490
       (.I0(stim_mask0_g2_s[5]),
        .I1(stim_mask0_g2_s[7]),
        .I2(stim_mask0_g2_s[6]),
        .O(err_stim_o_i_490_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_491
       (.I0(stim_mask0_g2_s[2]),
        .I1(stim_mask0_g2_s[4]),
        .I2(stim_mask0_g2_s[3]),
        .O(err_stim_o_i_491_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    err_stim_o_i_492
       (.I0(stim_mask6_g2_s[27]),
        .I1(stim_mask6_g2_s[28]),
        .I2(stim_mask6_g2_s[26]),
        .I3(err_stim_o_i_382_n_0),
        .O(err_stim_o_i_492_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_493
       (.I0(err_stim_o_i_700_n_0),
        .I1(err_stim_o_i_699_n_0),
        .I2(err_stim_o_i_698_n_0),
        .I3(err_stim_o_i_697_n_0),
        .I4(stim_mask6_g2_s[30]),
        .I5(stim_mask6_g2_s[29]),
        .O(err_stim_o_i_493_n_0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_494
       (.I0(stim_mask6_g2_s[27]),
        .I1(stim_mask6_g2_s[28]),
        .I2(stim_mask6_g2_s[26]),
        .O(err_stim_o_i_494_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_495
       (.I0(stim_mask6_g2_s[18]),
        .I1(stim_mask6_g2_s[19]),
        .I2(stim_mask6_g2_s[17]),
        .O(err_stim_o_i_495_n_0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_496
       (.I0(stim_mask6_g2_s[21]),
        .I1(stim_mask6_g2_s[22]),
        .I2(stim_mask6_g2_s[20]),
        .O(err_stim_o_i_496_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_497
       (.I0(stim_mask6_g2_s[9]),
        .I1(stim_mask6_g2_s[10]),
        .I2(stim_mask6_g2_s[8]),
        .O(err_stim_o_i_497_n_0));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_498
       (.I0(stim_mask6_g2_s[12]),
        .I1(stim_mask6_g2_s[13]),
        .I2(stim_mask6_g2_s[11]),
        .O(err_stim_o_i_498_n_0));
  LUT6 #(
    .INIT(64'h599A9A599A59599A)) 
    err_stim_o_i_499
       (.I0(err_stim_o_i_509_n_0),
        .I1(err_stim_o_i_510_n_0),
        .I2(err_stim_o_i_511_n_0),
        .I3(stim_mask5_g1_s[26]),
        .I4(stim_mask5_g1_s[24]),
        .I5(stim_mask5_g1_s[25]),
        .O(err_stim_o_i_499_n_0));
  LUT6 #(
    .INIT(64'hFFEFEFEEFFFFFFEF)) 
    err_stim_o_i_5
       (.I0(err_stim_o_i_23_n_0),
        .I1(err_stim_o_i_24_n_0),
        .I2(err_stim_o_i_25_n_0),
        .I3(err_stim_o_i_26_n_0),
        .I4(err_stim_o_i_27_n_0),
        .I5(err_stim_o_i_28_n_0),
        .O(err_stim_o_i_5_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_50
       (.I0(err_stim_o_i_186_n_0),
        .I1(err_stim_o_i_187_n_0),
        .I2(err_stim_o_i_188_n_0),
        .O(err_stim_o_i_50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_500
       (.I0(stim_mask5_g1_s[15]),
        .I1(stim_mask5_g1_s[17]),
        .I2(stim_mask5_g1_s[16]),
        .O(err_stim_o_i_500_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_501
       (.I0(err_stim_o_i_508_n_0),
        .I1(err_stim_o_i_516_n_0),
        .I2(err_stim_o_i_514_n_0),
        .I3(err_stim_o_i_755_n_0),
        .I4(err_stim_o_i_517_n_0),
        .I5(err_stim_o_i_507_n_0),
        .O(err_stim_o_i_501_n_0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_502
       (.I0(stim_mask5_g1_s[19]),
        .I1(stim_mask5_g1_s[20]),
        .I2(stim_mask5_g1_s[18]),
        .I3(err_stim_o_i_756_n_0),
        .I4(err_stim_o_i_757_n_0),
        .O(err_stim_o_i_502_n_0));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    err_stim_o_i_503
       (.I0(err_stim_o_i_735_n_0),
        .I1(err_stim_o_i_510_n_0),
        .I2(err_stim_o_i_511_n_0),
        .I3(stim_mask5_g1_s[25]),
        .I4(stim_mask5_g1_s[24]),
        .I5(stim_mask5_g1_s[26]),
        .O(err_stim_o_i_503_n_0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    err_stim_o_i_504
       (.I0(stim_mask5_g1_s[18]),
        .I1(stim_mask5_g1_s[20]),
        .I2(stim_mask5_g1_s[19]),
        .I3(err_stim_o_i_757_n_0),
        .I4(err_stim_o_i_756_n_0),
        .O(err_stim_o_i_504_n_0));
  LUT6 #(
    .INIT(64'h9556566AA9959556)) 
    err_stim_o_i_505
       (.I0(err_stim_o_i_515_n_0),
        .I1(err_stim_o_i_514_n_0),
        .I2(err_stim_o_i_512_n_0),
        .I3(err_stim_o_i_513_n_0),
        .I4(err_stim_o_i_517_n_0),
        .I5(err_stim_o_i_516_n_0),
        .O(err_stim_o_i_505_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_506
       (.I0(err_stim_o_i_516_n_0),
        .I1(err_stim_o_i_514_n_0),
        .I2(err_stim_o_i_512_n_0),
        .I3(err_stim_o_i_513_n_0),
        .I4(err_stim_o_i_517_n_0),
        .O(err_stim_o_i_506_n_0));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    err_stim_o_i_507
       (.I0(stim_mask5_g1_s[30]),
        .I1(err_stim_o_i_758_n_0),
        .I2(err_stim_o_i_759_n_0),
        .I3(err_stim_o_i_760_n_0),
        .I4(err_stim_o_i_761_n_0),
        .I5(err_stim_o_i_762_n_0),
        .O(err_stim_o_i_507_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_508
       (.I0(stim_mask5_g1_s[27]),
        .I1(stim_mask5_g1_s[29]),
        .I2(stim_mask5_g1_s[28]),
        .O(err_stim_o_i_508_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h006969FF)) 
    err_stim_o_i_509
       (.I0(stim_mask5_g1_s[16]),
        .I1(stim_mask5_g1_s[17]),
        .I2(stim_mask5_g1_s[15]),
        .I3(err_stim_o_i_763_n_0),
        .I4(err_stim_o_i_764_n_0),
        .O(err_stim_o_i_509_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h871E1E78)) 
    err_stim_o_i_51
       (.I0(err_stim_o_i_186_n_0),
        .I1(err_stim_o_i_188_n_0),
        .I2(err_stim_o_i_189_n_0),
        .I3(err_stim_o_i_190_n_0),
        .I4(err_stim_o_i_191_n_0),
        .O(err_stim_o_i_51_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_510
       (.I0(stim_mask5_g1_s[30]),
        .I1(err_stim_o_i_758_n_0),
        .I2(err_stim_o_i_759_n_0),
        .I3(err_stim_o_i_760_n_0),
        .I4(err_stim_o_i_761_n_0),
        .I5(err_stim_o_i_762_n_0),
        .O(err_stim_o_i_510_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_511
       (.I0(stim_mask5_g1_s[28]),
        .I1(stim_mask5_g1_s[29]),
        .I2(stim_mask5_g1_s[27]),
        .O(err_stim_o_i_511_n_0));
  LUT6 #(
    .INIT(64'h000096699669FFFF)) 
    err_stim_o_i_512
       (.I0(err_stim_o_i_761_n_0),
        .I1(stim_mask5_g1_s[5]),
        .I2(stim_mask5_g1_s[3]),
        .I3(stim_mask5_g1_s[4]),
        .I4(stim_mask5_g1_s[13]),
        .I5(stim_mask5_g1_s[14]),
        .O(err_stim_o_i_512_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    err_stim_o_i_513
       (.I0(err_stim_o_i_761_n_0),
        .I1(stim_mask5_g1_s[3]),
        .I2(stim_mask5_g1_s[5]),
        .I3(stim_mask5_g1_s[4]),
        .I4(err_stim_o_i_765_n_0),
        .O(err_stim_o_i_513_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_514
       (.I0(stim_mask5_g1_s[10]),
        .I1(stim_mask5_g1_s[12]),
        .I2(stim_mask5_g1_s[11]),
        .O(err_stim_o_i_514_n_0));
  LUT6 #(
    .INIT(64'h088A8AAE8AAEAEEF)) 
    err_stim_o_i_515
       (.I0(err_stim_o_i_766_n_0),
        .I1(err_stim_o_i_760_n_0),
        .I2(stim_mask5_g1_s[1]),
        .I3(stim_mask5_g1_s[2]),
        .I4(stim_mask5_g1_s[0]),
        .I5(stim_mask5_g1_s[6]),
        .O(err_stim_o_i_515_n_0));
  LUT6 #(
    .INIT(64'h82282882EBBEBEEB)) 
    err_stim_o_i_516
       (.I0(err_stim_o_i_758_n_0),
        .I1(stim_mask5_g1_s[13]),
        .I2(stim_mask5_g1_s[14]),
        .I3(err_stim_o_i_761_n_0),
        .I4(err_stim_o_i_760_n_0),
        .I5(err_stim_o_i_759_n_0),
        .O(err_stim_o_i_516_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_517
       (.I0(stim_mask5_g1_s[7]),
        .I1(stim_mask5_g1_s[9]),
        .I2(stim_mask5_g1_s[8]),
        .O(err_stim_o_i_517_n_0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_518
       (.I0(stim_mask5_g2_s[13]),
        .I1(stim_mask5_g2_s[12]),
        .I2(stim_mask5_g2_s[11]),
        .O(err_stim_o_i_518_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_519
       (.I0(stim_mask5_g2_s[10]),
        .I1(stim_mask5_g2_s[9]),
        .I2(stim_mask5_g2_s[8]),
        .O(err_stim_o_i_519_n_0));
  LUT5 #(
    .INIT(32'h0020B2FB)) 
    err_stim_o_i_52
       (.I0(err_stim_o_i_58_n_0),
        .I1(err_stim_o_i_57_n_0),
        .I2(err_stim_o_i_56_n_0),
        .I3(err_stim_o_i_55_n_0),
        .I4(err_stim_o_i_59_n_0),
        .O(err_stim_o_i_52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_520
       (.I0(stim_mask5_g2_s[23]),
        .I1(stim_mask5_g2_s[25]),
        .I2(stim_mask5_g2_s[24]),
        .O(err_stim_o_i_520_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_521
       (.I0(stim_mask5_g2_s[20]),
        .I1(stim_mask5_g2_s[22]),
        .I2(stim_mask5_g2_s[21]),
        .O(err_stim_o_i_521_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    err_stim_o_i_522
       (.I0(stim_mask2_g2_s[27]),
        .I1(stim_mask2_g2_s[28]),
        .I2(stim_mask2_g2_s[26]),
        .I3(err_stim_o_i_329_n_0),
        .O(err_stim_o_i_522_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_523
       (.I0(stim_mask2_g2_s[9]),
        .I1(stim_mask2_g2_s[10]),
        .I2(stim_mask2_g2_s[8]),
        .O(err_stim_o_i_523_n_0));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_524
       (.I0(stim_mask2_g2_s[12]),
        .I1(stim_mask2_g2_s[13]),
        .I2(stim_mask2_g2_s[11]),
        .O(err_stim_o_i_524_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_525
       (.I0(stim_mask2_g2_s[19]),
        .I1(stim_mask2_g2_s[18]),
        .I2(stim_mask2_g2_s[17]),
        .O(err_stim_o_i_525_n_0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_526
       (.I0(stim_mask2_g2_s[22]),
        .I1(stim_mask2_g2_s[21]),
        .I2(stim_mask2_g2_s[20]),
        .O(err_stim_o_i_526_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_527
       (.I0(err_stim_o_i_663_n_0),
        .I1(err_stim_o_i_662_n_0),
        .I2(err_stim_o_i_678_n_0),
        .I3(err_stim_o_i_661_n_0),
        .I4(stim_mask2_g2_s[30]),
        .I5(stim_mask2_g2_s[29]),
        .O(err_stim_o_i_527_n_0));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_528
       (.I0(stim_mask2_g2_s[28]),
        .I1(stim_mask2_g2_s[27]),
        .I2(stim_mask2_g2_s[26]),
        .O(err_stim_o_i_528_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    err_stim_o_i_529
       (.I0(stim2_pulse_wa_s[1]),
        .I1(stim2_pulse_wa_s[2]),
        .I2(stim2_pulse_wa_s[0]),
        .I3(stim2_pulse_wa_s[3]),
        .I4(stim2_pulse_wa_s[4]),
        .I5(stim2_pulse_wa_s[5]),
        .O(err_stim_o_i_529_n_0));
  LUT3 #(
    .INIT(8'h2B)) 
    err_stim_o_i_53
       (.I0(err_stim_o_i_192_n_0),
        .I1(err_stim_o_i_193_n_0),
        .I2(err_stim_o_i_194_n_0),
        .O(err_stim_o_i_53_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    err_stim_o_i_530
       (.I0(stim0_pulse_wa_s[13]),
        .I1(stim2_pulse_wa_s[9]),
        .I2(stim0_pulse_wa_s[10]),
        .I3(stim2_pulse_wa_s[11]),
        .I4(err_stim_o_i_767_n_0),
        .O(err_stim_o_i_530_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    err_stim_o_i_531
       (.I0(stim1_pulse_wa_s[11]),
        .I1(stim1_pulse_wa_s[10]),
        .I2(stim1_pulse_wa_s[9]),
        .I3(stim2_pulse_wa_s[10]),
        .I4(err_stim_o_i_768_n_0),
        .O(err_stim_o_i_531_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    err_stim_o_i_532
       (.I0(stim0_pulse_wa_s[12]),
        .I1(stim3_pulse_wa_s[8]),
        .I2(stim2_pulse_wa_s[12]),
        .I3(stim3_pulse_wa_s[12]),
        .I4(err_stim_o_i_769_n_0),
        .O(err_stim_o_i_532_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    err_stim_o_i_533
       (.I0(stim1_pulse_wa_s[1]),
        .I1(stim1_pulse_wa_s[2]),
        .I2(stim1_pulse_wa_s[0]),
        .I3(stim1_pulse_wa_s[3]),
        .I4(stim1_pulse_wa_s[4]),
        .I5(stim1_pulse_wa_s[5]),
        .O(err_stim_o_i_533_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    err_stim_o_i_534
       (.I0(stim0_pulse_wa_s[1]),
        .I1(stim0_pulse_wa_s[2]),
        .I2(stim0_pulse_wa_s[0]),
        .I3(stim0_pulse_wa_s[3]),
        .I4(stim0_pulse_wa_s[4]),
        .I5(stim0_pulse_wa_s[5]),
        .O(err_stim_o_i_534_n_0));
  LUT6 #(
    .INIT(64'h8EE7E771E7717118)) 
    err_stim_o_i_535
       (.I0(err_stim_o_i_319_n_0),
        .I1(err_stim_o_i_323_n_0),
        .I2(err_stim_o_i_324_n_0),
        .I3(err_stim_o_i_325_n_0),
        .I4(err_stim_o_i_320_n_0),
        .I5(err_stim_o_i_322_n_0),
        .O(err_stim_o_i_535_n_0));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_536
       (.I0(stim_mask6_g2_s[11]),
        .I1(stim_mask6_g2_s[13]),
        .I2(stim_mask6_g2_s[12]),
        .O(err_stim_o_i_536_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_537
       (.I0(stim_mask6_g2_s[14]),
        .I1(stim_mask6_g2_s[16]),
        .I2(stim_mask6_g2_s[15]),
        .O(err_stim_o_i_537_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_538
       (.I0(stim_mask6_g2_s[2]),
        .I1(stim_mask6_g2_s[4]),
        .I2(stim_mask6_g2_s[3]),
        .O(err_stim_o_i_538_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_539
       (.I0(stim_mask6_g2_s[5]),
        .I1(stim_mask6_g2_s[7]),
        .I2(stim_mask6_g2_s[6]),
        .O(err_stim_o_i_539_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    err_stim_o_i_54
       (.I0(err_stim_o_i_62_n_0),
        .I1(err_stim_o_i_195_n_0),
        .I2(err_stim_o_i_196_n_0),
        .I3(err_stim_o_i_197_n_0),
        .I4(err_stim_o_i_198_n_0),
        .I5(err_stim_o_i_199_n_0),
        .O(err_stim_o_i_54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h41145555)) 
    err_stim_o_i_540
       (.I0(err_stim_o_i_770_n_0),
        .I1(stim_mask3_g2_s[16]),
        .I2(stim_mask3_g2_s[15]),
        .I3(stim_mask3_g2_s[14]),
        .I4(err_stim_o_i_771_n_0),
        .O(err_stim_o_i_540_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_541
       (.I0(err_stim_o_i_772_n_0),
        .I1(err_stim_o_i_773_n_0),
        .I2(err_stim_o_i_774_n_0),
        .I3(err_stim_o_i_775_n_0),
        .I4(stim_mask3_g2_s[30]),
        .I5(stim_mask3_g2_s[29]),
        .O(err_stim_o_i_541_n_0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_542
       (.I0(stim_mask3_g2_s[27]),
        .I1(stim_mask3_g2_s[28]),
        .I2(stim_mask3_g2_s[26]),
        .O(err_stim_o_i_542_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_543
       (.I0(stim_mask3_g2_s[20]),
        .I1(stim_mask3_g2_s[22]),
        .I2(stim_mask3_g2_s[21]),
        .O(err_stim_o_i_543_n_0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_544
       (.I0(stim_mask3_g2_s[23]),
        .I1(stim_mask3_g2_s[25]),
        .I2(stim_mask3_g2_s[24]),
        .O(err_stim_o_i_544_n_0));
  LUT6 #(
    .INIT(64'hFFFF699669960000)) 
    err_stim_o_i_545
       (.I0(err_stim_o_i_775_n_0),
        .I1(err_stim_o_i_774_n_0),
        .I2(err_stim_o_i_773_n_0),
        .I3(err_stim_o_i_772_n_0),
        .I4(stim_mask3_g2_s[29]),
        .I5(stim_mask3_g2_s[30]),
        .O(err_stim_o_i_545_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_546
       (.I0(err_stim_o_i_633_n_0),
        .I1(err_stim_o_i_632_n_0),
        .I2(err_stim_o_i_631_n_0),
        .I3(err_stim_o_i_630_n_0),
        .I4(err_stim_o_i_629_n_0),
        .O(err_stim_o_i_546_n_0));
  LUT6 #(
    .INIT(64'hA6A665A665A66565)) 
    err_stim_o_i_547
       (.I0(err_stim_o_i_306_n_0),
        .I1(err_stim_o_i_636_n_0),
        .I2(err_stim_o_i_635_n_0),
        .I3(err_stim_o_i_637_n_0),
        .I4(err_stim_o_i_638_n_0),
        .I5(err_stim_o_i_639_n_0),
        .O(err_stim_o_i_547_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_548
       (.I0(err_stim_o_i_693_n_0),
        .I1(err_stim_o_i_692_n_0),
        .I2(stim_mask3_g2_s[8]),
        .I3(stim_mask3_g2_s[10]),
        .I4(stim_mask3_g2_s[9]),
        .O(err_stim_o_i_548_n_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_549
       (.I0(err_stim_o_i_695_n_0),
        .I1(err_stim_o_i_694_n_0),
        .I2(stim_mask3_g1_s[31]),
        .I3(stim_mask3_g2_s[1]),
        .I4(stim_mask3_g2_s[0]),
        .O(err_stim_o_i_549_n_0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_55
       (.I0(stim_mask0_g2_s[14]),
        .I1(stim_mask0_g2_s[15]),
        .I2(stim_mask0_g2_s[16]),
        .I3(err_stim_o_i_200_n_0),
        .I4(err_stim_o_i_201_n_0),
        .O(err_stim_o_i_55_n_0));
  LUT6 #(
    .INIT(64'hB224244DDBB2B224)) 
    err_stim_o_i_550
       (.I0(err_stim_o_i_634_n_0),
        .I1(err_stim_o_i_776_n_0),
        .I2(err_stim_o_i_777_n_0),
        .I3(err_stim_o_i_645_n_0),
        .I4(err_stim_o_i_778_n_0),
        .I5(err_stim_o_i_636_n_0),
        .O(err_stim_o_i_550_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_551
       (.I0(stim_mask3_g2_s[26]),
        .I1(stim_mask3_g2_s[28]),
        .I2(stim_mask3_g2_s[27]),
        .O(err_stim_o_i_551_n_0));
  LUT6 #(
    .INIT(64'h6A565695569595A9)) 
    err_stim_o_i_552
       (.I0(err_stim_o_i_557_n_0),
        .I1(err_stim_o_i_562_n_0),
        .I2(err_stim_o_i_561_n_0),
        .I3(err_stim_o_i_558_n_0),
        .I4(err_stim_o_i_559_n_0),
        .I5(err_stim_o_i_560_n_0),
        .O(err_stim_o_i_552_n_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_553
       (.I0(err_stim_o_i_752_n_0),
        .I1(err_stim_o_i_751_n_0),
        .I2(stim_mask0_g1_s[18]),
        .I3(stim_mask0_g1_s[20]),
        .I4(stim_mask0_g1_s[19]),
        .O(err_stim_o_i_553_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    err_stim_o_i_554
       (.I0(err_stim_o_i_746_n_0),
        .I1(err_stim_o_i_747_n_0),
        .I2(err_stim_o_i_748_n_0),
        .I3(err_stim_o_i_749_n_0),
        .I4(err_stim_o_i_750_n_0),
        .I5(stim_mask0_g1_s[30]),
        .O(err_stim_o_i_554_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_555
       (.I0(err_stim_o_i_562_n_0),
        .I1(err_stim_o_i_558_n_0),
        .I2(err_stim_o_i_559_n_0),
        .I3(err_stim_o_i_560_n_0),
        .I4(err_stim_o_i_561_n_0),
        .O(err_stim_o_i_555_n_0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_556
       (.I0(stim_mask0_g1_s[27]),
        .I1(stim_mask0_g1_s[29]),
        .I2(stim_mask0_g1_s[28]),
        .O(err_stim_o_i_556_n_0));
  LUT6 #(
    .INIT(64'h088C8CCE8CCECEEF)) 
    err_stim_o_i_557
       (.I0(err_stim_o_i_748_n_0),
        .I1(err_stim_o_i_779_n_0),
        .I2(stim_mask0_g1_s[6]),
        .I3(stim_mask0_g1_s[0]),
        .I4(stim_mask0_g1_s[1]),
        .I5(stim_mask0_g1_s[2]),
        .O(err_stim_o_i_557_n_0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_558
       (.I0(stim_mask0_g1_s[10]),
        .I1(stim_mask0_g1_s[12]),
        .I2(stim_mask0_g1_s[11]),
        .O(err_stim_o_i_558_n_0));
  LUT6 #(
    .INIT(64'hFFFF699669960000)) 
    err_stim_o_i_559
       (.I0(err_stim_o_i_749_n_0),
        .I1(stim_mask0_g1_s[5]),
        .I2(stim_mask0_g1_s[3]),
        .I3(stim_mask0_g1_s[4]),
        .I4(stim_mask0_g1_s[14]),
        .I5(stim_mask0_g1_s[13]),
        .O(err_stim_o_i_559_n_0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_56
       (.I0(stim_mask0_g2_s[5]),
        .I1(stim_mask0_g2_s[6]),
        .I2(stim_mask0_g2_s[7]),
        .I3(err_stim_o_i_202_n_0),
        .I4(err_stim_o_i_203_n_0),
        .O(err_stim_o_i_56_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h7EE88117)) 
    err_stim_o_i_560
       (.I0(err_stim_o_i_749_n_0),
        .I1(stim_mask0_g1_s[3]),
        .I2(stim_mask0_g1_s[5]),
        .I3(stim_mask0_g1_s[4]),
        .I4(err_stim_o_i_780_n_0),
        .O(err_stim_o_i_560_n_0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_561
       (.I0(stim_mask0_g1_s[7]),
        .I1(stim_mask0_g1_s[9]),
        .I2(stim_mask0_g1_s[8]),
        .O(err_stim_o_i_561_n_0));
  LUT6 #(
    .INIT(64'h4DD4D44DD44D4DD4)) 
    err_stim_o_i_562
       (.I0(err_stim_o_i_746_n_0),
        .I1(err_stim_o_i_747_n_0),
        .I2(err_stim_o_i_748_n_0),
        .I3(err_stim_o_i_749_n_0),
        .I4(stim_mask0_g1_s[14]),
        .I5(stim_mask0_g1_s[13]),
        .O(err_stim_o_i_562_n_0));
  LUT6 #(
    .INIT(64'hE88E8EE800000000)) 
    err_stim_o_i_563
       (.I0(err_stim_o_i_682_n_0),
        .I1(err_stim_o_i_681_n_0),
        .I2(stim_mask1_g2_s[23]),
        .I3(stim_mask1_g2_s[25]),
        .I4(stim_mask1_g2_s[24]),
        .I5(err_stim_o_i_686_n_0),
        .O(err_stim_o_i_563_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_564
       (.I0(err_stim_o_i_781_n_0),
        .I1(err_stim_o_i_782_n_0),
        .I2(err_stim_o_i_783_n_0),
        .I3(err_stim_o_i_784_n_0),
        .I4(err_stim_o_i_785_n_0),
        .O(err_stim_o_i_564_n_0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_565
       (.I0(stim_mask1_g2_s[26]),
        .I1(stim_mask1_g2_s[28]),
        .I2(stim_mask1_g2_s[27]),
        .O(err_stim_o_i_565_n_0));
  LUT6 #(
    .INIT(64'hE88E8EE88EE8E88E)) 
    err_stim_o_i_566
       (.I0(stim_mask1_g2_s[29]),
        .I1(stim_mask1_g2_s[30]),
        .I2(err_stim_o_i_786_n_0),
        .I3(err_stim_o_i_787_n_0),
        .I4(err_stim_o_i_648_n_0),
        .I5(err_stim_o_i_647_n_0),
        .O(err_stim_o_i_566_n_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_567
       (.I0(err_stim_o_i_628_n_0),
        .I1(err_stim_o_i_627_n_0),
        .I2(stim_mask1_g2_s[17]),
        .I3(stim_mask1_g2_s[19]),
        .I4(stim_mask1_g2_s[18]),
        .O(err_stim_o_i_567_n_0));
  LUT6 #(
    .INIT(64'h6A6A6A566A565656)) 
    err_stim_o_i_568
       (.I0(err_stim_o_i_309_n_0),
        .I1(err_stim_o_i_649_n_0),
        .I2(err_stim_o_i_650_n_0),
        .I3(err_stim_o_i_651_n_0),
        .I4(err_stim_o_i_652_n_0),
        .I5(err_stim_o_i_653_n_0),
        .O(err_stim_o_i_568_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    err_stim_o_i_569
       (.I0(err_stim_o_i_784_n_0),
        .I1(stim_mask1_g1_s[16]),
        .I2(stim_mask1_g1_s[17]),
        .I3(stim_mask1_g1_s[15]),
        .I4(err_stim_o_i_782_n_0),
        .O(err_stim_o_i_569_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_57
       (.I0(stim_mask0_g2_s[2]),
        .I1(stim_mask0_g2_s[4]),
        .I2(stim_mask0_g2_s[3]),
        .I3(stim_mask0_g2_s[1]),
        .I4(stim_mask0_g1_s[31]),
        .I5(stim_mask0_g2_s[0]),
        .O(err_stim_o_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h4114D77D)) 
    err_stim_o_i_570
       (.I0(err_stim_o_i_785_n_0),
        .I1(err_stim_o_i_784_n_0),
        .I2(err_stim_o_i_783_n_0),
        .I3(err_stim_o_i_782_n_0),
        .I4(err_stim_o_i_781_n_0),
        .O(err_stim_o_i_570_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_571
       (.I0(stim_mask1_g2_s[14]),
        .I1(stim_mask1_g2_s[16]),
        .I2(stim_mask1_g2_s[15]),
        .O(err_stim_o_i_571_n_0));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_572
       (.I0(stim_mask1_g2_s[11]),
        .I1(stim_mask1_g2_s[13]),
        .I2(stim_mask1_g2_s[12]),
        .O(err_stim_o_i_572_n_0));
  LUT6 #(
    .INIT(64'hA995566A566AA995)) 
    err_stim_o_i_573
       (.I0(err_stim_o_i_307_n_0),
        .I1(err_stim_o_i_653_n_0),
        .I2(err_stim_o_i_652_n_0),
        .I3(err_stim_o_i_651_n_0),
        .I4(err_stim_o_i_650_n_0),
        .I5(err_stim_o_i_649_n_0),
        .O(err_stim_o_i_573_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_574
       (.I0(stim_mask1_g2_s[2]),
        .I1(stim_mask1_g2_s[4]),
        .I2(stim_mask1_g2_s[3]),
        .O(err_stim_o_i_574_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_575
       (.I0(stim_mask1_g2_s[5]),
        .I1(stim_mask1_g2_s[7]),
        .I2(stim_mask1_g2_s[6]),
        .O(err_stim_o_i_575_n_0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_576
       (.I0(stim_mask6_g2_s[23]),
        .I1(stim_mask6_g2_s[25]),
        .I2(stim_mask6_g2_s[24]),
        .O(err_stim_o_i_576_n_0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_577
       (.I0(stim_mask6_g2_s[20]),
        .I1(stim_mask6_g2_s[22]),
        .I2(stim_mask6_g2_s[21]),
        .O(err_stim_o_i_577_n_0));
  LUT6 #(
    .INIT(64'h82282882EBBEBEEB)) 
    err_stim_o_i_578
       (.I0(err_stim_o_i_788_n_0),
        .I1(stim_mask4_g1_s[13]),
        .I2(stim_mask4_g1_s[14]),
        .I3(err_stim_o_i_789_n_0),
        .I4(err_stim_o_i_790_n_0),
        .I5(err_stim_o_i_791_n_0),
        .O(err_stim_o_i_578_n_0));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_579
       (.I0(stim_mask4_g1_s[7]),
        .I1(stim_mask4_g1_s[9]),
        .I2(stim_mask4_g1_s[8]),
        .O(err_stim_o_i_579_n_0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_58
       (.I0(stim_mask0_g2_s[23]),
        .I1(stim_mask0_g2_s[25]),
        .I2(stim_mask0_g2_s[24]),
        .I3(err_stim_o_i_204_n_0),
        .I4(err_stim_o_i_205_n_0),
        .O(err_stim_o_i_58_n_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    err_stim_o_i_580
       (.I0(err_stim_o_i_789_n_0),
        .I1(stim_mask4_g1_s[3]),
        .I2(stim_mask4_g1_s[5]),
        .I3(stim_mask4_g1_s[4]),
        .I4(err_stim_o_i_792_n_0),
        .O(err_stim_o_i_580_n_0));
  LUT6 #(
    .INIT(64'h000096699669FFFF)) 
    err_stim_o_i_581
       (.I0(err_stim_o_i_789_n_0),
        .I1(stim_mask4_g1_s[5]),
        .I2(stim_mask4_g1_s[3]),
        .I3(stim_mask4_g1_s[4]),
        .I4(stim_mask4_g1_s[13]),
        .I5(stim_mask4_g1_s[14]),
        .O(err_stim_o_i_581_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_582
       (.I0(stim_mask4_g1_s[10]),
        .I1(stim_mask4_g1_s[12]),
        .I2(stim_mask4_g1_s[11]),
        .O(err_stim_o_i_582_n_0));
  LUT6 #(
    .INIT(64'h088A8AAE8AAEAEEF)) 
    err_stim_o_i_583
       (.I0(err_stim_o_i_793_n_0),
        .I1(err_stim_o_i_790_n_0),
        .I2(stim_mask4_g1_s[1]),
        .I3(stim_mask4_g1_s[2]),
        .I4(stim_mask4_g1_s[0]),
        .I5(stim_mask4_g1_s[6]),
        .O(err_stim_o_i_583_n_0));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    err_stim_o_i_584
       (.I0(stim_mask4_g1_s[30]),
        .I1(err_stim_o_i_788_n_0),
        .I2(err_stim_o_i_791_n_0),
        .I3(err_stim_o_i_790_n_0),
        .I4(err_stim_o_i_789_n_0),
        .I5(err_stim_o_i_794_n_0),
        .O(err_stim_o_i_584_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_585
       (.I0(err_stim_o_i_578_n_0),
        .I1(err_stim_o_i_582_n_0),
        .I2(err_stim_o_i_581_n_0),
        .I3(err_stim_o_i_580_n_0),
        .I4(err_stim_o_i_579_n_0),
        .O(err_stim_o_i_585_n_0));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_586
       (.I0(stim_mask4_g1_s[27]),
        .I1(stim_mask4_g1_s[29]),
        .I2(stim_mask4_g1_s[28]),
        .O(err_stim_o_i_586_n_0));
  LUT6 #(
    .INIT(64'h6AA9A995566A6AA9)) 
    err_stim_o_i_587
       (.I0(err_stim_o_i_583_n_0),
        .I1(err_stim_o_i_582_n_0),
        .I2(err_stim_o_i_581_n_0),
        .I3(err_stim_o_i_580_n_0),
        .I4(err_stim_o_i_579_n_0),
        .I5(err_stim_o_i_578_n_0),
        .O(err_stim_o_i_587_n_0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_588
       (.I0(err_stim_o_i_795_n_0),
        .I1(err_stim_o_i_796_n_0),
        .I2(stim_mask4_g1_s[18]),
        .I3(stim_mask4_g1_s[20]),
        .I4(stim_mask4_g1_s[19]),
        .O(err_stim_o_i_588_n_0));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    err_stim_o_i_589
       (.I0(err_stim_o_i_741_n_0),
        .I1(err_stim_o_i_594_n_0),
        .I2(err_stim_o_i_595_n_0),
        .I3(stim_mask4_g1_s[25]),
        .I4(stim_mask4_g1_s[26]),
        .I5(stim_mask4_g1_s[24]),
        .O(err_stim_o_i_589_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_59
       (.I0(err_stim_o_i_192_n_0),
        .I1(err_stim_o_i_197_n_0),
        .I2(err_stim_o_i_206_n_0),
        .I3(err_stim_o_i_207_n_0),
        .I4(err_stim_o_i_198_n_0),
        .I5(err_stim_o_i_193_n_0),
        .O(err_stim_o_i_59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_590
       (.I0(stim_mask4_g1_s[19]),
        .I1(stim_mask4_g1_s[20]),
        .I2(stim_mask4_g1_s[18]),
        .I3(err_stim_o_i_796_n_0),
        .I4(err_stim_o_i_795_n_0),
        .O(err_stim_o_i_590_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_591
       (.I0(err_stim_o_i_586_n_0),
        .I1(err_stim_o_i_578_n_0),
        .I2(err_stim_o_i_582_n_0),
        .I3(err_stim_o_i_797_n_0),
        .I4(err_stim_o_i_579_n_0),
        .I5(err_stim_o_i_584_n_0),
        .O(err_stim_o_i_591_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_592
       (.I0(stim_mask4_g1_s[15]),
        .I1(stim_mask4_g1_s[17]),
        .I2(stim_mask4_g1_s[16]),
        .O(err_stim_o_i_592_n_0));
  LUT6 #(
    .INIT(64'h2BB2B22BD44D4DD4)) 
    err_stim_o_i_593
       (.I0(err_stim_o_i_594_n_0),
        .I1(err_stim_o_i_595_n_0),
        .I2(stim_mask4_g1_s[24]),
        .I3(stim_mask4_g1_s[26]),
        .I4(stim_mask4_g1_s[25]),
        .I5(err_stim_o_i_596_n_0),
        .O(err_stim_o_i_593_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_594
       (.I0(stim_mask4_g1_s[30]),
        .I1(err_stim_o_i_788_n_0),
        .I2(err_stim_o_i_791_n_0),
        .I3(err_stim_o_i_790_n_0),
        .I4(err_stim_o_i_789_n_0),
        .I5(err_stim_o_i_794_n_0),
        .O(err_stim_o_i_594_n_0));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_595
       (.I0(stim_mask4_g1_s[28]),
        .I1(stim_mask4_g1_s[29]),
        .I2(stim_mask4_g1_s[27]),
        .O(err_stim_o_i_595_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    err_stim_o_i_596
       (.I0(err_stim_o_i_798_n_0),
        .I1(err_stim_o_i_799_n_0),
        .I2(stim_mask4_g1_s[16]),
        .I3(stim_mask4_g1_s[17]),
        .I4(stim_mask4_g1_s[15]),
        .O(err_stim_o_i_596_n_0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_597
       (.I0(stim_mask4_g2_s[23]),
        .I1(stim_mask4_g2_s[25]),
        .I2(stim_mask4_g2_s[24]),
        .O(err_stim_o_i_597_n_0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_598
       (.I0(stim_mask4_g2_s[20]),
        .I1(stim_mask4_g2_s[22]),
        .I2(stim_mask4_g2_s[21]),
        .O(err_stim_o_i_598_n_0));
  LUT3 #(
    .INIT(8'h8E)) 
    err_stim_o_i_599
       (.I0(stim_mask4_g2_s[29]),
        .I1(stim_mask4_g2_s[30]),
        .I2(err_stim_o_i_742_n_0),
        .O(err_stim_o_i_599_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFE)) 
    err_stim_o_i_6
       (.I0(err_stim_o_i_29_n_0),
        .I1(err_stim_o_i_30_n_0),
        .I2(err_stim_o_i_31_n_0),
        .I3(err_stim_o_i_32_n_0),
        .I4(err_stim_o_i_33_n_0),
        .I5(err_stim_o_i_34_n_0),
        .O(err_stim_o_i_6_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    err_stim_o_i_60
       (.I0(err_stim_o_i_196_n_0),
        .I1(err_stim_o_i_195_n_0),
        .I2(err_stim_o_i_208_n_0),
        .I3(err_stim_o_i_209_n_0),
        .I4(err_stim_o_i_210_n_0),
        .I5(err_stim_o_i_211_n_0),
        .O(err_stim_o_i_60_n_0));
  LUT6 #(
    .INIT(64'hB22B2BB200000000)) 
    err_stim_o_i_600
       (.I0(err_stim_o_i_454_n_0),
        .I1(err_stim_o_i_453_n_0),
        .I2(stim_mask4_g2_s[23]),
        .I3(stim_mask4_g2_s[25]),
        .I4(stim_mask4_g2_s[24]),
        .I5(err_stim_o_i_743_n_0),
        .O(err_stim_o_i_600_n_0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_601
       (.I0(err_stim_o_i_598_n_0),
        .I1(err_stim_o_i_597_n_0),
        .I2(stim_mask4_g2_s[17]),
        .I3(stim_mask4_g2_s[19]),
        .I4(stim_mask4_g2_s[18]),
        .O(err_stim_o_i_601_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_602
       (.I0(stim_mask4_g2_s[26]),
        .I1(stim_mask4_g2_s[28]),
        .I2(stim_mask4_g2_s[27]),
        .O(err_stim_o_i_602_n_0));
  LUT6 #(
    .INIT(64'h6A5695A995A96A56)) 
    err_stim_o_i_603
       (.I0(err_stim_o_i_278_n_0),
        .I1(err_stim_o_i_584_n_0),
        .I2(err_stim_o_i_585_n_0),
        .I3(err_stim_o_i_586_n_0),
        .I4(err_stim_o_i_588_n_0),
        .I5(err_stim_o_i_587_n_0),
        .O(err_stim_o_i_603_n_0));
  LUT6 #(
    .INIT(64'hA6A665A665A66565)) 
    err_stim_o_i_604
       (.I0(err_stim_o_i_274_n_0),
        .I1(err_stim_o_i_588_n_0),
        .I2(err_stim_o_i_587_n_0),
        .I3(err_stim_o_i_586_n_0),
        .I4(err_stim_o_i_585_n_0),
        .I5(err_stim_o_i_584_n_0),
        .O(err_stim_o_i_604_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_605
       (.I0(stim_mask4_g2_s[2]),
        .I1(stim_mask4_g2_s[4]),
        .I2(stim_mask4_g2_s[3]),
        .O(err_stim_o_i_605_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_606
       (.I0(stim_mask4_g2_s[5]),
        .I1(stim_mask4_g2_s[7]),
        .I2(stim_mask4_g2_s[6]),
        .O(err_stim_o_i_606_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_607
       (.I0(stim_mask4_g2_s[14]),
        .I1(stim_mask4_g2_s[16]),
        .I2(stim_mask4_g2_s[15]),
        .O(err_stim_o_i_607_n_0));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_608
       (.I0(stim_mask4_g2_s[11]),
        .I1(stim_mask4_g2_s[13]),
        .I2(stim_mask4_g2_s[12]),
        .O(err_stim_o_i_608_n_0));
  LUT6 #(
    .INIT(64'h566A6A566A56566A)) 
    err_stim_o_i_609
       (.I0(err_stim_o_i_701_n_0),
        .I1(err_stim_o_i_698_n_0),
        .I2(err_stim_o_i_697_n_0),
        .I3(stim_mask6_g1_s[24]),
        .I4(stim_mask6_g1_s[26]),
        .I5(stim_mask6_g1_s[25]),
        .O(err_stim_o_i_609_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    err_stim_o_i_61
       (.I0(err_stim_o_i_199_n_0),
        .I1(err_stim_o_i_198_n_0),
        .I2(err_stim_o_i_197_n_0),
        .I3(err_stim_o_i_196_n_0),
        .I4(err_stim_o_i_195_n_0),
        .O(err_stim_o_i_61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_610
       (.I0(stim_mask6_g1_s[15]),
        .I1(stim_mask6_g1_s[17]),
        .I2(stim_mask6_g1_s[16]),
        .O(err_stim_o_i_610_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_611
       (.I0(err_stim_o_i_616_n_0),
        .I1(err_stim_o_i_623_n_0),
        .I2(err_stim_o_i_624_n_0),
        .I3(err_stim_o_i_620_n_0),
        .I4(err_stim_o_i_800_n_0),
        .I5(err_stim_o_i_614_n_0),
        .O(err_stim_o_i_611_n_0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    err_stim_o_i_612
       (.I0(stim_mask6_g1_s[19]),
        .I1(stim_mask6_g1_s[20]),
        .I2(stim_mask6_g1_s[18]),
        .I3(err_stim_o_i_801_n_0),
        .I4(err_stim_o_i_802_n_0),
        .O(err_stim_o_i_612_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    err_stim_o_i_613
       (.I0(err_stim_o_i_697_n_0),
        .I1(err_stim_o_i_698_n_0),
        .I2(stim_mask6_g1_s[25]),
        .I3(stim_mask6_g1_s[26]),
        .I4(stim_mask6_g1_s[24]),
        .I5(err_stim_o_i_700_n_0),
        .O(err_stim_o_i_613_n_0));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    err_stim_o_i_614
       (.I0(stim_mask6_g1_s[30]),
        .I1(err_stim_o_i_803_n_0),
        .I2(err_stim_o_i_804_n_0),
        .I3(err_stim_o_i_805_n_0),
        .I4(err_stim_o_i_806_n_0),
        .I5(err_stim_o_i_807_n_0),
        .O(err_stim_o_i_614_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_615
       (.I0(err_stim_o_i_623_n_0),
        .I1(err_stim_o_i_624_n_0),
        .I2(err_stim_o_i_620_n_0),
        .I3(err_stim_o_i_621_n_0),
        .I4(err_stim_o_i_622_n_0),
        .O(err_stim_o_i_615_n_0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_616
       (.I0(stim_mask6_g1_s[27]),
        .I1(stim_mask6_g1_s[29]),
        .I2(stim_mask6_g1_s[28]),
        .O(err_stim_o_i_616_n_0));
  LUT6 #(
    .INIT(64'h56956A5695A95695)) 
    err_stim_o_i_617
       (.I0(err_stim_o_i_619_n_0),
        .I1(err_stim_o_i_620_n_0),
        .I2(err_stim_o_i_621_n_0),
        .I3(err_stim_o_i_622_n_0),
        .I4(err_stim_o_i_624_n_0),
        .I5(err_stim_o_i_623_n_0),
        .O(err_stim_o_i_617_n_0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    err_stim_o_i_618
       (.I0(stim_mask6_g1_s[18]),
        .I1(stim_mask6_g1_s[20]),
        .I2(stim_mask6_g1_s[19]),
        .I3(err_stim_o_i_802_n_0),
        .I4(err_stim_o_i_801_n_0),
        .O(err_stim_o_i_618_n_0));
  LUT6 #(
    .INIT(64'h088C8CCE8CCECEEF)) 
    err_stim_o_i_619
       (.I0(err_stim_o_i_805_n_0),
        .I1(err_stim_o_i_808_n_0),
        .I2(stim_mask6_g1_s[6]),
        .I3(stim_mask6_g1_s[0]),
        .I4(stim_mask6_g1_s[1]),
        .I5(stim_mask6_g1_s[2]),
        .O(err_stim_o_i_619_n_0));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_62
       (.I0(err_stim_o_i_212_n_0),
        .I1(err_stim_o_i_213_n_0),
        .I2(err_stim_o_i_214_n_0),
        .O(err_stim_o_i_62_n_0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_620
       (.I0(stim_mask6_g1_s[10]),
        .I1(stim_mask6_g1_s[12]),
        .I2(stim_mask6_g1_s[11]),
        .O(err_stim_o_i_620_n_0));
  LUT6 #(
    .INIT(64'h000096699669FFFF)) 
    err_stim_o_i_621
       (.I0(err_stim_o_i_806_n_0),
        .I1(stim_mask6_g1_s[5]),
        .I2(stim_mask6_g1_s[3]),
        .I3(stim_mask6_g1_s[4]),
        .I4(stim_mask6_g1_s[13]),
        .I5(stim_mask6_g1_s[14]),
        .O(err_stim_o_i_621_n_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h7EE88117)) 
    err_stim_o_i_622
       (.I0(err_stim_o_i_806_n_0),
        .I1(stim_mask6_g1_s[3]),
        .I2(stim_mask6_g1_s[5]),
        .I3(stim_mask6_g1_s[4]),
        .I4(err_stim_o_i_809_n_0),
        .O(err_stim_o_i_622_n_0));
  LUT6 #(
    .INIT(64'h82282882EBBEBEEB)) 
    err_stim_o_i_623
       (.I0(err_stim_o_i_803_n_0),
        .I1(stim_mask6_g1_s[13]),
        .I2(stim_mask6_g1_s[14]),
        .I3(err_stim_o_i_806_n_0),
        .I4(err_stim_o_i_805_n_0),
        .I5(err_stim_o_i_804_n_0),
        .O(err_stim_o_i_623_n_0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_624
       (.I0(stim_mask6_g1_s[7]),
        .I1(stim_mask6_g1_s[9]),
        .I2(stim_mask6_g1_s[8]),
        .O(err_stim_o_i_624_n_0));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_625
       (.I0(stim_mask1_g2_s[13]),
        .I1(stim_mask1_g2_s[12]),
        .I2(stim_mask1_g2_s[11]),
        .O(err_stim_o_i_625_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_626
       (.I0(stim_mask1_g2_s[10]),
        .I1(stim_mask1_g2_s[9]),
        .I2(stim_mask1_g2_s[8]),
        .O(err_stim_o_i_626_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_627
       (.I0(stim_mask1_g2_s[23]),
        .I1(stim_mask1_g2_s[25]),
        .I2(stim_mask1_g2_s[24]),
        .O(err_stim_o_i_627_n_0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_628
       (.I0(stim_mask1_g2_s[20]),
        .I1(stim_mask1_g2_s[22]),
        .I2(stim_mask1_g2_s[21]),
        .O(err_stim_o_i_628_n_0));
  LUT6 #(
    .INIT(64'h9600FF9669FF0069)) 
    err_stim_o_i_629
       (.I0(stim_mask3_g1_s[24]),
        .I1(stim_mask3_g1_s[26]),
        .I2(stim_mask3_g1_s[25]),
        .I3(err_stim_o_i_773_n_0),
        .I4(err_stim_o_i_774_n_0),
        .I5(err_stim_o_i_810_n_0),
        .O(err_stim_o_i_629_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hB4D2D24B)) 
    err_stim_o_i_63
       (.I0(err_stim_o_i_137_n_0),
        .I1(err_stim_o_i_136_n_0),
        .I2(err_stim_o_i_138_n_0),
        .I3(err_stim_o_i_139_n_0),
        .I4(err_stim_o_i_140_n_0),
        .O(err_stim_o_i_63_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_630
       (.I0(stim_mask3_g1_s[15]),
        .I1(stim_mask3_g1_s[17]),
        .I2(stim_mask3_g1_s[16]),
        .O(err_stim_o_i_630_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_631
       (.I0(err_stim_o_i_637_n_0),
        .I1(err_stim_o_i_640_n_0),
        .I2(err_stim_o_i_644_n_0),
        .I3(err_stim_o_i_811_n_0),
        .I4(err_stim_o_i_641_n_0),
        .I5(err_stim_o_i_639_n_0),
        .O(err_stim_o_i_631_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_632
       (.I0(stim_mask3_g1_s[19]),
        .I1(stim_mask3_g1_s[20]),
        .I2(stim_mask3_g1_s[18]),
        .I3(err_stim_o_i_812_n_0),
        .I4(err_stim_o_i_813_n_0),
        .O(err_stim_o_i_632_n_0));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    err_stim_o_i_633
       (.I0(err_stim_o_i_775_n_0),
        .I1(err_stim_o_i_774_n_0),
        .I2(err_stim_o_i_773_n_0),
        .I3(stim_mask3_g1_s[25]),
        .I4(stim_mask3_g1_s[26]),
        .I5(stim_mask3_g1_s[24]),
        .O(err_stim_o_i_633_n_0));
  LUT6 #(
    .INIT(64'h82280000AAAA8228)) 
    err_stim_o_i_634
       (.I0(err_stim_o_i_810_n_0),
        .I1(stim_mask3_g1_s[24]),
        .I2(stim_mask3_g1_s[26]),
        .I3(stim_mask3_g1_s[25]),
        .I4(err_stim_o_i_773_n_0),
        .I5(err_stim_o_i_774_n_0),
        .O(err_stim_o_i_634_n_0));
  LUT6 #(
    .INIT(64'h6559A665599A6559)) 
    err_stim_o_i_635
       (.I0(err_stim_o_i_645_n_0),
        .I1(err_stim_o_i_644_n_0),
        .I2(err_stim_o_i_643_n_0),
        .I3(err_stim_o_i_642_n_0),
        .I4(err_stim_o_i_641_n_0),
        .I5(err_stim_o_i_640_n_0),
        .O(err_stim_o_i_635_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hFF171700)) 
    err_stim_o_i_636
       (.I0(stim_mask3_g1_s[18]),
        .I1(stim_mask3_g1_s[20]),
        .I2(stim_mask3_g1_s[19]),
        .I3(err_stim_o_i_813_n_0),
        .I4(err_stim_o_i_812_n_0),
        .O(err_stim_o_i_636_n_0));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_637
       (.I0(stim_mask3_g1_s[27]),
        .I1(stim_mask3_g1_s[29]),
        .I2(stim_mask3_g1_s[28]),
        .O(err_stim_o_i_637_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_638
       (.I0(err_stim_o_i_640_n_0),
        .I1(err_stim_o_i_644_n_0),
        .I2(err_stim_o_i_643_n_0),
        .I3(err_stim_o_i_642_n_0),
        .I4(err_stim_o_i_641_n_0),
        .O(err_stim_o_i_638_n_0));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    err_stim_o_i_639
       (.I0(stim_mask3_g1_s[30]),
        .I1(err_stim_o_i_814_n_0),
        .I2(err_stim_o_i_815_n_0),
        .I3(err_stim_o_i_816_n_0),
        .I4(err_stim_o_i_817_n_0),
        .I5(err_stim_o_i_818_n_0),
        .O(err_stim_o_i_639_n_0));
  LUT6 #(
    .INIT(64'h8004088004408004)) 
    err_stim_o_i_64
       (.I0(err_stim_o_i_215_n_0),
        .I1(stim_mask6_g2_s[31]),
        .I2(err_stim_o_i_216_n_0),
        .I3(err_stim_o_i_217_n_0),
        .I4(err_stim_o_i_218_n_0),
        .I5(err_stim_o_i_219_n_0),
        .O(err_stim_o_i_64_n_0));
  LUT6 #(
    .INIT(64'h82282882EBBEBEEB)) 
    err_stim_o_i_640
       (.I0(err_stim_o_i_814_n_0),
        .I1(stim_mask3_g1_s[13]),
        .I2(stim_mask3_g1_s[14]),
        .I3(err_stim_o_i_817_n_0),
        .I4(err_stim_o_i_816_n_0),
        .I5(err_stim_o_i_815_n_0),
        .O(err_stim_o_i_640_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_641
       (.I0(stim_mask3_g1_s[7]),
        .I1(stim_mask3_g1_s[9]),
        .I2(stim_mask3_g1_s[8]),
        .O(err_stim_o_i_641_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h7EE88117)) 
    err_stim_o_i_642
       (.I0(err_stim_o_i_817_n_0),
        .I1(stim_mask3_g1_s[3]),
        .I2(stim_mask3_g1_s[5]),
        .I3(stim_mask3_g1_s[4]),
        .I4(err_stim_o_i_819_n_0),
        .O(err_stim_o_i_642_n_0));
  LUT6 #(
    .INIT(64'hFFFF699669960000)) 
    err_stim_o_i_643
       (.I0(err_stim_o_i_817_n_0),
        .I1(stim_mask3_g1_s[5]),
        .I2(stim_mask3_g1_s[3]),
        .I3(stim_mask3_g1_s[4]),
        .I4(stim_mask3_g1_s[14]),
        .I5(stim_mask3_g1_s[13]),
        .O(err_stim_o_i_643_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_644
       (.I0(stim_mask3_g1_s[10]),
        .I1(stim_mask3_g1_s[12]),
        .I2(stim_mask3_g1_s[11]),
        .O(err_stim_o_i_644_n_0));
  LUT6 #(
    .INIT(64'hF773733173313110)) 
    err_stim_o_i_645
       (.I0(err_stim_o_i_816_n_0),
        .I1(err_stim_o_i_820_n_0),
        .I2(stim_mask3_g1_s[6]),
        .I3(stim_mask3_g1_s[0]),
        .I4(stim_mask3_g1_s[1]),
        .I5(stim_mask3_g1_s[2]),
        .O(err_stim_o_i_645_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_646
       (.I0(stim_mask1_g1_s[16]),
        .I1(stim_mask1_g1_s[17]),
        .I2(stim_mask1_g1_s[15]),
        .I3(err_stim_o_i_821_n_0),
        .I4(err_stim_o_i_822_n_0),
        .O(err_stim_o_i_646_n_0));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_647
       (.I0(stim_mask1_g1_s[28]),
        .I1(stim_mask1_g1_s[29]),
        .I2(stim_mask1_g1_s[27]),
        .O(err_stim_o_i_647_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_648
       (.I0(stim_mask1_g1_s[30]),
        .I1(err_stim_o_i_823_n_0),
        .I2(err_stim_o_i_824_n_0),
        .I3(err_stim_o_i_825_n_0),
        .I4(err_stim_o_i_826_n_0),
        .I5(err_stim_o_i_827_n_0),
        .O(err_stim_o_i_648_n_0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_649
       (.I0(err_stim_o_i_828_n_0),
        .I1(err_stim_o_i_829_n_0),
        .I2(stim_mask1_g1_s[18]),
        .I3(stim_mask1_g1_s[20]),
        .I4(stim_mask1_g1_s[19]),
        .O(err_stim_o_i_649_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_65
       (.I0(err_stim_o_i_137_n_0),
        .I1(err_stim_o_i_136_n_0),
        .I2(err_stim_o_i_220_n_0),
        .O(err_stim_o_i_65_n_0));
  LUT6 #(
    .INIT(64'h596565A69A595965)) 
    err_stim_o_i_650
       (.I0(err_stim_o_i_654_n_0),
        .I1(err_stim_o_i_656_n_0),
        .I2(err_stim_o_i_657_n_0),
        .I3(err_stim_o_i_655_n_0),
        .I4(err_stim_o_i_659_n_0),
        .I5(err_stim_o_i_658_n_0),
        .O(err_stim_o_i_650_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_651
       (.I0(err_stim_o_i_656_n_0),
        .I1(err_stim_o_i_657_n_0),
        .I2(err_stim_o_i_655_n_0),
        .I3(err_stim_o_i_659_n_0),
        .I4(err_stim_o_i_658_n_0),
        .O(err_stim_o_i_651_n_0));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    err_stim_o_i_652
       (.I0(stim_mask1_g1_s[30]),
        .I1(err_stim_o_i_823_n_0),
        .I2(err_stim_o_i_824_n_0),
        .I3(err_stim_o_i_825_n_0),
        .I4(err_stim_o_i_826_n_0),
        .I5(err_stim_o_i_827_n_0),
        .O(err_stim_o_i_652_n_0));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    err_stim_o_i_653
       (.I0(stim_mask1_g1_s[28]),
        .I1(stim_mask1_g1_s[29]),
        .I2(stim_mask1_g1_s[27]),
        .O(err_stim_o_i_653_n_0));
  LUT6 #(
    .INIT(64'h2BBFBFFF0002022B)) 
    err_stim_o_i_654
       (.I0(err_stim_o_i_825_n_0),
        .I1(stim_mask1_g1_s[2]),
        .I2(stim_mask1_g1_s[1]),
        .I3(stim_mask1_g1_s[0]),
        .I4(stim_mask1_g1_s[6]),
        .I5(err_stim_o_i_830_n_0),
        .O(err_stim_o_i_654_n_0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_655
       (.I0(stim_mask1_g1_s[10]),
        .I1(stim_mask1_g1_s[12]),
        .I2(stim_mask1_g1_s[11]),
        .O(err_stim_o_i_655_n_0));
  LUT6 #(
    .INIT(64'h000096699669FFFF)) 
    err_stim_o_i_656
       (.I0(err_stim_o_i_826_n_0),
        .I1(stim_mask1_g1_s[5]),
        .I2(stim_mask1_g1_s[3]),
        .I3(stim_mask1_g1_s[4]),
        .I4(stim_mask1_g1_s[13]),
        .I5(stim_mask1_g1_s[14]),
        .O(err_stim_o_i_656_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h7EE88117)) 
    err_stim_o_i_657
       (.I0(err_stim_o_i_826_n_0),
        .I1(stim_mask1_g1_s[3]),
        .I2(stim_mask1_g1_s[5]),
        .I3(stim_mask1_g1_s[4]),
        .I4(err_stim_o_i_831_n_0),
        .O(err_stim_o_i_657_n_0));
  LUT6 #(
    .INIT(64'h82282882EBBEBEEB)) 
    err_stim_o_i_658
       (.I0(err_stim_o_i_823_n_0),
        .I1(stim_mask1_g1_s[13]),
        .I2(stim_mask1_g1_s[14]),
        .I3(err_stim_o_i_826_n_0),
        .I4(err_stim_o_i_825_n_0),
        .I5(err_stim_o_i_824_n_0),
        .O(err_stim_o_i_658_n_0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_659
       (.I0(stim_mask1_g1_s[7]),
        .I1(stim_mask1_g1_s[9]),
        .I2(stim_mask1_g1_s[8]),
        .O(err_stim_o_i_659_n_0));
  LUT6 #(
    .INIT(64'hC88383322CC8C883)) 
    err_stim_o_i_66
       (.I0(err_stim_o_i_221_n_0),
        .I1(err_stim_o_i_161_n_0),
        .I2(err_stim_o_i_160_n_0),
        .I3(err_stim_o_i_159_n_0),
        .I4(err_stim_o_i_157_n_0),
        .I5(err_stim_o_i_158_n_0),
        .O(err_stim_o_i_66_n_0));
  LUT6 #(
    .INIT(64'h17817E1781E81781)) 
    err_stim_o_i_660
       (.I0(err_stim_o_i_588_n_0),
        .I1(err_stim_o_i_583_n_0),
        .I2(err_stim_o_i_832_n_0),
        .I3(err_stim_o_i_833_n_0),
        .I4(err_stim_o_i_834_n_0),
        .I5(err_stim_o_i_278_n_0),
        .O(err_stim_o_i_660_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_661
       (.I0(stim_mask2_g1_s[15]),
        .I1(stim_mask2_g1_s[17]),
        .I2(stim_mask2_g1_s[16]),
        .I3(err_stim_o_i_835_n_0),
        .I4(err_stim_o_i_836_n_0),
        .O(err_stim_o_i_661_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_662
       (.I0(stim_mask2_g1_s[30]),
        .I1(err_stim_o_i_837_n_0),
        .I2(err_stim_o_i_838_n_0),
        .I3(err_stim_o_i_676_n_0),
        .I4(err_stim_o_i_839_n_0),
        .I5(err_stim_o_i_840_n_0),
        .O(err_stim_o_i_662_n_0));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_663
       (.I0(stim_mask2_g1_s[28]),
        .I1(stim_mask2_g1_s[29]),
        .I2(stim_mask2_g1_s[27]),
        .O(err_stim_o_i_663_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    err_stim_o_i_664
       (.I0(err_stim_o_i_836_n_0),
        .I1(err_stim_o_i_835_n_0),
        .I2(stim_mask2_g1_s[16]),
        .I3(stim_mask2_g1_s[17]),
        .I4(stim_mask2_g1_s[15]),
        .O(err_stim_o_i_664_n_0));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_665
       (.I0(stim_mask2_g1_s[21]),
        .I1(stim_mask2_g1_s[23]),
        .I2(stim_mask2_g1_s[22]),
        .O(err_stim_o_i_665_n_0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_666
       (.I0(stim_mask2_g1_s[24]),
        .I1(stim_mask2_g1_s[26]),
        .I2(stim_mask2_g1_s[25]),
        .O(err_stim_o_i_666_n_0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_667
       (.I0(stim_mask2_g1_s[7]),
        .I1(stim_mask2_g1_s[9]),
        .I2(stim_mask2_g1_s[8]),
        .O(err_stim_o_i_667_n_0));
  LUT6 #(
    .INIT(64'h9996699996669996)) 
    err_stim_o_i_668
       (.I0(err_stim_o_i_841_n_0),
        .I1(err_stim_o_i_675_n_0),
        .I2(stim_mask2_g1_s[14]),
        .I3(stim_mask2_g1_s[13]),
        .I4(err_stim_o_i_676_n_0),
        .I5(err_stim_o_i_839_n_0),
        .O(err_stim_o_i_668_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_669
       (.I0(stim_mask2_g1_s[10]),
        .I1(stim_mask2_g1_s[12]),
        .I2(stim_mask2_g1_s[11]),
        .O(err_stim_o_i_669_n_0));
  LUT6 #(
    .INIT(64'hFFFBB220B2200000)) 
    err_stim_o_i_67
       (.I0(err_stim_o_i_222_n_0),
        .I1(err_stim_o_i_223_n_0),
        .I2(err_stim_o_i_224_n_0),
        .I3(err_stim_o_i_225_n_0),
        .I4(err_stim_o_i_226_n_0),
        .I5(err_stim_o_i_227_n_0),
        .O(err_stim_o_i_67_n_0));
  LUT6 #(
    .INIT(64'h82282882EBBEBEEB)) 
    err_stim_o_i_670
       (.I0(err_stim_o_i_837_n_0),
        .I1(stim_mask2_g1_s[13]),
        .I2(stim_mask2_g1_s[14]),
        .I3(err_stim_o_i_839_n_0),
        .I4(err_stim_o_i_676_n_0),
        .I5(err_stim_o_i_838_n_0),
        .O(err_stim_o_i_670_n_0));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    err_stim_o_i_671
       (.I0(stim_mask2_g1_s[30]),
        .I1(err_stim_o_i_837_n_0),
        .I2(err_stim_o_i_838_n_0),
        .I3(err_stim_o_i_676_n_0),
        .I4(err_stim_o_i_839_n_0),
        .I5(err_stim_o_i_840_n_0),
        .O(err_stim_o_i_671_n_0));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_672
       (.I0(stim_mask2_g1_s[27]),
        .I1(stim_mask2_g1_s[29]),
        .I2(stim_mask2_g1_s[28]),
        .O(err_stim_o_i_672_n_0));
  LUT6 #(
    .INIT(64'h000096699669FFFF)) 
    err_stim_o_i_673
       (.I0(err_stim_o_i_839_n_0),
        .I1(stim_mask2_g1_s[5]),
        .I2(stim_mask2_g1_s[3]),
        .I3(stim_mask2_g1_s[4]),
        .I4(stim_mask2_g1_s[13]),
        .I5(stim_mask2_g1_s[14]),
        .O(err_stim_o_i_673_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h81177EE8)) 
    err_stim_o_i_674
       (.I0(err_stim_o_i_839_n_0),
        .I1(stim_mask2_g1_s[3]),
        .I2(stim_mask2_g1_s[5]),
        .I3(stim_mask2_g1_s[4]),
        .I4(err_stim_o_i_841_n_0),
        .O(err_stim_o_i_674_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_675
       (.I0(stim_mask2_g1_s[3]),
        .I1(stim_mask2_g1_s[5]),
        .I2(stim_mask2_g1_s[4]),
        .O(err_stim_o_i_675_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_676
       (.I0(stim_mask2_g1_s[4]),
        .I1(stim_mask2_g1_s[3]),
        .I2(stim_mask2_g1_s[5]),
        .O(err_stim_o_i_676_n_0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    err_stim_o_i_677
       (.I0(err_stim_o_i_526_n_0),
        .I1(err_stim_o_i_525_n_0),
        .I2(stim_mask2_g2_s[15]),
        .I3(stim_mask2_g2_s[16]),
        .I4(stim_mask2_g2_s[14]),
        .O(err_stim_o_i_677_n_0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_678
       (.I0(stim_mask2_g1_s[25]),
        .I1(stim_mask2_g1_s[26]),
        .I2(stim_mask2_g1_s[24]),
        .O(err_stim_o_i_678_n_0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_679
       (.I0(stim_mask2_g2_s[20]),
        .I1(stim_mask2_g2_s[22]),
        .I2(stim_mask2_g2_s[21]),
        .O(err_stim_o_i_679_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h001717FF)) 
    err_stim_o_i_68
       (.I0(err_stim_o_i_228_n_0),
        .I1(err_stim_o_i_229_n_0),
        .I2(err_stim_o_i_230_n_0),
        .I3(err_stim_o_i_179_n_0),
        .I4(err_stim_o_i_180_n_0),
        .O(err_stim_o_i_68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_680
       (.I0(stim_mask2_g2_s[23]),
        .I1(stim_mask2_g2_s[25]),
        .I2(stim_mask2_g2_s[24]),
        .O(err_stim_o_i_680_n_0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_681
       (.I0(stim_mask1_g2_s[27]),
        .I1(stim_mask1_g2_s[28]),
        .I2(stim_mask1_g2_s[26]),
        .O(err_stim_o_i_681_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_682
       (.I0(err_stim_o_i_647_n_0),
        .I1(err_stim_o_i_648_n_0),
        .I2(err_stim_o_i_787_n_0),
        .I3(err_stim_o_i_786_n_0),
        .I4(stim_mask1_g2_s[29]),
        .I5(stim_mask1_g2_s[30]),
        .O(err_stim_o_i_682_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_683
       (.I0(stim_mask1_g2_s[18]),
        .I1(stim_mask1_g2_s[19]),
        .I2(stim_mask1_g2_s[17]),
        .O(err_stim_o_i_683_n_0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_684
       (.I0(stim_mask1_g2_s[21]),
        .I1(stim_mask1_g2_s[22]),
        .I2(stim_mask1_g2_s[20]),
        .O(err_stim_o_i_684_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    err_stim_o_i_685
       (.I0(stim_mask1_g2_s[27]),
        .I1(stim_mask1_g2_s[28]),
        .I2(stim_mask1_g2_s[26]),
        .I3(err_stim_o_i_566_n_0),
        .O(err_stim_o_i_685_n_0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_686
       (.I0(stim_mask1_g2_s[15]),
        .I1(stim_mask1_g2_s[16]),
        .I2(stim_mask1_g2_s[14]),
        .I3(err_stim_o_i_684_n_0),
        .I4(err_stim_o_i_683_n_0),
        .O(err_stim_o_i_686_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_687
       (.I0(stim_mask3_g2_s[5]),
        .I1(stim_mask3_g2_s[6]),
        .I2(stim_mask3_g2_s[7]),
        .I3(err_stim_o_i_691_n_0),
        .I4(err_stim_o_i_690_n_0),
        .O(err_stim_o_i_687_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_688
       (.I0(stim_mask3_g2_s[2]),
        .I1(stim_mask3_g2_s[3]),
        .I2(stim_mask3_g2_s[4]),
        .I3(stim_mask3_g1_s[31]),
        .I4(stim_mask3_g2_s[0]),
        .I5(stim_mask3_g2_s[1]),
        .O(err_stim_o_i_688_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_689
       (.I0(stim_mask3_g2_s[14]),
        .I1(stim_mask3_g2_s[15]),
        .I2(stim_mask3_g2_s[16]),
        .I3(err_stim_o_i_842_n_0),
        .O(err_stim_o_i_689_n_0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h8E71718E)) 
    err_stim_o_i_69
       (.I0(err_stim_o_i_173_n_0),
        .I1(err_stim_o_i_174_n_0),
        .I2(err_stim_o_i_175_n_0),
        .I3(err_stim_o_i_176_n_0),
        .I4(err_stim_o_i_172_n_0),
        .O(err_stim_o_i_69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_690
       (.I0(stim_mask3_g2_s[13]),
        .I1(stim_mask3_g2_s[12]),
        .I2(stim_mask3_g2_s[11]),
        .O(err_stim_o_i_690_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_691
       (.I0(stim_mask3_g2_s[10]),
        .I1(stim_mask3_g2_s[9]),
        .I2(stim_mask3_g2_s[8]),
        .O(err_stim_o_i_691_n_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_692
       (.I0(stim_mask3_g2_s[14]),
        .I1(stim_mask3_g2_s[16]),
        .I2(stim_mask3_g2_s[15]),
        .O(err_stim_o_i_692_n_0));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_693
       (.I0(stim_mask3_g2_s[11]),
        .I1(stim_mask3_g2_s[13]),
        .I2(stim_mask3_g2_s[12]),
        .O(err_stim_o_i_693_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_694
       (.I0(stim_mask3_g2_s[2]),
        .I1(stim_mask3_g2_s[4]),
        .I2(stim_mask3_g2_s[3]),
        .O(err_stim_o_i_694_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_695
       (.I0(stim_mask3_g2_s[5]),
        .I1(stim_mask3_g2_s[7]),
        .I2(stim_mask3_g2_s[6]),
        .O(err_stim_o_i_695_n_0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_696
       (.I0(stim_mask6_g2_s[15]),
        .I1(stim_mask6_g2_s[16]),
        .I2(stim_mask6_g2_s[14]),
        .I3(err_stim_o_i_496_n_0),
        .I4(err_stim_o_i_495_n_0),
        .O(err_stim_o_i_696_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_697
       (.I0(stim_mask6_g1_s[30]),
        .I1(err_stim_o_i_803_n_0),
        .I2(err_stim_o_i_807_n_0),
        .I3(err_stim_o_i_806_n_0),
        .I4(err_stim_o_i_805_n_0),
        .I5(err_stim_o_i_804_n_0),
        .O(err_stim_o_i_697_n_0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_698
       (.I0(stim_mask6_g1_s[28]),
        .I1(stim_mask6_g1_s[29]),
        .I2(stim_mask6_g1_s[27]),
        .O(err_stim_o_i_698_n_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_699
       (.I0(stim_mask6_g1_s[25]),
        .I1(stim_mask6_g1_s[26]),
        .I2(stim_mask6_g1_s[24]),
        .O(err_stim_o_i_699_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    err_stim_o_i_7
       (.I0(err_stim_o_i_35_n_0),
        .I1(err_stim_o_i_36_n_0),
        .I2(err_stim_o_i_37_n_0),
        .I3(err_stim_o_i_38_n_0),
        .I4(err_stim_o_i_39_n_0),
        .I5(err_stim_o_i_40_n_0),
        .O(err_stim_o_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_70
       (.I0(err_stim_o_i_121_n_0),
        .I1(err_stim_o_i_231_n_0),
        .I2(err_stim_o_i_122_n_0),
        .O(err_stim_o_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_700
       (.I0(stim_mask6_g1_s[17]),
        .I1(stim_mask6_g1_s[15]),
        .I2(stim_mask6_g1_s[16]),
        .I3(err_stim_o_i_843_n_0),
        .I4(err_stim_o_i_844_n_0),
        .O(err_stim_o_i_700_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    err_stim_o_i_701
       (.I0(err_stim_o_i_844_n_0),
        .I1(err_stim_o_i_843_n_0),
        .I2(stim_mask6_g1_s[16]),
        .I3(stim_mask6_g1_s[15]),
        .I4(stim_mask6_g1_s[17]),
        .O(err_stim_o_i_701_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_702
       (.I0(stim_mask5_g2_s[14]),
        .I1(stim_mask5_g2_s[15]),
        .I2(stim_mask5_g2_s[16]),
        .I3(err_stim_o_i_845_n_0),
        .O(err_stim_o_i_702_n_0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_703
       (.I0(stim_mask5_g2_s[5]),
        .I1(stim_mask5_g2_s[6]),
        .I2(stim_mask5_g2_s[7]),
        .I3(err_stim_o_i_519_n_0),
        .I4(err_stim_o_i_518_n_0),
        .O(err_stim_o_i_703_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_704
       (.I0(stim_mask5_g2_s[2]),
        .I1(stim_mask5_g2_s[3]),
        .I2(stim_mask5_g2_s[4]),
        .I3(stim_mask5_g1_s[31]),
        .I4(stim_mask5_g2_s[0]),
        .I5(stim_mask5_g2_s[1]),
        .O(err_stim_o_i_704_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_705
       (.I0(err_stim_o_i_434_n_0),
        .I1(err_stim_o_i_228_n_0),
        .I2(err_stim_o_i_230_n_0),
        .I3(err_stim_o_i_443_n_0),
        .I4(err_stim_o_i_846_n_0),
        .I5(err_stim_o_i_436_n_0),
        .O(err_stim_o_i_705_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_706
       (.I0(err_stim_o_i_361_n_0),
        .I1(err_stim_o_i_366_n_0),
        .I2(err_stim_o_i_546_n_0),
        .I3(err_stim_o_i_847_n_0),
        .I4(err_stim_o_i_364_n_0),
        .I5(err_stim_o_i_363_n_0),
        .O(err_stim_o_i_706_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    err_stim_o_i_707
       (.I0(err_stim_o_i_712_n_0),
        .I1(stim_mask7_g1_s[25]),
        .I2(stim_mask7_g1_s[26]),
        .I3(stim_mask7_g1_s[24]),
        .I4(err_stim_o_i_419_n_0),
        .I5(err_stim_o_i_418_n_0),
        .O(err_stim_o_i_707_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    err_stim_o_i_708
       (.I0(err_stim_o_i_848_n_0),
        .I1(err_stim_o_i_427_n_0),
        .I2(err_stim_o_i_426_n_0),
        .I3(err_stim_o_i_425_n_0),
        .I4(err_stim_o_i_423_n_0),
        .I5(err_stim_o_i_424_n_0),
        .O(err_stim_o_i_708_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_709
       (.I0(stim_mask7_g1_s[15]),
        .I1(stim_mask7_g1_s[17]),
        .I2(stim_mask7_g1_s[16]),
        .O(err_stim_o_i_709_n_0));
  LUT6 #(
    .INIT(64'hBDD7EBBDFFFFFFFF)) 
    err_stim_o_i_71
       (.I0(err_stim_o_i_232_n_0),
        .I1(err_stim_o_i_233_n_0),
        .I2(err_stim_o_i_234_n_0),
        .I3(err_stim_o_i_235_n_0),
        .I4(err_stim_o_i_236_n_0),
        .I5(stim_mask2_g2_s[31]),
        .O(err_stim_o_i_71_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h17E8E817)) 
    err_stim_o_i_710
       (.I0(stim_mask7_g1_s[19]),
        .I1(stim_mask7_g1_s[20]),
        .I2(stim_mask7_g1_s[18]),
        .I3(err_stim_o_i_729_n_0),
        .I4(err_stim_o_i_728_n_0),
        .O(err_stim_o_i_710_n_0));
  LUT6 #(
    .INIT(64'h65A6A665A66565A6)) 
    err_stim_o_i_711
       (.I0(err_stim_o_i_417_n_0),
        .I1(err_stim_o_i_418_n_0),
        .I2(err_stim_o_i_419_n_0),
        .I3(stim_mask7_g1_s[24]),
        .I4(stim_mask7_g1_s[26]),
        .I5(stim_mask7_g1_s[25]),
        .O(err_stim_o_i_711_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_712
       (.I0(err_stim_o_i_722_n_0),
        .I1(err_stim_o_i_721_n_0),
        .I2(stim_mask7_g1_s[15]),
        .I3(stim_mask7_g1_s[17]),
        .I4(stim_mask7_g1_s[16]),
        .O(err_stim_o_i_712_n_0));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_713
       (.I0(stim_mask7_g1_s[25]),
        .I1(stim_mask7_g1_s[26]),
        .I2(stim_mask7_g1_s[24]),
        .O(err_stim_o_i_713_n_0));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_714
       (.I0(stim_mask7_g2_s[11]),
        .I1(stim_mask7_g2_s[13]),
        .I2(stim_mask7_g2_s[12]),
        .O(err_stim_o_i_714_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_715
       (.I0(stim_mask7_g2_s[14]),
        .I1(stim_mask7_g2_s[16]),
        .I2(stim_mask7_g2_s[15]),
        .O(err_stim_o_i_715_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_716
       (.I0(stim_mask7_g2_s[5]),
        .I1(stim_mask7_g2_s[7]),
        .I2(stim_mask7_g2_s[6]),
        .O(err_stim_o_i_716_n_0));
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_717
       (.I0(stim_mask7_g2_s[2]),
        .I1(stim_mask7_g2_s[4]),
        .I2(stim_mask7_g2_s[3]),
        .O(err_stim_o_i_717_n_0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_718
       (.I0(stim_mask7_g2_s[21]),
        .I1(stim_mask7_g2_s[22]),
        .I2(stim_mask7_g2_s[20]),
        .O(err_stim_o_i_718_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_719
       (.I0(stim_mask7_g2_s[18]),
        .I1(stim_mask7_g2_s[19]),
        .I2(stim_mask7_g2_s[17]),
        .O(err_stim_o_i_719_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hE17887E1)) 
    err_stim_o_i_72
       (.I0(err_stim_o_i_122_n_0),
        .I1(err_stim_o_i_121_n_0),
        .I2(err_stim_o_i_120_n_0),
        .I3(err_stim_o_i_119_n_0),
        .I4(err_stim_o_i_118_n_0),
        .O(err_stim_o_i_72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    err_stim_o_i_720
       (.I0(stim_mask7_g2_s[27]),
        .I1(stim_mask7_g2_s[28]),
        .I2(stim_mask7_g2_s[26]),
        .I3(err_stim_o_i_392_n_0),
        .O(err_stim_o_i_720_n_0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_721
       (.I0(stim_mask7_g1_s[22]),
        .I1(stim_mask7_g1_s[23]),
        .I2(stim_mask7_g1_s[21]),
        .O(err_stim_o_i_721_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_722
       (.I0(stim_mask7_g1_s[19]),
        .I1(stim_mask7_g1_s[20]),
        .I2(stim_mask7_g1_s[18]),
        .O(err_stim_o_i_722_n_0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_723
       (.I0(stim_mask7_g1_s[8]),
        .I1(stim_mask7_g1_s[9]),
        .I2(stim_mask7_g1_s[7]),
        .O(err_stim_o_i_723_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_724
       (.I0(stim_mask7_g1_s[13]),
        .I1(stim_mask7_g1_s[14]),
        .O(err_stim_o_i_724_n_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_725
       (.I0(stim_mask7_g1_s[6]),
        .I1(stim_mask7_g1_s[1]),
        .I2(stim_mask7_g1_s[2]),
        .I3(stim_mask7_g1_s[0]),
        .O(err_stim_o_i_725_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_726
       (.I0(stim_mask7_g1_s[4]),
        .I1(stim_mask7_g1_s[3]),
        .I2(stim_mask7_g1_s[5]),
        .O(err_stim_o_i_726_n_0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_727
       (.I0(stim_mask7_g1_s[11]),
        .I1(stim_mask7_g1_s[12]),
        .I2(stim_mask7_g1_s[10]),
        .O(err_stim_o_i_727_n_0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_728
       (.I0(stim_mask7_g1_s[21]),
        .I1(stim_mask7_g1_s[23]),
        .I2(stim_mask7_g1_s[22]),
        .O(err_stim_o_i_728_n_0));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_729
       (.I0(stim_mask7_g1_s[24]),
        .I1(stim_mask7_g1_s[26]),
        .I2(stim_mask7_g1_s[25]),
        .O(err_stim_o_i_729_n_0));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    err_stim_o_i_73
       (.I0(err_stim_o_i_237_n_0),
        .I1(err_stim_o_i_238_n_0),
        .I2(stim3_pulse_wa_s[6]),
        .I3(stim3_pulse_wa_s[7]),
        .I4(err_stim_o_i_239_n_0),
        .O(err_stim_o_i_73_n_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h8117)) 
    err_stim_o_i_730
       (.I0(stim_mask7_g1_s[6]),
        .I1(stim_mask7_g1_s[0]),
        .I2(stim_mask7_g1_s[1]),
        .I3(stim_mask7_g1_s[2]),
        .O(err_stim_o_i_730_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_731
       (.I0(stim_mask7_g1_s[3]),
        .I1(stim_mask7_g1_s[5]),
        .I2(stim_mask7_g1_s[4]),
        .O(err_stim_o_i_731_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_732
       (.I0(err_stim_o_i_736_n_0),
        .I1(err_stim_o_i_511_n_0),
        .I2(err_stim_o_i_510_n_0),
        .I3(err_stim_o_i_735_n_0),
        .I4(stim_mask5_g2_s[30]),
        .I5(stim_mask5_g2_s[29]),
        .O(err_stim_o_i_732_n_0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_733
       (.I0(stim_mask5_g2_s[27]),
        .I1(stim_mask5_g2_s[28]),
        .I2(stim_mask5_g2_s[26]),
        .O(err_stim_o_i_733_n_0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h41145555)) 
    err_stim_o_i_734
       (.I0(err_stim_o_i_849_n_0),
        .I1(stim_mask5_g2_s[16]),
        .I2(stim_mask5_g2_s[15]),
        .I3(stim_mask5_g2_s[14]),
        .I4(err_stim_o_i_850_n_0),
        .O(err_stim_o_i_734_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_735
       (.I0(stim_mask5_g1_s[15]),
        .I1(stim_mask5_g1_s[17]),
        .I2(stim_mask5_g1_s[16]),
        .I3(err_stim_o_i_764_n_0),
        .I4(err_stim_o_i_763_n_0),
        .O(err_stim_o_i_735_n_0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_736
       (.I0(stim_mask5_g1_s[25]),
        .I1(stim_mask5_g1_s[24]),
        .I2(stim_mask5_g1_s[26]),
        .O(err_stim_o_i_736_n_0));
  LUT6 #(
    .INIT(64'hB22B2BB22BB2B22B)) 
    err_stim_o_i_737
       (.I0(err_stim_o_i_508_n_0),
        .I1(err_stim_o_i_507_n_0),
        .I2(err_stim_o_i_517_n_0),
        .I3(err_stim_o_i_755_n_0),
        .I4(err_stim_o_i_514_n_0),
        .I5(err_stim_o_i_516_n_0),
        .O(err_stim_o_i_737_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h2BB2B22B)) 
    err_stim_o_i_738
       (.I0(err_stim_o_i_516_n_0),
        .I1(err_stim_o_i_517_n_0),
        .I2(err_stim_o_i_513_n_0),
        .I3(err_stim_o_i_512_n_0),
        .I4(err_stim_o_i_514_n_0),
        .O(err_stim_o_i_738_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h00E8E8FF)) 
    err_stim_o_i_739
       (.I0(stim_mask5_g1_s[10]),
        .I1(stim_mask5_g1_s[12]),
        .I2(stim_mask5_g1_s[11]),
        .I3(err_stim_o_i_513_n_0),
        .I4(err_stim_o_i_512_n_0),
        .O(err_stim_o_i_739_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h071F1F7F)) 
    err_stim_o_i_74
       (.I0(err_stim_o_i_191_n_0),
        .I1(err_stim_o_i_190_n_0),
        .I2(err_stim_o_i_189_n_0),
        .I3(err_stim_o_i_188_n_0),
        .I4(err_stim_o_i_186_n_0),
        .O(err_stim_o_i_74_n_0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_740
       (.I0(stim_mask4_g1_s[25]),
        .I1(stim_mask4_g1_s[26]),
        .I2(stim_mask4_g1_s[24]),
        .O(err_stim_o_i_740_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_741
       (.I0(stim_mask4_g1_s[15]),
        .I1(stim_mask4_g1_s[17]),
        .I2(stim_mask4_g1_s[16]),
        .I3(err_stim_o_i_799_n_0),
        .I4(err_stim_o_i_798_n_0),
        .O(err_stim_o_i_741_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_742
       (.I0(err_stim_o_i_741_n_0),
        .I1(err_stim_o_i_594_n_0),
        .I2(err_stim_o_i_595_n_0),
        .I3(stim_mask4_g1_s[25]),
        .I4(stim_mask4_g1_s[26]),
        .I5(stim_mask4_g1_s[24]),
        .O(err_stim_o_i_742_n_0));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_743
       (.I0(stim_mask4_g2_s[16]),
        .I1(stim_mask4_g2_s[15]),
        .I2(stim_mask4_g2_s[14]),
        .I3(err_stim_o_i_456_n_0),
        .I4(err_stim_o_i_455_n_0),
        .O(err_stim_o_i_743_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_744
       (.I0(stim_mask0_g1_s[19]),
        .I1(stim_mask0_g1_s[20]),
        .I2(stim_mask0_g1_s[18]),
        .O(err_stim_o_i_744_n_0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_745
       (.I0(stim_mask0_g1_s[22]),
        .I1(stim_mask0_g1_s[23]),
        .I2(stim_mask0_g1_s[21]),
        .O(err_stim_o_i_745_n_0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_746
       (.I0(stim_mask0_g1_s[8]),
        .I1(stim_mask0_g1_s[9]),
        .I2(stim_mask0_g1_s[7]),
        .O(err_stim_o_i_746_n_0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_747
       (.I0(stim_mask0_g1_s[11]),
        .I1(stim_mask0_g1_s[10]),
        .I2(stim_mask0_g1_s[12]),
        .O(err_stim_o_i_747_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_748
       (.I0(stim_mask0_g1_s[4]),
        .I1(stim_mask0_g1_s[3]),
        .I2(stim_mask0_g1_s[5]),
        .O(err_stim_o_i_748_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_749
       (.I0(stim_mask0_g1_s[6]),
        .I1(stim_mask0_g1_s[1]),
        .I2(stim_mask0_g1_s[2]),
        .I3(stim_mask0_g1_s[0]),
        .O(err_stim_o_i_749_n_0));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_75
       (.I0(err_stim_o_i_100_n_0),
        .I1(err_stim_o_i_101_n_0),
        .O(err_stim_o_i_75_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_750
       (.I0(stim_mask0_g1_s[13]),
        .I1(stim_mask0_g1_s[14]),
        .O(err_stim_o_i_750_n_0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_751
       (.I0(stim_mask0_g1_s[24]),
        .I1(stim_mask0_g1_s[26]),
        .I2(stim_mask0_g1_s[25]),
        .O(err_stim_o_i_751_n_0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_752
       (.I0(stim_mask0_g1_s[21]),
        .I1(stim_mask0_g1_s[23]),
        .I2(stim_mask0_g1_s[22]),
        .O(err_stim_o_i_752_n_0));
  LUT6 #(
    .INIT(64'h9996699996669996)) 
    err_stim_o_i_753
       (.I0(err_stim_o_i_780_n_0),
        .I1(err_stim_o_i_779_n_0),
        .I2(stim_mask0_g1_s[13]),
        .I3(stim_mask0_g1_s[14]),
        .I4(err_stim_o_i_748_n_0),
        .I5(err_stim_o_i_749_n_0),
        .O(err_stim_o_i_753_n_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    err_stim_o_i_754
       (.I0(stim_mask0_g1_s[16]),
        .I1(stim_mask0_g1_s[17]),
        .I2(stim_mask0_g1_s[15]),
        .I3(err_stim_o_i_745_n_0),
        .I4(err_stim_o_i_744_n_0),
        .O(err_stim_o_i_754_n_0));
  LUT6 #(
    .INIT(64'h9996699996669996)) 
    err_stim_o_i_755
       (.I0(err_stim_o_i_765_n_0),
        .I1(err_stim_o_i_766_n_0),
        .I2(stim_mask5_g1_s[14]),
        .I3(stim_mask5_g1_s[13]),
        .I4(err_stim_o_i_760_n_0),
        .I5(err_stim_o_i_761_n_0),
        .O(err_stim_o_i_755_n_0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_756
       (.I0(stim_mask5_g1_s[24]),
        .I1(stim_mask5_g1_s[26]),
        .I2(stim_mask5_g1_s[25]),
        .O(err_stim_o_i_756_n_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_757
       (.I0(stim_mask5_g1_s[21]),
        .I1(stim_mask5_g1_s[23]),
        .I2(stim_mask5_g1_s[22]),
        .O(err_stim_o_i_757_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_758
       (.I0(stim_mask5_g1_s[8]),
        .I1(stim_mask5_g1_s[9]),
        .I2(stim_mask5_g1_s[7]),
        .O(err_stim_o_i_758_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_759
       (.I0(stim_mask5_g1_s[11]),
        .I1(stim_mask5_g1_s[10]),
        .I2(stim_mask5_g1_s[12]),
        .O(err_stim_o_i_759_n_0));
  LUT5 #(
    .INIT(32'hBDD4422B)) 
    err_stim_o_i_76
       (.I0(err_stim_o_i_240_n_0),
        .I1(err_stim_o_i_153_n_0),
        .I2(err_stim_o_i_152_n_0),
        .I3(err_stim_o_i_41_n_0),
        .I4(err_stim_o_i_45_n_0),
        .O(err_stim_o_i_76_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_760
       (.I0(stim_mask5_g1_s[4]),
        .I1(stim_mask5_g1_s[3]),
        .I2(stim_mask5_g1_s[5]),
        .O(err_stim_o_i_760_n_0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_761
       (.I0(stim_mask5_g1_s[6]),
        .I1(stim_mask5_g1_s[1]),
        .I2(stim_mask5_g1_s[2]),
        .I3(stim_mask5_g1_s[0]),
        .O(err_stim_o_i_761_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_762
       (.I0(stim_mask5_g1_s[13]),
        .I1(stim_mask5_g1_s[14]),
        .O(err_stim_o_i_762_n_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_763
       (.I0(stim_mask5_g1_s[22]),
        .I1(stim_mask5_g1_s[23]),
        .I2(stim_mask5_g1_s[21]),
        .O(err_stim_o_i_763_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_764
       (.I0(stim_mask5_g1_s[19]),
        .I1(stim_mask5_g1_s[20]),
        .I2(stim_mask5_g1_s[18]),
        .O(err_stim_o_i_764_n_0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h8117)) 
    err_stim_o_i_765
       (.I0(stim_mask5_g1_s[6]),
        .I1(stim_mask5_g1_s[0]),
        .I2(stim_mask5_g1_s[1]),
        .I3(stim_mask5_g1_s[2]),
        .O(err_stim_o_i_765_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_766
       (.I0(stim_mask5_g1_s[3]),
        .I1(stim_mask5_g1_s[5]),
        .I2(stim_mask5_g1_s[4]),
        .O(err_stim_o_i_766_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    err_stim_o_i_767
       (.I0(stim3_pulse_wa_s[10]),
        .I1(stim3_pulse_wa_s[13]),
        .I2(stim3_pulse_wa_s[9]),
        .I3(stim0_pulse_wa_s[11]),
        .O(err_stim_o_i_767_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    err_stim_o_i_768
       (.I0(stim1_pulse_wa_s[13]),
        .I1(stim0_pulse_wa_s[9]),
        .I2(stim2_pulse_wa_s[8]),
        .I3(stim2_pulse_wa_s[13]),
        .O(err_stim_o_i_768_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    err_stim_o_i_769
       (.I0(stim3_pulse_wa_s[11]),
        .I1(stim0_pulse_wa_s[8]),
        .I2(stim1_pulse_wa_s[8]),
        .I3(stim1_pulse_wa_s[12]),
        .O(err_stim_o_i_769_n_0));
  LUT6 #(
    .INIT(64'h66F6F6FF99090900)) 
    err_stim_o_i_77
       (.I0(err_stim_o_i_241_n_0),
        .I1(err_stim_o_i_112_n_0),
        .I2(err_stim_o_i_111_n_0),
        .I3(err_stim_o_i_110_n_0),
        .I4(err_stim_o_i_109_n_0),
        .I5(err_stim_o_i_25_n_0),
        .O(err_stim_o_i_77_n_0));
  LUT6 #(
    .INIT(64'h0069690069000069)) 
    err_stim_o_i_770
       (.I0(stim_mask3_g2_s[20]),
        .I1(stim_mask3_g2_s[22]),
        .I2(stim_mask3_g2_s[21]),
        .I3(stim_mask3_g2_s[17]),
        .I4(stim_mask3_g2_s[19]),
        .I5(stim_mask3_g2_s[18]),
        .O(err_stim_o_i_770_n_0));
  LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
    err_stim_o_i_771
       (.I0(stim_mask3_g2_s[20]),
        .I1(stim_mask3_g2_s[22]),
        .I2(stim_mask3_g2_s[21]),
        .I3(stim_mask3_g2_s[17]),
        .I4(stim_mask3_g2_s[19]),
        .I5(stim_mask3_g2_s[18]),
        .O(err_stim_o_i_771_n_0));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_772
       (.I0(stim_mask3_g1_s[25]),
        .I1(stim_mask3_g1_s[26]),
        .I2(stim_mask3_g1_s[24]),
        .O(err_stim_o_i_772_n_0));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_773
       (.I0(stim_mask3_g1_s[28]),
        .I1(stim_mask3_g1_s[29]),
        .I2(stim_mask3_g1_s[27]),
        .O(err_stim_o_i_773_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_774
       (.I0(stim_mask3_g1_s[30]),
        .I1(err_stim_o_i_814_n_0),
        .I2(err_stim_o_i_815_n_0),
        .I3(err_stim_o_i_816_n_0),
        .I4(err_stim_o_i_817_n_0),
        .I5(err_stim_o_i_818_n_0),
        .O(err_stim_o_i_774_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    err_stim_o_i_775
       (.I0(stim_mask3_g1_s[15]),
        .I1(stim_mask3_g1_s[17]),
        .I2(stim_mask3_g1_s[16]),
        .I3(err_stim_o_i_851_n_0),
        .I4(err_stim_o_i_852_n_0),
        .O(err_stim_o_i_775_n_0));
  LUT6 #(
    .INIT(64'hD77D7DD741141441)) 
    err_stim_o_i_776
       (.I0(err_stim_o_i_639_n_0),
        .I1(err_stim_o_i_641_n_0),
        .I2(err_stim_o_i_811_n_0),
        .I3(err_stim_o_i_644_n_0),
        .I4(err_stim_o_i_640_n_0),
        .I5(err_stim_o_i_637_n_0),
        .O(err_stim_o_i_776_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h2BB2B22B)) 
    err_stim_o_i_777
       (.I0(err_stim_o_i_640_n_0),
        .I1(err_stim_o_i_641_n_0),
        .I2(err_stim_o_i_642_n_0),
        .I3(err_stim_o_i_643_n_0),
        .I4(err_stim_o_i_644_n_0),
        .O(err_stim_o_i_777_n_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    err_stim_o_i_778
       (.I0(err_stim_o_i_642_n_0),
        .I1(err_stim_o_i_643_n_0),
        .I2(stim_mask3_g1_s[10]),
        .I3(stim_mask3_g1_s[12]),
        .I4(stim_mask3_g1_s[11]),
        .O(err_stim_o_i_778_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_779
       (.I0(stim_mask0_g1_s[3]),
        .I1(stim_mask0_g1_s[5]),
        .I2(stim_mask0_g1_s[4]),
        .O(err_stim_o_i_779_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hF8E0E080)) 
    err_stim_o_i_78
       (.I0(err_stim_o_i_53_n_0),
        .I1(err_stim_o_i_52_n_0),
        .I2(err_stim_o_i_60_n_0),
        .I3(err_stim_o_i_61_n_0),
        .I4(err_stim_o_i_62_n_0),
        .O(err_stim_o_i_78_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h8117)) 
    err_stim_o_i_780
       (.I0(stim_mask0_g1_s[6]),
        .I1(stim_mask0_g1_s[0]),
        .I2(stim_mask0_g1_s[1]),
        .I3(stim_mask0_g1_s[2]),
        .O(err_stim_o_i_780_n_0));
  LUT6 #(
    .INIT(64'h6996966900000000)) 
    err_stim_o_i_781
       (.I0(stim_mask1_g1_s[25]),
        .I1(stim_mask1_g1_s[26]),
        .I2(stim_mask1_g1_s[24]),
        .I3(err_stim_o_i_648_n_0),
        .I4(err_stim_o_i_647_n_0),
        .I5(err_stim_o_i_786_n_0),
        .O(err_stim_o_i_781_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_782
       (.I0(err_stim_o_i_853_n_0),
        .I1(err_stim_o_i_655_n_0),
        .I2(err_stim_o_i_659_n_0),
        .I3(err_stim_o_i_658_n_0),
        .I4(err_stim_o_i_652_n_0),
        .I5(err_stim_o_i_653_n_0),
        .O(err_stim_o_i_782_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_783
       (.I0(stim_mask1_g1_s[15]),
        .I1(stim_mask1_g1_s[17]),
        .I2(stim_mask1_g1_s[16]),
        .O(err_stim_o_i_783_n_0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    err_stim_o_i_784
       (.I0(stim_mask1_g1_s[19]),
        .I1(stim_mask1_g1_s[20]),
        .I2(stim_mask1_g1_s[18]),
        .I3(err_stim_o_i_829_n_0),
        .I4(err_stim_o_i_828_n_0),
        .O(err_stim_o_i_784_n_0));
  LUT6 #(
    .INIT(64'h65A6A665A66565A6)) 
    err_stim_o_i_785
       (.I0(err_stim_o_i_646_n_0),
        .I1(err_stim_o_i_647_n_0),
        .I2(err_stim_o_i_648_n_0),
        .I3(stim_mask1_g1_s[24]),
        .I4(stim_mask1_g1_s[26]),
        .I5(stim_mask1_g1_s[25]),
        .O(err_stim_o_i_785_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    err_stim_o_i_786
       (.I0(err_stim_o_i_822_n_0),
        .I1(err_stim_o_i_821_n_0),
        .I2(stim_mask1_g1_s[15]),
        .I3(stim_mask1_g1_s[17]),
        .I4(stim_mask1_g1_s[16]),
        .O(err_stim_o_i_786_n_0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_787
       (.I0(stim_mask1_g1_s[25]),
        .I1(stim_mask1_g1_s[26]),
        .I2(stim_mask1_g1_s[24]),
        .O(err_stim_o_i_787_n_0));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_788
       (.I0(stim_mask4_g1_s[8]),
        .I1(stim_mask4_g1_s[9]),
        .I2(stim_mask4_g1_s[7]),
        .O(err_stim_o_i_788_n_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_789
       (.I0(stim_mask4_g1_s[6]),
        .I1(stim_mask4_g1_s[1]),
        .I2(stim_mask4_g1_s[2]),
        .I3(stim_mask4_g1_s[0]),
        .O(err_stim_o_i_789_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h9A65)) 
    err_stim_o_i_79
       (.I0(err_stim_o_i_102_n_0),
        .I1(err_stim_o_i_85_n_0),
        .I2(err_stim_o_i_84_n_0),
        .I3(err_stim_o_i_86_n_0),
        .O(err_stim_o_i_79_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_790
       (.I0(stim_mask4_g1_s[4]),
        .I1(stim_mask4_g1_s[3]),
        .I2(stim_mask4_g1_s[5]),
        .O(err_stim_o_i_790_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_791
       (.I0(stim_mask4_g1_s[11]),
        .I1(stim_mask4_g1_s[10]),
        .I2(stim_mask4_g1_s[12]),
        .O(err_stim_o_i_791_n_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h8117)) 
    err_stim_o_i_792
       (.I0(stim_mask4_g1_s[6]),
        .I1(stim_mask4_g1_s[0]),
        .I2(stim_mask4_g1_s[1]),
        .I3(stim_mask4_g1_s[2]),
        .O(err_stim_o_i_792_n_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_793
       (.I0(stim_mask4_g1_s[3]),
        .I1(stim_mask4_g1_s[5]),
        .I2(stim_mask4_g1_s[4]),
        .O(err_stim_o_i_793_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_794
       (.I0(stim_mask4_g1_s[13]),
        .I1(stim_mask4_g1_s[14]),
        .O(err_stim_o_i_794_n_0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_795
       (.I0(stim_mask4_g1_s[21]),
        .I1(stim_mask4_g1_s[23]),
        .I2(stim_mask4_g1_s[22]),
        .O(err_stim_o_i_795_n_0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_796
       (.I0(stim_mask4_g1_s[24]),
        .I1(stim_mask4_g1_s[26]),
        .I2(stim_mask4_g1_s[25]),
        .O(err_stim_o_i_796_n_0));
  LUT6 #(
    .INIT(64'h9996699996669996)) 
    err_stim_o_i_797
       (.I0(err_stim_o_i_792_n_0),
        .I1(err_stim_o_i_793_n_0),
        .I2(stim_mask4_g1_s[14]),
        .I3(stim_mask4_g1_s[13]),
        .I4(err_stim_o_i_790_n_0),
        .I5(err_stim_o_i_789_n_0),
        .O(err_stim_o_i_797_n_0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_798
       (.I0(stim_mask4_g1_s[22]),
        .I1(stim_mask4_g1_s[23]),
        .I2(stim_mask4_g1_s[21]),
        .O(err_stim_o_i_798_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_799
       (.I0(stim_mask4_g1_s[19]),
        .I1(stim_mask4_g1_s[20]),
        .I2(stim_mask4_g1_s[18]),
        .O(err_stim_o_i_799_n_0));
  LUT5 #(
    .INIT(32'hF220FFF2)) 
    err_stim_o_i_8
       (.I0(err_stim_o_i_41_n_0),
        .I1(err_stim_o_i_42_n_0),
        .I2(err_stim_o_i_43_n_0),
        .I3(err_stim_o_i_44_n_0),
        .I4(err_stim_o_i_45_n_0),
        .O(err_stim_o_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h2A02BFAB)) 
    err_stim_o_i_80
       (.I0(err_stim_o_i_141_n_0),
        .I1(err_stim_o_i_242_n_0),
        .I2(err_stim_o_i_243_n_0),
        .I3(err_stim_o_i_244_n_0),
        .I4(err_stim_o_i_143_n_0),
        .O(err_stim_o_i_80_n_0));
  LUT6 #(
    .INIT(64'h6669966669996669)) 
    err_stim_o_i_800
       (.I0(err_stim_o_i_809_n_0),
        .I1(err_stim_o_i_808_n_0),
        .I2(stim_mask6_g1_s[14]),
        .I3(stim_mask6_g1_s[13]),
        .I4(err_stim_o_i_805_n_0),
        .I5(err_stim_o_i_806_n_0),
        .O(err_stim_o_i_800_n_0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_801
       (.I0(stim_mask6_g1_s[21]),
        .I1(stim_mask6_g1_s[23]),
        .I2(stim_mask6_g1_s[22]),
        .O(err_stim_o_i_801_n_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_802
       (.I0(stim_mask6_g1_s[24]),
        .I1(stim_mask6_g1_s[26]),
        .I2(stim_mask6_g1_s[25]),
        .O(err_stim_o_i_802_n_0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_803
       (.I0(stim_mask6_g1_s[8]),
        .I1(stim_mask6_g1_s[9]),
        .I2(stim_mask6_g1_s[7]),
        .O(err_stim_o_i_803_n_0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_804
       (.I0(stim_mask6_g1_s[11]),
        .I1(stim_mask6_g1_s[10]),
        .I2(stim_mask6_g1_s[12]),
        .O(err_stim_o_i_804_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_805
       (.I0(stim_mask6_g1_s[4]),
        .I1(stim_mask6_g1_s[3]),
        .I2(stim_mask6_g1_s[5]),
        .O(err_stim_o_i_805_n_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_806
       (.I0(stim_mask6_g1_s[6]),
        .I1(stim_mask6_g1_s[1]),
        .I2(stim_mask6_g1_s[2]),
        .I3(stim_mask6_g1_s[0]),
        .O(err_stim_o_i_806_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_807
       (.I0(stim_mask6_g1_s[13]),
        .I1(stim_mask6_g1_s[14]),
        .O(err_stim_o_i_807_n_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_808
       (.I0(stim_mask6_g1_s[3]),
        .I1(stim_mask6_g1_s[5]),
        .I2(stim_mask6_g1_s[4]),
        .O(err_stim_o_i_808_n_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h8117)) 
    err_stim_o_i_809
       (.I0(stim_mask6_g1_s[6]),
        .I1(stim_mask6_g1_s[0]),
        .I2(stim_mask6_g1_s[1]),
        .I3(stim_mask6_g1_s[2]),
        .O(err_stim_o_i_809_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    err_stim_o_i_81
       (.I0(err_stim_o_i_90_n_0),
        .I1(err_stim_o_i_89_n_0),
        .I2(err_stim_o_i_94_n_0),
        .O(err_stim_o_i_81_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    err_stim_o_i_810
       (.I0(err_stim_o_i_852_n_0),
        .I1(err_stim_o_i_851_n_0),
        .I2(stim_mask3_g1_s[16]),
        .I3(stim_mask3_g1_s[17]),
        .I4(stim_mask3_g1_s[15]),
        .O(err_stim_o_i_810_n_0));
  LUT6 #(
    .INIT(64'h9996699996669996)) 
    err_stim_o_i_811
       (.I0(err_stim_o_i_819_n_0),
        .I1(err_stim_o_i_820_n_0),
        .I2(stim_mask3_g1_s[13]),
        .I3(stim_mask3_g1_s[14]),
        .I4(err_stim_o_i_816_n_0),
        .I5(err_stim_o_i_817_n_0),
        .O(err_stim_o_i_811_n_0));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_812
       (.I0(stim_mask3_g1_s[24]),
        .I1(stim_mask3_g1_s[26]),
        .I2(stim_mask3_g1_s[25]),
        .O(err_stim_o_i_812_n_0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_813
       (.I0(stim_mask3_g1_s[21]),
        .I1(stim_mask3_g1_s[23]),
        .I2(stim_mask3_g1_s[22]),
        .O(err_stim_o_i_813_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_814
       (.I0(stim_mask3_g1_s[8]),
        .I1(stim_mask3_g1_s[9]),
        .I2(stim_mask3_g1_s[7]),
        .O(err_stim_o_i_814_n_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_815
       (.I0(stim_mask3_g1_s[11]),
        .I1(stim_mask3_g1_s[10]),
        .I2(stim_mask3_g1_s[12]),
        .O(err_stim_o_i_815_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_816
       (.I0(stim_mask3_g1_s[4]),
        .I1(stim_mask3_g1_s[3]),
        .I2(stim_mask3_g1_s[5]),
        .O(err_stim_o_i_816_n_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_817
       (.I0(stim_mask3_g1_s[6]),
        .I1(stim_mask3_g1_s[1]),
        .I2(stim_mask3_g1_s[2]),
        .I3(stim_mask3_g1_s[0]),
        .O(err_stim_o_i_817_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_818
       (.I0(stim_mask3_g1_s[13]),
        .I1(stim_mask3_g1_s[14]),
        .O(err_stim_o_i_818_n_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'h8117)) 
    err_stim_o_i_819
       (.I0(stim_mask3_g1_s[6]),
        .I1(stim_mask3_g1_s[0]),
        .I2(stim_mask3_g1_s[1]),
        .I3(stim_mask3_g1_s[2]),
        .O(err_stim_o_i_819_n_0));
  LUT5 #(
    .INIT(32'h4DFF004D)) 
    err_stim_o_i_82
       (.I0(err_stim_o_i_245_n_0),
        .I1(err_stim_o_i_246_n_0),
        .I2(err_stim_o_i_247_n_0),
        .I3(err_stim_o_i_248_n_0),
        .I4(err_stim_o_i_249_n_0),
        .O(err_stim_o_i_82_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_820
       (.I0(stim_mask3_g1_s[3]),
        .I1(stim_mask3_g1_s[5]),
        .I2(stim_mask3_g1_s[4]),
        .O(err_stim_o_i_820_n_0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_821
       (.I0(stim_mask1_g1_s[22]),
        .I1(stim_mask1_g1_s[23]),
        .I2(stim_mask1_g1_s[21]),
        .O(err_stim_o_i_821_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_822
       (.I0(stim_mask1_g1_s[19]),
        .I1(stim_mask1_g1_s[20]),
        .I2(stim_mask1_g1_s[18]),
        .O(err_stim_o_i_822_n_0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_823
       (.I0(stim_mask1_g1_s[8]),
        .I1(stim_mask1_g1_s[9]),
        .I2(stim_mask1_g1_s[7]),
        .O(err_stim_o_i_823_n_0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_824
       (.I0(stim_mask1_g1_s[11]),
        .I1(stim_mask1_g1_s[10]),
        .I2(stim_mask1_g1_s[12]),
        .O(err_stim_o_i_824_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_825
       (.I0(stim_mask1_g1_s[4]),
        .I1(stim_mask1_g1_s[3]),
        .I2(stim_mask1_g1_s[5]),
        .O(err_stim_o_i_825_n_0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_826
       (.I0(stim_mask1_g1_s[6]),
        .I1(stim_mask1_g1_s[1]),
        .I2(stim_mask1_g1_s[2]),
        .I3(stim_mask1_g1_s[0]),
        .O(err_stim_o_i_826_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_827
       (.I0(stim_mask1_g1_s[13]),
        .I1(stim_mask1_g1_s[14]),
        .O(err_stim_o_i_827_n_0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_828
       (.I0(stim_mask1_g1_s[21]),
        .I1(stim_mask1_g1_s[23]),
        .I2(stim_mask1_g1_s[22]),
        .O(err_stim_o_i_828_n_0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_829
       (.I0(stim_mask1_g1_s[24]),
        .I1(stim_mask1_g1_s[26]),
        .I2(stim_mask1_g1_s[25]),
        .O(err_stim_o_i_829_n_0));
  LUT6 #(
    .INIT(64'hFF9F9F9900606066)) 
    err_stim_o_i_83
       (.I0(err_stim_o_i_250_n_0),
        .I1(err_stim_o_i_251_n_0),
        .I2(err_stim_o_i_252_n_0),
        .I3(err_stim_o_i_253_n_0),
        .I4(err_stim_o_i_254_n_0),
        .I5(err_stim_o_i_97_n_0),
        .O(err_stim_o_i_83_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h17)) 
    err_stim_o_i_830
       (.I0(stim_mask1_g1_s[3]),
        .I1(stim_mask1_g1_s[5]),
        .I2(stim_mask1_g1_s[4]),
        .O(err_stim_o_i_830_n_0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h8117)) 
    err_stim_o_i_831
       (.I0(stim_mask1_g1_s[6]),
        .I1(stim_mask1_g1_s[0]),
        .I2(stim_mask1_g1_s[1]),
        .I3(stim_mask1_g1_s[2]),
        .O(err_stim_o_i_831_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_832
       (.I0(err_stim_o_i_580_n_0),
        .I1(err_stim_o_i_581_n_0),
        .I2(stim_mask4_g1_s[10]),
        .I3(stim_mask4_g1_s[12]),
        .I4(stim_mask4_g1_s[11]),
        .O(err_stim_o_i_832_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h2BB2B22B)) 
    err_stim_o_i_833
       (.I0(err_stim_o_i_578_n_0),
        .I1(err_stim_o_i_579_n_0),
        .I2(err_stim_o_i_580_n_0),
        .I3(err_stim_o_i_581_n_0),
        .I4(err_stim_o_i_582_n_0),
        .O(err_stim_o_i_833_n_0));
  LUT6 #(
    .INIT(64'hD77D7DD741141441)) 
    err_stim_o_i_834
       (.I0(err_stim_o_i_584_n_0),
        .I1(err_stim_o_i_579_n_0),
        .I2(err_stim_o_i_797_n_0),
        .I3(err_stim_o_i_582_n_0),
        .I4(err_stim_o_i_578_n_0),
        .I5(err_stim_o_i_586_n_0),
        .O(err_stim_o_i_834_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_835
       (.I0(stim_mask2_g1_s[19]),
        .I1(stim_mask2_g1_s[20]),
        .I2(stim_mask2_g1_s[18]),
        .O(err_stim_o_i_835_n_0));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_836
       (.I0(stim_mask2_g1_s[22]),
        .I1(stim_mask2_g1_s[23]),
        .I2(stim_mask2_g1_s[21]),
        .O(err_stim_o_i_836_n_0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_837
       (.I0(stim_mask2_g1_s[8]),
        .I1(stim_mask2_g1_s[9]),
        .I2(stim_mask2_g1_s[7]),
        .O(err_stim_o_i_837_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h69)) 
    err_stim_o_i_838
       (.I0(stim_mask2_g1_s[11]),
        .I1(stim_mask2_g1_s[10]),
        .I2(stim_mask2_g1_s[12]),
        .O(err_stim_o_i_838_n_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    err_stim_o_i_839
       (.I0(stim_mask2_g1_s[6]),
        .I1(stim_mask2_g1_s[1]),
        .I2(stim_mask2_g1_s[2]),
        .I3(stim_mask2_g1_s[0]),
        .O(err_stim_o_i_839_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h008E8EFF)) 
    err_stim_o_i_84
       (.I0(err_stim_o_i_197_n_0),
        .I1(err_stim_o_i_198_n_0),
        .I2(err_stim_o_i_199_n_0),
        .I3(err_stim_o_i_195_n_0),
        .I4(err_stim_o_i_196_n_0),
        .O(err_stim_o_i_84_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    err_stim_o_i_840
       (.I0(stim_mask2_g1_s[13]),
        .I1(stim_mask2_g1_s[14]),
        .O(err_stim_o_i_840_n_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h8117)) 
    err_stim_o_i_841
       (.I0(stim_mask2_g1_s[6]),
        .I1(stim_mask2_g1_s[0]),
        .I2(stim_mask2_g1_s[1]),
        .I3(stim_mask2_g1_s[2]),
        .O(err_stim_o_i_841_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_842
       (.I0(stim_mask3_g2_s[18]),
        .I1(stim_mask3_g2_s[19]),
        .I2(stim_mask3_g2_s[17]),
        .I3(stim_mask3_g2_s[21]),
        .I4(stim_mask3_g2_s[22]),
        .I5(stim_mask3_g2_s[20]),
        .O(err_stim_o_i_842_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_843
       (.I0(stim_mask6_g1_s[19]),
        .I1(stim_mask6_g1_s[20]),
        .I2(stim_mask6_g1_s[18]),
        .O(err_stim_o_i_843_n_0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_844
       (.I0(stim_mask6_g1_s[22]),
        .I1(stim_mask6_g1_s[23]),
        .I2(stim_mask6_g1_s[21]),
        .O(err_stim_o_i_844_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    err_stim_o_i_845
       (.I0(stim_mask5_g2_s[18]),
        .I1(stim_mask5_g2_s[19]),
        .I2(stim_mask5_g2_s[17]),
        .I3(stim_mask5_g2_s[21]),
        .I4(stim_mask5_g2_s[22]),
        .I5(stim_mask5_g2_s[20]),
        .O(err_stim_o_i_845_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    err_stim_o_i_846
       (.I0(stim_mask5_g2_s[27]),
        .I1(stim_mask5_g2_s[28]),
        .I2(stim_mask5_g2_s[26]),
        .I3(err_stim_o_i_445_n_0),
        .O(err_stim_o_i_846_n_0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    err_stim_o_i_847
       (.I0(stim_mask3_g2_s[27]),
        .I1(stim_mask3_g2_s[28]),
        .I2(stim_mask3_g2_s[26]),
        .I3(err_stim_o_i_545_n_0),
        .O(err_stim_o_i_847_n_0));
  LUT6 #(
    .INIT(64'h9996699996669996)) 
    err_stim_o_i_848
       (.I0(err_stim_o_i_730_n_0),
        .I1(err_stim_o_i_731_n_0),
        .I2(stim_mask7_g1_s[14]),
        .I3(stim_mask7_g1_s[13]),
        .I4(err_stim_o_i_726_n_0),
        .I5(err_stim_o_i_725_n_0),
        .O(err_stim_o_i_848_n_0));
  LUT6 #(
    .INIT(64'h0069690069000069)) 
    err_stim_o_i_849
       (.I0(stim_mask5_g2_s[20]),
        .I1(stim_mask5_g2_s[22]),
        .I2(stim_mask5_g2_s[21]),
        .I3(stim_mask5_g2_s[17]),
        .I4(stim_mask5_g2_s[19]),
        .I5(stim_mask5_g2_s[18]),
        .O(err_stim_o_i_849_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    err_stim_o_i_85
       (.I0(err_stim_o_i_211_n_0),
        .I1(err_stim_o_i_255_n_0),
        .I2(err_stim_o_i_256_n_0),
        .I3(err_stim_o_i_257_n_0),
        .I4(err_stim_o_i_209_n_0),
        .O(err_stim_o_i_85_n_0));
  LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
    err_stim_o_i_850
       (.I0(stim_mask5_g2_s[20]),
        .I1(stim_mask5_g2_s[22]),
        .I2(stim_mask5_g2_s[21]),
        .I3(stim_mask5_g2_s[17]),
        .I4(stim_mask5_g2_s[19]),
        .I5(stim_mask5_g2_s[18]),
        .O(err_stim_o_i_850_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_851
       (.I0(stim_mask3_g1_s[19]),
        .I1(stim_mask3_g1_s[20]),
        .I2(stim_mask3_g1_s[18]),
        .O(err_stim_o_i_851_n_0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h96)) 
    err_stim_o_i_852
       (.I0(stim_mask3_g1_s[22]),
        .I1(stim_mask3_g1_s[23]),
        .I2(stim_mask3_g1_s[21]),
        .O(err_stim_o_i_852_n_0));
  LUT6 #(
    .INIT(64'h6669966669996669)) 
    err_stim_o_i_853
       (.I0(err_stim_o_i_831_n_0),
        .I1(err_stim_o_i_830_n_0),
        .I2(stim_mask1_g1_s[14]),
        .I3(stim_mask1_g1_s[13]),
        .I4(err_stim_o_i_825_n_0),
        .I5(err_stim_o_i_826_n_0),
        .O(err_stim_o_i_853_n_0));
  LUT6 #(
    .INIT(64'hB2000000FFB2B200)) 
    err_stim_o_i_86
       (.I0(err_stim_o_i_258_n_0),
        .I1(err_stim_o_i_259_n_0),
        .I2(err_stim_o_i_260_n_0),
        .I3(err_stim_o_i_261_n_0),
        .I4(err_stim_o_i_262_n_0),
        .I5(err_stim_o_i_263_n_0),
        .O(err_stim_o_i_86_n_0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h888E8EEE)) 
    err_stim_o_i_87
       (.I0(err_stim_o_i_264_n_0),
        .I1(err_stim_o_i_265_n_0),
        .I2(err_stim_o_i_266_n_0),
        .I3(err_stim_o_i_267_n_0),
        .I4(err_stim_o_i_268_n_0),
        .O(err_stim_o_i_87_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    err_stim_o_i_88
       (.I0(err_stim_o_i_96_n_0),
        .I1(err_stim_o_i_95_n_0),
        .I2(err_stim_o_i_99_n_0),
        .O(err_stim_o_i_88_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h00E8E8FF)) 
    err_stim_o_i_89
       (.I0(err_stim_o_i_269_n_0),
        .I1(err_stim_o_i_270_n_0),
        .I2(err_stim_o_i_271_n_0),
        .I3(err_stim_o_i_272_n_0),
        .I4(err_stim_o_i_273_n_0),
        .O(err_stim_o_i_89_n_0));
  LUT6 #(
    .INIT(64'hFF4545FF45454545)) 
    err_stim_o_i_9
       (.I0(err_stim_o_i_46_n_0),
        .I1(err_stim_o_i_47_n_0),
        .I2(err_stim_o_i_48_n_0),
        .I3(err_stim_o_i_49_n_0),
        .I4(err_stim_o_i_50_n_0),
        .I5(err_stim_o_i_51_n_0),
        .O(err_stim_o_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    err_stim_o_i_90
       (.I0(err_stim_o_i_242_n_0),
        .I1(err_stim_o_i_243_n_0),
        .I2(err_stim_o_i_244_n_0),
        .I3(err_stim_o_i_143_n_0),
        .I4(err_stim_o_i_141_n_0),
        .O(err_stim_o_i_90_n_0));
  LUT6 #(
    .INIT(64'h8E88EE8E88088E88)) 
    err_stim_o_i_91
       (.I0(err_stim_o_i_274_n_0),
        .I1(err_stim_o_i_275_n_0),
        .I2(err_stim_o_i_276_n_0),
        .I3(err_stim_o_i_277_n_0),
        .I4(err_stim_o_i_278_n_0),
        .I5(err_stim_o_i_279_n_0),
        .O(err_stim_o_i_91_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hFFD4D400)) 
    err_stim_o_i_92
       (.I0(err_stim_o_i_280_n_0),
        .I1(err_stim_o_i_281_n_0),
        .I2(err_stim_o_i_282_n_0),
        .I3(err_stim_o_i_283_n_0),
        .I4(err_stim_o_i_284_n_0),
        .O(err_stim_o_i_92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hA665599A)) 
    err_stim_o_i_93
       (.I0(err_stim_o_i_285_n_0),
        .I1(err_stim_o_i_286_n_0),
        .I2(err_stim_o_i_287_n_0),
        .I3(err_stim_o_i_288_n_0),
        .I4(err_stim_o_i_289_n_0),
        .O(err_stim_o_i_93_n_0));
  LUT6 #(
    .INIT(64'hE8FF00E800E80000)) 
    err_stim_o_i_94
       (.I0(err_stim_o_i_290_n_0),
        .I1(err_stim_o_i_291_n_0),
        .I2(err_stim_o_i_292_n_0),
        .I3(err_stim_o_i_293_n_0),
        .I4(err_stim_o_i_294_n_0),
        .I5(err_stim_o_i_295_n_0),
        .O(err_stim_o_i_94_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h002B2BFF)) 
    err_stim_o_i_95
       (.I0(err_stim_o_i_296_n_0),
        .I1(err_stim_o_i_297_n_0),
        .I2(err_stim_o_i_298_n_0),
        .I3(err_stim_o_i_299_n_0),
        .I4(err_stim_o_i_300_n_0),
        .O(err_stim_o_i_95_n_0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hA995566A)) 
    err_stim_o_i_96
       (.I0(err_stim_o_i_265_n_0),
        .I1(err_stim_o_i_266_n_0),
        .I2(err_stim_o_i_267_n_0),
        .I3(err_stim_o_i_268_n_0),
        .I4(err_stim_o_i_264_n_0),
        .O(err_stim_o_i_96_n_0));
  LUT6 #(
    .INIT(64'h2BFF002B002B0000)) 
    err_stim_o_i_97
       (.I0(err_stim_o_i_301_n_0),
        .I1(err_stim_o_i_302_n_0),
        .I2(err_stim_o_i_303_n_0),
        .I3(err_stim_o_i_304_n_0),
        .I4(err_stim_o_i_305_n_0),
        .I5(err_stim_o_i_306_n_0),
        .O(err_stim_o_i_97_n_0));
  LUT6 #(
    .INIT(64'h7100007100717100)) 
    err_stim_o_i_98
       (.I0(err_stim_o_i_254_n_0),
        .I1(err_stim_o_i_253_n_0),
        .I2(err_stim_o_i_252_n_0),
        .I3(err_stim_o_i_251_n_0),
        .I4(err_stim_o_i_249_n_0),
        .I5(err_stim_o_i_248_n_0),
        .O(err_stim_o_i_98_n_0));
  LUT5 #(
    .INIT(32'hFDD0D000)) 
    err_stim_o_i_99
       (.I0(err_stim_o_i_307_n_0),
        .I1(err_stim_o_i_308_n_0),
        .I2(err_stim_o_i_309_n_0),
        .I3(err_stim_o_i_310_n_0),
        .I4(err_stim_o_i_311_n_0),
        .O(err_stim_o_i_99_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[6]_i_10 
       (.I0(stim_mask7_g1_s[2]),
        .I1(stim_mask1_g1_s[2]),
        .I2(stim_mask6_g1_s[2]),
        .I3(stim_mask4_g1_s[2]),
        .O(\imp_adc1_idx[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[6]_i_11 
       (.I0(stim_mask1_g1_s[1]),
        .I1(stim_mask2_g1_s[1]),
        .I2(stim_mask5_g1_s[1]),
        .I3(stim_mask6_g1_s[1]),
        .O(\imp_adc1_idx[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[6]_i_12 
       (.I0(stim_mask3_g1_s[0]),
        .I1(stim_mask4_g1_s[0]),
        .I2(stim_mask5_g1_s[0]),
        .I3(stim_mask6_g1_s[0]),
        .O(\imp_adc1_idx[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \imp_adc1_idx[6]_i_3 
       (.I0(stim_en_vec_s[3]),
        .I1(stim_en_vec_s[2]),
        .I2(\imp_adc1_idx[6]_i_2 [1]),
        .I3(stim_en_vec_s[1]),
        .I4(\imp_adc1_idx[6]_i_2 [0]),
        .I5(stim_en_vec_s[0]),
        .O(\adc_idx_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \imp_adc1_idx[6]_i_4 
       (.I0(adc_res1_o_i_8),
        .I1(\imp_adc1_idx[6]_i_9_n_0 ),
        .I2(stim_mask4_g1_s[3]),
        .I3(stim_mask1_g1_s[3]),
        .I4(stim_mask0_g1_s[3]),
        .I5(stim_mask7_g1_s[3]),
        .O(stim_en_vec_s[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \imp_adc1_idx[6]_i_5 
       (.I0(adc_res1_o_i_8),
        .I1(\imp_adc1_idx[6]_i_10_n_0 ),
        .I2(stim_mask0_g1_s[2]),
        .I3(stim_mask3_g1_s[2]),
        .I4(stim_mask5_g1_s[2]),
        .I5(stim_mask2_g1_s[2]),
        .O(stim_en_vec_s[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \imp_adc1_idx[6]_i_6 
       (.I0(adc_res1_o_i_8),
        .I1(\imp_adc1_idx[6]_i_11_n_0 ),
        .I2(stim_mask3_g1_s[1]),
        .I3(stim_mask4_g1_s[1]),
        .I4(stim_mask0_g1_s[1]),
        .I5(stim_mask7_g1_s[1]),
        .O(stim_en_vec_s[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \imp_adc1_idx[6]_i_7 
       (.I0(adc_res1_o_i_8),
        .I1(\imp_adc1_idx[6]_i_12_n_0 ),
        .I2(stim_mask0_g1_s[0]),
        .I3(stim_mask1_g1_s[0]),
        .I4(stim_mask2_g1_s[0]),
        .I5(stim_mask7_g1_s[0]),
        .O(stim_en_vec_s[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imp_adc1_idx[6]_i_9 
       (.I0(stim_mask3_g1_s[3]),
        .I1(stim_mask2_g1_s[3]),
        .I2(stim_mask6_g1_s[3]),
        .I3(stim_mask5_g1_s[3]),
        .O(\imp_adc1_idx[6]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(amp_gain_g1_o[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(amp_gain_g1_o[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(amp_gain_g1_o[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(amp_gain_g1_o[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(amp_gain_g1_o[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(amp_gain_g1_o[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(amp_gain_g1_o[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(amp_gain_g1_o[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(amp_gain_g1_o[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(amp_gain_g1_o[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(amp_gain_g1_o[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(amp_gain_g1_o[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(amp_gain_g1_o[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(amp_gain_g1_o[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(amp_gain_g1_o[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(amp_gain_g1_o[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(amp_gain_g1_o[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(amp_gain_g1_o[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(amp_gain_g1_o[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(amp_gain_g1_o[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(amp_gain_g1_o[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(amp_gain_g1_o[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(amp_gain_g1_o[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(amp_gain_g1_o[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(amp_gain_g1_o[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(amp_gain_g1_o[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(amp_gain_g1_o[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(amp_gain_g1_o[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(amp_gain_g1_o[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(amp_gain_g1_o[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(amp_gain_g1_o[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp1_amp_gain_g1_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp1_amp_gain_g1_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(amp_gain_g1_o[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(amp_gain_g2_o[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(amp_gain_g2_o[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(amp_gain_g2_o[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(amp_gain_g2_o[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(amp_gain_g2_o[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(amp_gain_g2_o[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(amp_gain_g2_o[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(amp_gain_g2_o[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(amp_gain_g2_o[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(amp_gain_g2_o[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(amp_gain_g2_o[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(amp_gain_g2_o[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(amp_gain_g2_o[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(amp_gain_g2_o[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(amp_gain_g2_o[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(amp_gain_g2_o[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(amp_gain_g2_o[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(amp_gain_g2_o[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(amp_gain_g2_o[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(amp_gain_g2_o[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(amp_gain_g2_o[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(amp_gain_g2_o[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(amp_gain_g2_o[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(amp_gain_g2_o[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(amp_gain_g2_o[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(amp_gain_g2_o[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(amp_gain_g2_o[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(amp_gain_g2_o[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(amp_gain_g2_o[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(amp_gain_g2_o[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(amp_gain_g2_o[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_adc_amp2_amp_gain_g2_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_adc_amp2_amp_gain_g2_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(amp_gain_g2_o[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status1_chip_error_load_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status1_chip_error_load_reg[31]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(\reg_chip_error_status1_chip_error_load_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status2_chip_error_cmd_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(\reg_chip_error_status2_chip_error_cmd_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status2_chip_error_cmd_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_chip_error_status2_chip_error_cmd_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status2_chip_error_cmd_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_chip_error_status2_chip_error_cmd_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status2_chip_error_cmd_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_chip_error_status2_chip_error_cmd_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status2_chip_error_crc5_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_chip_error_status2_chip_error_crc5_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status2_chip_error_crc5_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(\reg_chip_error_status2_chip_error_crc5_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status2_chip_error_crc5_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_chip_error_status2_chip_error_crc5_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status2_chip_error_crc5_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_chip_error_status2_chip_error_crc5_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_chip_error_status2_chip_error_crc5_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_chip_error_status2_chip_error_cmd_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_chip_error_status2_chip_error_crc5_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(en_rec_ch_g1_o[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(en_rec_ch_g1_o[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(en_rec_ch_g1_o[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(en_rec_ch_g1_o[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(en_rec_ch_g1_o[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(en_rec_ch_g1_o[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(en_rec_ch_g1_o[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(en_rec_ch_g1_o[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(en_rec_ch_g1_o[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(en_rec_ch_g1_o[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(en_rec_ch_g1_o[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(en_rec_ch_g1_o[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(en_rec_ch_g1_o[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(en_rec_ch_g1_o[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(en_rec_ch_g1_o[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(en_rec_ch_g1_o[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(en_rec_ch_g1_o[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(en_rec_ch_g1_o[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(en_rec_ch_g1_o[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(en_rec_ch_g1_o[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(en_rec_ch_g1_o[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(en_rec_ch_g1_o[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(en_rec_ch_g1_o[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(en_rec_ch_g1_o[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(en_rec_ch_g1_o[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(en_rec_ch_g1_o[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(en_rec_ch_g1_o[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(en_rec_ch_g1_o[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(en_rec_ch_g1_o[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(en_rec_ch_g1_o[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(en_rec_ch_g1_o[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(en_rec_ch_g1_o[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(en_rec_ch_g2_o[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(en_rec_ch_g2_o[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(en_rec_ch_g2_o[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(en_rec_ch_g2_o[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(en_rec_ch_g2_o[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(en_rec_ch_g2_o[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(en_rec_ch_g2_o[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(en_rec_ch_g2_o[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(en_rec_ch_g2_o[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(en_rec_ch_g2_o[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(en_rec_ch_g2_o[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(en_rec_ch_g2_o[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(en_rec_ch_g2_o[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(en_rec_ch_g2_o[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(en_rec_ch_g2_o[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(en_rec_ch_g2_o[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(en_rec_ch_g2_o[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(en_rec_ch_g2_o[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(en_rec_ch_g2_o[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(en_rec_ch_g2_o[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(en_rec_ch_g2_o[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(en_rec_ch_g2_o[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(en_rec_ch_g2_o[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(en_rec_ch_g2_o[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(en_rec_ch_g2_o[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(en_rec_ch_g2_o[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(en_rec_ch_g2_o[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(en_rec_ch_g2_o[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(en_rec_ch_g2_o[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(en_rec_ch_g2_o[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(en_rec_ch_g2_o[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[23]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(en_rec_ch_g2_o[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_div_clk_discharge_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \reg_rec_discharge_control_div_clk_discharge_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .D(apb_wdata_s[1]),
        .PRE(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_div_clk_discharge_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_div_clk_discharge_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(div_clk_discharge_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_div_clk_discharge_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(div_clk_discharge_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_div_clk_discharge_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(div_clk_discharge_s[5]));
  FDPE #(
    .INIT(1'b1)) 
    \reg_rec_discharge_control_div_clk_discharge_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .D(apb_wdata_s[6]),
        .PRE(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .Q(div_clk_discharge_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_div_clk_discharge_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(div_clk_discharge_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    reg_rec_discharge_control_en_clk_discharge_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(en_clk_discharge_s));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [3]));
  FDPE #(
    .INIT(1'b1)) 
    \reg_rec_discharge_control_pw_discharge_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .D(apb_wdata_s[16]),
        .PRE(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_discharge_control_pw_discharge_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_rec_discharge_control_div_clk_discharge_reg[0]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [9]));
  FDPE #(
    .INIT(1'b1)) 
    \reg_rec_stim_control_div_clk_stim_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .D(apb_wdata_s[0]),
        .PRE(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_div_clk_stim_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_div_clk_stim_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(div_clk_stim_s));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_div_clk_stim_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_div_clk_stim_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_div_clk_stim_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_div_clk_stim_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [4]));
  FDPE #(
    .INIT(1'b1)) 
    \reg_rec_stim_control_div_clk_stim_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .D(apb_wdata_s[5]),
        .PRE(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_div_clk_stim_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_div_clk_stim_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_div_clk_stim_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_div_clk_stim_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    reg_rec_stim_control_en_clk_stim_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(en_clk_stim_s));
  FDCE #(
    .INIT(1'b0)) 
    reg_rec_stim_control_rec_en_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(rec_en_s));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_stim_mask_en_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask_en_o[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_stim_mask_en_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask_en_o[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_stim_mask_en_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask_en_o[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_stim_mask_en_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask_en_o[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_stim_mask_en_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask_en_o[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_stim_mask_en_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask_en_o[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_stim_mask_en_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask_en_o[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_rec_stim_control_stim_mask_en_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(E),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask_en_o[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ia_mux_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ia_mux_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ia_mux_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ia_mux_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ia_mux_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ia_mux_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ia_mux_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ia_mux_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ic_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ic_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ic_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ic_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ic_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ic_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ic_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_ic_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_p0_stim0_interval_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_p0_stim0_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(data26[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(data26[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(data26[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(data26[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(data26[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(data26[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(data26[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(data26[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(data26[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(data26[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(data26[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(data26[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(data26[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(data26[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim0_pulse_wa_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim0_pulse_wa_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim0_pulse_wa_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim0_pulse_wa_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim0_pulse_wa_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim0_pulse_wa_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim0_pulse_wa_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim0_pulse_wa_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim0_pulse_wa_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim0_pulse_wa_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim0_pulse_wa_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim0_pulse_wa_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim0_pulse_wa_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim0_pulse_wa_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    reg_stim_ch0_pulse_p2_stim0_pol_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(reg_stim_ch0_pulse_p2_stim0_pol_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    reg_stim_ch0_pulse_p2_stim0_range_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(reg_stim_ch0_pulse_p2_stim0_range_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ia_mux_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ia_mux_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ia_mux_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ia_mux_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ia_mux_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ia_mux_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ia_mux_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ia_mux_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ic_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ic_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ic_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ic_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ic_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ic_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ic_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_ic_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_p0_stim1_interval_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_p0_stim1_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(data29[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(data29[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(data29[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(data29[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(data29[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(data29[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(data29[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(data29[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(data29[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(data29[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(data29[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(data29[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(data29[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(data29[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim1_pulse_wa_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim1_pulse_wa_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim1_pulse_wa_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim1_pulse_wa_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim1_pulse_wa_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim1_pulse_wa_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim1_pulse_wa_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim1_pulse_wa_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim1_pulse_wa_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim1_pulse_wa_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim1_pulse_wa_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim1_pulse_wa_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim1_pulse_wa_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p1_stim1_pulse_wc_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[13]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim1_pulse_wa_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    reg_stim_ch1_pulse_p2_stim1_pol_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(reg_stim_ch1_pulse_p2_stim1_pol_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    reg_stim_ch1_pulse_p2_stim1_range_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(reg_stim_ch1_pulse_p2_stim1_range_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ia_mux_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ia_mux_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ia_mux_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ia_mux_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ia_mux_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ia_mux_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ia_mux_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ia_mux_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ic_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ic_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ic_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ic_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ic_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ic_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ic_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_ic_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_p0_stim2_interval_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_p0_stim2_interval_reg[15]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(data32[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(data32[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(data32[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(data32[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(data32[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(data32[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(data32[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(data32[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(data32[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(data32[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(data32[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(data32[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim2_pulse_wa_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim2_pulse_wa_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim2_pulse_wa_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim2_pulse_wa_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim2_pulse_wa_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim2_pulse_wa_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim2_pulse_wa_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim2_pulse_wa_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim2_pulse_wa_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim2_pulse_wa_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim2_pulse_wa_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim2_pulse_wa_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim2_pulse_wa_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p1_stim2_pulse_wc_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p1_stim2_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim2_pulse_wa_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    reg_stim_ch2_pulse_p2_stim2_pol_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(reg_stim_ch2_pulse_p2_stim2_pol_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    reg_stim_ch2_pulse_p2_stim2_range_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg[11]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(reg_stim_ch2_pulse_p2_stim2_range_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ia_mux_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ia_mux_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ia_mux_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ia_mux_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ia_mux_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ia_mux_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ia_mux_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ia_mux_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ic_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ic_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ic_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ic_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ic_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(\reg_stim_ch3_p0_stim3_ic_reg[5]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ic_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(\reg_stim_ch3_p0_stim3_ic_reg[5]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ic_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_ic_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_p0_stim3_interval_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_p0_stim3_interval_reg[15]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(data35[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(data35[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(data35[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(data35[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(data35[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(data35[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(data35[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(data35[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(data35[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(data35[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(data35[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(data35[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim3_pulse_wa_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim3_pulse_wa_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim3_pulse_wa_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim3_pulse_wa_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim3_pulse_wa_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim3_pulse_wa_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim3_pulse_wa_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim3_pulse_wa_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim3_pulse_wa_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim3_pulse_wa_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim3_pulse_wa_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim3_pulse_wa_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim3_pulse_wa_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[13]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim3_pulse_wa_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    reg_stim_ch3_pulse_p2_stim3_pol_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(reg_stim_ch3_pulse_p2_stim3_pol_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_gap_reg[13]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    reg_stim_ch3_pulse_p2_stim3_range_reg
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[11]_1 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(reg_stim_ch3_pulse_p2_stim3_range_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask0_g1_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask0_g1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask0_g1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask0_g1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask0_g1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask0_g1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask0_g1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask0_g1_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask0_g1_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask0_g1_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask0_g1_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask0_g1_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask0_g1_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask0_g1_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask0_g1_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask0_g1_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask0_g1_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask0_g1_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask0_g1_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask0_g1_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask0_g1_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask0_g1_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask0_g1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask0_g1_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask0_g1_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask0_g1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask0_g1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask0_g1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask0_g1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask0_g1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask0_g1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p1_stim_mask0_g1_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p1_stim_mask0_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask0_g1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask0_g2_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask0_g2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask0_g2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask0_g2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask0_g2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask0_g2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask0_g2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask0_g2_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask0_g2_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask0_g2_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask0_g2_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask0_g2_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask0_g2_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask0_g2_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask0_g2_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask0_g2_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask0_g2_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask0_g2_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask0_g2_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask0_g2_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask0_g2_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask0_g2_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask0_g2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask0_g2_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask0_g2_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask0_g2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask0_g2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask0_g2_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask0_g2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask0_g2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask0_g2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask0_p2_stim_mask0_g2_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask0_p2_stim_mask0_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask0_g2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask1_g1_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask1_g1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask1_g1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask1_g1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask1_g1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask1_g1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask1_g1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask1_g1_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask1_g1_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask1_g1_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask1_g1_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask1_g1_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask1_g1_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask1_g1_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask1_g1_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask1_g1_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask1_g1_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask1_g1_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask1_g1_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask1_g1_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask1_g1_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask1_g1_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask1_g1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask1_g1_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask1_g1_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask1_g1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask1_g1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask1_g1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask1_g1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask1_g1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask1_g1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p1_stim_mask1_g1_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p1_stim_mask1_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask1_g1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask1_g2_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask1_g2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask1_g2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask1_g2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask1_g2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask1_g2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask1_g2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask1_g2_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask1_g2_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask1_g2_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask1_g2_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask1_g2_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask1_g2_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask1_g2_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask1_g2_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask1_g2_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask1_g2_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask1_g2_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask1_g2_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask1_g2_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask1_g2_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask1_g2_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask1_g2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask1_g2_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask1_g2_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask1_g2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask1_g2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask1_g2_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask1_g2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask1_g2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask1_g2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask1_p2_stim_mask1_g2_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask1_p2_stim_mask1_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask1_g2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask2_g1_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask2_g1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask2_g1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask2_g1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask2_g1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask2_g1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask2_g1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask2_g1_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask2_g1_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask2_g1_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask2_g1_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask2_g1_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask2_g1_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask2_g1_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask2_g1_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask2_g1_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask2_g1_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask2_g1_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask2_g1_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask2_g1_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask2_g1_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask2_g1_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask2_g1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask2_g1_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask2_g1_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask2_g1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask2_g1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask2_g1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask2_g1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask2_g1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask2_g1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p1_stim_mask2_g1_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p1_stim_mask2_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask2_g1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask2_g2_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask2_g2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask2_g2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask2_g2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask2_g2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask2_g2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask2_g2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask2_g2_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask2_g2_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask2_g2_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask2_g2_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask2_g2_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask2_g2_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask2_g2_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask2_g2_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask2_g2_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask2_g2_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask2_g2_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask2_g2_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask2_g2_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask2_g2_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask2_g2_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask2_g2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask2_g2_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask2_g2_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask2_g2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask2_g2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask2_g2_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask2_g2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask2_g2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask2_g2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask2_p2_stim_mask2_g2_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask2_p2_stim_mask2_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask2_g2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask3_g1_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask3_g1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask3_g1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask3_g1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask3_g1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask3_g1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask3_g1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask3_g1_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask3_g1_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask3_g1_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask3_g1_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask3_g1_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask3_g1_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask3_g1_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask3_g1_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask3_g1_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask3_g1_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask3_g1_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask3_g1_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask3_g1_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask3_g1_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask3_g1_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask3_g1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask3_g1_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask3_g1_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask3_g1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask3_g1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask3_g1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask3_g1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask3_g1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask3_g1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p1_stim_mask3_g1_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p1_stim_mask3_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask3_g1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask3_g2_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask3_g2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask3_g2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask3_g2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask3_g2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask3_g2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask3_g2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask3_g2_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask3_g2_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask3_g2_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask3_g2_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask3_g2_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask3_g2_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask3_g2_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask3_g2_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask3_g2_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask3_g2_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask3_g2_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask3_g2_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask3_g2_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask3_g2_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask3_g2_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask3_g2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask3_g2_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask3_g2_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask3_g2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask3_g2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask3_g2_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask3_g2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask3_g2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask3_g2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask3_p2_stim_mask3_g2_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask3_p2_stim_mask3_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask3_g2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask4_g1_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask4_g1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask4_g1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask4_g1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask4_g1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask4_g1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask4_g1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask4_g1_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask4_g1_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask4_g1_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask4_g1_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask4_g1_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask4_g1_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask4_g1_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask4_g1_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask4_g1_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask4_g1_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask4_g1_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask4_g1_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask4_g1_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask4_g1_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask4_g1_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask4_g1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask4_g1_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask4_g1_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask4_g1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask4_g1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask4_g1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask4_g1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask4_g1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask4_g1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p1_stim_mask4_g1_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p1_stim_mask4_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask4_g1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask4_g2_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask4_g2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask4_g2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask4_g2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask4_g2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask4_g2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask4_g2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask4_g2_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask4_g2_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask4_g2_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask4_g2_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask4_g2_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask4_g2_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask4_g2_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask4_g2_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask4_g2_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask4_g2_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask4_g2_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask4_g2_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask4_g2_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask4_g2_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask4_g2_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask4_g2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask4_g2_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask4_g2_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask4_g2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask4_g2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask4_g2_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask4_g2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask4_g2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask4_g2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask4_p2_stim_mask4_g2_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask4_p2_stim_mask4_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask4_g2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask5_g1_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask5_g1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask5_g1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask5_g1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask5_g1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask5_g1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask5_g1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask5_g1_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask5_g1_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask5_g1_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask5_g1_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask5_g1_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask5_g1_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask5_g1_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask5_g1_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask5_g1_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask5_g1_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask5_g1_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask5_g1_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask5_g1_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask5_g1_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask5_g1_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask5_g1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask5_g1_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask5_g1_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask5_g1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask5_g1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask5_g1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask5_g1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask5_g1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask5_g1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p1_stim_mask5_g1_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p1_stim_mask5_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask5_g1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask5_g2_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask5_g2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask5_g2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask5_g2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask5_g2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask5_g2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask5_g2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask5_g2_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask5_g2_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask5_g2_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask5_g2_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask5_g2_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask5_g2_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask5_g2_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask5_g2_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask5_g2_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask5_g2_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask5_g2_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask5_g2_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask5_g2_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask5_g2_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask5_g2_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask5_g2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask5_g2_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask5_g2_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask5_g2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask5_g2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask5_g2_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask5_g2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask5_g2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask5_g2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask5_p2_stim_mask5_g2_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask5_p2_stim_mask5_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask5_g2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask6_g1_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask6_g1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask6_g1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask6_g1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask6_g1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask6_g1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask6_g1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask6_g1_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask6_g1_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask6_g1_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask6_g1_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask6_g1_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask6_g1_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask6_g1_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask6_g1_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask6_g1_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask6_g1_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask6_g1_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask6_g1_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask6_g1_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask6_g1_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask6_g1_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask6_g1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask6_g1_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask6_g1_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask6_g1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask6_g1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask6_g1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask6_g1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask6_g1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask6_g1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p1_stim_mask6_g1_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p1_stim_mask6_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask6_g1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask6_g2_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask6_g2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask6_g2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask6_g2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask6_g2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask6_g2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask6_g2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask6_g2_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask6_g2_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask6_g2_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask6_g2_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask6_g2_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask6_g2_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask6_g2_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask6_g2_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask6_g2_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask6_g2_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask6_g2_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask6_g2_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask6_g2_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask6_g2_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask6_g2_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask6_g2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask6_g2_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask6_g2_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask6_g2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask6_g2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask6_g2_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask6_g2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask6_g2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask6_g2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask6_p2_stim_mask6_g2_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask6_p2_stim_mask6_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask6_g2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask7_g1_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask7_g1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask7_g1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask7_g1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask7_g1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask7_g1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask7_g1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask7_g1_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask7_g1_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask7_g1_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask7_g1_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask7_g1_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask7_g1_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask7_g1_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask7_g1_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask7_g1_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask7_g1_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask7_g1_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask7_g1_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask7_g1_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask7_g1_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask7_g1_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask7_g1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask7_g1_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask7_g1_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask7_g1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask7_g1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask7_g1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask7_g1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask7_g1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask7_g1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p1_stim_mask7_g1_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p1_stim_mask7_g1_reg[26]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask7_g1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[0] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[0]),
        .Q(stim_mask7_g2_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[10] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[10]),
        .Q(stim_mask7_g2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[11] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[11]),
        .Q(stim_mask7_g2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[12] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[12]),
        .Q(stim_mask7_g2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[13] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[13]),
        .Q(stim_mask7_g2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[14] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[14]),
        .Q(stim_mask7_g2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[15] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[15]),
        .Q(stim_mask7_g2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[16] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[16]),
        .Q(stim_mask7_g2_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[17] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[17]),
        .Q(stim_mask7_g2_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[18] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[18]),
        .Q(stim_mask7_g2_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[19] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[19]),
        .Q(stim_mask7_g2_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[1] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[1]),
        .Q(stim_mask7_g2_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[20] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[20]),
        .Q(stim_mask7_g2_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[21] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[21]),
        .Q(stim_mask7_g2_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[22] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[22]),
        .Q(stim_mask7_g2_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[23] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[23]),
        .Q(stim_mask7_g2_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[24] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[24]),
        .Q(stim_mask7_g2_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[25] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[25]),
        .Q(stim_mask7_g2_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[26] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[26]),
        .Q(stim_mask7_g2_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[27] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[27]),
        .Q(stim_mask7_g2_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[28] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[28]),
        .Q(stim_mask7_g2_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[29] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[29]),
        .Q(stim_mask7_g2_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[2] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[2]),
        .Q(stim_mask7_g2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[30] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[30]),
        .Q(stim_mask7_g2_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[31] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[31]),
        .Q(stim_mask7_g2_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[3] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[3]),
        .Q(stim_mask7_g2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[4] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[4]),
        .Q(stim_mask7_g2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[5] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[5]),
        .Q(stim_mask7_g2_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[6] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[6]),
        .Q(stim_mask7_g2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[7] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[7]),
        .Q(stim_mask7_g2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[8] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[8]),
        .Q(stim_mask7_g2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_stim_mask7_p2_stim_mask7_g2_reg[9] 
       (.C(SPI_CLK_I_IBUF_BUFG),
        .CE(\reg_stim_mask7_p2_stim_mask7_g2_reg[16]_0 ),
        .CLR(\reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0 ),
        .D(apb_wdata_s[9]),
        .Q(stim_mask7_g2_s[9]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    reset_clk_i_2
       (.I0(div_clk_discharge_s[6]),
        .I1(set_clk_i_6_n_0),
        .I2(div_clk_discharge_s[7]),
        .O(\reg_rec_discharge_control_div_clk_discharge_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hD7D7D77DFFFFFFFF)) 
    reset_clk_i_3
       (.I0(reset_clk_i_4_n_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(reset_clk_reg),
        .I4(set_clk),
        .I5(reset_clk_i_5_n_0),
        .O(\reg_rec_discharge_control_div_clk_discharge_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    reset_clk_i_4
       (.I0(D[0]),
        .I1(D[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(div_clk_discharge_s[3]),
        .O(reset_clk_i_4_n_0));
  LUT6 #(
    .INIT(64'h8002200808800220)) 
    reset_clk_i_5
       (.I0(reset_clk_i_6_n_0),
        .I1(div_clk_discharge_s[6]),
        .I2(reset_clk_i_7_n_0),
        .I3(div_clk_discharge_s[5]),
        .I4(D[4]),
        .I5(D[3]),
        .O(reset_clk_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    reset_clk_i_6
       (.I0(div_clk_discharge_s[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(div_clk_discharge_s[3]),
        .I5(D[2]),
        .O(reset_clk_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset_clk_i_7
       (.I0(div_clk_discharge_s[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(div_clk_discharge_s[4]),
        .O(reset_clk_i_7_n_0));
  LUT5 #(
    .INIT(32'h14000000)) 
    set_clk_i_1
       (.I0(set_clk_i_2_n_0),
        .I1(D[2]),
        .I2(set_clk_i_3_n_0),
        .I3(set_clk_i_4_n_0),
        .I4(set_clk_reg),
        .O(\reg_rec_discharge_control_div_clk_discharge_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h7BBDDEE7)) 
    set_clk_i_2
       (.I0(D[5]),
        .I1(D[6]),
        .I2(div_clk_discharge_s[6]),
        .I3(set_clk_i_6_n_0),
        .I4(div_clk_discharge_s[7]),
        .O(set_clk_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    set_clk_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(div_clk_discharge_s[3]),
        .O(set_clk_i_3_n_0));
  LUT5 #(
    .INIT(32'h84422118)) 
    set_clk_i_4
       (.I0(D[3]),
        .I1(D[4]),
        .I2(div_clk_discharge_s[4]),
        .I3(set_clk_i_7_n_0),
        .I4(div_clk_discharge_s[5]),
        .O(set_clk_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    set_clk_i_6
       (.I0(div_clk_discharge_s[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(div_clk_discharge_s[3]),
        .I5(div_clk_discharge_s[5]),
        .O(set_clk_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    set_clk_i_7
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(div_clk_discharge_s[3]),
        .O(set_clk_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[0]_i_10 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[0] ),
        .I1(stim0_pulse_wa_s[0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[0] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(Q[0]),
        .O(\spi_tx_word_o[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[0]_i_11 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[0] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[0] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[0]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[0] ),
        .O(\spi_tx_word_o[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[0]_i_12 
       (.I0(stim_mask6_g2_s[0]),
        .I1(stim_mask6_g1_s[0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[0]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[0]),
        .O(\spi_tx_word_o[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[0]_i_13 
       (.I0(en_rec_ch_g2_o[0]),
        .I1(en_rec_ch_g1_o[0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[0]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[0]),
        .O(\spi_tx_word_o[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[0]_i_14 
       (.I0(stim_mask2_g2_s[0]),
        .I1(stim_mask2_g1_s[0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[0]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[0]),
        .O(\spi_tx_word_o[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[0]_i_15 
       (.I0(stim_mask4_g2_s[0]),
        .I1(stim_mask4_g1_s[0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[0]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[0]),
        .O(\spi_tx_word_o[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \spi_tx_word_o[0]_i_16 
       (.I0(amp_gain_g1_o[0]),
        .I1(\reg_chip_error_status2_chip_error_cmd_reg_n_0_[0] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_chip_error_status1_chip_error_load_reg_n_0_[0] ),
        .O(\spi_tx_word_o[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[0]_i_17 
       (.I0(stim_mask0_g2_s[0]),
        .I1(stim_mask0_g1_s[0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [0]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[0]),
        .O(\spi_tx_word_o[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[0]_i_3 
       (.I0(\spi_tx_word_o_reg[0]_i_5_n_0 ),
        .I1(\spi_tx_word_o_reg[0]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[0]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o_reg[0]_i_8_n_0 ),
        .O(\spi_rx_word_reg[11]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[0]_i_9 
       (.I0(stim3_pulse_wa_s[0]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[0] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[0] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[0]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[10]_i_11 
       (.I0(stim3_pulse_wa_s[10]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[10] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[10] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[10]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[10]_i_12 
       (.I0(stim_mask6_g2_s[10]),
        .I1(stim_mask6_g1_s[10]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[10]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[10]),
        .O(\spi_tx_word_o[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[10]_i_13 
       (.I0(en_rec_ch_g2_o[10]),
        .I1(en_rec_ch_g1_o[10]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[10]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[10]),
        .O(\spi_tx_word_o[10]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \spi_tx_word_o[10]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[10] ),
        .I1(stim0_pulse_wa_s[10]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[10] ),
        .O(\spi_tx_word_o[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[10]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[10] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[10] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[10]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[10] ),
        .O(\spi_tx_word_o[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[10]_i_2 
       (.I0(\spi_tx_word_o[10]_i_5_n_0 ),
        .I1(\spi_tx_word_o[10]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[10]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[10]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[10]_i_5 
       (.I0(stim_mask4_g2_s[10]),
        .I1(stim_mask4_g1_s[10]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[10]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[10]),
        .O(\spi_tx_word_o[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[10]_i_6 
       (.I0(stim_mask2_g2_s[10]),
        .I1(stim_mask2_g1_s[10]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[10]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[10]),
        .O(\spi_tx_word_o[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[10]_i_7 
       (.I0(stim_mask0_g2_s[10]),
        .I1(stim_mask0_g1_s[10]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [10]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[10]),
        .O(\spi_tx_word_o[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[10]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[10] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[10]),
        .O(\spi_tx_word_o[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[11]_i_11 
       (.I0(stim3_pulse_wa_s[11]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[11] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[11] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[11]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[11]_i_12 
       (.I0(stim_mask6_g2_s[11]),
        .I1(stim_mask6_g1_s[11]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[11]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[11]),
        .O(\spi_tx_word_o[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[11]_i_13 
       (.I0(en_rec_ch_g2_o[11]),
        .I1(en_rec_ch_g1_o[11]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[11]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[11]),
        .O(\spi_tx_word_o[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \spi_tx_word_o[11]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[11] ),
        .I1(stim0_pulse_wa_s[11]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[11] ),
        .O(\spi_tx_word_o[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[11]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[11] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[11] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[11]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[11] ),
        .O(\spi_tx_word_o[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[11]_i_2 
       (.I0(\spi_tx_word_o[11]_i_5_n_0 ),
        .I1(\spi_tx_word_o[11]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[11]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[11]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[11]_i_5 
       (.I0(stim_mask4_g2_s[11]),
        .I1(stim_mask4_g1_s[11]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[11]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[11]),
        .O(\spi_tx_word_o[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[11]_i_6 
       (.I0(stim_mask2_g2_s[11]),
        .I1(stim_mask2_g1_s[11]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[11]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[11]),
        .O(\spi_tx_word_o[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[11]_i_7 
       (.I0(stim_mask0_g2_s[11]),
        .I1(stim_mask0_g1_s[11]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(div_clk_stim_s),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[11]),
        .O(\spi_tx_word_o[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[11]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[11] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[11]),
        .O(\spi_tx_word_o[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[12]_i_11 
       (.I0(stim3_pulse_wa_s[12]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[12] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[12] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[12]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[12]_i_12 
       (.I0(stim_mask6_g2_s[12]),
        .I1(stim_mask6_g1_s[12]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[12]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[12]),
        .O(\spi_tx_word_o[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[12]_i_13 
       (.I0(en_rec_ch_g2_o[12]),
        .I1(en_rec_ch_g1_o[12]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[12]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[12]),
        .O(\spi_tx_word_o[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[12]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[12] ),
        .I1(stim0_pulse_wa_s[12]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[12] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [0]),
        .O(\spi_tx_word_o[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[12]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[12] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[12] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[12]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[12] ),
        .O(\spi_tx_word_o[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[12]_i_2 
       (.I0(\spi_tx_word_o[12]_i_5_n_0 ),
        .I1(\spi_tx_word_o[12]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[12]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[12]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[12]_i_5 
       (.I0(stim_mask4_g2_s[12]),
        .I1(stim_mask4_g1_s[12]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[12]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[12]),
        .O(\spi_tx_word_o[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[12]_i_6 
       (.I0(stim_mask2_g2_s[12]),
        .I1(stim_mask2_g1_s[12]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[12]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[12]),
        .O(\spi_tx_word_o[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[12]_i_7 
       (.I0(stim_mask0_g2_s[12]),
        .I1(stim_mask0_g1_s[12]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(en_clk_stim_s),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[12]),
        .O(\spi_tx_word_o[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[12]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[12] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[12]),
        .O(\spi_tx_word_o[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[13]_i_11 
       (.I0(stim3_pulse_wa_s[13]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[13] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[13] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[13]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[13]_i_12 
       (.I0(stim_mask6_g2_s[13]),
        .I1(stim_mask6_g1_s[13]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[13]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[13]),
        .O(\spi_tx_word_o[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[13]_i_13 
       (.I0(en_rec_ch_g2_o[13]),
        .I1(en_rec_ch_g1_o[13]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[13]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[13]),
        .O(\spi_tx_word_o[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[13]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[13] ),
        .I1(stim0_pulse_wa_s[13]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[13] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [1]),
        .O(\spi_tx_word_o[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[13]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[13] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[13] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[13]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[13] ),
        .O(\spi_tx_word_o[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[13]_i_2 
       (.I0(\spi_tx_word_o[13]_i_5_n_0 ),
        .I1(\spi_tx_word_o[13]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[13]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[13]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[13]_i_5 
       (.I0(stim_mask4_g2_s[13]),
        .I1(stim_mask4_g1_s[13]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[13]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[13]),
        .O(\spi_tx_word_o[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[13]_i_6 
       (.I0(stim_mask2_g2_s[13]),
        .I1(stim_mask2_g1_s[13]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[13]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[13]),
        .O(\spi_tx_word_o[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[13]_i_7 
       (.I0(stim_mask0_g2_s[13]),
        .I1(stim_mask0_g1_s[13]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask_en_o[0]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[13]),
        .O(\spi_tx_word_o[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[13]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[13] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[13]),
        .O(\spi_tx_word_o[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[14]_i_10 
       (.I0(en_rec_ch_g2_o[14]),
        .I1(en_rec_ch_g1_o[14]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[14]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[14]),
        .O(\spi_tx_word_o[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[14]_i_11 
       (.I0(stim_mask2_g2_s[14]),
        .I1(stim_mask2_g1_s[14]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[14]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[14]),
        .O(\spi_tx_word_o[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[14]_i_12 
       (.I0(stim_mask4_g2_s[14]),
        .I1(stim_mask4_g1_s[14]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[14]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[14]),
        .O(\spi_tx_word_o[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[14]_i_13 
       (.I0(stim_mask0_g2_s[14]),
        .I1(stim_mask0_g1_s[14]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask_en_o[1]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[14]),
        .O(\spi_tx_word_o[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[14]_i_2 
       (.I0(\spi_tx_word_o[14]_i_4_n_0 ),
        .I1(\spi_tx_word_o_reg[14]_i_5_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[14]_i_6_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o[14]_i_7_n_0 ),
        .O(\reg_rec_discharge_control_pw_discharge_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h4343535040405350)) 
    \spi_tx_word_o[14]_i_4 
       (.I0(\spi_tx_word_o[14]_i_8_n_0 ),
        .I1(\spi_tx_word_o_reg[14] [1]),
        .I2(\spi_tx_word_o_reg[14] [2]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [2]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[14] ),
        .O(\spi_tx_word_o[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8888888B888)) 
    \spi_tx_word_o[14]_i_7 
       (.I0(\spi_tx_word_o[14]_i_13_n_0 ),
        .I1(\spi_tx_word_o_reg[14] [2]),
        .I2(\reg_chip_error_status1_chip_error_load_reg_n_0_[14] ),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\spi_tx_word_o_reg[14] [1]),
        .I5(amp_gain_g1_o[14]),
        .O(\spi_tx_word_o[14]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7077)) 
    \spi_tx_word_o[14]_i_8 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[14] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[14] ),
        .O(\spi_tx_word_o[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[14]_i_9 
       (.I0(stim_mask6_g2_s[14]),
        .I1(stim_mask6_g1_s[14]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[14]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[14]),
        .O(\spi_tx_word_o[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[15]_i_10 
       (.I0(en_rec_ch_g2_o[15]),
        .I1(en_rec_ch_g1_o[15]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[15]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[15]),
        .O(\spi_tx_word_o[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[15]_i_11 
       (.I0(stim_mask2_g2_s[15]),
        .I1(stim_mask2_g1_s[15]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[15]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[15]),
        .O(\spi_tx_word_o[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[15]_i_12 
       (.I0(stim_mask4_g2_s[15]),
        .I1(stim_mask4_g1_s[15]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[15]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[15]),
        .O(\spi_tx_word_o[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[15]_i_13 
       (.I0(stim_mask0_g2_s[15]),
        .I1(stim_mask0_g1_s[15]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask_en_o[2]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[15]),
        .O(\spi_tx_word_o[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[15]_i_2 
       (.I0(\spi_tx_word_o[15]_i_4_n_0 ),
        .I1(\spi_tx_word_o_reg[15]_i_5_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[15]_i_6_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o[15]_i_7_n_0 ),
        .O(\reg_rec_discharge_control_pw_discharge_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h4343535040405350)) 
    \spi_tx_word_o[15]_i_4 
       (.I0(\spi_tx_word_o[15]_i_8_n_0 ),
        .I1(\spi_tx_word_o_reg[14] [1]),
        .I2(\spi_tx_word_o_reg[14] [2]),
        .I3(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [3]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[15] ),
        .O(\spi_tx_word_o[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8888888B888)) 
    \spi_tx_word_o[15]_i_7 
       (.I0(\spi_tx_word_o[15]_i_13_n_0 ),
        .I1(\spi_tx_word_o_reg[14] [2]),
        .I2(\reg_chip_error_status1_chip_error_load_reg_n_0_[15] ),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\spi_tx_word_o_reg[14] [1]),
        .I5(amp_gain_g1_o[15]),
        .O(\spi_tx_word_o[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7077)) 
    \spi_tx_word_o[15]_i_8 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[15] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[15] ),
        .O(\spi_tx_word_o[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[15]_i_9 
       (.I0(stim_mask6_g2_s[15]),
        .I1(stim_mask6_g1_s[15]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[15]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[15]),
        .O(\spi_tx_word_o[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[16]_i_10 
       (.I0(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[0] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[0] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[16]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[0] ),
        .O(\spi_tx_word_o[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[16]_i_11 
       (.I0(stim_mask6_g2_s[16]),
        .I1(stim_mask6_g1_s[16]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[16]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[16]),
        .O(\spi_tx_word_o[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[16]_i_12 
       (.I0(en_rec_ch_g2_o[16]),
        .I1(en_rec_ch_g1_o[16]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[16]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[16]),
        .O(\spi_tx_word_o[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[16]_i_13 
       (.I0(stim_mask2_g2_s[16]),
        .I1(stim_mask2_g1_s[16]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[16]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[16]),
        .O(\spi_tx_word_o[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[16]_i_14 
       (.I0(stim_mask4_g2_s[16]),
        .I1(stim_mask4_g1_s[16]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[16]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[16]),
        .O(\spi_tx_word_o[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[16]_i_15 
       (.I0(stim_mask0_g2_s[16]),
        .I1(stim_mask0_g1_s[16]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask_en_o[3]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[16]),
        .O(\spi_tx_word_o[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[16]_i_2 
       (.I0(\spi_tx_word_o_reg[16]_i_4_n_0 ),
        .I1(\spi_tx_word_o_reg[16]_i_5_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[16]_i_6_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o[16]_i_7_n_0 ),
        .O(\spi_rx_word_reg[11]_4 ));
  LUT6 #(
    .INIT(64'hB8BBB88888BB88BB)) 
    \spi_tx_word_o[16]_i_7 
       (.I0(\spi_tx_word_o[16]_i_15_n_0 ),
        .I1(\spi_tx_word_o_reg[14] [2]),
        .I2(amp_gain_g1_o[16]),
        .I3(\spi_tx_word_o_reg[14] [1]),
        .I4(\reg_chip_error_status1_chip_error_load_reg_n_0_[16] ),
        .I5(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[16]_i_8 
       (.I0(data35[16]),
        .I1(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[0] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[0] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[16]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[16]_i_9 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[0] ),
        .I1(data26[16]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[0] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [4]),
        .O(\spi_tx_word_o[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[17]_i_11 
       (.I0(data35[17]),
        .I1(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[1] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[1] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[17]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[17]_i_12 
       (.I0(stim_mask6_g2_s[17]),
        .I1(stim_mask6_g1_s[17]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[17]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[17]),
        .O(\spi_tx_word_o[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[17]_i_13 
       (.I0(en_rec_ch_g2_o[17]),
        .I1(en_rec_ch_g1_o[17]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[17]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[17]),
        .O(\spi_tx_word_o[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[17]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[1] ),
        .I1(data26[17]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[1] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [5]),
        .O(\spi_tx_word_o[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[17]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[1] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[1] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[17]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[1] ),
        .O(\spi_tx_word_o[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[17]_i_2 
       (.I0(\spi_tx_word_o[17]_i_5_n_0 ),
        .I1(\spi_tx_word_o[17]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[17]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[17]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[17]_i_5 
       (.I0(stim_mask4_g2_s[17]),
        .I1(stim_mask4_g1_s[17]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[17]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[17]),
        .O(\spi_tx_word_o[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[17]_i_6 
       (.I0(stim_mask2_g2_s[17]),
        .I1(stim_mask2_g1_s[17]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[17]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[17]),
        .O(\spi_tx_word_o[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[17]_i_7 
       (.I0(stim_mask0_g2_s[17]),
        .I1(stim_mask0_g1_s[17]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask_en_o[4]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[17]),
        .O(\spi_tx_word_o[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[17]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[17] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[17]),
        .O(\spi_tx_word_o[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[18]_i_11 
       (.I0(data35[18]),
        .I1(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[2] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[2] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[18]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[18]_i_12 
       (.I0(stim_mask6_g2_s[18]),
        .I1(stim_mask6_g1_s[18]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[18]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[18]),
        .O(\spi_tx_word_o[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[18]_i_13 
       (.I0(en_rec_ch_g2_o[18]),
        .I1(en_rec_ch_g1_o[18]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[18]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[18]),
        .O(\spi_tx_word_o[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[18]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[2] ),
        .I1(data26[18]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[2] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [6]),
        .O(\spi_tx_word_o[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[18]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[2] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[2] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[18]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[2] ),
        .O(\spi_tx_word_o[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[18]_i_2 
       (.I0(\spi_tx_word_o[18]_i_5_n_0 ),
        .I1(\spi_tx_word_o[18]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[18]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[18]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[18]_i_5 
       (.I0(stim_mask4_g2_s[18]),
        .I1(stim_mask4_g1_s[18]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[18]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[18]),
        .O(\spi_tx_word_o[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[18]_i_6 
       (.I0(stim_mask2_g2_s[18]),
        .I1(stim_mask2_g1_s[18]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[18]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[18]),
        .O(\spi_tx_word_o[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[18]_i_7 
       (.I0(stim_mask0_g2_s[18]),
        .I1(stim_mask0_g1_s[18]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask_en_o[5]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[18]),
        .O(\spi_tx_word_o[18]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[18]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[18] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[18]),
        .O(\spi_tx_word_o[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[19]_i_11 
       (.I0(data35[19]),
        .I1(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[3] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[3] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[19]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[19]_i_12 
       (.I0(stim_mask6_g2_s[19]),
        .I1(stim_mask6_g1_s[19]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[19]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[19]),
        .O(\spi_tx_word_o[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[19]_i_13 
       (.I0(en_rec_ch_g2_o[19]),
        .I1(en_rec_ch_g1_o[19]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[19]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[19]),
        .O(\spi_tx_word_o[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[19]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[3] ),
        .I1(data26[19]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[3] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [7]),
        .O(\spi_tx_word_o[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[19]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[3] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[3] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[19]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[3] ),
        .O(\spi_tx_word_o[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[19]_i_2 
       (.I0(\spi_tx_word_o[19]_i_5_n_0 ),
        .I1(\spi_tx_word_o[19]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[19]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[19]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[19]_i_5 
       (.I0(stim_mask4_g2_s[19]),
        .I1(stim_mask4_g1_s[19]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[19]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[19]),
        .O(\spi_tx_word_o[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[19]_i_6 
       (.I0(stim_mask2_g2_s[19]),
        .I1(stim_mask2_g1_s[19]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[19]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[19]),
        .O(\spi_tx_word_o[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[19]_i_7 
       (.I0(stim_mask0_g2_s[19]),
        .I1(stim_mask0_g1_s[19]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask_en_o[6]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[19]),
        .O(\spi_tx_word_o[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[19]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[19] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[19]),
        .O(\spi_tx_word_o[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[1]_i_10 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[1] ),
        .I1(stim0_pulse_wa_s[1]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[1] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(Q[1]),
        .O(\spi_tx_word_o[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[1]_i_11 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[1] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[1] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[1]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[1] ),
        .O(\spi_tx_word_o[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[1]_i_12 
       (.I0(stim_mask6_g2_s[1]),
        .I1(stim_mask6_g1_s[1]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[1]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[1]),
        .O(\spi_tx_word_o[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[1]_i_13 
       (.I0(en_rec_ch_g2_o[1]),
        .I1(en_rec_ch_g1_o[1]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[1]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[1]),
        .O(\spi_tx_word_o[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[1]_i_14 
       (.I0(stim_mask2_g2_s[1]),
        .I1(stim_mask2_g1_s[1]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[1]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[1]),
        .O(\spi_tx_word_o[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[1]_i_15 
       (.I0(stim_mask4_g2_s[1]),
        .I1(stim_mask4_g1_s[1]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[1]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[1]),
        .O(\spi_tx_word_o[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \spi_tx_word_o[1]_i_16 
       (.I0(amp_gain_g1_o[1]),
        .I1(\reg_chip_error_status2_chip_error_cmd_reg_n_0_[1] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_chip_error_status1_chip_error_load_reg_n_0_[1] ),
        .O(\spi_tx_word_o[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[1]_i_17 
       (.I0(stim_mask0_g2_s[1]),
        .I1(stim_mask0_g1_s[1]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [1]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[1]),
        .O(\spi_tx_word_o[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[1]_i_3 
       (.I0(\spi_tx_word_o_reg[1]_i_5_n_0 ),
        .I1(\spi_tx_word_o_reg[1]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[1]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o_reg[1]_i_8_n_0 ),
        .O(\spi_rx_word_reg[11]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[1]_i_9 
       (.I0(stim3_pulse_wa_s[1]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[1] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[1] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[1]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[20]_i_11 
       (.I0(data35[20]),
        .I1(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[4] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[4] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[20]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[20]_i_12 
       (.I0(stim_mask6_g2_s[20]),
        .I1(stim_mask6_g1_s[20]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[20]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[20]),
        .O(\spi_tx_word_o[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[20]_i_13 
       (.I0(en_rec_ch_g2_o[20]),
        .I1(en_rec_ch_g1_o[20]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[20]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[20]),
        .O(\spi_tx_word_o[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[20]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[4] ),
        .I1(data26[20]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[4] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [8]),
        .O(\spi_tx_word_o[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[20]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[4] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[4] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[20]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[4] ),
        .O(\spi_tx_word_o[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[20]_i_2 
       (.I0(\spi_tx_word_o[20]_i_5_n_0 ),
        .I1(\spi_tx_word_o[20]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[20]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[20]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[20]_i_5 
       (.I0(stim_mask4_g2_s[20]),
        .I1(stim_mask4_g1_s[20]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[20]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[20]),
        .O(\spi_tx_word_o[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[20]_i_6 
       (.I0(stim_mask2_g2_s[20]),
        .I1(stim_mask2_g1_s[20]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[20]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[20]),
        .O(\spi_tx_word_o[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[20]_i_7 
       (.I0(stim_mask0_g2_s[20]),
        .I1(stim_mask0_g1_s[20]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask_en_o[7]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[20]),
        .O(\spi_tx_word_o[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[20]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[20] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[20]),
        .O(\spi_tx_word_o[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[21]_i_11 
       (.I0(data35[21]),
        .I1(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[5] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[5] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[21]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[21]_i_12 
       (.I0(stim_mask6_g2_s[21]),
        .I1(stim_mask6_g1_s[21]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[21]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[21]),
        .O(\spi_tx_word_o[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[21]_i_13 
       (.I0(en_rec_ch_g2_o[21]),
        .I1(en_rec_ch_g1_o[21]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[21]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[21]),
        .O(\spi_tx_word_o[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[21]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[5] ),
        .I1(data26[21]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[5] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [9]),
        .O(\spi_tx_word_o[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[21]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[5] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[5] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[21]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[5] ),
        .O(\spi_tx_word_o[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[21]_i_2 
       (.I0(\spi_tx_word_o[21]_i_5_n_0 ),
        .I1(\spi_tx_word_o[21]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[21]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[21]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[21]_i_5 
       (.I0(stim_mask4_g2_s[21]),
        .I1(stim_mask4_g1_s[21]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[21]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[21]),
        .O(\spi_tx_word_o[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[21]_i_6 
       (.I0(stim_mask2_g2_s[21]),
        .I1(stim_mask2_g1_s[21]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[21]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[21]),
        .O(\spi_tx_word_o[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[21]_i_7 
       (.I0(stim_mask0_g2_s[21]),
        .I1(stim_mask0_g1_s[21]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(rec_en_s),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[21]),
        .O(\spi_tx_word_o[21]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[21]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[21] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[21]),
        .O(\spi_tx_word_o[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[22]_i_11 
       (.I0(data35[22]),
        .I1(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[6] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[6] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[22]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[22]_i_12 
       (.I0(stim_mask6_g2_s[22]),
        .I1(stim_mask6_g1_s[22]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[22]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[22]),
        .O(\spi_tx_word_o[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[22]_i_13 
       (.I0(en_rec_ch_g2_o[22]),
        .I1(en_rec_ch_g1_o[22]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[22]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[22]),
        .O(\spi_tx_word_o[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[22]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[6] ),
        .I1(data26[22]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[6] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [10]),
        .O(\spi_tx_word_o[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[22]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[6] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[6] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[22]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[6] ),
        .O(\spi_tx_word_o[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[22]_i_2 
       (.I0(\spi_tx_word_o[22]_i_5_n_0 ),
        .I1(\spi_tx_word_o[22]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[22]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[22]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[22]_i_5 
       (.I0(stim_mask4_g2_s[22]),
        .I1(stim_mask4_g1_s[22]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[22]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[22]),
        .O(\spi_tx_word_o[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[22]_i_6 
       (.I0(stim_mask2_g2_s[22]),
        .I1(stim_mask2_g1_s[22]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[22]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[22]),
        .O(\spi_tx_word_o[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[22]_i_7 
       (.I0(stim_mask0_g2_s[22]),
        .I1(stim_mask0_g1_s[22]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g2_o[22]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[22]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[22]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[22] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[22]),
        .O(\spi_tx_word_o[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[23]_i_11 
       (.I0(data35[23]),
        .I1(\reg_stim_ch3_p0_stim3_ia_mux_reg_n_0_[7] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[7] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[23]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[23]_i_12 
       (.I0(stim_mask6_g2_s[23]),
        .I1(stim_mask6_g1_s[23]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[23]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[23]),
        .O(\spi_tx_word_o[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[23]_i_13 
       (.I0(en_rec_ch_g2_o[23]),
        .I1(en_rec_ch_g1_o[23]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[23]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[23]),
        .O(\spi_tx_word_o[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[23]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[7] ),
        .I1(data26[23]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ia_mux_reg_n_0_[7] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [11]),
        .O(\spi_tx_word_o[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[23]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_ia_mux_reg_n_0_[7] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[7] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[23]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ia_mux_reg_n_0_[7] ),
        .O(\spi_tx_word_o[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[23]_i_2 
       (.I0(\spi_tx_word_o[23]_i_5_n_0 ),
        .I1(\spi_tx_word_o[23]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[23]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[23]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[23]_i_5 
       (.I0(stim_mask4_g2_s[23]),
        .I1(stim_mask4_g1_s[23]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[23]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[23]),
        .O(\spi_tx_word_o[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[23]_i_6 
       (.I0(stim_mask2_g2_s[23]),
        .I1(stim_mask2_g1_s[23]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[23]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[23]),
        .O(\spi_tx_word_o[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[23]_i_7 
       (.I0(stim_mask0_g2_s[23]),
        .I1(stim_mask0_g1_s[23]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g2_o[23]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[23]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[23] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[23]),
        .O(\spi_tx_word_o[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88888BB88BB)) 
    \spi_tx_word_o[24]_i_11 
       (.I0(\spi_tx_word_o[24]_i_21_n_0 ),
        .I1(\spi_tx_word_o_reg[14] [2]),
        .I2(amp_gain_g1_o[24]),
        .I3(\spi_tx_word_o_reg[14] [1]),
        .I4(\reg_chip_error_status1_chip_error_load_reg_n_0_[24] ),
        .I5(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[24]_i_14 
       (.I0(data35[24]),
        .I1(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[0] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[8] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[24]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[24]_i_15 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[8] ),
        .I1(data26[24]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[0] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [12]),
        .O(\spi_tx_word_o[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[24]_i_16 
       (.I0(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[0] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[8] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[24]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[0] ),
        .O(\spi_tx_word_o[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[24]_i_17 
       (.I0(stim_mask6_g2_s[24]),
        .I1(stim_mask6_g1_s[24]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[24]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[24]),
        .O(\spi_tx_word_o[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[24]_i_18 
       (.I0(en_rec_ch_g2_o[24]),
        .I1(en_rec_ch_g1_o[24]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[24]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[24]),
        .O(\spi_tx_word_o[24]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[24]_i_19 
       (.I0(stim_mask2_g2_s[24]),
        .I1(stim_mask2_g1_s[24]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[24]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[24]),
        .O(\spi_tx_word_o[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[24]_i_20 
       (.I0(stim_mask4_g2_s[24]),
        .I1(stim_mask4_g1_s[24]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[24]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[24]),
        .O(\spi_tx_word_o[24]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[24]_i_21 
       (.I0(stim_mask0_g2_s[24]),
        .I1(stim_mask0_g1_s[24]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g2_o[24]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[24]_i_3 
       (.I0(\spi_tx_word_o_reg[24]_i_8_n_0 ),
        .I1(\spi_tx_word_o_reg[24]_i_9_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[24]_i_10_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o[24]_i_11_n_0 ),
        .O(\spi_rx_word_reg[11]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[25]_i_11 
       (.I0(data35[25]),
        .I1(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[1] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[9] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[25]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[25]_i_12 
       (.I0(stim_mask6_g2_s[25]),
        .I1(stim_mask6_g1_s[25]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[25]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[25]),
        .O(\spi_tx_word_o[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[25]_i_13 
       (.I0(en_rec_ch_g2_o[25]),
        .I1(en_rec_ch_g1_o[25]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[25]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[25]),
        .O(\spi_tx_word_o[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[25]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[9] ),
        .I1(data26[25]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[1] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [13]),
        .O(\spi_tx_word_o[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[25]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[1] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[9] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[25]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[1] ),
        .O(\spi_tx_word_o[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[25]_i_2 
       (.I0(\spi_tx_word_o[25]_i_5_n_0 ),
        .I1(\spi_tx_word_o[25]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[25]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[25]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[25]_i_5 
       (.I0(stim_mask4_g2_s[25]),
        .I1(stim_mask4_g1_s[25]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[25]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[25]),
        .O(\spi_tx_word_o[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[25]_i_6 
       (.I0(stim_mask2_g2_s[25]),
        .I1(stim_mask2_g1_s[25]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[25]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[25]),
        .O(\spi_tx_word_o[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[25]_i_7 
       (.I0(stim_mask0_g2_s[25]),
        .I1(stim_mask0_g1_s[25]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g2_o[25]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[25]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[25]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[25] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[25]),
        .O(\spi_tx_word_o[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[26]_i_11 
       (.I0(data35[26]),
        .I1(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[2] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[10] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[26]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[26]_i_12 
       (.I0(stim_mask6_g2_s[26]),
        .I1(stim_mask6_g1_s[26]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[26]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[26]),
        .O(\spi_tx_word_o[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[26]_i_13 
       (.I0(en_rec_ch_g2_o[26]),
        .I1(en_rec_ch_g1_o[26]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[26]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[26]),
        .O(\spi_tx_word_o[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[26]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[10] ),
        .I1(data26[26]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[2] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [14]),
        .O(\spi_tx_word_o[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[26]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[2] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[10] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[26]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[2] ),
        .O(\spi_tx_word_o[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[26]_i_2 
       (.I0(\spi_tx_word_o[26]_i_5_n_0 ),
        .I1(\spi_tx_word_o[26]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[26]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[26]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[26]_i_5 
       (.I0(stim_mask4_g2_s[26]),
        .I1(stim_mask4_g1_s[26]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[26]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[26]),
        .O(\spi_tx_word_o[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[26]_i_6 
       (.I0(stim_mask2_g2_s[26]),
        .I1(stim_mask2_g1_s[26]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[26]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[26]),
        .O(\spi_tx_word_o[26]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[26]_i_7 
       (.I0(stim_mask0_g2_s[26]),
        .I1(stim_mask0_g1_s[26]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g2_o[26]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[26]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[26]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[26] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[26]),
        .O(\spi_tx_word_o[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[27]_i_11 
       (.I0(data35[27]),
        .I1(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[3] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_num_reg_n_0_[11] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(data32[27]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[27]_i_12 
       (.I0(stim_mask6_g2_s[27]),
        .I1(stim_mask6_g1_s[27]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[27]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[27]),
        .O(\spi_tx_word_o[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[27]_i_13 
       (.I0(en_rec_ch_g2_o[27]),
        .I1(en_rec_ch_g1_o[27]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[27]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[27]),
        .O(\spi_tx_word_o[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[27]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_num_reg_n_0_[11] ),
        .I1(data26[27]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[3] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [15]),
        .O(\spi_tx_word_o[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[27]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[3] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_num_reg_n_0_[11] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(data29[27]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[3] ),
        .O(\spi_tx_word_o[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[27]_i_2 
       (.I0(\spi_tx_word_o[27]_i_5_n_0 ),
        .I1(\spi_tx_word_o[27]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[27]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[27]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[27]_i_5 
       (.I0(stim_mask4_g2_s[27]),
        .I1(stim_mask4_g1_s[27]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[27]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[27]),
        .O(\spi_tx_word_o[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[27]_i_6 
       (.I0(stim_mask2_g2_s[27]),
        .I1(stim_mask2_g1_s[27]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[27]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[27]),
        .O(\spi_tx_word_o[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[27]_i_7 
       (.I0(stim_mask0_g2_s[27]),
        .I1(stim_mask0_g1_s[27]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g2_o[27]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[27]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[27]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[27] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[27]),
        .O(\spi_tx_word_o[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[28]_i_10 
       (.I0(stim_mask6_g2_s[28]),
        .I1(stim_mask6_g1_s[28]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[28]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[28]),
        .O(\spi_tx_word_o[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[28]_i_11 
       (.I0(en_rec_ch_g2_o[28]),
        .I1(en_rec_ch_g1_o[28]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[28]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[28]),
        .O(\spi_tx_word_o[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[28]_i_12 
       (.I0(stim_mask2_g2_s[28]),
        .I1(stim_mask2_g1_s[28]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[28]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[28]),
        .O(\spi_tx_word_o[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[28]_i_13 
       (.I0(stim_mask4_g2_s[28]),
        .I1(stim_mask4_g1_s[28]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[28]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[28]),
        .O(\spi_tx_word_o[28]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[28]_i_14 
       (.I0(stim_mask0_g2_s[28]),
        .I1(stim_mask0_g1_s[28]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g2_o[28]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[28]_i_2 
       (.I0(\spi_tx_word_o_reg[28]_i_4_n_0 ),
        .I1(\spi_tx_word_o_reg[28]_i_5_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[28]_i_6_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o[28]_i_7_n_0 ),
        .O(\spi_rx_word_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hBB88B8888888B888)) 
    \spi_tx_word_o[28]_i_7 
       (.I0(\spi_tx_word_o[28]_i_14_n_0 ),
        .I1(\spi_tx_word_o_reg[14] [2]),
        .I2(\reg_chip_error_status1_chip_error_load_reg_n_0_[28] ),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\spi_tx_word_o_reg[14] [1]),
        .I5(amp_gain_g1_o[28]),
        .O(\spi_tx_word_o[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \spi_tx_word_o[28]_i_8 
       (.I0(data26[28]),
        .I1(\spi_tx_word_o_reg[14] [1]),
        .I2(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[4] ),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [16]),
        .O(\spi_tx_word_o[28]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \spi_tx_word_o[28]_i_9 
       (.I0(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[4] ),
        .I1(\spi_tx_word_o_reg[14] [1]),
        .I2(data29[28]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[4] ),
        .O(\spi_tx_word_o[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[29]_i_10 
       (.I0(stim_mask6_g2_s[29]),
        .I1(stim_mask6_g1_s[29]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[29]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[29]),
        .O(\spi_tx_word_o[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[29]_i_11 
       (.I0(en_rec_ch_g2_o[29]),
        .I1(en_rec_ch_g1_o[29]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[29]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[29]),
        .O(\spi_tx_word_o[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[29]_i_12 
       (.I0(stim_mask2_g2_s[29]),
        .I1(stim_mask2_g1_s[29]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[29]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[29]),
        .O(\spi_tx_word_o[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[29]_i_13 
       (.I0(stim_mask4_g2_s[29]),
        .I1(stim_mask4_g1_s[29]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[29]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[29]),
        .O(\spi_tx_word_o[29]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[29]_i_14 
       (.I0(stim_mask0_g2_s[29]),
        .I1(stim_mask0_g1_s[29]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g2_o[29]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[29]_i_2 
       (.I0(\spi_tx_word_o_reg[29]_i_4_n_0 ),
        .I1(\spi_tx_word_o_reg[29]_i_5_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[29]_i_6_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o[29]_i_7_n_0 ),
        .O(\spi_rx_word_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hBB88B8888888B888)) 
    \spi_tx_word_o[29]_i_7 
       (.I0(\spi_tx_word_o[29]_i_14_n_0 ),
        .I1(\spi_tx_word_o_reg[14] [2]),
        .I2(\reg_chip_error_status1_chip_error_load_reg_n_0_[29] ),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\spi_tx_word_o_reg[14] [1]),
        .I5(amp_gain_g1_o[29]),
        .O(\spi_tx_word_o[29]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \spi_tx_word_o[29]_i_8 
       (.I0(data26[29]),
        .I1(\spi_tx_word_o_reg[14] [1]),
        .I2(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[5] ),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [17]),
        .O(\spi_tx_word_o[29]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \spi_tx_word_o[29]_i_9 
       (.I0(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[5] ),
        .I1(\spi_tx_word_o_reg[14] [1]),
        .I2(data29[29]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[5] ),
        .O(\spi_tx_word_o[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[2]_i_10 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[2] ),
        .I1(stim0_pulse_wa_s[2]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[2] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(Q[2]),
        .O(\spi_tx_word_o[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[2]_i_11 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[2] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[2] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[2]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[2] ),
        .O(\spi_tx_word_o[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[2]_i_12 
       (.I0(stim_mask6_g2_s[2]),
        .I1(stim_mask6_g1_s[2]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[2]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[2]),
        .O(\spi_tx_word_o[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[2]_i_13 
       (.I0(en_rec_ch_g2_o[2]),
        .I1(en_rec_ch_g1_o[2]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[2]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[2]),
        .O(\spi_tx_word_o[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[2]_i_14 
       (.I0(stim_mask2_g2_s[2]),
        .I1(stim_mask2_g1_s[2]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[2]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[2]),
        .O(\spi_tx_word_o[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[2]_i_15 
       (.I0(stim_mask4_g2_s[2]),
        .I1(stim_mask4_g1_s[2]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[2]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[2]),
        .O(\spi_tx_word_o[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \spi_tx_word_o[2]_i_16 
       (.I0(amp_gain_g1_o[2]),
        .I1(\reg_chip_error_status2_chip_error_cmd_reg_n_0_[2] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_chip_error_status1_chip_error_load_reg_n_0_[2] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[2]_i_17 
       (.I0(stim_mask0_g2_s[2]),
        .I1(stim_mask0_g1_s[2]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [2]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[2]),
        .O(\spi_tx_word_o[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[2]_i_3 
       (.I0(\spi_tx_word_o_reg[2]_i_5_n_0 ),
        .I1(\spi_tx_word_o_reg[2]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[2]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o_reg[2]_i_8_n_0 ),
        .O(\spi_rx_word_reg[11]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[2]_i_9 
       (.I0(stim3_pulse_wa_s[2]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[2] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[2] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[2]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[30]_i_10 
       (.I0(stim_mask6_g2_s[30]),
        .I1(stim_mask6_g1_s[30]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[30]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[30]),
        .O(\spi_tx_word_o[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[30]_i_11 
       (.I0(en_rec_ch_g2_o[30]),
        .I1(en_rec_ch_g1_o[30]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[30]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[30]),
        .O(\spi_tx_word_o[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[30]_i_12 
       (.I0(stim_mask2_g2_s[30]),
        .I1(stim_mask2_g1_s[30]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[30]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[30]),
        .O(\spi_tx_word_o[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[30]_i_13 
       (.I0(stim_mask4_g2_s[30]),
        .I1(stim_mask4_g1_s[30]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[30]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[30]),
        .O(\spi_tx_word_o[30]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[30]_i_14 
       (.I0(stim_mask0_g2_s[30]),
        .I1(stim_mask0_g1_s[30]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g2_o[30]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[30]_i_2 
       (.I0(\spi_tx_word_o_reg[30]_i_4_n_0 ),
        .I1(\spi_tx_word_o_reg[30]_i_5_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[30]_i_6_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o[30]_i_7_n_0 ),
        .O(\spi_rx_word_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hFFF5FFF5F03FFF3F)) 
    \spi_tx_word_o[30]_i_3 
       (.I0(reg_stim_ch3_pulse_p2_stim3_pol_reg_n_0),
        .I1(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[6] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(reg_stim_ch2_pulse_p2_stim2_pol_reg_n_0),
        .I5(\spi_tx_word_o_reg[14] [2]),
        .O(reg_stim_ch3_pulse_p2_stim3_pol_reg_0));
  LUT6 #(
    .INIT(64'hBB88B8888888B888)) 
    \spi_tx_word_o[30]_i_7 
       (.I0(\spi_tx_word_o[30]_i_14_n_0 ),
        .I1(\spi_tx_word_o_reg[14] [2]),
        .I2(\reg_chip_error_status1_chip_error_load_reg_n_0_[30] ),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\spi_tx_word_o_reg[14] [1]),
        .I5(amp_gain_g1_o[30]),
        .O(\spi_tx_word_o[30]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \spi_tx_word_o[30]_i_8 
       (.I0(reg_stim_ch0_pulse_p2_stim0_pol_reg_n_0),
        .I1(\spi_tx_word_o_reg[14] [1]),
        .I2(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[6] ),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [18]),
        .O(\spi_tx_word_o[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[30]_i_9 
       (.I0(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[6] ),
        .I1(reg_stim_ch1_pulse_p2_stim1_pol_reg_n_0),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[6] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[31]_i_10 
       (.I0(\reg_stim_ch2_p0_stim2_ic_reg_n_0_[7] ),
        .I1(reg_stim_ch1_pulse_p2_stim1_range_reg_n_0),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch1_p0_stim1_ic_reg_n_0_[7] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[31]_i_11 
       (.I0(stim_mask6_g2_s[31]),
        .I1(stim_mask6_g1_s[31]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[31]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[31]),
        .O(\spi_tx_word_o[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[31]_i_12 
       (.I0(en_rec_ch_g2_o[31]),
        .I1(en_rec_ch_g1_o[31]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[31]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[31]),
        .O(\spi_tx_word_o[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[31]_i_13 
       (.I0(stim_mask2_g2_s[31]),
        .I1(stim_mask2_g1_s[31]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[31]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[31]),
        .O(\spi_tx_word_o[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[31]_i_14 
       (.I0(stim_mask4_g2_s[31]),
        .I1(stim_mask4_g1_s[31]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[31]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[31]),
        .O(\spi_tx_word_o[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \spi_tx_word_o[31]_i_15 
       (.I0(stim_mask0_g2_s[31]),
        .I1(stim_mask0_g1_s[31]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g2_o[31]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[31]_i_3 
       (.I0(\spi_tx_word_o_reg[31]_i_5_n_0 ),
        .I1(\spi_tx_word_o_reg[31]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[31]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o[31]_i_8_n_0 ),
        .O(\spi_rx_word_reg[11] ));
  LUT6 #(
    .INIT(64'hFFF5FFF5F03FFF3F)) 
    \spi_tx_word_o[31]_i_4 
       (.I0(reg_stim_ch3_pulse_p2_stim3_range_reg_n_0),
        .I1(\reg_stim_ch3_p0_stim3_ic_reg_n_0_[7] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(reg_stim_ch2_pulse_p2_stim2_range_reg_n_0),
        .I5(\spi_tx_word_o_reg[14] [2]),
        .O(reg_stim_ch3_pulse_p2_stim3_range_reg_0));
  LUT6 #(
    .INIT(64'hBB88B8888888B888)) 
    \spi_tx_word_o[31]_i_8 
       (.I0(\spi_tx_word_o[31]_i_15_n_0 ),
        .I1(\spi_tx_word_o_reg[14] [2]),
        .I2(\reg_chip_error_status1_chip_error_load_reg_n_0_[31] ),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\spi_tx_word_o_reg[14] [1]),
        .I5(amp_gain_g1_o[31]),
        .O(\spi_tx_word_o[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \spi_tx_word_o[31]_i_9 
       (.I0(reg_stim_ch0_pulse_p2_stim0_range_reg_n_0),
        .I1(\spi_tx_word_o_reg[14] [1]),
        .I2(\reg_stim_ch0_p0_stim0_ic_reg_n_0_[7] ),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_rec_discharge_control_pw_discharge_reg[19]_0 [19]),
        .O(\spi_tx_word_o[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[3]_i_10 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[3] ),
        .I1(stim0_pulse_wa_s[3]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[3] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(div_clk_discharge_s[3]),
        .O(\spi_tx_word_o[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[3]_i_11 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[3] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[3] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[3]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[3] ),
        .O(\spi_tx_word_o[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[3]_i_12 
       (.I0(stim_mask6_g2_s[3]),
        .I1(stim_mask6_g1_s[3]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[3]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[3]),
        .O(\spi_tx_word_o[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[3]_i_13 
       (.I0(en_rec_ch_g2_o[3]),
        .I1(en_rec_ch_g1_o[3]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[3]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[3]),
        .O(\spi_tx_word_o[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[3]_i_14 
       (.I0(stim_mask2_g2_s[3]),
        .I1(stim_mask2_g1_s[3]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[3]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[3]),
        .O(\spi_tx_word_o[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[3]_i_15 
       (.I0(stim_mask4_g2_s[3]),
        .I1(stim_mask4_g1_s[3]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[3]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[3]),
        .O(\spi_tx_word_o[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \spi_tx_word_o[3]_i_16 
       (.I0(amp_gain_g1_o[3]),
        .I1(\reg_chip_error_status2_chip_error_cmd_reg_n_0_[3] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_chip_error_status1_chip_error_load_reg_n_0_[3] ),
        .O(\spi_tx_word_o[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[3]_i_17 
       (.I0(stim_mask0_g2_s[3]),
        .I1(stim_mask0_g1_s[3]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [3]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[3]),
        .O(\spi_tx_word_o[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[3]_i_3 
       (.I0(\spi_tx_word_o_reg[3]_i_5_n_0 ),
        .I1(\spi_tx_word_o_reg[3]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[3]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o_reg[3]_i_8_n_0 ),
        .O(\spi_rx_word_reg[11]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[3]_i_9 
       (.I0(stim3_pulse_wa_s[3]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[3] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[3] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[3]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[4]_i_10 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[4] ),
        .I1(stim0_pulse_wa_s[4]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[4] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(div_clk_discharge_s[4]),
        .O(\spi_tx_word_o[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[4]_i_11 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[4] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[4] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[4]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[4] ),
        .O(\spi_tx_word_o[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[4]_i_12 
       (.I0(stim_mask6_g2_s[4]),
        .I1(stim_mask6_g1_s[4]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[4]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[4]),
        .O(\spi_tx_word_o[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[4]_i_13 
       (.I0(en_rec_ch_g2_o[4]),
        .I1(en_rec_ch_g1_o[4]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[4]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[4]),
        .O(\spi_tx_word_o[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[4]_i_14 
       (.I0(stim_mask2_g2_s[4]),
        .I1(stim_mask2_g1_s[4]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[4]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[4]),
        .O(\spi_tx_word_o[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[4]_i_15 
       (.I0(stim_mask4_g2_s[4]),
        .I1(stim_mask4_g1_s[4]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[4]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[4]),
        .O(\spi_tx_word_o[4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \spi_tx_word_o[4]_i_16 
       (.I0(amp_gain_g1_o[4]),
        .I1(\reg_chip_error_status2_chip_error_crc5_reg_n_0_[0] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_chip_error_status1_chip_error_load_reg_n_0_[4] ),
        .O(\spi_tx_word_o[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[4]_i_17 
       (.I0(stim_mask0_g2_s[4]),
        .I1(stim_mask0_g1_s[4]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [4]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[4]),
        .O(\spi_tx_word_o[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[4]_i_3 
       (.I0(\spi_tx_word_o_reg[4]_i_5_n_0 ),
        .I1(\spi_tx_word_o_reg[4]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[4]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o_reg[4]_i_8_n_0 ),
        .O(\spi_rx_word_reg[11]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[4]_i_9 
       (.I0(stim3_pulse_wa_s[4]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[4] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[4] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[4]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[5]_i_10 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[5] ),
        .I1(stim0_pulse_wa_s[5]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[5] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(div_clk_discharge_s[5]),
        .O(\spi_tx_word_o[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[5]_i_11 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[5] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[5] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[5]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[5] ),
        .O(\spi_tx_word_o[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[5]_i_12 
       (.I0(stim_mask6_g2_s[5]),
        .I1(stim_mask6_g1_s[5]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[5]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[5]),
        .O(\spi_tx_word_o[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[5]_i_13 
       (.I0(en_rec_ch_g2_o[5]),
        .I1(en_rec_ch_g1_o[5]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[5]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[5]),
        .O(\spi_tx_word_o[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[5]_i_14 
       (.I0(stim_mask2_g2_s[5]),
        .I1(stim_mask2_g1_s[5]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[5]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[5]),
        .O(\spi_tx_word_o[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[5]_i_15 
       (.I0(stim_mask4_g2_s[5]),
        .I1(stim_mask4_g1_s[5]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[5]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[5]),
        .O(\spi_tx_word_o[5]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \spi_tx_word_o[5]_i_16 
       (.I0(amp_gain_g1_o[5]),
        .I1(\reg_chip_error_status2_chip_error_crc5_reg_n_0_[1] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_chip_error_status1_chip_error_load_reg_n_0_[5] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[5]_i_17 
       (.I0(stim_mask0_g2_s[5]),
        .I1(stim_mask0_g1_s[5]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [5]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[5]),
        .O(\spi_tx_word_o[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[5]_i_3 
       (.I0(\spi_tx_word_o_reg[5]_i_5_n_0 ),
        .I1(\spi_tx_word_o_reg[5]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[5]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o_reg[5]_i_8_n_0 ),
        .O(\spi_rx_word_reg[11]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[5]_i_9 
       (.I0(stim3_pulse_wa_s[5]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[5] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[5] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[5]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[6]_i_10 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[6] ),
        .I1(stim0_pulse_wa_s[6]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[6] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(div_clk_discharge_s[6]),
        .O(\spi_tx_word_o[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[6]_i_11 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[6] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[6] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[6]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[6] ),
        .O(\spi_tx_word_o[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[6]_i_12 
       (.I0(stim_mask6_g2_s[6]),
        .I1(stim_mask6_g1_s[6]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[6]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[6]),
        .O(\spi_tx_word_o[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[6]_i_13 
       (.I0(en_rec_ch_g2_o[6]),
        .I1(en_rec_ch_g1_o[6]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[6]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[6]),
        .O(\spi_tx_word_o[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[6]_i_14 
       (.I0(stim_mask2_g2_s[6]),
        .I1(stim_mask2_g1_s[6]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[6]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[6]),
        .O(\spi_tx_word_o[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[6]_i_15 
       (.I0(stim_mask4_g2_s[6]),
        .I1(stim_mask4_g1_s[6]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[6]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[6]),
        .O(\spi_tx_word_o[6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \spi_tx_word_o[6]_i_16 
       (.I0(amp_gain_g1_o[6]),
        .I1(\reg_chip_error_status2_chip_error_crc5_reg_n_0_[2] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_chip_error_status1_chip_error_load_reg_n_0_[6] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[6]_i_17 
       (.I0(stim_mask0_g2_s[6]),
        .I1(stim_mask0_g1_s[6]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [6]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[6]),
        .O(\spi_tx_word_o[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[6]_i_3 
       (.I0(\spi_tx_word_o_reg[6]_i_5_n_0 ),
        .I1(\spi_tx_word_o_reg[6]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[6]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o_reg[6]_i_8_n_0 ),
        .O(\spi_rx_word_reg[11]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[6]_i_9 
       (.I0(stim3_pulse_wa_s[6]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[6] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[6] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[6]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[7]_i_10 
       (.I0(stim3_pulse_wa_s[7]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[7] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[7] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[7]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[7]_i_11 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[7] ),
        .I1(stim0_pulse_wa_s[7]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[7] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(div_clk_discharge_s[7]),
        .O(\spi_tx_word_o[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[7]_i_12 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[7] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[7] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[7]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[7] ),
        .O(\spi_tx_word_o[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[7]_i_13 
       (.I0(stim_mask6_g2_s[7]),
        .I1(stim_mask6_g1_s[7]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[7]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[7]),
        .O(\spi_tx_word_o[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[7]_i_14 
       (.I0(en_rec_ch_g2_o[7]),
        .I1(en_rec_ch_g1_o[7]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[7]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[7]),
        .O(\spi_tx_word_o[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[7]_i_15 
       (.I0(stim_mask2_g2_s[7]),
        .I1(stim_mask2_g1_s[7]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[7]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[7]),
        .O(\spi_tx_word_o[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[7]_i_16 
       (.I0(stim_mask4_g2_s[7]),
        .I1(stim_mask4_g1_s[7]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[7]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[7]),
        .O(\spi_tx_word_o[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \spi_tx_word_o[7]_i_17 
       (.I0(amp_gain_g1_o[7]),
        .I1(\reg_chip_error_status2_chip_error_crc5_reg_n_0_[3] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_chip_error_status1_chip_error_load_reg_n_0_[7] ),
        .O(\spi_tx_word_o[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[7]_i_18 
       (.I0(stim_mask0_g2_s[7]),
        .I1(stim_mask0_g1_s[7]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [7]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[7]),
        .O(\spi_tx_word_o[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[7]_i_4 
       (.I0(\spi_tx_word_o_reg[7]_i_6_n_0 ),
        .I1(\spi_tx_word_o_reg[7]_i_7_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [4]),
        .I3(\spi_tx_word_o_reg[7]_i_8_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [3]),
        .I5(\spi_tx_word_o_reg[7]_i_9_n_0 ),
        .O(\spi_rx_word_reg[11]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[8]_i_10 
       (.I0(stim3_pulse_wa_s[8]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[8] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[8] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[8]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \spi_tx_word_o[8]_i_11 
       (.I0(amp_gain_g1_o[8]),
        .I1(\reg_chip_error_status2_chip_error_crc5_reg_n_0_[4] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_chip_error_status1_chip_error_load_reg_n_0_[8] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .O(\spi_tx_word_o[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[8]_i_12 
       (.I0(stim_mask0_g2_s[8]),
        .I1(stim_mask0_g1_s[8]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [8]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[8]),
        .O(\spi_tx_word_o[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[8]_i_13 
       (.I0(stim_mask2_g2_s[8]),
        .I1(stim_mask2_g1_s[8]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[8]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[8]),
        .O(\spi_tx_word_o[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[8]_i_14 
       (.I0(stim_mask4_g2_s[8]),
        .I1(stim_mask4_g1_s[8]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[8]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[8]),
        .O(\spi_tx_word_o[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[8]_i_15 
       (.I0(stim_mask6_g2_s[8]),
        .I1(stim_mask6_g1_s[8]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[8]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[8]),
        .O(\spi_tx_word_o[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[8]_i_16 
       (.I0(en_rec_ch_g2_o[8]),
        .I1(en_rec_ch_g1_o[8]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[8]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[8]),
        .O(\spi_tx_word_o[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[8]_i_17 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[8] ),
        .I1(stim0_pulse_wa_s[8]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[8] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(en_clk_discharge_s),
        .O(\spi_tx_word_o[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[8]_i_18 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[8] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[8] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[8]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[8] ),
        .O(\spi_tx_word_o[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[9]_i_11 
       (.I0(stim3_pulse_wa_s[9]),
        .I1(\reg_stim_ch3_p0_stim3_interval_reg_n_0_[9] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_stim_ch2_pulse_p2_stim2_pulse_gap_reg_n_0_[9] ),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim2_pulse_wa_s[9]),
        .O(\reg_stim_ch3_pulse_p1_stim3_pulse_wc_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[9]_i_12 
       (.I0(stim_mask6_g2_s[9]),
        .I1(stim_mask6_g1_s[9]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask5_g2_s[9]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask5_g1_s[9]),
        .O(\spi_tx_word_o[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[9]_i_13 
       (.I0(en_rec_ch_g2_o[9]),
        .I1(en_rec_ch_g1_o[9]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask7_g2_s[9]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask7_g1_s[9]),
        .O(\spi_tx_word_o[9]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \spi_tx_word_o[9]_i_14 
       (.I0(\reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg_n_0_[9] ),
        .I1(stim0_pulse_wa_s[9]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\spi_tx_word_o_reg[14] [0]),
        .I4(\reg_stim_ch0_p0_stim0_interval_reg_n_0_[9] ),
        .O(\spi_tx_word_o[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[9]_i_15 
       (.I0(\reg_stim_ch2_p0_stim2_interval_reg_n_0_[9] ),
        .I1(\reg_stim_ch1_pulse_p2_stim1_pulse_gap_reg_n_0_[9] ),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim1_pulse_wa_s[9]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(\reg_stim_ch1_p0_stim1_interval_reg_n_0_[9] ),
        .O(\spi_tx_word_o[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[9]_i_2 
       (.I0(\spi_tx_word_o[9]_i_5_n_0 ),
        .I1(\spi_tx_word_o[9]_i_6_n_0 ),
        .I2(\spi_tx_word_o_reg[14] [3]),
        .I3(\spi_tx_word_o[9]_i_7_n_0 ),
        .I4(\spi_tx_word_o_reg[14] [2]),
        .I5(\spi_tx_word_o[9]_i_8_n_0 ),
        .O(\reg_stim_mask4_p2_stim_mask4_g2_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[9]_i_5 
       (.I0(stim_mask4_g2_s[9]),
        .I1(stim_mask4_g1_s[9]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask3_g2_s[9]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask3_g1_s[9]),
        .O(\spi_tx_word_o[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[9]_i_6 
       (.I0(stim_mask2_g2_s[9]),
        .I1(stim_mask2_g1_s[9]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(stim_mask1_g2_s[9]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(stim_mask1_g1_s[9]),
        .O(\spi_tx_word_o[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \spi_tx_word_o[9]_i_7 
       (.I0(stim_mask0_g2_s[9]),
        .I1(stim_mask0_g1_s[9]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(\reg_rec_stim_control_div_clk_stim_reg[10]_0 [9]),
        .I4(\spi_tx_word_o_reg[14] [0]),
        .I5(amp_gain_g2_o[9]),
        .O(\spi_tx_word_o[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \spi_tx_word_o[9]_i_8 
       (.I0(\reg_chip_error_status1_chip_error_load_reg_n_0_[9] ),
        .I1(\spi_tx_word_o_reg[14] [0]),
        .I2(\spi_tx_word_o_reg[14] [1]),
        .I3(amp_gain_g1_o[9]),
        .O(\spi_tx_word_o[9]_i_8_n_0 ));
  MUXF7 \spi_tx_word_o_reg[0]_i_5 
       (.I0(\spi_tx_word_o[0]_i_10_n_0 ),
        .I1(\spi_tx_word_o[0]_i_11_n_0 ),
        .O(\spi_tx_word_o_reg[0]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[0]_i_6 
       (.I0(\spi_tx_word_o[0]_i_12_n_0 ),
        .I1(\spi_tx_word_o[0]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[0]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[0]_i_7 
       (.I0(\spi_tx_word_o[0]_i_14_n_0 ),
        .I1(\spi_tx_word_o[0]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[0]_i_7_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[0]_i_8 
       (.I0(\spi_tx_word_o[0]_i_16_n_0 ),
        .I1(\spi_tx_word_o[0]_i_17_n_0 ),
        .O(\spi_tx_word_o_reg[0]_i_8_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[10]_i_10 
       (.I0(\spi_tx_word_o[10]_i_14_n_0 ),
        .I1(\spi_tx_word_o[10]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[10]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[10]_i_3 
       (.I0(\spi_tx_word_o_reg[10]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[10]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_12 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[10]_i_9 
       (.I0(\spi_tx_word_o[10]_i_12_n_0 ),
        .I1(\spi_tx_word_o[10]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[10]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[11]_i_10 
       (.I0(\spi_tx_word_o[11]_i_14_n_0 ),
        .I1(\spi_tx_word_o[11]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[11]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[11]_i_3 
       (.I0(\spi_tx_word_o_reg[11]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[11]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_11 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[11]_i_9 
       (.I0(\spi_tx_word_o[11]_i_12_n_0 ),
        .I1(\spi_tx_word_o[11]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[11]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[12]_i_10 
       (.I0(\spi_tx_word_o[12]_i_14_n_0 ),
        .I1(\spi_tx_word_o[12]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[12]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[12]_i_3 
       (.I0(\spi_tx_word_o_reg[12]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[12]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_10 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[12]_i_9 
       (.I0(\spi_tx_word_o[12]_i_12_n_0 ),
        .I1(\spi_tx_word_o[12]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[12]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[13]_i_10 
       (.I0(\spi_tx_word_o[13]_i_14_n_0 ),
        .I1(\spi_tx_word_o[13]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[13]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[13]_i_3 
       (.I0(\spi_tx_word_o_reg[13]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[13]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_9 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[13]_i_9 
       (.I0(\spi_tx_word_o[13]_i_12_n_0 ),
        .I1(\spi_tx_word_o[13]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[13]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[14]_i_5 
       (.I0(\spi_tx_word_o[14]_i_9_n_0 ),
        .I1(\spi_tx_word_o[14]_i_10_n_0 ),
        .O(\spi_tx_word_o_reg[14]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[14]_i_6 
       (.I0(\spi_tx_word_o[14]_i_11_n_0 ),
        .I1(\spi_tx_word_o[14]_i_12_n_0 ),
        .O(\spi_tx_word_o_reg[14]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[15]_i_5 
       (.I0(\spi_tx_word_o[15]_i_9_n_0 ),
        .I1(\spi_tx_word_o[15]_i_10_n_0 ),
        .O(\spi_tx_word_o_reg[15]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[15]_i_6 
       (.I0(\spi_tx_word_o[15]_i_11_n_0 ),
        .I1(\spi_tx_word_o[15]_i_12_n_0 ),
        .O(\spi_tx_word_o_reg[15]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[16]_i_4 
       (.I0(\spi_tx_word_o[16]_i_9_n_0 ),
        .I1(\spi_tx_word_o[16]_i_10_n_0 ),
        .O(\spi_tx_word_o_reg[16]_i_4_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[16]_i_5 
       (.I0(\spi_tx_word_o[16]_i_11_n_0 ),
        .I1(\spi_tx_word_o[16]_i_12_n_0 ),
        .O(\spi_tx_word_o_reg[16]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[16]_i_6 
       (.I0(\spi_tx_word_o[16]_i_13_n_0 ),
        .I1(\spi_tx_word_o[16]_i_14_n_0 ),
        .O(\spi_tx_word_o_reg[16]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[17]_i_10 
       (.I0(\spi_tx_word_o[17]_i_14_n_0 ),
        .I1(\spi_tx_word_o[17]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[17]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[17]_i_3 
       (.I0(\spi_tx_word_o_reg[17]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[17]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_8 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[17]_i_9 
       (.I0(\spi_tx_word_o[17]_i_12_n_0 ),
        .I1(\spi_tx_word_o[17]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[17]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[18]_i_10 
       (.I0(\spi_tx_word_o[18]_i_14_n_0 ),
        .I1(\spi_tx_word_o[18]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[18]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[18]_i_3 
       (.I0(\spi_tx_word_o_reg[18]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[18]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_7 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[18]_i_9 
       (.I0(\spi_tx_word_o[18]_i_12_n_0 ),
        .I1(\spi_tx_word_o[18]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[18]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[19]_i_10 
       (.I0(\spi_tx_word_o[19]_i_14_n_0 ),
        .I1(\spi_tx_word_o[19]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[19]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[19]_i_3 
       (.I0(\spi_tx_word_o_reg[19]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[19]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_6 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[19]_i_9 
       (.I0(\spi_tx_word_o[19]_i_12_n_0 ),
        .I1(\spi_tx_word_o[19]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[19]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[1]_i_5 
       (.I0(\spi_tx_word_o[1]_i_10_n_0 ),
        .I1(\spi_tx_word_o[1]_i_11_n_0 ),
        .O(\spi_tx_word_o_reg[1]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[1]_i_6 
       (.I0(\spi_tx_word_o[1]_i_12_n_0 ),
        .I1(\spi_tx_word_o[1]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[1]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[1]_i_7 
       (.I0(\spi_tx_word_o[1]_i_14_n_0 ),
        .I1(\spi_tx_word_o[1]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[1]_i_7_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[1]_i_8 
       (.I0(\spi_tx_word_o[1]_i_16_n_0 ),
        .I1(\spi_tx_word_o[1]_i_17_n_0 ),
        .O(\spi_tx_word_o_reg[1]_i_8_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[20]_i_10 
       (.I0(\spi_tx_word_o[20]_i_14_n_0 ),
        .I1(\spi_tx_word_o[20]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[20]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[20]_i_3 
       (.I0(\spi_tx_word_o_reg[20]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[20]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_5 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[20]_i_9 
       (.I0(\spi_tx_word_o[20]_i_12_n_0 ),
        .I1(\spi_tx_word_o[20]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[20]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[21]_i_10 
       (.I0(\spi_tx_word_o[21]_i_14_n_0 ),
        .I1(\spi_tx_word_o[21]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[21]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[21]_i_3 
       (.I0(\spi_tx_word_o_reg[21]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[21]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_4 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[21]_i_9 
       (.I0(\spi_tx_word_o[21]_i_12_n_0 ),
        .I1(\spi_tx_word_o[21]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[21]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[22]_i_10 
       (.I0(\spi_tx_word_o[22]_i_14_n_0 ),
        .I1(\spi_tx_word_o[22]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[22]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[22]_i_3 
       (.I0(\spi_tx_word_o_reg[22]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[22]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_3 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[22]_i_9 
       (.I0(\spi_tx_word_o[22]_i_12_n_0 ),
        .I1(\spi_tx_word_o[22]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[22]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[23]_i_10 
       (.I0(\spi_tx_word_o[23]_i_14_n_0 ),
        .I1(\spi_tx_word_o[23]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[23]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[23]_i_3 
       (.I0(\spi_tx_word_o_reg[23]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[23]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_2 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[23]_i_9 
       (.I0(\spi_tx_word_o[23]_i_12_n_0 ),
        .I1(\spi_tx_word_o[23]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[23]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[24]_i_10 
       (.I0(\spi_tx_word_o[24]_i_19_n_0 ),
        .I1(\spi_tx_word_o[24]_i_20_n_0 ),
        .O(\spi_tx_word_o_reg[24]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[24]_i_8 
       (.I0(\spi_tx_word_o[24]_i_15_n_0 ),
        .I1(\spi_tx_word_o[24]_i_16_n_0 ),
        .O(\spi_tx_word_o_reg[24]_i_8_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[24]_i_9 
       (.I0(\spi_tx_word_o[24]_i_17_n_0 ),
        .I1(\spi_tx_word_o[24]_i_18_n_0 ),
        .O(\spi_tx_word_o_reg[24]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[25]_i_10 
       (.I0(\spi_tx_word_o[25]_i_14_n_0 ),
        .I1(\spi_tx_word_o[25]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[25]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[25]_i_3 
       (.I0(\spi_tx_word_o_reg[25]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[25]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_1 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[25]_i_9 
       (.I0(\spi_tx_word_o[25]_i_12_n_0 ),
        .I1(\spi_tx_word_o[25]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[25]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[26]_i_10 
       (.I0(\spi_tx_word_o[26]_i_14_n_0 ),
        .I1(\spi_tx_word_o[26]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[26]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[26]_i_3 
       (.I0(\spi_tx_word_o_reg[26]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[26]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_0 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[26]_i_9 
       (.I0(\spi_tx_word_o[26]_i_12_n_0 ),
        .I1(\spi_tx_word_o[26]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[26]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[27]_i_10 
       (.I0(\spi_tx_word_o[27]_i_14_n_0 ),
        .I1(\spi_tx_word_o[27]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[27]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[27]_i_3 
       (.I0(\spi_tx_word_o_reg[27]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[27]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10] ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[27]_i_9 
       (.I0(\spi_tx_word_o[27]_i_12_n_0 ),
        .I1(\spi_tx_word_o[27]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[27]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[28]_i_4 
       (.I0(\spi_tx_word_o[28]_i_8_n_0 ),
        .I1(\spi_tx_word_o[28]_i_9_n_0 ),
        .O(\spi_tx_word_o_reg[28]_i_4_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[28]_i_5 
       (.I0(\spi_tx_word_o[28]_i_10_n_0 ),
        .I1(\spi_tx_word_o[28]_i_11_n_0 ),
        .O(\spi_tx_word_o_reg[28]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[28]_i_6 
       (.I0(\spi_tx_word_o[28]_i_12_n_0 ),
        .I1(\spi_tx_word_o[28]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[28]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[29]_i_4 
       (.I0(\spi_tx_word_o[29]_i_8_n_0 ),
        .I1(\spi_tx_word_o[29]_i_9_n_0 ),
        .O(\spi_tx_word_o_reg[29]_i_4_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[29]_i_5 
       (.I0(\spi_tx_word_o[29]_i_10_n_0 ),
        .I1(\spi_tx_word_o[29]_i_11_n_0 ),
        .O(\spi_tx_word_o_reg[29]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[29]_i_6 
       (.I0(\spi_tx_word_o[29]_i_12_n_0 ),
        .I1(\spi_tx_word_o[29]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[29]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[2]_i_5 
       (.I0(\spi_tx_word_o[2]_i_10_n_0 ),
        .I1(\spi_tx_word_o[2]_i_11_n_0 ),
        .O(\spi_tx_word_o_reg[2]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[2]_i_6 
       (.I0(\spi_tx_word_o[2]_i_12_n_0 ),
        .I1(\spi_tx_word_o[2]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[2]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[2]_i_7 
       (.I0(\spi_tx_word_o[2]_i_14_n_0 ),
        .I1(\spi_tx_word_o[2]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[2]_i_7_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[2]_i_8 
       (.I0(\spi_tx_word_o[2]_i_16_n_0 ),
        .I1(\spi_tx_word_o[2]_i_17_n_0 ),
        .O(\spi_tx_word_o_reg[2]_i_8_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[30]_i_4 
       (.I0(\spi_tx_word_o[30]_i_8_n_0 ),
        .I1(\spi_tx_word_o[30]_i_9_n_0 ),
        .O(\spi_tx_word_o_reg[30]_i_4_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[30]_i_5 
       (.I0(\spi_tx_word_o[30]_i_10_n_0 ),
        .I1(\spi_tx_word_o[30]_i_11_n_0 ),
        .O(\spi_tx_word_o_reg[30]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[30]_i_6 
       (.I0(\spi_tx_word_o[30]_i_12_n_0 ),
        .I1(\spi_tx_word_o[30]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[30]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[31]_i_5 
       (.I0(\spi_tx_word_o[31]_i_9_n_0 ),
        .I1(\spi_tx_word_o[31]_i_10_n_0 ),
        .O(\spi_tx_word_o_reg[31]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[31]_i_6 
       (.I0(\spi_tx_word_o[31]_i_11_n_0 ),
        .I1(\spi_tx_word_o[31]_i_12_n_0 ),
        .O(\spi_tx_word_o_reg[31]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[31]_i_7 
       (.I0(\spi_tx_word_o[31]_i_13_n_0 ),
        .I1(\spi_tx_word_o[31]_i_14_n_0 ),
        .O(\spi_tx_word_o_reg[31]_i_7_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[3]_i_5 
       (.I0(\spi_tx_word_o[3]_i_10_n_0 ),
        .I1(\spi_tx_word_o[3]_i_11_n_0 ),
        .O(\spi_tx_word_o_reg[3]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[3]_i_6 
       (.I0(\spi_tx_word_o[3]_i_12_n_0 ),
        .I1(\spi_tx_word_o[3]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[3]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[3]_i_7 
       (.I0(\spi_tx_word_o[3]_i_14_n_0 ),
        .I1(\spi_tx_word_o[3]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[3]_i_7_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[3]_i_8 
       (.I0(\spi_tx_word_o[3]_i_16_n_0 ),
        .I1(\spi_tx_word_o[3]_i_17_n_0 ),
        .O(\spi_tx_word_o_reg[3]_i_8_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[4]_i_5 
       (.I0(\spi_tx_word_o[4]_i_10_n_0 ),
        .I1(\spi_tx_word_o[4]_i_11_n_0 ),
        .O(\spi_tx_word_o_reg[4]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[4]_i_6 
       (.I0(\spi_tx_word_o[4]_i_12_n_0 ),
        .I1(\spi_tx_word_o[4]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[4]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[4]_i_7 
       (.I0(\spi_tx_word_o[4]_i_14_n_0 ),
        .I1(\spi_tx_word_o[4]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[4]_i_7_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[4]_i_8 
       (.I0(\spi_tx_word_o[4]_i_16_n_0 ),
        .I1(\spi_tx_word_o[4]_i_17_n_0 ),
        .O(\spi_tx_word_o_reg[4]_i_8_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[5]_i_5 
       (.I0(\spi_tx_word_o[5]_i_10_n_0 ),
        .I1(\spi_tx_word_o[5]_i_11_n_0 ),
        .O(\spi_tx_word_o_reg[5]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[5]_i_6 
       (.I0(\spi_tx_word_o[5]_i_12_n_0 ),
        .I1(\spi_tx_word_o[5]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[5]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[5]_i_7 
       (.I0(\spi_tx_word_o[5]_i_14_n_0 ),
        .I1(\spi_tx_word_o[5]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[5]_i_7_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[5]_i_8 
       (.I0(\spi_tx_word_o[5]_i_16_n_0 ),
        .I1(\spi_tx_word_o[5]_i_17_n_0 ),
        .O(\spi_tx_word_o_reg[5]_i_8_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[6]_i_5 
       (.I0(\spi_tx_word_o[6]_i_10_n_0 ),
        .I1(\spi_tx_word_o[6]_i_11_n_0 ),
        .O(\spi_tx_word_o_reg[6]_i_5_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[6]_i_6 
       (.I0(\spi_tx_word_o[6]_i_12_n_0 ),
        .I1(\spi_tx_word_o[6]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[6]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[6]_i_7 
       (.I0(\spi_tx_word_o[6]_i_14_n_0 ),
        .I1(\spi_tx_word_o[6]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[6]_i_7_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[6]_i_8 
       (.I0(\spi_tx_word_o[6]_i_16_n_0 ),
        .I1(\spi_tx_word_o[6]_i_17_n_0 ),
        .O(\spi_tx_word_o_reg[6]_i_8_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[7]_i_6 
       (.I0(\spi_tx_word_o[7]_i_11_n_0 ),
        .I1(\spi_tx_word_o[7]_i_12_n_0 ),
        .O(\spi_tx_word_o_reg[7]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[7]_i_7 
       (.I0(\spi_tx_word_o[7]_i_13_n_0 ),
        .I1(\spi_tx_word_o[7]_i_14_n_0 ),
        .O(\spi_tx_word_o_reg[7]_i_7_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[7]_i_8 
       (.I0(\spi_tx_word_o[7]_i_15_n_0 ),
        .I1(\spi_tx_word_o[7]_i_16_n_0 ),
        .O(\spi_tx_word_o_reg[7]_i_8_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[7]_i_9 
       (.I0(\spi_tx_word_o[7]_i_17_n_0 ),
        .I1(\spi_tx_word_o[7]_i_18_n_0 ),
        .O(\spi_tx_word_o_reg[7]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[8]_i_3 
       (.I0(\spi_tx_word_o_reg[8]_i_6_n_0 ),
        .I1(\spi_tx_word_o_reg[8]_i_7_n_0 ),
        .O(\spi_rx_word_reg[10]_14 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF8 \spi_tx_word_o_reg[8]_i_4 
       (.I0(\spi_tx_word_o_reg[8]_i_8_n_0 ),
        .I1(\spi_tx_word_o_reg[8]_i_9_n_0 ),
        .O(\spi_rx_word_reg[10]_15 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[8]_i_6 
       (.I0(\spi_tx_word_o[8]_i_11_n_0 ),
        .I1(\spi_tx_word_o[8]_i_12_n_0 ),
        .O(\spi_tx_word_o_reg[8]_i_6_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[8]_i_7 
       (.I0(\spi_tx_word_o[8]_i_13_n_0 ),
        .I1(\spi_tx_word_o[8]_i_14_n_0 ),
        .O(\spi_tx_word_o_reg[8]_i_7_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[8]_i_8 
       (.I0(\spi_tx_word_o[8]_i_15_n_0 ),
        .I1(\spi_tx_word_o[8]_i_16_n_0 ),
        .O(\spi_tx_word_o_reg[8]_i_8_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[8]_i_9 
       (.I0(\spi_tx_word_o[8]_i_17_n_0 ),
        .I1(\spi_tx_word_o[8]_i_18_n_0 ),
        .O(\spi_tx_word_o_reg[8]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF7 \spi_tx_word_o_reg[9]_i_10 
       (.I0(\spi_tx_word_o[9]_i_14_n_0 ),
        .I1(\spi_tx_word_o[9]_i_15_n_0 ),
        .O(\spi_tx_word_o_reg[9]_i_10_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
  MUXF8 \spi_tx_word_o_reg[9]_i_3 
       (.I0(\spi_tx_word_o_reg[9]_i_9_n_0 ),
        .I1(\spi_tx_word_o_reg[9]_i_10_n_0 ),
        .O(\spi_rx_word_reg[10]_13 ),
        .S(\spi_tx_word_o_reg[14] [3]));
  MUXF7 \spi_tx_word_o_reg[9]_i_9 
       (.I0(\spi_tx_word_o[9]_i_12_n_0 ),
        .I1(\spi_tx_word_o[9]_i_13_n_0 ),
        .O(\spi_tx_word_o_reg[9]_i_9_n_0 ),
        .S(\spi_tx_word_o_reg[14] [2]));
endmodule

module w_icons_sync_rst
   (resetn_top_sync_o,
    out,
    data_sync1_reg,
    data_sync1_reg_0,
    ERR_CRC_O,
    ERR_STIM_O,
    data_sync1_reg_1,
    data_sync1_reg_2,
    data_sync1_reg_3,
    data_sync1_reg_4,
    E,
    data_sync1_reg_5,
    data_sync1_reg_6,
    data_sync1_reg_7,
    data_sync1_reg_8,
    data_sync1_reg_9,
    data_sync1_reg_10,
    clk_adc1_gated_s,
    clk_adc2_gated_s,
    data_sync1_reg_11,
    data_sync1_reg_12,
    adc_en_o1__1,
    data_sync1_reg_13,
    data_sync1_reg_14,
    CLK_REF_I,
    SPI_CLK_I_IBUF_BUFG,
    amp_gain_g1_o,
    CLK_REC_O_OBUF_BUFG,
    amp_gain_g2_o,
    en_rec_ch_g1_o,
    en_rec_ch_g2_o,
    en_clk_discharge_s,
    stim_mask_en_o,
    data_sync0_reg,
    en_clk_stim_s,
    rec_en_s,
    STIM_XEN_I,
    error_s,
    err_stim_s,
    imp_adc1_idx__0,
    \imp_adc2_idx_reg[0] ,
    \FSM_onehot_stim_discharge_reg[2] ,
    sample_out_adc2_1d_reg,
    CLK_REC_O_OBUF,
    \rec_change_g2_reg[31] ,
    \rec_change_g1_reg[31] ,
    adc_idx_o,
    RESET_N_I_IBUF);
  output resetn_top_sync_o;
  output out;
  output data_sync1_reg;
  output data_sync1_reg_0;
  output ERR_CRC_O;
  output ERR_STIM_O;
  output data_sync1_reg_1;
  output [0:0]data_sync1_reg_2;
  output [31:0]data_sync1_reg_3;
  output [31:0]data_sync1_reg_4;
  output [0:0]E;
  output [0:0]data_sync1_reg_5;
  output data_sync1_reg_6;
  output data_sync1_reg_7;
  output data_sync1_reg_8;
  output data_sync1_reg_9;
  output data_sync1_reg_10;
  output clk_adc1_gated_s;
  output clk_adc2_gated_s;
  output [31:0]data_sync1_reg_11;
  output [31:0]data_sync1_reg_12;
  output adc_en_o1__1;
  output [0:0]data_sync1_reg_13;
  output [0:0]data_sync1_reg_14;
  input CLK_REF_I;
  input SPI_CLK_I_IBUF_BUFG;
  input [31:0]amp_gain_g1_o;
  input CLK_REC_O_OBUF_BUFG;
  input [31:0]amp_gain_g2_o;
  input [31:0]en_rec_ch_g1_o;
  input [31:0]en_rec_ch_g2_o;
  input en_clk_discharge_s;
  input [7:0]stim_mask_en_o;
  input data_sync0_reg;
  input en_clk_stim_s;
  input rec_en_s;
  input STIM_XEN_I;
  input error_s;
  input err_stim_s;
  input [0:0]imp_adc1_idx__0;
  input \imp_adc2_idx_reg[0] ;
  input \FSM_onehot_stim_discharge_reg[2] ;
  input [1:0]sample_out_adc2_1d_reg;
  input CLK_REC_O_OBUF;
  input [31:0]\rec_change_g2_reg[31] ;
  input [31:0]\rec_change_g1_reg[31] ;
  input [4:0]adc_idx_o;
  input RESET_N_I_IBUF;

  wire CLK_REC_O_OBUF;
  wire CLK_REC_O_OBUF_BUFG;
  wire CLK_REF_I;
  wire [0:0]E;
  wire ERR_CRC_O;
  wire ERR_STIM_O;
  wire \FSM_onehot_stim_discharge_reg[2] ;
  wire RESET_N_I_IBUF;
  wire SPI_CLK_I_IBUF_BUFG;
  wire STIM_XEN_I;
  wire adc_en_o1__1;
  wire [4:0]adc_idx_o;
  wire [31:0]amp_gain_g1_o;
  wire [31:0]amp_gain_g2_o;
  wire clk_adc1_gated_s;
  wire clk_adc2_gated_s;
  wire data_sync0_reg;
  wire data_sync1_reg;
  wire data_sync1_reg_0;
  wire data_sync1_reg_1;
  wire data_sync1_reg_10;
  wire [31:0]data_sync1_reg_11;
  wire [31:0]data_sync1_reg_12;
  wire [0:0]data_sync1_reg_13;
  wire [0:0]data_sync1_reg_14;
  wire [0:0]data_sync1_reg_2;
  wire [31:0]data_sync1_reg_3;
  wire [31:0]data_sync1_reg_4;
  wire [0:0]data_sync1_reg_5;
  wire data_sync1_reg_6;
  wire data_sync1_reg_7;
  wire data_sync1_reg_8;
  wire data_sync1_reg_9;
  wire en_clk_adc1_sync_s;
  wire en_clk_adc2_sync_s;
  wire en_clk_discharge_s;
  wire en_clk_stim_s;
  wire [31:0]en_rec_ch_g1_o;
  wire [31:0]en_rec_ch_g2_o;
  wire err_stim_s;
  wire error_s;
  wire i_common_clkgate_adc1_n_0;
  wire i_common_reset_sync_spi_n_1;
  wire i_common_sync_en_rec_ch0_n_0;
  wire i_common_sync_en_rec_ch10_n_0;
  wire i_common_sync_en_rec_ch11_n_0;
  wire i_common_sync_en_rec_ch11_n_2;
  wire i_common_sync_en_rec_ch12_n_0;
  wire i_common_sync_en_rec_ch13_n_0;
  wire i_common_sync_en_rec_ch13_n_1;
  wire i_common_sync_en_rec_ch14_n_0;
  wire i_common_sync_en_rec_ch15_n_0;
  wire i_common_sync_en_rec_ch15_n_2;
  wire i_common_sync_en_rec_ch16_n_0;
  wire i_common_sync_en_rec_ch17_n_0;
  wire i_common_sync_en_rec_ch18_n_0;
  wire i_common_sync_en_rec_ch18_n_1;
  wire i_common_sync_en_rec_ch19_n_0;
  wire i_common_sync_en_rec_ch19_n_2;
  wire i_common_sync_en_rec_ch1_n_0;
  wire i_common_sync_en_rec_ch20_n_0;
  wire i_common_sync_en_rec_ch21_n_0;
  wire i_common_sync_en_rec_ch21_n_1;
  wire i_common_sync_en_rec_ch22_n_0;
  wire i_common_sync_en_rec_ch23_n_0;
  wire i_common_sync_en_rec_ch23_n_2;
  wire i_common_sync_en_rec_ch24_n_0;
  wire i_common_sync_en_rec_ch25_n_0;
  wire i_common_sync_en_rec_ch26_n_0;
  wire i_common_sync_en_rec_ch26_n_1;
  wire i_common_sync_en_rec_ch27_n_0;
  wire i_common_sync_en_rec_ch28_n_0;
  wire i_common_sync_en_rec_ch29_n_0;
  wire i_common_sync_en_rec_ch29_n_1;
  wire i_common_sync_en_rec_ch2_n_0;
  wire i_common_sync_en_rec_ch2_n_1;
  wire i_common_sync_en_rec_ch30_n_0;
  wire i_common_sync_en_rec_ch31_n_0;
  wire i_common_sync_en_rec_ch31_n_2;
  wire i_common_sync_en_rec_ch32_n_0;
  wire i_common_sync_en_rec_ch33_n_0;
  wire i_common_sync_en_rec_ch34_n_0;
  wire i_common_sync_en_rec_ch34_n_1;
  wire i_common_sync_en_rec_ch35_n_0;
  wire i_common_sync_en_rec_ch35_n_2;
  wire i_common_sync_en_rec_ch36_n_0;
  wire i_common_sync_en_rec_ch37_n_0;
  wire i_common_sync_en_rec_ch37_n_1;
  wire i_common_sync_en_rec_ch38_n_0;
  wire i_common_sync_en_rec_ch39_n_0;
  wire i_common_sync_en_rec_ch39_n_2;
  wire i_common_sync_en_rec_ch3_n_0;
  wire i_common_sync_en_rec_ch3_n_2;
  wire i_common_sync_en_rec_ch40_n_0;
  wire i_common_sync_en_rec_ch41_n_0;
  wire i_common_sync_en_rec_ch42_n_0;
  wire i_common_sync_en_rec_ch43_n_0;
  wire i_common_sync_en_rec_ch43_n_2;
  wire i_common_sync_en_rec_ch44_n_0;
  wire i_common_sync_en_rec_ch45_n_0;
  wire i_common_sync_en_rec_ch45_n_1;
  wire i_common_sync_en_rec_ch46_n_0;
  wire i_common_sync_en_rec_ch47_n_0;
  wire i_common_sync_en_rec_ch47_n_2;
  wire i_common_sync_en_rec_ch48_n_0;
  wire i_common_sync_en_rec_ch49_n_0;
  wire i_common_sync_en_rec_ch4_n_0;
  wire i_common_sync_en_rec_ch50_n_0;
  wire i_common_sync_en_rec_ch50_n_1;
  wire i_common_sync_en_rec_ch51_n_0;
  wire i_common_sync_en_rec_ch51_n_2;
  wire i_common_sync_en_rec_ch52_n_0;
  wire i_common_sync_en_rec_ch53_n_0;
  wire i_common_sync_en_rec_ch53_n_1;
  wire i_common_sync_en_rec_ch54_n_0;
  wire i_common_sync_en_rec_ch55_n_0;
  wire i_common_sync_en_rec_ch55_n_2;
  wire i_common_sync_en_rec_ch56_n_0;
  wire i_common_sync_en_rec_ch57_n_0;
  wire i_common_sync_en_rec_ch58_n_0;
  wire i_common_sync_en_rec_ch58_n_1;
  wire i_common_sync_en_rec_ch59_n_0;
  wire i_common_sync_en_rec_ch5_n_0;
  wire i_common_sync_en_rec_ch5_n_1;
  wire i_common_sync_en_rec_ch60_n_0;
  wire i_common_sync_en_rec_ch61_n_0;
  wire i_common_sync_en_rec_ch61_n_1;
  wire i_common_sync_en_rec_ch62_n_0;
  wire i_common_sync_en_rec_ch63_n_0;
  wire i_common_sync_en_rec_ch63_n_2;
  wire i_common_sync_en_rec_ch6_n_0;
  wire i_common_sync_en_rec_ch7_n_0;
  wire i_common_sync_en_rec_ch7_n_2;
  wire i_common_sync_en_rec_ch8_n_0;
  wire i_common_sync_en_rec_ch9_n_0;
  wire i_common_sync_stim4_n_1;
  wire i_common_sync_stim6_n_1;
  wire \i_rec_ctrl/imp_adc1_idx2__30 ;
  wire \i_rec_ctrl/imp_adc2_idx2__30 ;
  wire [0:0]imp_adc1_idx__0;
  wire \imp_adc2_idx_reg[0] ;
  wire out;
  wire [31:0]\rec_change_g1_reg[31] ;
  wire [31:0]\rec_change_g2_reg[31] ;
  wire rec_en_s;
  wire resetn_top_sync_o;
  wire [1:0]sample_out_adc2_1d_reg;
  wire stim_mask_en0_sync_s;
  wire stim_mask_en1_sync_s;
  wire stim_mask_en2_sync_s;
  wire stim_mask_en3_sync_s;
  wire stim_mask_en5_sync_s;
  wire stim_mask_en6_sync_s;
  wire stim_mask_en7_sync_s;
  wire [7:0]stim_mask_en_o;
  wire stim_xen_sync_s;

  common_clkgate i_common_clkgate_adc1
       (.CLK_REC_O_OBUF(CLK_REC_O_OBUF),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .clk_adc1_gated_s(clk_adc1_gated_s),
        .clkdiv_n_reg(i_common_clkgate_adc1_n_0),
        .en_clk_adc1_sync_s(en_clk_adc1_sync_s));
  common_clkgate_1 i_common_clkgate_adc2
       (.CLK_REC_O_OBUF(CLK_REC_O_OBUF),
        .clk_adc2_gated_s(clk_adc2_gated_s),
        .clk_adc2_gated_s_BUFG_inst_i_1_0(i_common_clkgate_adc1_n_0),
        .en_clk_adc2_sync_s(en_clk_adc2_sync_s));
  common_reset_sync i_common_reset_sync
       (.CLK_REF_I(CLK_REF_I),
        .data_sync1_reg_0(data_sync1_reg_1),
        .data_sync1_reg_1(i_common_reset_sync_spi_n_1),
        .resetn_top_sync_o(resetn_top_sync_o));
  common_reset_sync_2 i_common_reset_sync_spi
       (.RESET_N_I(i_common_reset_sync_spi_n_1),
        .RESET_N_I_IBUF(RESET_N_I_IBUF),
        .SPI_CLK_I_IBUF_BUFG(SPI_CLK_I_IBUF_BUFG),
        .out(out));
  common_sync i_common_sync_adc0
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[0]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_3 i_common_sync_adc1
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[1]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_4 i_common_sync_adc10
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[10]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_5 i_common_sync_adc11
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[11]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_6 i_common_sync_adc12
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[12]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_7 i_common_sync_adc13
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[13]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_8 i_common_sync_adc14
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[14]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_9 i_common_sync_adc15
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[15]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_10 i_common_sync_adc16
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[16]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_11 i_common_sync_adc17
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[17]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_12 i_common_sync_adc18
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[18]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_13 i_common_sync_adc19
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[19]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_14 i_common_sync_adc2
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[2]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_15 i_common_sync_adc20
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[20]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_16 i_common_sync_adc21
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[21]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_17 i_common_sync_adc22
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[22]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_18 i_common_sync_adc23
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[23]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_19 i_common_sync_adc24
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[24]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_20 i_common_sync_adc25
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[25]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_21 i_common_sync_adc26
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[26]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_22 i_common_sync_adc27
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[27]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_23 i_common_sync_adc28
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[28]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_24 i_common_sync_adc29
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[29]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_25 i_common_sync_adc3
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[3]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_26 i_common_sync_adc30
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[30]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_27 i_common_sync_adc31
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[31]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_28 i_common_sync_adc32
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[0]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_29 i_common_sync_adc33
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[1]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_30 i_common_sync_adc34
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[2]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_31 i_common_sync_adc35
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[3]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_32 i_common_sync_adc36
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[4]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_33 i_common_sync_adc37
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[5]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_34 i_common_sync_adc38
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[6]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_35 i_common_sync_adc39
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[7]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_36 i_common_sync_adc4
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[4]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_37 i_common_sync_adc40
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[8]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_38 i_common_sync_adc41
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[9]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_39 i_common_sync_adc42
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[10]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_40 i_common_sync_adc43
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[11]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_41 i_common_sync_adc44
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[12]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_42 i_common_sync_adc45
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[13]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_43 i_common_sync_adc46
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[14]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_44 i_common_sync_adc47
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[15]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_45 i_common_sync_adc48
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[16]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_46 i_common_sync_adc49
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[17]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_47 i_common_sync_adc5
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[5]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_48 i_common_sync_adc50
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[18]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_49 i_common_sync_adc51
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[19]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_50 i_common_sync_adc52
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[20]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_51 i_common_sync_adc53
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[21]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_52 i_common_sync_adc54
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[22]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_53 i_common_sync_adc55
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[23]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_54 i_common_sync_adc56
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[24]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_55 i_common_sync_adc57
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[25]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_56 i_common_sync_adc58
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[26]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_57 i_common_sync_adc59
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[27]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_58 i_common_sync_adc6
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[6]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_59 i_common_sync_adc60
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[28]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_60 i_common_sync_adc61
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[29]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_61 i_common_sync_adc62
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[30]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_62 i_common_sync_adc63
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g2_o(amp_gain_g2_o[31]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_63 i_common_sync_adc7
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[7]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_64 i_common_sync_adc8
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[8]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_65 i_common_sync_adc9
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .amp_gain_g1_o(amp_gain_g1_o[9]),
        .data_sync1_reg_0(data_sync1_reg_1));
  common_sync_66 i_common_sync_clk_div_discharge
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_clk_discharge_s(en_clk_discharge_s));
  common_sync_67 i_common_sync_clk_div_stim
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_14),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_clk_stim_s(en_clk_stim_s),
        .out(stim_xen_sync_s));
  common_sync_68 i_common_sync_en_rec_ch0
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[0]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[0]),
        .out(i_common_sync_en_rec_ch0_n_0),
        .\rec_change_g1_reg[0] (\rec_change_g1_reg[31] [0]));
  common_sync_69 i_common_sync_en_rec_ch1
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[1]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[1]),
        .out(i_common_sync_en_rec_ch1_n_0),
        .\rec_change_g1_reg[1] (\rec_change_g1_reg[31] [1]));
  common_sync_70 i_common_sync_en_rec_ch10
       (.CKL_reg(i_common_sync_en_rec_ch2_n_1),
        .CKL_reg_0(i_common_sync_en_rec_ch26_n_1),
        .CKL_reg_1(i_common_sync_en_rec_ch18_n_1),
        .CKL_reg_i_1_0(i_common_sync_en_rec_ch11_n_0),
        .CKL_reg_i_1_1(i_common_sync_en_rec_ch8_n_0),
        .CKL_reg_i_1_2(i_common_sync_en_rec_ch9_n_0),
        .CKL_reg_i_1_3(i_common_sync_en_rec_ch13_n_1),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[10]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_clk_adc1_sync_s(en_clk_adc1_sync_s),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[10]),
        .out(i_common_sync_en_rec_ch10_n_0),
        .\rec_change_g1_reg[10] (\rec_change_g1_reg[31] [10]));
  common_sync_71 i_common_sync_en_rec_ch11
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[2:0]),
        .\adc_idx_reg[2] (i_common_sync_en_rec_ch11_n_2),
        .data_sync1_reg_0(data_sync1_reg_12[11]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[11]),
        .out(i_common_sync_en_rec_ch11_n_0),
        .\rec_change_g1_reg[11] (\rec_change_g1_reg[31] [11]),
        .sample_out_adc1_1d_i_2(i_common_sync_en_rec_ch15_n_2),
        .sample_out_adc1_1d_reg_i_5_0(i_common_sync_en_rec_ch10_n_0),
        .sample_out_adc1_1d_reg_i_5_1(i_common_sync_en_rec_ch9_n_0),
        .sample_out_adc1_1d_reg_i_5_2(i_common_sync_en_rec_ch8_n_0));
  common_sync_72 i_common_sync_en_rec_ch12
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[12]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[12]),
        .out(i_common_sync_en_rec_ch12_n_0),
        .\rec_change_g1_reg[12] (\rec_change_g1_reg[31] [12]));
  common_sync_73 i_common_sync_en_rec_ch13
       (.CKL_reg_i_3(i_common_sync_en_rec_ch12_n_0),
        .CKL_reg_i_3_0(i_common_sync_en_rec_ch15_n_0),
        .CKL_reg_i_3_1(i_common_sync_en_rec_ch14_n_0),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch13_n_1),
        .data_sync1_reg_1(data_sync1_reg_12[13]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[13]),
        .out(i_common_sync_en_rec_ch13_n_0),
        .\rec_change_g1_reg[13] (\rec_change_g1_reg[31] [13]));
  common_sync_74 i_common_sync_en_rec_ch14
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[14]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[14]),
        .out(i_common_sync_en_rec_ch14_n_0),
        .\rec_change_g1_reg[14] (\rec_change_g1_reg[31] [14]));
  common_sync_75 i_common_sync_en_rec_ch15
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[1:0]),
        .data_sync1_reg_0(data_sync1_reg_12[15]),
        .data_sync1_reg_1(i_common_sync_en_rec_ch15_n_2),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[15]),
        .out(i_common_sync_en_rec_ch15_n_0),
        .\rec_change_g1_reg[15] (\rec_change_g1_reg[31] [15]),
        .sample_out_adc1_1d_reg_i_5(i_common_sync_en_rec_ch14_n_0),
        .sample_out_adc1_1d_reg_i_5_0(i_common_sync_en_rec_ch13_n_0),
        .sample_out_adc1_1d_reg_i_5_1(i_common_sync_en_rec_ch12_n_0));
  common_sync_76 i_common_sync_en_rec_ch16
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[16]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[16]),
        .out(i_common_sync_en_rec_ch16_n_0),
        .\rec_change_g1_reg[16] (\rec_change_g1_reg[31] [16]));
  common_sync_77 i_common_sync_en_rec_ch17
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[17]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[17]),
        .out(i_common_sync_en_rec_ch17_n_0),
        .\rec_change_g1_reg[17] (\rec_change_g1_reg[31] [17]));
  common_sync_78 i_common_sync_en_rec_ch18
       (.CKL_reg_i_1(i_common_sync_en_rec_ch19_n_0),
        .CKL_reg_i_1_0(i_common_sync_en_rec_ch16_n_0),
        .CKL_reg_i_1_1(i_common_sync_en_rec_ch17_n_0),
        .CKL_reg_i_1_2(i_common_sync_en_rec_ch21_n_1),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch18_n_1),
        .data_sync1_reg_1(data_sync1_reg_12[18]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[18]),
        .out(i_common_sync_en_rec_ch18_n_0),
        .\rec_change_g1_reg[18] (\rec_change_g1_reg[31] [18]));
  common_sync_79 i_common_sync_en_rec_ch19
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[2:0]),
        .\adc_idx_reg[2] (i_common_sync_en_rec_ch19_n_2),
        .data_sync1_reg_0(data_sync1_reg_12[19]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[19]),
        .out(i_common_sync_en_rec_ch19_n_0),
        .\rec_change_g1_reg[19] (\rec_change_g1_reg[31] [19]),
        .sample_out_adc1_1d_i_2(i_common_sync_en_rec_ch23_n_2),
        .sample_out_adc1_1d_reg_i_4_0(i_common_sync_en_rec_ch18_n_0),
        .sample_out_adc1_1d_reg_i_4_1(i_common_sync_en_rec_ch17_n_0),
        .sample_out_adc1_1d_reg_i_4_2(i_common_sync_en_rec_ch16_n_0));
  common_sync_80 i_common_sync_en_rec_ch2
       (.CKL_reg_i_1(i_common_sync_en_rec_ch3_n_0),
        .CKL_reg_i_1_0(i_common_sync_en_rec_ch0_n_0),
        .CKL_reg_i_1_1(i_common_sync_en_rec_ch1_n_0),
        .CKL_reg_i_1_2(i_common_sync_en_rec_ch5_n_1),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch2_n_1),
        .data_sync1_reg_1(data_sync1_reg_12[2]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[2]),
        .out(i_common_sync_en_rec_ch2_n_0),
        .\rec_change_g1_reg[2] (\rec_change_g1_reg[31] [2]));
  common_sync_81 i_common_sync_en_rec_ch20
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[20]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[20]),
        .out(i_common_sync_en_rec_ch20_n_0),
        .\rec_change_g1_reg[20] (\rec_change_g1_reg[31] [20]));
  common_sync_82 i_common_sync_en_rec_ch21
       (.CKL_reg_i_6(i_common_sync_en_rec_ch20_n_0),
        .CKL_reg_i_6_0(i_common_sync_en_rec_ch23_n_0),
        .CKL_reg_i_6_1(i_common_sync_en_rec_ch22_n_0),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch21_n_1),
        .data_sync1_reg_1(data_sync1_reg_12[21]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[21]),
        .out(i_common_sync_en_rec_ch21_n_0),
        .\rec_change_g1_reg[21] (\rec_change_g1_reg[31] [21]));
  common_sync_83 i_common_sync_en_rec_ch22
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[22]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[22]),
        .out(i_common_sync_en_rec_ch22_n_0),
        .\rec_change_g1_reg[22] (\rec_change_g1_reg[31] [22]));
  common_sync_84 i_common_sync_en_rec_ch23
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[1:0]),
        .data_sync1_reg_0(data_sync1_reg_12[23]),
        .data_sync1_reg_1(i_common_sync_en_rec_ch23_n_2),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[23]),
        .out(i_common_sync_en_rec_ch23_n_0),
        .\rec_change_g1_reg[23] (\rec_change_g1_reg[31] [23]),
        .sample_out_adc1_1d_reg_i_4(i_common_sync_en_rec_ch22_n_0),
        .sample_out_adc1_1d_reg_i_4_0(i_common_sync_en_rec_ch21_n_0),
        .sample_out_adc1_1d_reg_i_4_1(i_common_sync_en_rec_ch20_n_0));
  common_sync_85 i_common_sync_en_rec_ch24
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[24]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[24]),
        .out(i_common_sync_en_rec_ch24_n_0),
        .\rec_change_g1_reg[24] (\rec_change_g1_reg[31] [24]));
  common_sync_86 i_common_sync_en_rec_ch25
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[25]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[25]),
        .out(i_common_sync_en_rec_ch25_n_0),
        .\rec_change_g1_reg[25] (\rec_change_g1_reg[31] [25]));
  common_sync_87 i_common_sync_en_rec_ch26
       (.CKL_reg_i_1(i_common_sync_en_rec_ch27_n_0),
        .CKL_reg_i_1_0(i_common_sync_en_rec_ch24_n_0),
        .CKL_reg_i_1_1(i_common_sync_en_rec_ch25_n_0),
        .CKL_reg_i_1_2(i_common_sync_en_rec_ch29_n_1),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch26_n_1),
        .data_sync1_reg_1(data_sync1_reg_12[26]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[26]),
        .out(i_common_sync_en_rec_ch26_n_0),
        .\rec_change_g1_reg[26] (\rec_change_g1_reg[31] [26]));
  common_sync_88 i_common_sync_en_rec_ch27
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .E(E),
        .adc_idx_o(adc_idx_o),
        .data_sync1_reg_0(data_sync1_reg_12[27]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[27]),
        .imp_adc1_idx2__30(\i_rec_ctrl/imp_adc1_idx2__30 ),
        .\imp_adc1_idx_reg[0] (data_sync1_reg_0),
        .\imp_adc1_idx_reg[0]_0 (\imp_adc2_idx_reg[0] ),
        .\imp_adc1_idx_reg[0]_1 (i_common_sync_en_rec_ch19_n_2),
        .\imp_adc1_idx_reg[0]_2 (i_common_sync_en_rec_ch11_n_2),
        .\imp_adc1_idx_reg[0]_3 (i_common_sync_en_rec_ch3_n_2),
        .out(i_common_sync_en_rec_ch27_n_0),
        .\rec_change_g1_reg[27] (\rec_change_g1_reg[31] [27]),
        .sample_out_adc1_1d_i_2_0(i_common_sync_en_rec_ch31_n_2),
        .sample_out_adc1_1d_reg_i_3_0(i_common_sync_en_rec_ch26_n_0),
        .sample_out_adc1_1d_reg_i_3_1(i_common_sync_en_rec_ch25_n_0),
        .sample_out_adc1_1d_reg_i_3_2(i_common_sync_en_rec_ch24_n_0));
  common_sync_89 i_common_sync_en_rec_ch28
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[28]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[28]),
        .out(i_common_sync_en_rec_ch28_n_0),
        .\rec_change_g1_reg[28] (\rec_change_g1_reg[31] [28]));
  common_sync_90 i_common_sync_en_rec_ch29
       (.CKL_reg_i_5(i_common_sync_en_rec_ch28_n_0),
        .CKL_reg_i_5_0(i_common_sync_en_rec_ch31_n_0),
        .CKL_reg_i_5_1(i_common_sync_en_rec_ch30_n_0),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch29_n_1),
        .data_sync1_reg_1(data_sync1_reg_12[29]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[29]),
        .out(i_common_sync_en_rec_ch29_n_0),
        .\rec_change_g1_reg[29] (\rec_change_g1_reg[31] [29]));
  common_sync_91 i_common_sync_en_rec_ch3
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[2:0]),
        .\adc_idx_reg[2] (i_common_sync_en_rec_ch3_n_2),
        .data_sync1_reg_0(data_sync1_reg_12[3]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[3]),
        .out(i_common_sync_en_rec_ch3_n_0),
        .\rec_change_g1_reg[3] (\rec_change_g1_reg[31] [3]),
        .sample_out_adc1_1d_i_2(i_common_sync_en_rec_ch7_n_2),
        .sample_out_adc1_1d_reg_i_6_0(i_common_sync_en_rec_ch2_n_0),
        .sample_out_adc1_1d_reg_i_6_1(i_common_sync_en_rec_ch1_n_0),
        .sample_out_adc1_1d_reg_i_6_2(i_common_sync_en_rec_ch0_n_0));
  common_sync_92 i_common_sync_en_rec_ch30
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[30]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[30]),
        .out(i_common_sync_en_rec_ch30_n_0),
        .\rec_change_g1_reg[30] (\rec_change_g1_reg[31] [30]));
  common_sync_93 i_common_sync_en_rec_ch31
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[1:0]),
        .data_sync1_reg_0(data_sync1_reg_12[31]),
        .data_sync1_reg_1(i_common_sync_en_rec_ch31_n_2),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[31]),
        .out(i_common_sync_en_rec_ch31_n_0),
        .\rec_change_g1_reg[31] (\rec_change_g1_reg[31] [31]),
        .sample_out_adc1_1d_reg_i_3(i_common_sync_en_rec_ch30_n_0),
        .sample_out_adc1_1d_reg_i_3_0(i_common_sync_en_rec_ch29_n_0),
        .sample_out_adc1_1d_reg_i_3_1(i_common_sync_en_rec_ch28_n_0));
  common_sync_94 i_common_sync_en_rec_ch32
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[0]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[0]),
        .out(i_common_sync_en_rec_ch32_n_0),
        .\rec_change_g2_reg[0] (\rec_change_g2_reg[31] [0]));
  common_sync_95 i_common_sync_en_rec_ch33
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[1]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[1]),
        .out(i_common_sync_en_rec_ch33_n_0),
        .\rec_change_g2_reg[1] (\rec_change_g2_reg[31] [1]));
  common_sync_96 i_common_sync_en_rec_ch34
       (.CKL_reg_i_1__0(i_common_sync_en_rec_ch35_n_0),
        .CKL_reg_i_1__0_0(i_common_sync_en_rec_ch32_n_0),
        .CKL_reg_i_1__0_1(i_common_sync_en_rec_ch33_n_0),
        .CKL_reg_i_1__0_2(i_common_sync_en_rec_ch37_n_1),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch34_n_1),
        .data_sync1_reg_1(data_sync1_reg_11[2]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[2]),
        .out(i_common_sync_en_rec_ch34_n_0),
        .\rec_change_g2_reg[2] (\rec_change_g2_reg[31] [2]));
  common_sync_97 i_common_sync_en_rec_ch35
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[2:0]),
        .\adc_idx_reg[2] (i_common_sync_en_rec_ch35_n_2),
        .data_sync1_reg_0(data_sync1_reg_11[3]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[3]),
        .out(i_common_sync_en_rec_ch35_n_0),
        .\rec_change_g2_reg[3] (\rec_change_g2_reg[31] [3]),
        .sample_out_adc2_1d_i_2(i_common_sync_en_rec_ch39_n_2),
        .sample_out_adc2_1d_reg_i_6_0(i_common_sync_en_rec_ch34_n_0),
        .sample_out_adc2_1d_reg_i_6_1(i_common_sync_en_rec_ch33_n_0),
        .sample_out_adc2_1d_reg_i_6_2(i_common_sync_en_rec_ch32_n_0));
  common_sync_98 i_common_sync_en_rec_ch36
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[4]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[4]),
        .out(i_common_sync_en_rec_ch36_n_0),
        .\rec_change_g2_reg[4] (\rec_change_g2_reg[31] [4]));
  common_sync_99 i_common_sync_en_rec_ch37
       (.CKL_reg_i_3__0(i_common_sync_en_rec_ch36_n_0),
        .CKL_reg_i_3__0_0(i_common_sync_en_rec_ch39_n_0),
        .CKL_reg_i_3__0_1(i_common_sync_en_rec_ch38_n_0),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch37_n_1),
        .data_sync1_reg_1(data_sync1_reg_11[5]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[5]),
        .out(i_common_sync_en_rec_ch37_n_0),
        .\rec_change_g2_reg[5] (\rec_change_g2_reg[31] [5]));
  common_sync_100 i_common_sync_en_rec_ch38
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[6]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[6]),
        .out(i_common_sync_en_rec_ch38_n_0),
        .\rec_change_g2_reg[6] (\rec_change_g2_reg[31] [6]));
  common_sync_101 i_common_sync_en_rec_ch39
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[1:0]),
        .data_sync1_reg_0(data_sync1_reg_11[7]),
        .data_sync1_reg_1(i_common_sync_en_rec_ch39_n_2),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[7]),
        .out(i_common_sync_en_rec_ch39_n_0),
        .\rec_change_g2_reg[7] (\rec_change_g2_reg[31] [7]),
        .sample_out_adc2_1d_reg_i_6(i_common_sync_en_rec_ch38_n_0),
        .sample_out_adc2_1d_reg_i_6_0(i_common_sync_en_rec_ch37_n_0),
        .sample_out_adc2_1d_reg_i_6_1(i_common_sync_en_rec_ch36_n_0));
  common_sync_102 i_common_sync_en_rec_ch4
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[4]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[4]),
        .out(i_common_sync_en_rec_ch4_n_0),
        .\rec_change_g1_reg[4] (\rec_change_g1_reg[31] [4]));
  common_sync_103 i_common_sync_en_rec_ch40
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[8]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[8]),
        .out(i_common_sync_en_rec_ch40_n_0),
        .\rec_change_g2_reg[8] (\rec_change_g2_reg[31] [8]));
  common_sync_104 i_common_sync_en_rec_ch41
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[9]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[9]),
        .out(i_common_sync_en_rec_ch41_n_0),
        .\rec_change_g2_reg[9] (\rec_change_g2_reg[31] [9]));
  common_sync_105 i_common_sync_en_rec_ch42
       (.CKL_reg(i_common_sync_en_rec_ch34_n_1),
        .CKL_reg_0(i_common_sync_en_rec_ch58_n_1),
        .CKL_reg_1(i_common_sync_en_rec_ch50_n_1),
        .CKL_reg_i_1__0_0(i_common_sync_en_rec_ch43_n_0),
        .CKL_reg_i_1__0_1(i_common_sync_en_rec_ch40_n_0),
        .CKL_reg_i_1__0_2(i_common_sync_en_rec_ch41_n_0),
        .CKL_reg_i_1__0_3(i_common_sync_en_rec_ch45_n_1),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[10]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_clk_adc2_sync_s(en_clk_adc2_sync_s),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[10]),
        .out(i_common_sync_en_rec_ch42_n_0),
        .\rec_change_g2_reg[10] (\rec_change_g2_reg[31] [10]));
  common_sync_106 i_common_sync_en_rec_ch43
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[2:0]),
        .\adc_idx_reg[2] (i_common_sync_en_rec_ch43_n_2),
        .data_sync1_reg_0(data_sync1_reg_11[11]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[11]),
        .out(i_common_sync_en_rec_ch43_n_0),
        .\rec_change_g2_reg[11] (\rec_change_g2_reg[31] [11]),
        .sample_out_adc2_1d_i_2(i_common_sync_en_rec_ch47_n_2),
        .sample_out_adc2_1d_reg_i_5_0(i_common_sync_en_rec_ch42_n_0),
        .sample_out_adc2_1d_reg_i_5_1(i_common_sync_en_rec_ch41_n_0),
        .sample_out_adc2_1d_reg_i_5_2(i_common_sync_en_rec_ch40_n_0));
  common_sync_107 i_common_sync_en_rec_ch44
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[12]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[12]),
        .out(i_common_sync_en_rec_ch44_n_0),
        .\rec_change_g2_reg[12] (\rec_change_g2_reg[31] [12]));
  common_sync_108 i_common_sync_en_rec_ch45
       (.CKL_reg_i_2__0(i_common_sync_en_rec_ch44_n_0),
        .CKL_reg_i_2__0_0(i_common_sync_en_rec_ch47_n_0),
        .CKL_reg_i_2__0_1(i_common_sync_en_rec_ch46_n_0),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch45_n_1),
        .data_sync1_reg_1(data_sync1_reg_11[13]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[13]),
        .out(i_common_sync_en_rec_ch45_n_0),
        .\rec_change_g2_reg[13] (\rec_change_g2_reg[31] [13]));
  common_sync_109 i_common_sync_en_rec_ch46
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[14]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[14]),
        .out(i_common_sync_en_rec_ch46_n_0),
        .\rec_change_g2_reg[14] (\rec_change_g2_reg[31] [14]));
  common_sync_110 i_common_sync_en_rec_ch47
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[1:0]),
        .data_sync1_reg_0(data_sync1_reg_11[15]),
        .data_sync1_reg_1(i_common_sync_en_rec_ch47_n_2),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[15]),
        .out(i_common_sync_en_rec_ch47_n_0),
        .\rec_change_g2_reg[15] (\rec_change_g2_reg[31] [15]),
        .sample_out_adc2_1d_reg_i_5(i_common_sync_en_rec_ch46_n_0),
        .sample_out_adc2_1d_reg_i_5_0(i_common_sync_en_rec_ch45_n_0),
        .sample_out_adc2_1d_reg_i_5_1(i_common_sync_en_rec_ch44_n_0));
  common_sync_111 i_common_sync_en_rec_ch48
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[16]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[16]),
        .out(i_common_sync_en_rec_ch48_n_0),
        .\rec_change_g2_reg[16] (\rec_change_g2_reg[31] [16]));
  common_sync_112 i_common_sync_en_rec_ch49
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[17]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[17]),
        .out(i_common_sync_en_rec_ch49_n_0),
        .\rec_change_g2_reg[17] (\rec_change_g2_reg[31] [17]));
  common_sync_113 i_common_sync_en_rec_ch5
       (.CKL_reg_i_4(i_common_sync_en_rec_ch4_n_0),
        .CKL_reg_i_4_0(i_common_sync_en_rec_ch7_n_0),
        .CKL_reg_i_4_1(i_common_sync_en_rec_ch6_n_0),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch5_n_1),
        .data_sync1_reg_1(data_sync1_reg_12[5]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[5]),
        .out(i_common_sync_en_rec_ch5_n_0),
        .\rec_change_g1_reg[5] (\rec_change_g1_reg[31] [5]));
  common_sync_114 i_common_sync_en_rec_ch50
       (.CKL_reg_i_1__0(i_common_sync_en_rec_ch51_n_0),
        .CKL_reg_i_1__0_0(i_common_sync_en_rec_ch48_n_0),
        .CKL_reg_i_1__0_1(i_common_sync_en_rec_ch49_n_0),
        .CKL_reg_i_1__0_2(i_common_sync_en_rec_ch53_n_1),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch50_n_1),
        .data_sync1_reg_1(data_sync1_reg_11[18]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[18]),
        .out(i_common_sync_en_rec_ch50_n_0),
        .\rec_change_g2_reg[18] (\rec_change_g2_reg[31] [18]));
  common_sync_115 i_common_sync_en_rec_ch51
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[2:0]),
        .\adc_idx_reg[2] (i_common_sync_en_rec_ch51_n_2),
        .data_sync1_reg_0(data_sync1_reg_11[19]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[19]),
        .out(i_common_sync_en_rec_ch51_n_0),
        .\rec_change_g2_reg[19] (\rec_change_g2_reg[31] [19]),
        .sample_out_adc2_1d_i_2(i_common_sync_en_rec_ch55_n_2),
        .sample_out_adc2_1d_reg_i_4_0(i_common_sync_en_rec_ch50_n_0),
        .sample_out_adc2_1d_reg_i_4_1(i_common_sync_en_rec_ch49_n_0),
        .sample_out_adc2_1d_reg_i_4_2(i_common_sync_en_rec_ch48_n_0));
  common_sync_116 i_common_sync_en_rec_ch52
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[20]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[20]),
        .out(i_common_sync_en_rec_ch52_n_0),
        .\rec_change_g2_reg[20] (\rec_change_g2_reg[31] [20]));
  common_sync_117 i_common_sync_en_rec_ch53
       (.CKL_reg_i_5__0(i_common_sync_en_rec_ch52_n_0),
        .CKL_reg_i_5__0_0(i_common_sync_en_rec_ch55_n_0),
        .CKL_reg_i_5__0_1(i_common_sync_en_rec_ch54_n_0),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch53_n_1),
        .data_sync1_reg_1(data_sync1_reg_11[21]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[21]),
        .out(i_common_sync_en_rec_ch53_n_0),
        .\rec_change_g2_reg[21] (\rec_change_g2_reg[31] [21]));
  common_sync_118 i_common_sync_en_rec_ch54
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[22]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[22]),
        .out(i_common_sync_en_rec_ch54_n_0),
        .\rec_change_g2_reg[22] (\rec_change_g2_reg[31] [22]));
  common_sync_119 i_common_sync_en_rec_ch55
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[1:0]),
        .data_sync1_reg_0(data_sync1_reg_11[23]),
        .data_sync1_reg_1(i_common_sync_en_rec_ch55_n_2),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[23]),
        .out(i_common_sync_en_rec_ch55_n_0),
        .\rec_change_g2_reg[23] (\rec_change_g2_reg[31] [23]),
        .sample_out_adc2_1d_reg_i_4(i_common_sync_en_rec_ch54_n_0),
        .sample_out_adc2_1d_reg_i_4_0(i_common_sync_en_rec_ch53_n_0),
        .sample_out_adc2_1d_reg_i_4_1(i_common_sync_en_rec_ch52_n_0));
  common_sync_120 i_common_sync_en_rec_ch56
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[24]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[24]),
        .out(i_common_sync_en_rec_ch56_n_0),
        .\rec_change_g2_reg[24] (\rec_change_g2_reg[31] [24]));
  common_sync_121 i_common_sync_en_rec_ch57
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[25]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[25]),
        .out(i_common_sync_en_rec_ch57_n_0),
        .\rec_change_g2_reg[25] (\rec_change_g2_reg[31] [25]));
  common_sync_122 i_common_sync_en_rec_ch58
       (.CKL_reg_i_1__0(i_common_sync_en_rec_ch59_n_0),
        .CKL_reg_i_1__0_0(i_common_sync_en_rec_ch56_n_0),
        .CKL_reg_i_1__0_1(i_common_sync_en_rec_ch57_n_0),
        .CKL_reg_i_1__0_2(i_common_sync_en_rec_ch61_n_1),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch58_n_1),
        .data_sync1_reg_1(data_sync1_reg_11[26]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[26]),
        .out(i_common_sync_en_rec_ch58_n_0),
        .\rec_change_g2_reg[26] (\rec_change_g2_reg[31] [26]));
  common_sync_123 i_common_sync_en_rec_ch59
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_en_o1__1(adc_en_o1__1),
        .adc_idx_o(adc_idx_o),
        .data_sync1_reg_0(data_sync1_reg_5),
        .data_sync1_reg_1(data_sync1_reg_11[27]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[27]),
        .imp_adc1_idx2__30(\i_rec_ctrl/imp_adc1_idx2__30 ),
        .imp_adc2_idx2__30(\i_rec_ctrl/imp_adc2_idx2__30 ),
        .\imp_adc2_idx_reg[0] (data_sync1_reg_0),
        .\imp_adc2_idx_reg[0]_0 (\imp_adc2_idx_reg[0] ),
        .\imp_adc2_idx_reg[0]_1 (i_common_sync_en_rec_ch51_n_2),
        .\imp_adc2_idx_reg[0]_2 (i_common_sync_en_rec_ch43_n_2),
        .\imp_adc2_idx_reg[0]_3 (i_common_sync_en_rec_ch35_n_2),
        .out(i_common_sync_en_rec_ch59_n_0),
        .\rec_change_g2_reg[27] (\rec_change_g2_reg[31] [27]),
        .sample_out_adc2_1d_i_2_0(i_common_sync_en_rec_ch63_n_2),
        .sample_out_adc2_1d_reg_i_3_0(i_common_sync_en_rec_ch58_n_0),
        .sample_out_adc2_1d_reg_i_3_1(i_common_sync_en_rec_ch57_n_0),
        .sample_out_adc2_1d_reg_i_3_2(i_common_sync_en_rec_ch56_n_0));
  common_sync_124 i_common_sync_en_rec_ch6
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[6]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[6]),
        .out(i_common_sync_en_rec_ch6_n_0),
        .\rec_change_g1_reg[6] (\rec_change_g1_reg[31] [6]));
  common_sync_125 i_common_sync_en_rec_ch60
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[28]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[28]),
        .out(i_common_sync_en_rec_ch60_n_0),
        .\rec_change_g2_reg[28] (\rec_change_g2_reg[31] [28]));
  common_sync_126 i_common_sync_en_rec_ch61
       (.CKL_reg_i_4__0(i_common_sync_en_rec_ch60_n_0),
        .CKL_reg_i_4__0_0(i_common_sync_en_rec_ch63_n_0),
        .CKL_reg_i_4__0_1(i_common_sync_en_rec_ch62_n_0),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(i_common_sync_en_rec_ch61_n_1),
        .data_sync1_reg_1(data_sync1_reg_11[29]),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[29]),
        .out(i_common_sync_en_rec_ch61_n_0),
        .\rec_change_g2_reg[29] (\rec_change_g2_reg[31] [29]));
  common_sync_127 i_common_sync_en_rec_ch62
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_11[30]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[30]),
        .out(i_common_sync_en_rec_ch62_n_0),
        .\rec_change_g2_reg[30] (\rec_change_g2_reg[31] [30]));
  common_sync_128 i_common_sync_en_rec_ch63
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[1:0]),
        .data_sync1_reg_0(data_sync1_reg_11[31]),
        .data_sync1_reg_1(i_common_sync_en_rec_ch63_n_2),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g2_o(en_rec_ch_g2_o[31]),
        .out(i_common_sync_en_rec_ch63_n_0),
        .\rec_change_g2_reg[31] (\rec_change_g2_reg[31] [31]),
        .sample_out_adc2_1d_reg_i_3(i_common_sync_en_rec_ch62_n_0),
        .sample_out_adc2_1d_reg_i_3_0(i_common_sync_en_rec_ch61_n_0),
        .sample_out_adc2_1d_reg_i_3_1(i_common_sync_en_rec_ch60_n_0));
  common_sync_129 i_common_sync_en_rec_ch7
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[1:0]),
        .data_sync1_reg_0(data_sync1_reg_12[7]),
        .data_sync1_reg_1(i_common_sync_en_rec_ch7_n_2),
        .data_sync1_reg_2(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[7]),
        .out(i_common_sync_en_rec_ch7_n_0),
        .\rec_change_g1_reg[7] (\rec_change_g1_reg[31] [7]),
        .sample_out_adc1_1d_reg_i_6(i_common_sync_en_rec_ch6_n_0),
        .sample_out_adc1_1d_reg_i_6_0(i_common_sync_en_rec_ch5_n_0),
        .sample_out_adc1_1d_reg_i_6_1(i_common_sync_en_rec_ch4_n_0));
  common_sync_130 i_common_sync_en_rec_ch8
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[8]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[8]),
        .out(i_common_sync_en_rec_ch8_n_0),
        .\rec_change_g1_reg[8] (\rec_change_g1_reg[31] [8]));
  common_sync_131 i_common_sync_en_rec_ch9
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .data_sync1_reg_0(data_sync1_reg_12[9]),
        .data_sync1_reg_1(data_sync1_reg_1),
        .en_rec_ch_g1_o(en_rec_ch_g1_o[9]),
        .out(i_common_sync_en_rec_ch9_n_0),
        .\rec_change_g1_reg[9] (\rec_change_g1_reg[31] [9]));
  common_sync_132 i_common_sync_err
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .ERR_CRC_O(ERR_CRC_O),
        .data_sync1_reg_0(data_sync1_reg_1),
        .error_s(error_s));
  common_sync_133 i_common_sync_err_stim
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .ERR_STIM_O(ERR_STIM_O),
        .data_sync1_reg_0(data_sync1_reg_1),
        .err_stim_s(err_stim_s));
  common_sync_134 i_common_sync_rec_en
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .adc_idx_o(adc_idx_o[0]),
        .data_sync1_reg_0(data_sync1_reg_2),
        .data_sync1_reg_1(data_sync1_reg_3),
        .data_sync1_reg_2(data_sync1_reg_4),
        .data_sync1_reg_3(data_sync1_reg_8),
        .data_sync1_reg_4(data_sync1_reg_9),
        .data_sync1_reg_5(data_sync1_reg_13),
        .data_sync1_reg_6(data_sync1_reg_1),
        .\en_g1_1d_reg[0] (i_common_sync_en_rec_ch0_n_0),
        .\en_g1_1d_reg[10] (i_common_sync_en_rec_ch10_n_0),
        .\en_g1_1d_reg[11] (i_common_sync_en_rec_ch11_n_0),
        .\en_g1_1d_reg[12] (i_common_sync_en_rec_ch12_n_0),
        .\en_g1_1d_reg[13] (i_common_sync_en_rec_ch13_n_0),
        .\en_g1_1d_reg[14] (i_common_sync_en_rec_ch14_n_0),
        .\en_g1_1d_reg[15] (i_common_sync_en_rec_ch15_n_0),
        .\en_g1_1d_reg[16] (i_common_sync_en_rec_ch16_n_0),
        .\en_g1_1d_reg[17] (i_common_sync_en_rec_ch17_n_0),
        .\en_g1_1d_reg[18] (i_common_sync_en_rec_ch18_n_0),
        .\en_g1_1d_reg[19] (i_common_sync_en_rec_ch19_n_0),
        .\en_g1_1d_reg[1] (i_common_sync_en_rec_ch1_n_0),
        .\en_g1_1d_reg[20] (i_common_sync_en_rec_ch20_n_0),
        .\en_g1_1d_reg[21] (i_common_sync_en_rec_ch21_n_0),
        .\en_g1_1d_reg[22] (i_common_sync_en_rec_ch22_n_0),
        .\en_g1_1d_reg[23] (i_common_sync_en_rec_ch23_n_0),
        .\en_g1_1d_reg[24] (i_common_sync_en_rec_ch24_n_0),
        .\en_g1_1d_reg[25] (i_common_sync_en_rec_ch25_n_0),
        .\en_g1_1d_reg[26] (i_common_sync_en_rec_ch26_n_0),
        .\en_g1_1d_reg[27] (i_common_sync_en_rec_ch27_n_0),
        .\en_g1_1d_reg[28] (i_common_sync_en_rec_ch28_n_0),
        .\en_g1_1d_reg[29] (i_common_sync_en_rec_ch29_n_0),
        .\en_g1_1d_reg[2] (i_common_sync_en_rec_ch2_n_0),
        .\en_g1_1d_reg[30] (i_common_sync_en_rec_ch30_n_0),
        .\en_g1_1d_reg[31] (i_common_sync_en_rec_ch31_n_0),
        .\en_g1_1d_reg[3] (i_common_sync_en_rec_ch3_n_0),
        .\en_g1_1d_reg[4] (i_common_sync_en_rec_ch4_n_0),
        .\en_g1_1d_reg[5] (i_common_sync_en_rec_ch5_n_0),
        .\en_g1_1d_reg[6] (i_common_sync_en_rec_ch6_n_0),
        .\en_g1_1d_reg[7] (i_common_sync_en_rec_ch7_n_0),
        .\en_g1_1d_reg[8] (i_common_sync_en_rec_ch8_n_0),
        .\en_g1_1d_reg[9] (i_common_sync_en_rec_ch9_n_0),
        .\en_g2_1d_reg[0] (i_common_sync_en_rec_ch32_n_0),
        .\en_g2_1d_reg[10] (i_common_sync_en_rec_ch42_n_0),
        .\en_g2_1d_reg[11] (i_common_sync_en_rec_ch43_n_0),
        .\en_g2_1d_reg[12] (i_common_sync_en_rec_ch44_n_0),
        .\en_g2_1d_reg[13] (i_common_sync_en_rec_ch45_n_0),
        .\en_g2_1d_reg[14] (i_common_sync_en_rec_ch46_n_0),
        .\en_g2_1d_reg[15] (i_common_sync_en_rec_ch47_n_0),
        .\en_g2_1d_reg[16] (i_common_sync_en_rec_ch48_n_0),
        .\en_g2_1d_reg[17] (i_common_sync_en_rec_ch49_n_0),
        .\en_g2_1d_reg[18] (i_common_sync_en_rec_ch50_n_0),
        .\en_g2_1d_reg[19] (i_common_sync_en_rec_ch51_n_0),
        .\en_g2_1d_reg[1] (i_common_sync_en_rec_ch33_n_0),
        .\en_g2_1d_reg[20] (i_common_sync_en_rec_ch52_n_0),
        .\en_g2_1d_reg[21] (i_common_sync_en_rec_ch53_n_0),
        .\en_g2_1d_reg[22] (i_common_sync_en_rec_ch54_n_0),
        .\en_g2_1d_reg[23] (i_common_sync_en_rec_ch55_n_0),
        .\en_g2_1d_reg[24] (i_common_sync_en_rec_ch56_n_0),
        .\en_g2_1d_reg[25] (i_common_sync_en_rec_ch57_n_0),
        .\en_g2_1d_reg[26] (i_common_sync_en_rec_ch58_n_0),
        .\en_g2_1d_reg[27] (i_common_sync_en_rec_ch59_n_0),
        .\en_g2_1d_reg[28] (i_common_sync_en_rec_ch60_n_0),
        .\en_g2_1d_reg[29] (i_common_sync_en_rec_ch61_n_0),
        .\en_g2_1d_reg[2] (i_common_sync_en_rec_ch34_n_0),
        .\en_g2_1d_reg[30] (i_common_sync_en_rec_ch62_n_0),
        .\en_g2_1d_reg[31] (i_common_sync_en_rec_ch63_n_0),
        .\en_g2_1d_reg[3] (i_common_sync_en_rec_ch35_n_0),
        .\en_g2_1d_reg[4] (i_common_sync_en_rec_ch36_n_0),
        .\en_g2_1d_reg[5] (i_common_sync_en_rec_ch37_n_0),
        .\en_g2_1d_reg[6] (i_common_sync_en_rec_ch38_n_0),
        .\en_g2_1d_reg[7] (i_common_sync_en_rec_ch39_n_0),
        .\en_g2_1d_reg[8] (i_common_sync_en_rec_ch40_n_0),
        .\en_g2_1d_reg[9] (i_common_sync_en_rec_ch41_n_0),
        .imp_adc1_idx2__30(\i_rec_ctrl/imp_adc1_idx2__30 ),
        .imp_adc1_idx__0(imp_adc1_idx__0),
        .imp_adc2_idx2__30(\i_rec_ctrl/imp_adc2_idx2__30 ),
        .out(data_sync1_reg_0),
        .rec_en_s(rec_en_s),
        .sample_out_adc2_1d_reg(sample_out_adc2_1d_reg));
  common_sync_135 i_common_sync_stim0
       (.data_sync0_reg_0(data_sync0_reg),
        .data_sync1_reg_0(data_sync1_reg_1),
        .out(stim_mask_en0_sync_s),
        .stim_mask_en_o(stim_mask_en_o[0]));
  common_sync_136 i_common_sync_stim1
       (.\FSM_onehot_stim_discharge_reg[1] (stim_mask_en2_sync_s),
        .\FSM_onehot_stim_discharge_reg[1]_0 (stim_mask_en7_sync_s),
        .\FSM_onehot_stim_discharge_reg[1]_1 (stim_mask_en0_sync_s),
        .\FSM_onehot_stim_discharge_reg[1]_2 (i_common_sync_stim4_n_1),
        .\FSM_onehot_stim_discharge_reg[2] (\FSM_onehot_stim_discharge_reg[2] ),
        .data_sync0_reg_0(data_sync0_reg),
        .data_sync1_reg_0(data_sync1_reg_6),
        .data_sync1_reg_1(data_sync1_reg_7),
        .data_sync1_reg_2(data_sync1_reg_1),
        .out(stim_mask_en1_sync_s),
        .stim_mask_en_o(stim_mask_en_o[1]));
  common_sync_137 i_common_sync_stim2
       (.data_sync0_reg_0(data_sync0_reg),
        .data_sync1_reg_0(data_sync1_reg_1),
        .out(stim_mask_en2_sync_s),
        .stim_mask_en_o(stim_mask_en_o[2]));
  common_sync_138 i_common_sync_stim3
       (.data_sync0_reg_0(data_sync0_reg),
        .data_sync1_reg_0(data_sync1_reg_1),
        .out(stim_mask_en3_sync_s),
        .stim_mask_en_o(stim_mask_en_o[3]));
  common_sync_139 i_common_sync_stim4
       (.\FSM_onehot_stim_discharge_reg[1] (stim_mask_en3_sync_s),
        .\FSM_onehot_stim_discharge_reg[1]_0 (stim_mask_en6_sync_s),
        .\FSM_onehot_stim_discharge_reg[1]_1 (stim_mask_en5_sync_s),
        .data_sync0_reg_0(data_sync0_reg),
        .data_sync1_reg_0(data_sync1_reg_10),
        .data_sync1_reg_1(i_common_sync_stim4_n_1),
        .data_sync1_reg_2(data_sync1_reg_1),
        .err_stim_s(err_stim_s),
        .\imp_adc1_idx[6]_i_4 (i_common_sync_stim6_n_1),
        .\imp_adc1_idx[6]_i_8_0 (stim_mask_en2_sync_s),
        .\imp_adc1_idx[6]_i_8_1 (stim_mask_en1_sync_s),
        .out(stim_xen_sync_s),
        .stim_mask_en_o(stim_mask_en_o[4]));
  common_sync_140 i_common_sync_stim5
       (.data_sync0_reg_0(data_sync0_reg),
        .data_sync1_reg_0(data_sync1_reg_1),
        .out(stim_mask_en5_sync_s),
        .stim_mask_en_o(stim_mask_en_o[5]));
  common_sync_141 i_common_sync_stim6
       (.data_sync0_reg_0(data_sync0_reg),
        .data_sync1_reg_0(i_common_sync_stim6_n_1),
        .data_sync1_reg_1(data_sync1_reg_1),
        .\imp_adc1_idx[6]_i_8 (stim_mask_en0_sync_s),
        .\imp_adc1_idx[6]_i_8_0 (stim_mask_en7_sync_s),
        .\imp_adc1_idx[6]_i_8_1 (stim_mask_en5_sync_s),
        .out(stim_mask_en6_sync_s),
        .stim_mask_en_o(stim_mask_en_o[6]));
  common_sync_142 i_common_sync_stim7
       (.data_sync0_reg_0(data_sync0_reg),
        .data_sync1_reg_0(data_sync1_reg_1),
        .out(stim_mask_en7_sync_s),
        .stim_mask_en_o(stim_mask_en_o[7]));
  common_sync_143 i_common_sync_stim_xen
       (.CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .STIM_XEN_I(STIM_XEN_I),
        .data_sync1_reg_0(data_sync1_reg_1),
        .out(stim_xen_sync_s));
endmodule

(* TOP_CLKDIV_W = "12" *) 
(* NotValidForBitStream *)
module w_icons_top
   (CLK_REF_I,
    RESET_N_I,
    STIM_XEN_I,
    ERR_CRC_O,
    ERR_STIM_O,
    SPI_CLK_I,
    SPI_CS_I,
    SPI_MOSI_I,
    SPI_MISO_O,
    CLK_REC_O,
    ADC_EN_O,
    ADC1_OUT_O,
    ADC2_OUT_O);
  input CLK_REF_I;
  input RESET_N_I;
  input STIM_XEN_I;
  output ERR_CRC_O;
  output ERR_STIM_O;
  input SPI_CLK_I;
  input SPI_CS_I;
  input SPI_MOSI_I;
  output SPI_MISO_O;
  output CLK_REC_O;
  output ADC_EN_O;
  output ADC1_OUT_O;
  output ADC2_OUT_O;

  wire ADC1_OUT_O;
  wire ADC1_OUT_O_OBUF;
  wire ADC2_OUT_O;
  wire ADC2_OUT_O_OBUF;
  wire ADC_EN_O;
  wire ADC_EN_O_OBUF;
  wire CLK_REC_O;
  wire CLK_REC_O_OBUF;
  wire CLK_REC_O_OBUF_BUFG;
  wire CLK_REF_I;
  wire CLK_REF_I_IBUF;
  wire CLK_REF_I_IBUF_BUFG;
  wire ERR_CRC_O;
  wire ERR_STIM_O;
  wire RESET_N_I;
  wire RESET_N_I_IBUF;
  wire SPI_CLK_I;
  wire SPI_CLK_I_IBUF;
  wire SPI_CLK_I_IBUF_BUFG;
  wire SPI_CS_I;
  wire SPI_MISO_O;
  wire SPI_MISO_O_OBUF;
  wire SPI_MISO_O_TRI;
  wire SPI_MOSI_I;
  wire SPI_MOSI_I_IBUF;
  wire STIM_XEN_I;
  wire STIM_XEN_I_IBUF;
  wire [4:0]adc_idx_s;
  wire adc_res1_s;
  wire adc_res2_s;
  wire clk_adc1_gated_s;
  wire clk_adc1_gated_s_BUFG;
  wire clk_adc2_gated_s;
  wire clk_adc2_gated_s_BUFG;
  wire clk_discharge_main_s;
  wire i_rec_stim64ch_macro_n_0;
  wire i_rec_stim64ch_macro_n_1;
  wire i_rec_stim64ch_macro_n_10;
  wire i_rec_stim64ch_macro_n_100;
  wire i_rec_stim64ch_macro_n_101;
  wire i_rec_stim64ch_macro_n_102;
  wire i_rec_stim64ch_macro_n_103;
  wire i_rec_stim64ch_macro_n_104;
  wire i_rec_stim64ch_macro_n_105;
  wire i_rec_stim64ch_macro_n_106;
  wire i_rec_stim64ch_macro_n_107;
  wire i_rec_stim64ch_macro_n_108;
  wire i_rec_stim64ch_macro_n_109;
  wire i_rec_stim64ch_macro_n_11;
  wire i_rec_stim64ch_macro_n_110;
  wire i_rec_stim64ch_macro_n_111;
  wire i_rec_stim64ch_macro_n_112;
  wire i_rec_stim64ch_macro_n_113;
  wire i_rec_stim64ch_macro_n_114;
  wire i_rec_stim64ch_macro_n_115;
  wire i_rec_stim64ch_macro_n_116;
  wire i_rec_stim64ch_macro_n_117;
  wire i_rec_stim64ch_macro_n_118;
  wire i_rec_stim64ch_macro_n_119;
  wire i_rec_stim64ch_macro_n_12;
  wire i_rec_stim64ch_macro_n_120;
  wire i_rec_stim64ch_macro_n_121;
  wire i_rec_stim64ch_macro_n_122;
  wire i_rec_stim64ch_macro_n_123;
  wire i_rec_stim64ch_macro_n_124;
  wire i_rec_stim64ch_macro_n_125;
  wire i_rec_stim64ch_macro_n_126;
  wire i_rec_stim64ch_macro_n_127;
  wire i_rec_stim64ch_macro_n_128;
  wire i_rec_stim64ch_macro_n_129;
  wire i_rec_stim64ch_macro_n_13;
  wire i_rec_stim64ch_macro_n_130;
  wire i_rec_stim64ch_macro_n_131;
  wire i_rec_stim64ch_macro_n_132;
  wire i_rec_stim64ch_macro_n_133;
  wire i_rec_stim64ch_macro_n_134;
  wire i_rec_stim64ch_macro_n_135;
  wire i_rec_stim64ch_macro_n_136;
  wire i_rec_stim64ch_macro_n_137;
  wire i_rec_stim64ch_macro_n_138;
  wire i_rec_stim64ch_macro_n_139;
  wire i_rec_stim64ch_macro_n_14;
  wire i_rec_stim64ch_macro_n_140;
  wire i_rec_stim64ch_macro_n_141;
  wire i_rec_stim64ch_macro_n_142;
  wire i_rec_stim64ch_macro_n_143;
  wire i_rec_stim64ch_macro_n_144;
  wire i_rec_stim64ch_macro_n_145;
  wire i_rec_stim64ch_macro_n_146;
  wire i_rec_stim64ch_macro_n_147;
  wire i_rec_stim64ch_macro_n_148;
  wire i_rec_stim64ch_macro_n_149;
  wire i_rec_stim64ch_macro_n_15;
  wire i_rec_stim64ch_macro_n_150;
  wire i_rec_stim64ch_macro_n_151;
  wire i_rec_stim64ch_macro_n_152;
  wire i_rec_stim64ch_macro_n_153;
  wire i_rec_stim64ch_macro_n_154;
  wire i_rec_stim64ch_macro_n_155;
  wire i_rec_stim64ch_macro_n_156;
  wire i_rec_stim64ch_macro_n_157;
  wire i_rec_stim64ch_macro_n_158;
  wire i_rec_stim64ch_macro_n_159;
  wire i_rec_stim64ch_macro_n_16;
  wire i_rec_stim64ch_macro_n_160;
  wire i_rec_stim64ch_macro_n_161;
  wire i_rec_stim64ch_macro_n_162;
  wire i_rec_stim64ch_macro_n_163;
  wire i_rec_stim64ch_macro_n_164;
  wire i_rec_stim64ch_macro_n_165;
  wire i_rec_stim64ch_macro_n_166;
  wire i_rec_stim64ch_macro_n_167;
  wire i_rec_stim64ch_macro_n_168;
  wire i_rec_stim64ch_macro_n_169;
  wire i_rec_stim64ch_macro_n_17;
  wire i_rec_stim64ch_macro_n_170;
  wire i_rec_stim64ch_macro_n_171;
  wire i_rec_stim64ch_macro_n_172;
  wire i_rec_stim64ch_macro_n_173;
  wire i_rec_stim64ch_macro_n_174;
  wire i_rec_stim64ch_macro_n_175;
  wire i_rec_stim64ch_macro_n_176;
  wire i_rec_stim64ch_macro_n_177;
  wire i_rec_stim64ch_macro_n_178;
  wire i_rec_stim64ch_macro_n_179;
  wire i_rec_stim64ch_macro_n_18;
  wire i_rec_stim64ch_macro_n_180;
  wire i_rec_stim64ch_macro_n_181;
  wire i_rec_stim64ch_macro_n_182;
  wire i_rec_stim64ch_macro_n_183;
  wire i_rec_stim64ch_macro_n_184;
  wire i_rec_stim64ch_macro_n_185;
  wire i_rec_stim64ch_macro_n_186;
  wire i_rec_stim64ch_macro_n_187;
  wire i_rec_stim64ch_macro_n_188;
  wire i_rec_stim64ch_macro_n_189;
  wire i_rec_stim64ch_macro_n_19;
  wire i_rec_stim64ch_macro_n_190;
  wire i_rec_stim64ch_macro_n_191;
  wire i_rec_stim64ch_macro_n_192;
  wire i_rec_stim64ch_macro_n_193;
  wire i_rec_stim64ch_macro_n_194;
  wire i_rec_stim64ch_macro_n_195;
  wire i_rec_stim64ch_macro_n_196;
  wire i_rec_stim64ch_macro_n_197;
  wire i_rec_stim64ch_macro_n_198;
  wire i_rec_stim64ch_macro_n_199;
  wire i_rec_stim64ch_macro_n_2;
  wire i_rec_stim64ch_macro_n_20;
  wire i_rec_stim64ch_macro_n_200;
  wire i_rec_stim64ch_macro_n_201;
  wire i_rec_stim64ch_macro_n_202;
  wire i_rec_stim64ch_macro_n_203;
  wire i_rec_stim64ch_macro_n_204;
  wire i_rec_stim64ch_macro_n_205;
  wire i_rec_stim64ch_macro_n_206;
  wire i_rec_stim64ch_macro_n_207;
  wire i_rec_stim64ch_macro_n_208;
  wire i_rec_stim64ch_macro_n_209;
  wire i_rec_stim64ch_macro_n_21;
  wire i_rec_stim64ch_macro_n_210;
  wire i_rec_stim64ch_macro_n_211;
  wire i_rec_stim64ch_macro_n_212;
  wire i_rec_stim64ch_macro_n_213;
  wire i_rec_stim64ch_macro_n_214;
  wire i_rec_stim64ch_macro_n_215;
  wire i_rec_stim64ch_macro_n_216;
  wire i_rec_stim64ch_macro_n_217;
  wire i_rec_stim64ch_macro_n_218;
  wire i_rec_stim64ch_macro_n_219;
  wire i_rec_stim64ch_macro_n_22;
  wire i_rec_stim64ch_macro_n_220;
  wire i_rec_stim64ch_macro_n_221;
  wire i_rec_stim64ch_macro_n_222;
  wire i_rec_stim64ch_macro_n_223;
  wire i_rec_stim64ch_macro_n_224;
  wire i_rec_stim64ch_macro_n_225;
  wire i_rec_stim64ch_macro_n_226;
  wire i_rec_stim64ch_macro_n_227;
  wire i_rec_stim64ch_macro_n_228;
  wire i_rec_stim64ch_macro_n_229;
  wire i_rec_stim64ch_macro_n_23;
  wire i_rec_stim64ch_macro_n_230;
  wire i_rec_stim64ch_macro_n_231;
  wire i_rec_stim64ch_macro_n_232;
  wire i_rec_stim64ch_macro_n_233;
  wire i_rec_stim64ch_macro_n_234;
  wire i_rec_stim64ch_macro_n_235;
  wire i_rec_stim64ch_macro_n_236;
  wire i_rec_stim64ch_macro_n_237;
  wire i_rec_stim64ch_macro_n_238;
  wire i_rec_stim64ch_macro_n_239;
  wire i_rec_stim64ch_macro_n_24;
  wire i_rec_stim64ch_macro_n_240;
  wire i_rec_stim64ch_macro_n_241;
  wire i_rec_stim64ch_macro_n_242;
  wire i_rec_stim64ch_macro_n_243;
  wire i_rec_stim64ch_macro_n_244;
  wire i_rec_stim64ch_macro_n_245;
  wire i_rec_stim64ch_macro_n_246;
  wire i_rec_stim64ch_macro_n_247;
  wire i_rec_stim64ch_macro_n_248;
  wire i_rec_stim64ch_macro_n_249;
  wire i_rec_stim64ch_macro_n_25;
  wire i_rec_stim64ch_macro_n_250;
  wire i_rec_stim64ch_macro_n_251;
  wire i_rec_stim64ch_macro_n_252;
  wire i_rec_stim64ch_macro_n_253;
  wire i_rec_stim64ch_macro_n_254;
  wire i_rec_stim64ch_macro_n_255;
  wire i_rec_stim64ch_macro_n_256;
  wire i_rec_stim64ch_macro_n_257;
  wire i_rec_stim64ch_macro_n_258;
  wire i_rec_stim64ch_macro_n_259;
  wire i_rec_stim64ch_macro_n_26;
  wire i_rec_stim64ch_macro_n_260;
  wire i_rec_stim64ch_macro_n_261;
  wire i_rec_stim64ch_macro_n_262;
  wire i_rec_stim64ch_macro_n_263;
  wire i_rec_stim64ch_macro_n_264;
  wire i_rec_stim64ch_macro_n_265;
  wire i_rec_stim64ch_macro_n_266;
  wire i_rec_stim64ch_macro_n_267;
  wire i_rec_stim64ch_macro_n_268;
  wire i_rec_stim64ch_macro_n_269;
  wire i_rec_stim64ch_macro_n_27;
  wire i_rec_stim64ch_macro_n_270;
  wire i_rec_stim64ch_macro_n_271;
  wire i_rec_stim64ch_macro_n_272;
  wire i_rec_stim64ch_macro_n_273;
  wire i_rec_stim64ch_macro_n_274;
  wire i_rec_stim64ch_macro_n_276;
  wire i_rec_stim64ch_macro_n_277;
  wire i_rec_stim64ch_macro_n_278;
  wire i_rec_stim64ch_macro_n_279;
  wire i_rec_stim64ch_macro_n_28;
  wire i_rec_stim64ch_macro_n_280;
  wire i_rec_stim64ch_macro_n_281;
  wire i_rec_stim64ch_macro_n_282;
  wire i_rec_stim64ch_macro_n_283;
  wire i_rec_stim64ch_macro_n_284;
  wire i_rec_stim64ch_macro_n_285;
  wire i_rec_stim64ch_macro_n_286;
  wire i_rec_stim64ch_macro_n_287;
  wire i_rec_stim64ch_macro_n_288;
  wire i_rec_stim64ch_macro_n_289;
  wire i_rec_stim64ch_macro_n_29;
  wire i_rec_stim64ch_macro_n_290;
  wire i_rec_stim64ch_macro_n_291;
  wire i_rec_stim64ch_macro_n_292;
  wire i_rec_stim64ch_macro_n_293;
  wire i_rec_stim64ch_macro_n_294;
  wire i_rec_stim64ch_macro_n_295;
  wire i_rec_stim64ch_macro_n_296;
  wire i_rec_stim64ch_macro_n_297;
  wire i_rec_stim64ch_macro_n_298;
  wire i_rec_stim64ch_macro_n_299;
  wire i_rec_stim64ch_macro_n_3;
  wire i_rec_stim64ch_macro_n_30;
  wire i_rec_stim64ch_macro_n_300;
  wire i_rec_stim64ch_macro_n_301;
  wire i_rec_stim64ch_macro_n_302;
  wire i_rec_stim64ch_macro_n_303;
  wire i_rec_stim64ch_macro_n_304;
  wire i_rec_stim64ch_macro_n_305;
  wire i_rec_stim64ch_macro_n_306;
  wire i_rec_stim64ch_macro_n_307;
  wire i_rec_stim64ch_macro_n_308;
  wire i_rec_stim64ch_macro_n_309;
  wire i_rec_stim64ch_macro_n_31;
  wire i_rec_stim64ch_macro_n_310;
  wire i_rec_stim64ch_macro_n_311;
  wire i_rec_stim64ch_macro_n_312;
  wire i_rec_stim64ch_macro_n_313;
  wire i_rec_stim64ch_macro_n_314;
  wire i_rec_stim64ch_macro_n_315;
  wire i_rec_stim64ch_macro_n_316;
  wire i_rec_stim64ch_macro_n_317;
  wire i_rec_stim64ch_macro_n_318;
  wire i_rec_stim64ch_macro_n_319;
  wire i_rec_stim64ch_macro_n_32;
  wire i_rec_stim64ch_macro_n_320;
  wire i_rec_stim64ch_macro_n_321;
  wire i_rec_stim64ch_macro_n_322;
  wire i_rec_stim64ch_macro_n_323;
  wire i_rec_stim64ch_macro_n_324;
  wire i_rec_stim64ch_macro_n_325;
  wire i_rec_stim64ch_macro_n_326;
  wire i_rec_stim64ch_macro_n_327;
  wire i_rec_stim64ch_macro_n_328;
  wire i_rec_stim64ch_macro_n_329;
  wire i_rec_stim64ch_macro_n_33;
  wire i_rec_stim64ch_macro_n_330;
  wire i_rec_stim64ch_macro_n_331;
  wire i_rec_stim64ch_macro_n_332;
  wire i_rec_stim64ch_macro_n_333;
  wire i_rec_stim64ch_macro_n_334;
  wire i_rec_stim64ch_macro_n_335;
  wire i_rec_stim64ch_macro_n_336;
  wire i_rec_stim64ch_macro_n_337;
  wire i_rec_stim64ch_macro_n_338;
  wire i_rec_stim64ch_macro_n_339;
  wire i_rec_stim64ch_macro_n_34;
  wire i_rec_stim64ch_macro_n_340;
  wire i_rec_stim64ch_macro_n_341;
  wire i_rec_stim64ch_macro_n_342;
  wire i_rec_stim64ch_macro_n_343;
  wire i_rec_stim64ch_macro_n_344;
  wire i_rec_stim64ch_macro_n_345;
  wire i_rec_stim64ch_macro_n_346;
  wire i_rec_stim64ch_macro_n_347;
  wire i_rec_stim64ch_macro_n_348;
  wire i_rec_stim64ch_macro_n_349;
  wire i_rec_stim64ch_macro_n_35;
  wire i_rec_stim64ch_macro_n_350;
  wire i_rec_stim64ch_macro_n_351;
  wire i_rec_stim64ch_macro_n_352;
  wire i_rec_stim64ch_macro_n_353;
  wire i_rec_stim64ch_macro_n_354;
  wire i_rec_stim64ch_macro_n_355;
  wire i_rec_stim64ch_macro_n_356;
  wire i_rec_stim64ch_macro_n_357;
  wire i_rec_stim64ch_macro_n_358;
  wire i_rec_stim64ch_macro_n_359;
  wire i_rec_stim64ch_macro_n_36;
  wire i_rec_stim64ch_macro_n_360;
  wire i_rec_stim64ch_macro_n_361;
  wire i_rec_stim64ch_macro_n_362;
  wire i_rec_stim64ch_macro_n_363;
  wire i_rec_stim64ch_macro_n_364;
  wire i_rec_stim64ch_macro_n_365;
  wire i_rec_stim64ch_macro_n_366;
  wire i_rec_stim64ch_macro_n_367;
  wire i_rec_stim64ch_macro_n_368;
  wire i_rec_stim64ch_macro_n_369;
  wire i_rec_stim64ch_macro_n_37;
  wire i_rec_stim64ch_macro_n_370;
  wire i_rec_stim64ch_macro_n_371;
  wire i_rec_stim64ch_macro_n_372;
  wire i_rec_stim64ch_macro_n_373;
  wire i_rec_stim64ch_macro_n_374;
  wire i_rec_stim64ch_macro_n_375;
  wire i_rec_stim64ch_macro_n_376;
  wire i_rec_stim64ch_macro_n_377;
  wire i_rec_stim64ch_macro_n_378;
  wire i_rec_stim64ch_macro_n_379;
  wire i_rec_stim64ch_macro_n_38;
  wire i_rec_stim64ch_macro_n_380;
  wire i_rec_stim64ch_macro_n_381;
  wire i_rec_stim64ch_macro_n_382;
  wire i_rec_stim64ch_macro_n_383;
  wire i_rec_stim64ch_macro_n_384;
  wire i_rec_stim64ch_macro_n_385;
  wire i_rec_stim64ch_macro_n_386;
  wire i_rec_stim64ch_macro_n_387;
  wire i_rec_stim64ch_macro_n_388;
  wire i_rec_stim64ch_macro_n_389;
  wire i_rec_stim64ch_macro_n_39;
  wire i_rec_stim64ch_macro_n_390;
  wire i_rec_stim64ch_macro_n_391;
  wire i_rec_stim64ch_macro_n_392;
  wire i_rec_stim64ch_macro_n_393;
  wire i_rec_stim64ch_macro_n_394;
  wire i_rec_stim64ch_macro_n_395;
  wire i_rec_stim64ch_macro_n_396;
  wire i_rec_stim64ch_macro_n_397;
  wire i_rec_stim64ch_macro_n_398;
  wire i_rec_stim64ch_macro_n_399;
  wire i_rec_stim64ch_macro_n_4;
  wire i_rec_stim64ch_macro_n_40;
  wire i_rec_stim64ch_macro_n_400;
  wire i_rec_stim64ch_macro_n_401;
  wire i_rec_stim64ch_macro_n_402;
  wire i_rec_stim64ch_macro_n_403;
  wire i_rec_stim64ch_macro_n_404;
  wire i_rec_stim64ch_macro_n_405;
  wire i_rec_stim64ch_macro_n_406;
  wire i_rec_stim64ch_macro_n_407;
  wire i_rec_stim64ch_macro_n_408;
  wire i_rec_stim64ch_macro_n_409;
  wire i_rec_stim64ch_macro_n_41;
  wire i_rec_stim64ch_macro_n_410;
  wire i_rec_stim64ch_macro_n_411;
  wire i_rec_stim64ch_macro_n_412;
  wire i_rec_stim64ch_macro_n_413;
  wire i_rec_stim64ch_macro_n_414;
  wire i_rec_stim64ch_macro_n_415;
  wire i_rec_stim64ch_macro_n_416;
  wire i_rec_stim64ch_macro_n_417;
  wire i_rec_stim64ch_macro_n_418;
  wire i_rec_stim64ch_macro_n_419;
  wire i_rec_stim64ch_macro_n_42;
  wire i_rec_stim64ch_macro_n_420;
  wire i_rec_stim64ch_macro_n_421;
  wire i_rec_stim64ch_macro_n_422;
  wire i_rec_stim64ch_macro_n_423;
  wire i_rec_stim64ch_macro_n_424;
  wire i_rec_stim64ch_macro_n_425;
  wire i_rec_stim64ch_macro_n_426;
  wire i_rec_stim64ch_macro_n_427;
  wire i_rec_stim64ch_macro_n_428;
  wire i_rec_stim64ch_macro_n_429;
  wire i_rec_stim64ch_macro_n_43;
  wire i_rec_stim64ch_macro_n_430;
  wire i_rec_stim64ch_macro_n_431;
  wire i_rec_stim64ch_macro_n_432;
  wire i_rec_stim64ch_macro_n_433;
  wire i_rec_stim64ch_macro_n_434;
  wire i_rec_stim64ch_macro_n_435;
  wire i_rec_stim64ch_macro_n_436;
  wire i_rec_stim64ch_macro_n_437;
  wire i_rec_stim64ch_macro_n_438;
  wire i_rec_stim64ch_macro_n_439;
  wire i_rec_stim64ch_macro_n_44;
  wire i_rec_stim64ch_macro_n_440;
  wire i_rec_stim64ch_macro_n_441;
  wire i_rec_stim64ch_macro_n_442;
  wire i_rec_stim64ch_macro_n_443;
  wire i_rec_stim64ch_macro_n_444;
  wire i_rec_stim64ch_macro_n_445;
  wire i_rec_stim64ch_macro_n_446;
  wire i_rec_stim64ch_macro_n_447;
  wire i_rec_stim64ch_macro_n_448;
  wire i_rec_stim64ch_macro_n_449;
  wire i_rec_stim64ch_macro_n_45;
  wire i_rec_stim64ch_macro_n_450;
  wire i_rec_stim64ch_macro_n_451;
  wire i_rec_stim64ch_macro_n_452;
  wire i_rec_stim64ch_macro_n_453;
  wire i_rec_stim64ch_macro_n_454;
  wire i_rec_stim64ch_macro_n_455;
  wire i_rec_stim64ch_macro_n_456;
  wire i_rec_stim64ch_macro_n_457;
  wire i_rec_stim64ch_macro_n_458;
  wire i_rec_stim64ch_macro_n_459;
  wire i_rec_stim64ch_macro_n_46;
  wire i_rec_stim64ch_macro_n_460;
  wire i_rec_stim64ch_macro_n_461;
  wire i_rec_stim64ch_macro_n_462;
  wire i_rec_stim64ch_macro_n_463;
  wire i_rec_stim64ch_macro_n_464;
  wire i_rec_stim64ch_macro_n_465;
  wire i_rec_stim64ch_macro_n_466;
  wire i_rec_stim64ch_macro_n_467;
  wire i_rec_stim64ch_macro_n_468;
  wire i_rec_stim64ch_macro_n_469;
  wire i_rec_stim64ch_macro_n_47;
  wire i_rec_stim64ch_macro_n_470;
  wire i_rec_stim64ch_macro_n_471;
  wire i_rec_stim64ch_macro_n_472;
  wire i_rec_stim64ch_macro_n_473;
  wire i_rec_stim64ch_macro_n_474;
  wire i_rec_stim64ch_macro_n_475;
  wire i_rec_stim64ch_macro_n_476;
  wire i_rec_stim64ch_macro_n_477;
  wire i_rec_stim64ch_macro_n_478;
  wire i_rec_stim64ch_macro_n_479;
  wire i_rec_stim64ch_macro_n_48;
  wire i_rec_stim64ch_macro_n_480;
  wire i_rec_stim64ch_macro_n_481;
  wire i_rec_stim64ch_macro_n_482;
  wire i_rec_stim64ch_macro_n_483;
  wire i_rec_stim64ch_macro_n_484;
  wire i_rec_stim64ch_macro_n_485;
  wire i_rec_stim64ch_macro_n_486;
  wire i_rec_stim64ch_macro_n_487;
  wire i_rec_stim64ch_macro_n_488;
  wire i_rec_stim64ch_macro_n_489;
  wire i_rec_stim64ch_macro_n_49;
  wire i_rec_stim64ch_macro_n_490;
  wire i_rec_stim64ch_macro_n_491;
  wire i_rec_stim64ch_macro_n_492;
  wire i_rec_stim64ch_macro_n_493;
  wire i_rec_stim64ch_macro_n_494;
  wire i_rec_stim64ch_macro_n_495;
  wire i_rec_stim64ch_macro_n_496;
  wire i_rec_stim64ch_macro_n_497;
  wire i_rec_stim64ch_macro_n_498;
  wire i_rec_stim64ch_macro_n_499;
  wire i_rec_stim64ch_macro_n_5;
  wire i_rec_stim64ch_macro_n_50;
  wire i_rec_stim64ch_macro_n_500;
  wire i_rec_stim64ch_macro_n_501;
  wire i_rec_stim64ch_macro_n_502;
  wire i_rec_stim64ch_macro_n_503;
  wire i_rec_stim64ch_macro_n_504;
  wire i_rec_stim64ch_macro_n_505;
  wire i_rec_stim64ch_macro_n_506;
  wire i_rec_stim64ch_macro_n_507;
  wire i_rec_stim64ch_macro_n_508;
  wire i_rec_stim64ch_macro_n_509;
  wire i_rec_stim64ch_macro_n_51;
  wire i_rec_stim64ch_macro_n_510;
  wire i_rec_stim64ch_macro_n_511;
  wire i_rec_stim64ch_macro_n_512;
  wire i_rec_stim64ch_macro_n_513;
  wire i_rec_stim64ch_macro_n_514;
  wire i_rec_stim64ch_macro_n_515;
  wire i_rec_stim64ch_macro_n_516;
  wire i_rec_stim64ch_macro_n_517;
  wire i_rec_stim64ch_macro_n_518;
  wire i_rec_stim64ch_macro_n_519;
  wire i_rec_stim64ch_macro_n_52;
  wire i_rec_stim64ch_macro_n_520;
  wire i_rec_stim64ch_macro_n_521;
  wire i_rec_stim64ch_macro_n_522;
  wire i_rec_stim64ch_macro_n_523;
  wire i_rec_stim64ch_macro_n_524;
  wire i_rec_stim64ch_macro_n_525;
  wire i_rec_stim64ch_macro_n_526;
  wire i_rec_stim64ch_macro_n_527;
  wire i_rec_stim64ch_macro_n_529;
  wire i_rec_stim64ch_macro_n_53;
  wire i_rec_stim64ch_macro_n_530;
  wire i_rec_stim64ch_macro_n_531;
  wire i_rec_stim64ch_macro_n_532;
  wire i_rec_stim64ch_macro_n_533;
  wire i_rec_stim64ch_macro_n_534;
  wire i_rec_stim64ch_macro_n_535;
  wire i_rec_stim64ch_macro_n_536;
  wire i_rec_stim64ch_macro_n_537;
  wire i_rec_stim64ch_macro_n_538;
  wire i_rec_stim64ch_macro_n_539;
  wire i_rec_stim64ch_macro_n_54;
  wire i_rec_stim64ch_macro_n_540;
  wire i_rec_stim64ch_macro_n_541;
  wire i_rec_stim64ch_macro_n_542;
  wire i_rec_stim64ch_macro_n_543;
  wire i_rec_stim64ch_macro_n_544;
  wire i_rec_stim64ch_macro_n_545;
  wire i_rec_stim64ch_macro_n_546;
  wire i_rec_stim64ch_macro_n_547;
  wire i_rec_stim64ch_macro_n_548;
  wire i_rec_stim64ch_macro_n_549;
  wire i_rec_stim64ch_macro_n_55;
  wire i_rec_stim64ch_macro_n_550;
  wire i_rec_stim64ch_macro_n_551;
  wire i_rec_stim64ch_macro_n_552;
  wire i_rec_stim64ch_macro_n_553;
  wire i_rec_stim64ch_macro_n_554;
  wire i_rec_stim64ch_macro_n_555;
  wire i_rec_stim64ch_macro_n_556;
  wire i_rec_stim64ch_macro_n_557;
  wire i_rec_stim64ch_macro_n_558;
  wire i_rec_stim64ch_macro_n_559;
  wire i_rec_stim64ch_macro_n_56;
  wire i_rec_stim64ch_macro_n_560;
  wire i_rec_stim64ch_macro_n_561;
  wire i_rec_stim64ch_macro_n_562;
  wire i_rec_stim64ch_macro_n_563;
  wire i_rec_stim64ch_macro_n_564;
  wire i_rec_stim64ch_macro_n_565;
  wire i_rec_stim64ch_macro_n_566;
  wire i_rec_stim64ch_macro_n_567;
  wire i_rec_stim64ch_macro_n_568;
  wire i_rec_stim64ch_macro_n_569;
  wire i_rec_stim64ch_macro_n_57;
  wire i_rec_stim64ch_macro_n_570;
  wire i_rec_stim64ch_macro_n_571;
  wire i_rec_stim64ch_macro_n_572;
  wire i_rec_stim64ch_macro_n_573;
  wire i_rec_stim64ch_macro_n_574;
  wire i_rec_stim64ch_macro_n_575;
  wire i_rec_stim64ch_macro_n_58;
  wire i_rec_stim64ch_macro_n_59;
  wire i_rec_stim64ch_macro_n_6;
  wire i_rec_stim64ch_macro_n_60;
  wire i_rec_stim64ch_macro_n_61;
  wire i_rec_stim64ch_macro_n_62;
  wire i_rec_stim64ch_macro_n_63;
  wire i_rec_stim64ch_macro_n_64;
  wire i_rec_stim64ch_macro_n_65;
  wire i_rec_stim64ch_macro_n_66;
  wire i_rec_stim64ch_macro_n_67;
  wire i_rec_stim64ch_macro_n_68;
  wire i_rec_stim64ch_macro_n_69;
  wire i_rec_stim64ch_macro_n_7;
  wire i_rec_stim64ch_macro_n_70;
  wire i_rec_stim64ch_macro_n_71;
  wire i_rec_stim64ch_macro_n_72;
  wire i_rec_stim64ch_macro_n_73;
  wire i_rec_stim64ch_macro_n_74;
  wire i_rec_stim64ch_macro_n_75;
  wire i_rec_stim64ch_macro_n_76;
  wire i_rec_stim64ch_macro_n_77;
  wire i_rec_stim64ch_macro_n_78;
  wire i_rec_stim64ch_macro_n_79;
  wire i_rec_stim64ch_macro_n_8;
  wire i_rec_stim64ch_macro_n_80;
  wire i_rec_stim64ch_macro_n_81;
  wire i_rec_stim64ch_macro_n_82;
  wire i_rec_stim64ch_macro_n_83;
  wire i_rec_stim64ch_macro_n_84;
  wire i_rec_stim64ch_macro_n_85;
  wire i_rec_stim64ch_macro_n_86;
  wire i_rec_stim64ch_macro_n_87;
  wire i_rec_stim64ch_macro_n_88;
  wire i_rec_stim64ch_macro_n_89;
  wire i_rec_stim64ch_macro_n_9;
  wire i_rec_stim64ch_macro_n_90;
  wire i_rec_stim64ch_macro_n_91;
  wire i_rec_stim64ch_macro_n_92;
  wire i_rec_stim64ch_macro_n_93;
  wire i_rec_stim64ch_macro_n_94;
  wire i_rec_stim64ch_macro_n_95;
  wire i_rec_stim64ch_macro_n_96;
  wire i_rec_stim64ch_macro_n_97;
  wire i_rec_stim64ch_macro_n_98;
  wire i_rec_stim64ch_macro_n_99;
  wire i_w_icons_core_n_0;
  wire i_w_icons_core_n_10;
  wire i_w_icons_core_n_100;
  wire i_w_icons_core_n_101;
  wire i_w_icons_core_n_102;
  wire i_w_icons_core_n_103;
  wire i_w_icons_core_n_104;
  wire i_w_icons_core_n_105;
  wire i_w_icons_core_n_106;
  wire i_w_icons_core_n_107;
  wire i_w_icons_core_n_108;
  wire i_w_icons_core_n_109;
  wire i_w_icons_core_n_11;
  wire i_w_icons_core_n_110;
  wire i_w_icons_core_n_111;
  wire i_w_icons_core_n_112;
  wire i_w_icons_core_n_113;
  wire i_w_icons_core_n_114;
  wire i_w_icons_core_n_115;
  wire i_w_icons_core_n_116;
  wire i_w_icons_core_n_117;
  wire i_w_icons_core_n_118;
  wire i_w_icons_core_n_119;
  wire i_w_icons_core_n_12;
  wire i_w_icons_core_n_120;
  wire i_w_icons_core_n_121;
  wire i_w_icons_core_n_122;
  wire i_w_icons_core_n_123;
  wire i_w_icons_core_n_124;
  wire i_w_icons_core_n_125;
  wire i_w_icons_core_n_126;
  wire i_w_icons_core_n_127;
  wire i_w_icons_core_n_128;
  wire i_w_icons_core_n_129;
  wire i_w_icons_core_n_13;
  wire i_w_icons_core_n_130;
  wire i_w_icons_core_n_131;
  wire i_w_icons_core_n_132;
  wire i_w_icons_core_n_133;
  wire i_w_icons_core_n_134;
  wire i_w_icons_core_n_135;
  wire i_w_icons_core_n_136;
  wire i_w_icons_core_n_137;
  wire i_w_icons_core_n_138;
  wire i_w_icons_core_n_139;
  wire i_w_icons_core_n_14;
  wire i_w_icons_core_n_140;
  wire i_w_icons_core_n_141;
  wire i_w_icons_core_n_142;
  wire i_w_icons_core_n_143;
  wire i_w_icons_core_n_144;
  wire i_w_icons_core_n_145;
  wire i_w_icons_core_n_146;
  wire i_w_icons_core_n_147;
  wire i_w_icons_core_n_148;
  wire i_w_icons_core_n_149;
  wire i_w_icons_core_n_15;
  wire i_w_icons_core_n_150;
  wire i_w_icons_core_n_151;
  wire i_w_icons_core_n_152;
  wire i_w_icons_core_n_153;
  wire i_w_icons_core_n_154;
  wire i_w_icons_core_n_155;
  wire i_w_icons_core_n_156;
  wire i_w_icons_core_n_157;
  wire i_w_icons_core_n_158;
  wire i_w_icons_core_n_159;
  wire i_w_icons_core_n_16;
  wire i_w_icons_core_n_160;
  wire i_w_icons_core_n_161;
  wire i_w_icons_core_n_162;
  wire i_w_icons_core_n_163;
  wire i_w_icons_core_n_164;
  wire i_w_icons_core_n_165;
  wire i_w_icons_core_n_166;
  wire i_w_icons_core_n_167;
  wire i_w_icons_core_n_168;
  wire i_w_icons_core_n_169;
  wire i_w_icons_core_n_17;
  wire i_w_icons_core_n_170;
  wire i_w_icons_core_n_171;
  wire i_w_icons_core_n_172;
  wire i_w_icons_core_n_173;
  wire i_w_icons_core_n_174;
  wire i_w_icons_core_n_175;
  wire i_w_icons_core_n_176;
  wire i_w_icons_core_n_177;
  wire i_w_icons_core_n_178;
  wire i_w_icons_core_n_179;
  wire i_w_icons_core_n_18;
  wire i_w_icons_core_n_180;
  wire i_w_icons_core_n_181;
  wire i_w_icons_core_n_182;
  wire i_w_icons_core_n_183;
  wire i_w_icons_core_n_184;
  wire i_w_icons_core_n_185;
  wire i_w_icons_core_n_186;
  wire i_w_icons_core_n_187;
  wire i_w_icons_core_n_188;
  wire i_w_icons_core_n_189;
  wire i_w_icons_core_n_19;
  wire i_w_icons_core_n_190;
  wire i_w_icons_core_n_191;
  wire i_w_icons_core_n_192;
  wire i_w_icons_core_n_193;
  wire i_w_icons_core_n_194;
  wire i_w_icons_core_n_195;
  wire i_w_icons_core_n_196;
  wire i_w_icons_core_n_197;
  wire i_w_icons_core_n_198;
  wire i_w_icons_core_n_199;
  wire i_w_icons_core_n_20;
  wire i_w_icons_core_n_200;
  wire i_w_icons_core_n_201;
  wire i_w_icons_core_n_202;
  wire i_w_icons_core_n_203;
  wire i_w_icons_core_n_204;
  wire i_w_icons_core_n_205;
  wire i_w_icons_core_n_206;
  wire i_w_icons_core_n_207;
  wire i_w_icons_core_n_208;
  wire i_w_icons_core_n_209;
  wire i_w_icons_core_n_21;
  wire i_w_icons_core_n_210;
  wire i_w_icons_core_n_211;
  wire i_w_icons_core_n_212;
  wire i_w_icons_core_n_213;
  wire i_w_icons_core_n_214;
  wire i_w_icons_core_n_215;
  wire i_w_icons_core_n_216;
  wire i_w_icons_core_n_217;
  wire i_w_icons_core_n_218;
  wire i_w_icons_core_n_219;
  wire i_w_icons_core_n_22;
  wire i_w_icons_core_n_220;
  wire i_w_icons_core_n_221;
  wire i_w_icons_core_n_222;
  wire i_w_icons_core_n_223;
  wire i_w_icons_core_n_224;
  wire i_w_icons_core_n_225;
  wire i_w_icons_core_n_226;
  wire i_w_icons_core_n_227;
  wire i_w_icons_core_n_228;
  wire i_w_icons_core_n_229;
  wire i_w_icons_core_n_23;
  wire i_w_icons_core_n_230;
  wire i_w_icons_core_n_231;
  wire i_w_icons_core_n_232;
  wire i_w_icons_core_n_233;
  wire i_w_icons_core_n_234;
  wire i_w_icons_core_n_235;
  wire i_w_icons_core_n_236;
  wire i_w_icons_core_n_237;
  wire i_w_icons_core_n_238;
  wire i_w_icons_core_n_239;
  wire i_w_icons_core_n_24;
  wire i_w_icons_core_n_240;
  wire i_w_icons_core_n_241;
  wire i_w_icons_core_n_242;
  wire i_w_icons_core_n_243;
  wire i_w_icons_core_n_244;
  wire i_w_icons_core_n_245;
  wire i_w_icons_core_n_246;
  wire i_w_icons_core_n_247;
  wire i_w_icons_core_n_248;
  wire i_w_icons_core_n_249;
  wire i_w_icons_core_n_25;
  wire i_w_icons_core_n_250;
  wire i_w_icons_core_n_251;
  wire i_w_icons_core_n_252;
  wire i_w_icons_core_n_253;
  wire i_w_icons_core_n_254;
  wire i_w_icons_core_n_255;
  wire i_w_icons_core_n_256;
  wire i_w_icons_core_n_257;
  wire i_w_icons_core_n_258;
  wire i_w_icons_core_n_259;
  wire i_w_icons_core_n_26;
  wire i_w_icons_core_n_260;
  wire i_w_icons_core_n_261;
  wire i_w_icons_core_n_262;
  wire i_w_icons_core_n_263;
  wire i_w_icons_core_n_264;
  wire i_w_icons_core_n_265;
  wire i_w_icons_core_n_266;
  wire i_w_icons_core_n_267;
  wire i_w_icons_core_n_268;
  wire i_w_icons_core_n_269;
  wire i_w_icons_core_n_27;
  wire i_w_icons_core_n_270;
  wire i_w_icons_core_n_271;
  wire i_w_icons_core_n_272;
  wire i_w_icons_core_n_273;
  wire i_w_icons_core_n_274;
  wire i_w_icons_core_n_275;
  wire i_w_icons_core_n_276;
  wire i_w_icons_core_n_277;
  wire i_w_icons_core_n_278;
  wire i_w_icons_core_n_279;
  wire i_w_icons_core_n_28;
  wire i_w_icons_core_n_280;
  wire i_w_icons_core_n_281;
  wire i_w_icons_core_n_282;
  wire i_w_icons_core_n_283;
  wire i_w_icons_core_n_284;
  wire i_w_icons_core_n_285;
  wire i_w_icons_core_n_286;
  wire i_w_icons_core_n_287;
  wire i_w_icons_core_n_288;
  wire i_w_icons_core_n_289;
  wire i_w_icons_core_n_29;
  wire i_w_icons_core_n_290;
  wire i_w_icons_core_n_291;
  wire i_w_icons_core_n_292;
  wire i_w_icons_core_n_293;
  wire i_w_icons_core_n_294;
  wire i_w_icons_core_n_295;
  wire i_w_icons_core_n_296;
  wire i_w_icons_core_n_297;
  wire i_w_icons_core_n_298;
  wire i_w_icons_core_n_299;
  wire i_w_icons_core_n_30;
  wire i_w_icons_core_n_300;
  wire i_w_icons_core_n_301;
  wire i_w_icons_core_n_302;
  wire i_w_icons_core_n_303;
  wire i_w_icons_core_n_304;
  wire i_w_icons_core_n_305;
  wire i_w_icons_core_n_306;
  wire i_w_icons_core_n_307;
  wire i_w_icons_core_n_308;
  wire i_w_icons_core_n_309;
  wire i_w_icons_core_n_31;
  wire i_w_icons_core_n_310;
  wire i_w_icons_core_n_311;
  wire i_w_icons_core_n_312;
  wire i_w_icons_core_n_313;
  wire i_w_icons_core_n_314;
  wire i_w_icons_core_n_315;
  wire i_w_icons_core_n_316;
  wire i_w_icons_core_n_317;
  wire i_w_icons_core_n_318;
  wire i_w_icons_core_n_319;
  wire i_w_icons_core_n_32;
  wire i_w_icons_core_n_320;
  wire i_w_icons_core_n_321;
  wire i_w_icons_core_n_322;
  wire i_w_icons_core_n_323;
  wire i_w_icons_core_n_324;
  wire i_w_icons_core_n_325;
  wire i_w_icons_core_n_326;
  wire i_w_icons_core_n_327;
  wire i_w_icons_core_n_328;
  wire i_w_icons_core_n_329;
  wire i_w_icons_core_n_33;
  wire i_w_icons_core_n_330;
  wire i_w_icons_core_n_331;
  wire i_w_icons_core_n_332;
  wire i_w_icons_core_n_333;
  wire i_w_icons_core_n_334;
  wire i_w_icons_core_n_335;
  wire i_w_icons_core_n_336;
  wire i_w_icons_core_n_337;
  wire i_w_icons_core_n_338;
  wire i_w_icons_core_n_339;
  wire i_w_icons_core_n_34;
  wire i_w_icons_core_n_340;
  wire i_w_icons_core_n_341;
  wire i_w_icons_core_n_342;
  wire i_w_icons_core_n_343;
  wire i_w_icons_core_n_344;
  wire i_w_icons_core_n_345;
  wire i_w_icons_core_n_346;
  wire i_w_icons_core_n_347;
  wire i_w_icons_core_n_348;
  wire i_w_icons_core_n_349;
  wire i_w_icons_core_n_35;
  wire i_w_icons_core_n_350;
  wire i_w_icons_core_n_351;
  wire i_w_icons_core_n_352;
  wire i_w_icons_core_n_353;
  wire i_w_icons_core_n_354;
  wire i_w_icons_core_n_355;
  wire i_w_icons_core_n_356;
  wire i_w_icons_core_n_357;
  wire i_w_icons_core_n_358;
  wire i_w_icons_core_n_359;
  wire i_w_icons_core_n_36;
  wire i_w_icons_core_n_360;
  wire i_w_icons_core_n_361;
  wire i_w_icons_core_n_362;
  wire i_w_icons_core_n_363;
  wire i_w_icons_core_n_364;
  wire i_w_icons_core_n_365;
  wire i_w_icons_core_n_366;
  wire i_w_icons_core_n_367;
  wire i_w_icons_core_n_368;
  wire i_w_icons_core_n_369;
  wire i_w_icons_core_n_37;
  wire i_w_icons_core_n_370;
  wire i_w_icons_core_n_371;
  wire i_w_icons_core_n_372;
  wire i_w_icons_core_n_373;
  wire i_w_icons_core_n_374;
  wire i_w_icons_core_n_375;
  wire i_w_icons_core_n_376;
  wire i_w_icons_core_n_377;
  wire i_w_icons_core_n_378;
  wire i_w_icons_core_n_379;
  wire i_w_icons_core_n_38;
  wire i_w_icons_core_n_380;
  wire i_w_icons_core_n_381;
  wire i_w_icons_core_n_382;
  wire i_w_icons_core_n_383;
  wire i_w_icons_core_n_384;
  wire i_w_icons_core_n_385;
  wire i_w_icons_core_n_386;
  wire i_w_icons_core_n_387;
  wire i_w_icons_core_n_388;
  wire i_w_icons_core_n_389;
  wire i_w_icons_core_n_39;
  wire i_w_icons_core_n_390;
  wire i_w_icons_core_n_391;
  wire i_w_icons_core_n_392;
  wire i_w_icons_core_n_393;
  wire i_w_icons_core_n_394;
  wire i_w_icons_core_n_395;
  wire i_w_icons_core_n_396;
  wire i_w_icons_core_n_397;
  wire i_w_icons_core_n_398;
  wire i_w_icons_core_n_399;
  wire i_w_icons_core_n_40;
  wire i_w_icons_core_n_400;
  wire i_w_icons_core_n_401;
  wire i_w_icons_core_n_402;
  wire i_w_icons_core_n_403;
  wire i_w_icons_core_n_404;
  wire i_w_icons_core_n_405;
  wire i_w_icons_core_n_406;
  wire i_w_icons_core_n_407;
  wire i_w_icons_core_n_408;
  wire i_w_icons_core_n_409;
  wire i_w_icons_core_n_41;
  wire i_w_icons_core_n_410;
  wire i_w_icons_core_n_411;
  wire i_w_icons_core_n_412;
  wire i_w_icons_core_n_413;
  wire i_w_icons_core_n_414;
  wire i_w_icons_core_n_415;
  wire i_w_icons_core_n_416;
  wire i_w_icons_core_n_417;
  wire i_w_icons_core_n_418;
  wire i_w_icons_core_n_419;
  wire i_w_icons_core_n_42;
  wire i_w_icons_core_n_420;
  wire i_w_icons_core_n_421;
  wire i_w_icons_core_n_422;
  wire i_w_icons_core_n_423;
  wire i_w_icons_core_n_424;
  wire i_w_icons_core_n_425;
  wire i_w_icons_core_n_426;
  wire i_w_icons_core_n_427;
  wire i_w_icons_core_n_428;
  wire i_w_icons_core_n_429;
  wire i_w_icons_core_n_43;
  wire i_w_icons_core_n_430;
  wire i_w_icons_core_n_431;
  wire i_w_icons_core_n_432;
  wire i_w_icons_core_n_433;
  wire i_w_icons_core_n_434;
  wire i_w_icons_core_n_435;
  wire i_w_icons_core_n_436;
  wire i_w_icons_core_n_437;
  wire i_w_icons_core_n_438;
  wire i_w_icons_core_n_439;
  wire i_w_icons_core_n_44;
  wire i_w_icons_core_n_440;
  wire i_w_icons_core_n_441;
  wire i_w_icons_core_n_442;
  wire i_w_icons_core_n_443;
  wire i_w_icons_core_n_444;
  wire i_w_icons_core_n_445;
  wire i_w_icons_core_n_446;
  wire i_w_icons_core_n_447;
  wire i_w_icons_core_n_448;
  wire i_w_icons_core_n_449;
  wire i_w_icons_core_n_45;
  wire i_w_icons_core_n_450;
  wire i_w_icons_core_n_451;
  wire i_w_icons_core_n_452;
  wire i_w_icons_core_n_453;
  wire i_w_icons_core_n_454;
  wire i_w_icons_core_n_455;
  wire i_w_icons_core_n_456;
  wire i_w_icons_core_n_457;
  wire i_w_icons_core_n_458;
  wire i_w_icons_core_n_459;
  wire i_w_icons_core_n_46;
  wire i_w_icons_core_n_460;
  wire i_w_icons_core_n_461;
  wire i_w_icons_core_n_462;
  wire i_w_icons_core_n_463;
  wire i_w_icons_core_n_464;
  wire i_w_icons_core_n_465;
  wire i_w_icons_core_n_466;
  wire i_w_icons_core_n_467;
  wire i_w_icons_core_n_468;
  wire i_w_icons_core_n_469;
  wire i_w_icons_core_n_47;
  wire i_w_icons_core_n_470;
  wire i_w_icons_core_n_471;
  wire i_w_icons_core_n_472;
  wire i_w_icons_core_n_473;
  wire i_w_icons_core_n_474;
  wire i_w_icons_core_n_475;
  wire i_w_icons_core_n_476;
  wire i_w_icons_core_n_477;
  wire i_w_icons_core_n_478;
  wire i_w_icons_core_n_479;
  wire i_w_icons_core_n_48;
  wire i_w_icons_core_n_480;
  wire i_w_icons_core_n_481;
  wire i_w_icons_core_n_482;
  wire i_w_icons_core_n_483;
  wire i_w_icons_core_n_484;
  wire i_w_icons_core_n_485;
  wire i_w_icons_core_n_486;
  wire i_w_icons_core_n_487;
  wire i_w_icons_core_n_488;
  wire i_w_icons_core_n_489;
  wire i_w_icons_core_n_49;
  wire i_w_icons_core_n_490;
  wire i_w_icons_core_n_491;
  wire i_w_icons_core_n_492;
  wire i_w_icons_core_n_493;
  wire i_w_icons_core_n_494;
  wire i_w_icons_core_n_495;
  wire i_w_icons_core_n_496;
  wire i_w_icons_core_n_497;
  wire i_w_icons_core_n_498;
  wire i_w_icons_core_n_499;
  wire i_w_icons_core_n_50;
  wire i_w_icons_core_n_500;
  wire i_w_icons_core_n_501;
  wire i_w_icons_core_n_502;
  wire i_w_icons_core_n_503;
  wire i_w_icons_core_n_504;
  wire i_w_icons_core_n_505;
  wire i_w_icons_core_n_506;
  wire i_w_icons_core_n_507;
  wire i_w_icons_core_n_508;
  wire i_w_icons_core_n_509;
  wire i_w_icons_core_n_51;
  wire i_w_icons_core_n_510;
  wire i_w_icons_core_n_511;
  wire i_w_icons_core_n_512;
  wire i_w_icons_core_n_513;
  wire i_w_icons_core_n_514;
  wire i_w_icons_core_n_515;
  wire i_w_icons_core_n_516;
  wire i_w_icons_core_n_517;
  wire i_w_icons_core_n_518;
  wire i_w_icons_core_n_519;
  wire i_w_icons_core_n_52;
  wire i_w_icons_core_n_520;
  wire i_w_icons_core_n_521;
  wire i_w_icons_core_n_522;
  wire i_w_icons_core_n_523;
  wire i_w_icons_core_n_524;
  wire i_w_icons_core_n_525;
  wire i_w_icons_core_n_526;
  wire i_w_icons_core_n_527;
  wire i_w_icons_core_n_528;
  wire i_w_icons_core_n_529;
  wire i_w_icons_core_n_53;
  wire i_w_icons_core_n_530;
  wire i_w_icons_core_n_531;
  wire i_w_icons_core_n_532;
  wire i_w_icons_core_n_533;
  wire i_w_icons_core_n_534;
  wire i_w_icons_core_n_535;
  wire i_w_icons_core_n_536;
  wire i_w_icons_core_n_537;
  wire i_w_icons_core_n_538;
  wire i_w_icons_core_n_539;
  wire i_w_icons_core_n_54;
  wire i_w_icons_core_n_540;
  wire i_w_icons_core_n_541;
  wire i_w_icons_core_n_542;
  wire i_w_icons_core_n_543;
  wire i_w_icons_core_n_544;
  wire i_w_icons_core_n_545;
  wire i_w_icons_core_n_546;
  wire i_w_icons_core_n_547;
  wire i_w_icons_core_n_548;
  wire i_w_icons_core_n_549;
  wire i_w_icons_core_n_55;
  wire i_w_icons_core_n_550;
  wire i_w_icons_core_n_551;
  wire i_w_icons_core_n_552;
  wire i_w_icons_core_n_553;
  wire i_w_icons_core_n_554;
  wire i_w_icons_core_n_555;
  wire i_w_icons_core_n_556;
  wire i_w_icons_core_n_557;
  wire i_w_icons_core_n_558;
  wire i_w_icons_core_n_559;
  wire i_w_icons_core_n_56;
  wire i_w_icons_core_n_560;
  wire i_w_icons_core_n_561;
  wire i_w_icons_core_n_562;
  wire i_w_icons_core_n_563;
  wire i_w_icons_core_n_564;
  wire i_w_icons_core_n_565;
  wire i_w_icons_core_n_566;
  wire i_w_icons_core_n_567;
  wire i_w_icons_core_n_568;
  wire i_w_icons_core_n_569;
  wire i_w_icons_core_n_57;
  wire i_w_icons_core_n_570;
  wire i_w_icons_core_n_571;
  wire i_w_icons_core_n_572;
  wire i_w_icons_core_n_573;
  wire i_w_icons_core_n_574;
  wire i_w_icons_core_n_575;
  wire i_w_icons_core_n_576;
  wire i_w_icons_core_n_577;
  wire i_w_icons_core_n_578;
  wire i_w_icons_core_n_579;
  wire i_w_icons_core_n_58;
  wire i_w_icons_core_n_580;
  wire i_w_icons_core_n_582;
  wire i_w_icons_core_n_583;
  wire i_w_icons_core_n_59;
  wire i_w_icons_core_n_591;
  wire i_w_icons_core_n_60;
  wire i_w_icons_core_n_61;
  wire i_w_icons_core_n_62;
  wire i_w_icons_core_n_63;
  wire i_w_icons_core_n_64;
  wire i_w_icons_core_n_65;
  wire i_w_icons_core_n_66;
  wire i_w_icons_core_n_67;
  wire i_w_icons_core_n_68;
  wire i_w_icons_core_n_69;
  wire i_w_icons_core_n_7;
  wire i_w_icons_core_n_70;
  wire i_w_icons_core_n_71;
  wire i_w_icons_core_n_72;
  wire i_w_icons_core_n_73;
  wire i_w_icons_core_n_74;
  wire i_w_icons_core_n_75;
  wire i_w_icons_core_n_76;
  wire i_w_icons_core_n_77;
  wire i_w_icons_core_n_78;
  wire i_w_icons_core_n_79;
  wire i_w_icons_core_n_8;
  wire i_w_icons_core_n_80;
  wire i_w_icons_core_n_81;
  wire i_w_icons_core_n_82;
  wire i_w_icons_core_n_83;
  wire i_w_icons_core_n_84;
  wire i_w_icons_core_n_85;
  wire i_w_icons_core_n_86;
  wire i_w_icons_core_n_87;
  wire i_w_icons_core_n_88;
  wire i_w_icons_core_n_89;
  wire i_w_icons_core_n_9;
  wire i_w_icons_core_n_90;
  wire i_w_icons_core_n_91;
  wire i_w_icons_core_n_92;
  wire i_w_icons_core_n_93;
  wire i_w_icons_core_n_94;
  wire i_w_icons_core_n_95;
  wire i_w_icons_core_n_96;
  wire i_w_icons_core_n_97;
  wire i_w_icons_core_n_98;
  wire i_w_icons_core_n_99;
  wire resetn_top_sync_s;
  wire sample_out_s;
  wire [3:0]stim_en_vec_s;

  OBUF ADC1_OUT_O_OBUF_inst
       (.I(ADC1_OUT_O_OBUF),
        .O(ADC1_OUT_O));
  OBUF ADC2_OUT_O_OBUF_inst
       (.I(ADC2_OUT_O_OBUF),
        .O(ADC2_OUT_O));
  OBUF ADC_EN_O_OBUF_inst
       (.I(ADC_EN_O_OBUF),
        .O(ADC_EN_O));
  BUFG CLK_REC_O_OBUF_BUFG_inst
       (.I(CLK_REC_O_OBUF),
        .O(CLK_REC_O_OBUF_BUFG));
  OBUF CLK_REC_O_OBUF_inst
       (.I(CLK_REC_O_OBUF_BUFG),
        .O(CLK_REC_O));
  BUFG CLK_REF_I_IBUF_BUFG_inst
       (.I(CLK_REF_I_IBUF),
        .O(CLK_REF_I_IBUF_BUFG));
  IBUF CLK_REF_I_IBUF_inst
       (.I(CLK_REF_I),
        .O(CLK_REF_I_IBUF));
  OBUF ERR_CRC_O_OBUF_inst
       (.I(i_w_icons_core_n_582),
        .O(ERR_CRC_O));
  OBUF ERR_STIM_O_OBUF_inst
       (.I(i_w_icons_core_n_583),
        .O(ERR_STIM_O));
  BUFG \FSM_onehot_stim_discharge_reg[2]_i_2 
       (.I(i_w_icons_core_n_591),
        .O(clk_discharge_main_s));
  IBUF RESET_N_I_IBUF_inst
       (.I(RESET_N_I),
        .O(RESET_N_I_IBUF));
  BUFG SPI_CLK_I_IBUF_BUFG_inst
       (.I(SPI_CLK_I_IBUF),
        .O(SPI_CLK_I_IBUF_BUFG));
  IBUF SPI_CLK_I_IBUF_inst
       (.I(SPI_CLK_I),
        .O(SPI_CLK_I_IBUF));
  IBUF SPI_CS_I_IBUF_inst
       (.I(SPI_CS_I),
        .O(SPI_MISO_O_TRI));
  OBUFT SPI_MISO_O_OBUFT_inst
       (.I(SPI_MISO_O_OBUF),
        .O(SPI_MISO_O),
        .T(SPI_MISO_O_TRI));
  IBUF SPI_MOSI_I_IBUF_inst
       (.I(SPI_MOSI_I),
        .O(SPI_MOSI_I_IBUF));
  IBUF STIM_XEN_I_IBUF_inst
       (.I(STIM_XEN_I),
        .O(STIM_XEN_I_IBUF));
  BUFG clk_adc1_gated_s_BUFG_inst
       (.I(clk_adc1_gated_s),
        .O(clk_adc1_gated_s_BUFG));
  BUFG clk_adc2_gated_s_BUFG_inst
       (.I(clk_adc2_gated_s),
        .O(clk_adc2_gated_s_BUFG));
  common_clkdiv_by_n i_common_clkdiv_by_n_top
       (.CLK(CLK_REF_I_IBUF_BUFG),
        .CLK_REC_O_OBUF(CLK_REC_O_OBUF),
        .clkdiv_n_reg_0(i_w_icons_core_n_0));
  rec_stim64ch_macro i_rec_stim64ch_macro
       (.D({i_w_icons_core_n_574,i_w_icons_core_n_575,i_w_icons_core_n_576,i_w_icons_core_n_577,i_w_icons_core_n_578,i_w_icons_core_n_579,i_w_icons_core_n_580}),
        .Q({i_rec_stim64ch_macro_n_0,i_rec_stim64ch_macro_n_1,i_rec_stim64ch_macro_n_2,i_rec_stim64ch_macro_n_3,i_rec_stim64ch_macro_n_4,i_rec_stim64ch_macro_n_5}),
        .adc_res1_o(adc_res1_s),
        .adc_res1_o_reg_0(adc_idx_s),
        .adc_res2_o(adc_res2_s),
        .clk_adc1_gated_s_BUFG(clk_adc1_gated_s_BUFG),
        .clk_adc2_gated_s_BUFG(clk_adc2_gated_s_BUFG),
        .resetn_top_sync_o(resetn_top_sync_s),
        .sample_out_s(sample_out_s),
        .stim_en_vec_s(stim_en_vec_s),
        .\test_adc1_imp_out_reg[0][10]_0 (i_rec_stim64ch_macro_n_550),
        .\test_adc1_imp_out_reg[0][10]_1 (i_w_icons_core_n_565),
        .\test_adc1_imp_out_reg[0][11]_0 (i_rec_stim64ch_macro_n_102),
        .\test_adc1_imp_out_reg[0][11]_1 (i_w_icons_core_n_566),
        .\test_adc1_imp_out_reg[0][16]_0 ({i_rec_stim64ch_macro_n_8,i_rec_stim64ch_macro_n_9,i_rec_stim64ch_macro_n_10,i_rec_stim64ch_macro_n_11,i_rec_stim64ch_macro_n_12}),
        .\test_adc1_imp_out_reg[0][17]_0 ({i_w_icons_core_n_567,i_w_icons_core_n_568,i_w_icons_core_n_569,i_w_icons_core_n_570,i_w_icons_core_n_571,i_w_icons_core_n_572}),
        .\test_adc1_imp_out_reg[1][16]_0 ({i_rec_stim64ch_macro_n_21,i_rec_stim64ch_macro_n_22,i_rec_stim64ch_macro_n_23,i_rec_stim64ch_macro_n_24,i_rec_stim64ch_macro_n_25,i_rec_stim64ch_macro_n_26,i_rec_stim64ch_macro_n_27}),
        .\test_adc1_imp_out_reg[1][17]_0 ({i_w_icons_core_n_549,i_w_icons_core_n_550,i_w_icons_core_n_551,i_w_icons_core_n_552,i_w_icons_core_n_553,i_w_icons_core_n_554,i_w_icons_core_n_555,i_w_icons_core_n_556}),
        .\test_adc1_imp_out_reg[2][16]_0 ({i_rec_stim64ch_macro_n_36,i_rec_stim64ch_macro_n_37,i_rec_stim64ch_macro_n_38,i_rec_stim64ch_macro_n_39,i_rec_stim64ch_macro_n_40,i_rec_stim64ch_macro_n_41,i_rec_stim64ch_macro_n_42}),
        .\test_adc1_imp_out_reg[2][17]_0 ({i_w_icons_core_n_533,i_w_icons_core_n_534,i_w_icons_core_n_535,i_w_icons_core_n_536,i_w_icons_core_n_537,i_w_icons_core_n_538,i_w_icons_core_n_539,i_w_icons_core_n_540}),
        .\test_adc1_imp_out_reg[3][16]_0 ({i_rec_stim64ch_macro_n_51,i_rec_stim64ch_macro_n_52,i_rec_stim64ch_macro_n_53,i_rec_stim64ch_macro_n_54,i_rec_stim64ch_macro_n_55,i_rec_stim64ch_macro_n_56,i_rec_stim64ch_macro_n_57}),
        .\test_adc1_imp_out_reg[3][17]_0 ({i_w_icons_core_n_517,i_w_icons_core_n_518,i_w_icons_core_n_519,i_w_icons_core_n_520,i_w_icons_core_n_521,i_w_icons_core_n_522,i_w_icons_core_n_523,i_w_icons_core_n_524}),
        .\test_adc1_out_reg[0][10]_0 (i_rec_stim64ch_macro_n_6),
        .\test_adc1_out_reg[0][7]_0 (i_rec_stim64ch_macro_n_536),
        .\test_adc1_out_reg[0][7]_1 (i_w_icons_core_n_573),
        .\test_adc1_out_reg[0][8]_0 (i_rec_stim64ch_macro_n_558),
        .\test_adc1_out_reg[0][9]_0 (i_rec_stim64ch_macro_n_7),
        .\test_adc1_out_reg[10][10]_0 (i_rec_stim64ch_macro_n_109),
        .\test_adc1_out_reg[10][16]_0 ({i_rec_stim64ch_macro_n_103,i_rec_stim64ch_macro_n_104,i_rec_stim64ch_macro_n_105,i_rec_stim64ch_macro_n_106,i_rec_stim64ch_macro_n_107,i_rec_stim64ch_macro_n_108}),
        .\test_adc1_out_reg[10][17]_0 ({i_w_icons_core_n_461,i_w_icons_core_n_462,i_w_icons_core_n_463,i_w_icons_core_n_464,i_w_icons_core_n_465,i_w_icons_core_n_466,i_w_icons_core_n_467,i_w_icons_core_n_468}),
        .\test_adc1_out_reg[10][6]_0 (i_rec_stim64ch_macro_n_257),
        .\test_adc1_out_reg[10][6]_1 (i_w_icons_core_n_460),
        .\test_adc1_out_reg[11][10]_0 (i_rec_stim64ch_macro_n_117),
        .\test_adc1_out_reg[11][16]_0 ({i_rec_stim64ch_macro_n_110,i_rec_stim64ch_macro_n_111,i_rec_stim64ch_macro_n_112,i_rec_stim64ch_macro_n_113,i_rec_stim64ch_macro_n_114,i_rec_stim64ch_macro_n_115,i_rec_stim64ch_macro_n_116}),
        .\test_adc1_out_reg[11][17]_0 ({i_w_icons_core_n_451,i_w_icons_core_n_452,i_w_icons_core_n_453,i_w_icons_core_n_454,i_w_icons_core_n_455,i_w_icons_core_n_456,i_w_icons_core_n_457,i_w_icons_core_n_458,i_w_icons_core_n_459}),
        .\test_adc1_out_reg[11][5]_0 (i_rec_stim64ch_macro_n_118),
        .\test_adc1_out_reg[12][10]_0 (i_rec_stim64ch_macro_n_126),
        .\test_adc1_out_reg[12][16]_0 ({i_rec_stim64ch_macro_n_120,i_rec_stim64ch_macro_n_121,i_rec_stim64ch_macro_n_122,i_rec_stim64ch_macro_n_123,i_rec_stim64ch_macro_n_124,i_rec_stim64ch_macro_n_125}),
        .\test_adc1_out_reg[12][17]_0 ({i_w_icons_core_n_444,i_w_icons_core_n_445,i_w_icons_core_n_446,i_w_icons_core_n_447,i_w_icons_core_n_448,i_w_icons_core_n_449,i_w_icons_core_n_450}),
        .\test_adc1_out_reg[12][5]_0 (i_rec_stim64ch_macro_n_555),
        .\test_adc1_out_reg[12][6]_0 (i_rec_stim64ch_macro_n_541),
        .\test_adc1_out_reg[12][6]_1 (i_w_icons_core_n_442),
        .\test_adc1_out_reg[12][7]_0 (i_w_icons_core_n_443),
        .\test_adc1_out_reg[12][8]_0 (i_rec_stim64ch_macro_n_127),
        .\test_adc1_out_reg[13][10]_0 (i_rec_stim64ch_macro_n_134),
        .\test_adc1_out_reg[13][16]_0 ({i_rec_stim64ch_macro_n_128,i_rec_stim64ch_macro_n_129,i_rec_stim64ch_macro_n_130,i_rec_stim64ch_macro_n_131,i_rec_stim64ch_macro_n_132,i_rec_stim64ch_macro_n_133}),
        .\test_adc1_out_reg[13][17]_0 ({i_w_icons_core_n_435,i_w_icons_core_n_436,i_w_icons_core_n_437,i_w_icons_core_n_438,i_w_icons_core_n_439,i_w_icons_core_n_440,i_w_icons_core_n_441}),
        .\test_adc1_out_reg[14][10]_0 (i_rec_stim64ch_macro_n_142),
        .\test_adc1_out_reg[14][16]_0 ({i_rec_stim64ch_macro_n_136,i_rec_stim64ch_macro_n_137,i_rec_stim64ch_macro_n_138,i_rec_stim64ch_macro_n_139,i_rec_stim64ch_macro_n_140,i_rec_stim64ch_macro_n_141}),
        .\test_adc1_out_reg[14][17]_0 ({i_w_icons_core_n_427,i_w_icons_core_n_428,i_w_icons_core_n_429,i_w_icons_core_n_430,i_w_icons_core_n_431,i_w_icons_core_n_432,i_w_icons_core_n_433,i_w_icons_core_n_434}),
        .\test_adc1_out_reg[14][5]_0 (i_rec_stim64ch_macro_n_152),
        .\test_adc1_out_reg[14][6]_0 (i_rec_stim64ch_macro_n_274),
        .\test_adc1_out_reg[14][6]_1 (i_w_icons_core_n_426),
        .\test_adc1_out_reg[15][10]_0 (i_rec_stim64ch_macro_n_150),
        .\test_adc1_out_reg[15][16]_0 ({i_rec_stim64ch_macro_n_143,i_rec_stim64ch_macro_n_144,i_rec_stim64ch_macro_n_145,i_rec_stim64ch_macro_n_146,i_rec_stim64ch_macro_n_147,i_rec_stim64ch_macro_n_148,i_rec_stim64ch_macro_n_149}),
        .\test_adc1_out_reg[15][17]_0 ({i_w_icons_core_n_417,i_w_icons_core_n_418,i_w_icons_core_n_419,i_w_icons_core_n_420,i_w_icons_core_n_421,i_w_icons_core_n_422,i_w_icons_core_n_423,i_w_icons_core_n_424,i_w_icons_core_n_425}),
        .\test_adc1_out_reg[15][5]_0 (i_rec_stim64ch_macro_n_151),
        .\test_adc1_out_reg[16][10]_0 (i_rec_stim64ch_macro_n_559),
        .\test_adc1_out_reg[16][11]_0 (i_rec_stim64ch_macro_n_549),
        .\test_adc1_out_reg[16][11]_1 (i_w_icons_core_n_410),
        .\test_adc1_out_reg[16][12]_0 (i_rec_stim64ch_macro_n_135),
        .\test_adc1_out_reg[16][12]_1 (i_w_icons_core_n_411),
        .\test_adc1_out_reg[16][16]_0 ({i_rec_stim64ch_macro_n_153,i_rec_stim64ch_macro_n_154,i_rec_stim64ch_macro_n_155,i_rec_stim64ch_macro_n_156}),
        .\test_adc1_out_reg[16][17]_0 ({i_w_icons_core_n_412,i_w_icons_core_n_413,i_w_icons_core_n_414,i_w_icons_core_n_415,i_w_icons_core_n_416}),
        .\test_adc1_out_reg[16][6]_0 (i_rec_stim64ch_macro_n_530),
        .\test_adc1_out_reg[16][7]_0 (i_rec_stim64ch_macro_n_532),
        .\test_adc1_out_reg[16][7]_1 (i_w_icons_core_n_409),
        .\test_adc1_out_reg[16][8]_0 (i_rec_stim64ch_macro_n_556),
        .\test_adc1_out_reg[16][9]_0 (i_rec_stim64ch_macro_n_557),
        .\test_adc1_out_reg[17][10]_0 (i_rec_stim64ch_macro_n_163),
        .\test_adc1_out_reg[17][16]_0 ({i_rec_stim64ch_macro_n_157,i_rec_stim64ch_macro_n_158,i_rec_stim64ch_macro_n_159,i_rec_stim64ch_macro_n_160,i_rec_stim64ch_macro_n_161,i_rec_stim64ch_macro_n_162}),
        .\test_adc1_out_reg[17][17]_0 ({i_w_icons_core_n_400,i_w_icons_core_n_401,i_w_icons_core_n_402,i_w_icons_core_n_403,i_w_icons_core_n_404,i_w_icons_core_n_405,i_w_icons_core_n_406,i_w_icons_core_n_407,i_w_icons_core_n_408}),
        .\test_adc1_out_reg[17][6]_0 (i_rec_stim64ch_macro_n_164),
        .\test_adc1_out_reg[18][10]_0 (i_rec_stim64ch_macro_n_171),
        .\test_adc1_out_reg[18][16]_0 ({i_rec_stim64ch_macro_n_165,i_rec_stim64ch_macro_n_166,i_rec_stim64ch_macro_n_167,i_rec_stim64ch_macro_n_168,i_rec_stim64ch_macro_n_169,i_rec_stim64ch_macro_n_170}),
        .\test_adc1_out_reg[18][17]_0 ({i_w_icons_core_n_393,i_w_icons_core_n_394,i_w_icons_core_n_395,i_w_icons_core_n_396,i_w_icons_core_n_397,i_w_icons_core_n_398,i_w_icons_core_n_399}),
        .\test_adc1_out_reg[18][5]_0 (i_rec_stim64ch_macro_n_538),
        .\test_adc1_out_reg[18][5]_1 (i_w_icons_core_n_391),
        .\test_adc1_out_reg[18][6]_0 (i_rec_stim64ch_macro_n_561),
        .\test_adc1_out_reg[18][7]_0 (i_rec_stim64ch_macro_n_172),
        .\test_adc1_out_reg[18][7]_1 (i_w_icons_core_n_392),
        .\test_adc1_out_reg[19][10]_0 (i_rec_stim64ch_macro_n_179),
        .\test_adc1_out_reg[19][16]_0 ({i_rec_stim64ch_macro_n_173,i_rec_stim64ch_macro_n_174,i_rec_stim64ch_macro_n_175,i_rec_stim64ch_macro_n_176,i_rec_stim64ch_macro_n_177,i_rec_stim64ch_macro_n_178}),
        .\test_adc1_out_reg[19][17]_0 ({i_w_icons_core_n_382,i_w_icons_core_n_383,i_w_icons_core_n_384,i_w_icons_core_n_385,i_w_icons_core_n_386,i_w_icons_core_n_387,i_w_icons_core_n_388,i_w_icons_core_n_389,i_w_icons_core_n_390}),
        .\test_adc1_out_reg[19][6]_0 (i_rec_stim64ch_macro_n_180),
        .\test_adc1_out_reg[1][10]_0 (i_rec_stim64ch_macro_n_19),
        .\test_adc1_out_reg[1][16]_0 ({i_rec_stim64ch_macro_n_13,i_rec_stim64ch_macro_n_14,i_rec_stim64ch_macro_n_15,i_rec_stim64ch_macro_n_16,i_rec_stim64ch_macro_n_17,i_rec_stim64ch_macro_n_18}),
        .\test_adc1_out_reg[1][17]_0 ({i_w_icons_core_n_558,i_w_icons_core_n_559,i_w_icons_core_n_560,i_w_icons_core_n_561,i_w_icons_core_n_562,i_w_icons_core_n_563,i_w_icons_core_n_564}),
        .\test_adc1_out_reg[1][7]_0 (i_w_icons_core_n_557),
        .\test_adc1_out_reg[1][9]_0 (i_rec_stim64ch_macro_n_20),
        .\test_adc1_out_reg[20][10]_0 (i_rec_stim64ch_macro_n_187),
        .\test_adc1_out_reg[20][16]_0 ({i_rec_stim64ch_macro_n_181,i_rec_stim64ch_macro_n_182,i_rec_stim64ch_macro_n_183,i_rec_stim64ch_macro_n_184,i_rec_stim64ch_macro_n_185,i_rec_stim64ch_macro_n_186}),
        .\test_adc1_out_reg[20][17]_0 ({i_w_icons_core_n_375,i_w_icons_core_n_376,i_w_icons_core_n_377,i_w_icons_core_n_378,i_w_icons_core_n_379,i_w_icons_core_n_380,i_w_icons_core_n_381}),
        .\test_adc1_out_reg[20][7]_0 (i_rec_stim64ch_macro_n_547),
        .\test_adc1_out_reg[20][7]_1 (i_w_icons_core_n_374),
        .\test_adc1_out_reg[20][8]_0 (i_rec_stim64ch_macro_n_188),
        .\test_adc1_out_reg[21][10]_0 (i_rec_stim64ch_macro_n_195),
        .\test_adc1_out_reg[21][16]_0 ({i_rec_stim64ch_macro_n_189,i_rec_stim64ch_macro_n_190,i_rec_stim64ch_macro_n_191,i_rec_stim64ch_macro_n_192,i_rec_stim64ch_macro_n_193,i_rec_stim64ch_macro_n_194}),
        .\test_adc1_out_reg[21][17]_0 ({i_w_icons_core_n_366,i_w_icons_core_n_367,i_w_icons_core_n_368,i_w_icons_core_n_369,i_w_icons_core_n_370,i_w_icons_core_n_371,i_w_icons_core_n_372,i_w_icons_core_n_373}),
        .\test_adc1_out_reg[22][10]_0 (i_rec_stim64ch_macro_n_202),
        .\test_adc1_out_reg[22][16]_0 ({i_rec_stim64ch_macro_n_196,i_rec_stim64ch_macro_n_197,i_rec_stim64ch_macro_n_198,i_rec_stim64ch_macro_n_199,i_rec_stim64ch_macro_n_200,i_rec_stim64ch_macro_n_201}),
        .\test_adc1_out_reg[22][17]_0 ({i_w_icons_core_n_359,i_w_icons_core_n_360,i_w_icons_core_n_361,i_w_icons_core_n_362,i_w_icons_core_n_363,i_w_icons_core_n_364,i_w_icons_core_n_365}),
        .\test_adc1_out_reg[22][7]_0 (i_rec_stim64ch_macro_n_203),
        .\test_adc1_out_reg[22][7]_1 (i_w_icons_core_n_358),
        .\test_adc1_out_reg[23][10]_0 (i_rec_stim64ch_macro_n_210),
        .\test_adc1_out_reg[23][16]_0 ({i_rec_stim64ch_macro_n_204,i_rec_stim64ch_macro_n_205,i_rec_stim64ch_macro_n_206,i_rec_stim64ch_macro_n_207,i_rec_stim64ch_macro_n_208,i_rec_stim64ch_macro_n_209}),
        .\test_adc1_out_reg[23][17]_0 ({i_w_icons_core_n_350,i_w_icons_core_n_351,i_w_icons_core_n_352,i_w_icons_core_n_353,i_w_icons_core_n_354,i_w_icons_core_n_355,i_w_icons_core_n_356,i_w_icons_core_n_357}),
        .\test_adc1_out_reg[24][10]_0 (i_rec_stim64ch_macro_n_217),
        .\test_adc1_out_reg[24][16]_0 ({i_rec_stim64ch_macro_n_211,i_rec_stim64ch_macro_n_212,i_rec_stim64ch_macro_n_213,i_rec_stim64ch_macro_n_214,i_rec_stim64ch_macro_n_215,i_rec_stim64ch_macro_n_216}),
        .\test_adc1_out_reg[24][17]_0 ({i_w_icons_core_n_343,i_w_icons_core_n_344,i_w_icons_core_n_345,i_w_icons_core_n_346,i_w_icons_core_n_347,i_w_icons_core_n_348,i_w_icons_core_n_349}),
        .\test_adc1_out_reg[24][7]_0 (i_rec_stim64ch_macro_n_543),
        .\test_adc1_out_reg[24][7]_1 (i_w_icons_core_n_342),
        .\test_adc1_out_reg[24][8]_0 (i_rec_stim64ch_macro_n_218),
        .\test_adc1_out_reg[25][10]_0 (i_rec_stim64ch_macro_n_225),
        .\test_adc1_out_reg[25][16]_0 ({i_rec_stim64ch_macro_n_219,i_rec_stim64ch_macro_n_220,i_rec_stim64ch_macro_n_221,i_rec_stim64ch_macro_n_222,i_rec_stim64ch_macro_n_223,i_rec_stim64ch_macro_n_224}),
        .\test_adc1_out_reg[25][17]_0 ({i_w_icons_core_n_334,i_w_icons_core_n_335,i_w_icons_core_n_336,i_w_icons_core_n_337,i_w_icons_core_n_338,i_w_icons_core_n_339,i_w_icons_core_n_340,i_w_icons_core_n_341}),
        .\test_adc1_out_reg[26][10]_0 (i_rec_stim64ch_macro_n_232),
        .\test_adc1_out_reg[26][16]_0 ({i_rec_stim64ch_macro_n_226,i_rec_stim64ch_macro_n_227,i_rec_stim64ch_macro_n_228,i_rec_stim64ch_macro_n_229,i_rec_stim64ch_macro_n_230,i_rec_stim64ch_macro_n_231}),
        .\test_adc1_out_reg[26][17]_0 ({i_w_icons_core_n_327,i_w_icons_core_n_328,i_w_icons_core_n_329,i_w_icons_core_n_330,i_w_icons_core_n_331,i_w_icons_core_n_332,i_w_icons_core_n_333}),
        .\test_adc1_out_reg[26][7]_0 (i_rec_stim64ch_macro_n_233),
        .\test_adc1_out_reg[26][7]_1 (i_w_icons_core_n_326),
        .\test_adc1_out_reg[27][10]_0 (i_rec_stim64ch_macro_n_240),
        .\test_adc1_out_reg[27][16]_0 ({i_rec_stim64ch_macro_n_234,i_rec_stim64ch_macro_n_235,i_rec_stim64ch_macro_n_236,i_rec_stim64ch_macro_n_237,i_rec_stim64ch_macro_n_238,i_rec_stim64ch_macro_n_239}),
        .\test_adc1_out_reg[27][17]_0 ({i_w_icons_core_n_318,i_w_icons_core_n_319,i_w_icons_core_n_320,i_w_icons_core_n_321,i_w_icons_core_n_322,i_w_icons_core_n_323,i_w_icons_core_n_324,i_w_icons_core_n_325}),
        .\test_adc1_out_reg[28][10]_0 (i_rec_stim64ch_macro_n_247),
        .\test_adc1_out_reg[28][16]_0 ({i_rec_stim64ch_macro_n_241,i_rec_stim64ch_macro_n_242,i_rec_stim64ch_macro_n_243,i_rec_stim64ch_macro_n_244,i_rec_stim64ch_macro_n_245,i_rec_stim64ch_macro_n_246}),
        .\test_adc1_out_reg[28][17]_0 ({i_w_icons_core_n_311,i_w_icons_core_n_312,i_w_icons_core_n_313,i_w_icons_core_n_314,i_w_icons_core_n_315,i_w_icons_core_n_316,i_w_icons_core_n_317}),
        .\test_adc1_out_reg[28][6]_0 (i_rec_stim64ch_macro_n_119),
        .\test_adc1_out_reg[28][7]_0 (i_rec_stim64ch_macro_n_546),
        .\test_adc1_out_reg[28][7]_1 (i_w_icons_core_n_310),
        .\test_adc1_out_reg[28][8]_0 (i_rec_stim64ch_macro_n_248),
        .\test_adc1_out_reg[29][10]_0 (i_rec_stim64ch_macro_n_255),
        .\test_adc1_out_reg[29][16]_0 ({i_rec_stim64ch_macro_n_249,i_rec_stim64ch_macro_n_250,i_rec_stim64ch_macro_n_251,i_rec_stim64ch_macro_n_252,i_rec_stim64ch_macro_n_253,i_rec_stim64ch_macro_n_254}),
        .\test_adc1_out_reg[29][17]_0 ({i_w_icons_core_n_302,i_w_icons_core_n_303,i_w_icons_core_n_304,i_w_icons_core_n_305,i_w_icons_core_n_306,i_w_icons_core_n_307,i_w_icons_core_n_308,i_w_icons_core_n_309}),
        .\test_adc1_out_reg[29][6]_0 (i_rec_stim64ch_macro_n_256),
        .\test_adc1_out_reg[2][10]_0 (i_rec_stim64ch_macro_n_34),
        .\test_adc1_out_reg[2][16]_0 ({i_rec_stim64ch_macro_n_28,i_rec_stim64ch_macro_n_29,i_rec_stim64ch_macro_n_30,i_rec_stim64ch_macro_n_31,i_rec_stim64ch_macro_n_32,i_rec_stim64ch_macro_n_33}),
        .\test_adc1_out_reg[2][17]_0 ({i_w_icons_core_n_542,i_w_icons_core_n_543,i_w_icons_core_n_544,i_w_icons_core_n_545,i_w_icons_core_n_546,i_w_icons_core_n_547,i_w_icons_core_n_548}),
        .\test_adc1_out_reg[2][7]_0 (i_w_icons_core_n_541),
        .\test_adc1_out_reg[2][9]_0 (i_rec_stim64ch_macro_n_35),
        .\test_adc1_out_reg[30][10]_0 (i_rec_stim64ch_macro_n_264),
        .\test_adc1_out_reg[30][16]_0 ({i_rec_stim64ch_macro_n_258,i_rec_stim64ch_macro_n_259,i_rec_stim64ch_macro_n_260,i_rec_stim64ch_macro_n_261,i_rec_stim64ch_macro_n_262,i_rec_stim64ch_macro_n_263}),
        .\test_adc1_out_reg[30][17]_0 ({i_w_icons_core_n_295,i_w_icons_core_n_296,i_w_icons_core_n_297,i_w_icons_core_n_298,i_w_icons_core_n_299,i_w_icons_core_n_300,i_w_icons_core_n_301}),
        .\test_adc1_out_reg[30][6]_0 (i_rec_stim64ch_macro_n_560),
        .\test_adc1_out_reg[30][7]_0 (i_rec_stim64ch_macro_n_265),
        .\test_adc1_out_reg[30][7]_1 (i_w_icons_core_n_294),
        .\test_adc1_out_reg[31][10]_0 (i_rec_stim64ch_macro_n_272),
        .\test_adc1_out_reg[31][16]_0 ({i_rec_stim64ch_macro_n_266,i_rec_stim64ch_macro_n_267,i_rec_stim64ch_macro_n_268,i_rec_stim64ch_macro_n_269,i_rec_stim64ch_macro_n_270,i_rec_stim64ch_macro_n_271}),
        .\test_adc1_out_reg[31][17]_0 ({i_w_icons_core_n_286,i_w_icons_core_n_287,i_w_icons_core_n_288,i_w_icons_core_n_289,i_w_icons_core_n_290,i_w_icons_core_n_291,i_w_icons_core_n_292,i_w_icons_core_n_293}),
        .\test_adc1_out_reg[31][6]_0 (i_rec_stim64ch_macro_n_273),
        .\test_adc1_out_reg[3][10]_0 (i_rec_stim64ch_macro_n_49),
        .\test_adc1_out_reg[3][16]_0 ({i_rec_stim64ch_macro_n_43,i_rec_stim64ch_macro_n_44,i_rec_stim64ch_macro_n_45,i_rec_stim64ch_macro_n_46,i_rec_stim64ch_macro_n_47,i_rec_stim64ch_macro_n_48}),
        .\test_adc1_out_reg[3][17]_0 ({i_w_icons_core_n_526,i_w_icons_core_n_527,i_w_icons_core_n_528,i_w_icons_core_n_529,i_w_icons_core_n_530,i_w_icons_core_n_531,i_w_icons_core_n_532}),
        .\test_adc1_out_reg[3][7]_0 (i_w_icons_core_n_525),
        .\test_adc1_out_reg[3][9]_0 (i_rec_stim64ch_macro_n_50),
        .\test_adc1_out_reg[4][10]_0 (i_rec_stim64ch_macro_n_64),
        .\test_adc1_out_reg[4][16]_0 ({i_rec_stim64ch_macro_n_58,i_rec_stim64ch_macro_n_59,i_rec_stim64ch_macro_n_60,i_rec_stim64ch_macro_n_61,i_rec_stim64ch_macro_n_62,i_rec_stim64ch_macro_n_63}),
        .\test_adc1_out_reg[4][17]_0 ({i_w_icons_core_n_510,i_w_icons_core_n_511,i_w_icons_core_n_512,i_w_icons_core_n_513,i_w_icons_core_n_514,i_w_icons_core_n_515,i_w_icons_core_n_516}),
        .\test_adc1_out_reg[4][7]_0 (i_w_icons_core_n_509),
        .\test_adc1_out_reg[4][8]_0 (i_rec_stim64ch_macro_n_65),
        .\test_adc1_out_reg[5][10]_0 (i_rec_stim64ch_macro_n_72),
        .\test_adc1_out_reg[5][16]_0 ({i_rec_stim64ch_macro_n_66,i_rec_stim64ch_macro_n_67,i_rec_stim64ch_macro_n_68,i_rec_stim64ch_macro_n_69,i_rec_stim64ch_macro_n_70,i_rec_stim64ch_macro_n_71}),
        .\test_adc1_out_reg[5][17]_0 ({i_w_icons_core_n_501,i_w_icons_core_n_502,i_w_icons_core_n_503,i_w_icons_core_n_504,i_w_icons_core_n_505,i_w_icons_core_n_506,i_w_icons_core_n_507,i_w_icons_core_n_508}),
        .\test_adc1_out_reg[6][10]_0 (i_rec_stim64ch_macro_n_79),
        .\test_adc1_out_reg[6][16]_0 ({i_rec_stim64ch_macro_n_73,i_rec_stim64ch_macro_n_74,i_rec_stim64ch_macro_n_75,i_rec_stim64ch_macro_n_76,i_rec_stim64ch_macro_n_77,i_rec_stim64ch_macro_n_78}),
        .\test_adc1_out_reg[6][17]_0 ({i_w_icons_core_n_493,i_w_icons_core_n_494,i_w_icons_core_n_495,i_w_icons_core_n_496,i_w_icons_core_n_497,i_w_icons_core_n_498,i_w_icons_core_n_499,i_w_icons_core_n_500}),
        .\test_adc1_out_reg[7][10]_0 (i_rec_stim64ch_macro_n_86),
        .\test_adc1_out_reg[7][16]_0 ({i_rec_stim64ch_macro_n_80,i_rec_stim64ch_macro_n_81,i_rec_stim64ch_macro_n_82,i_rec_stim64ch_macro_n_83,i_rec_stim64ch_macro_n_84,i_rec_stim64ch_macro_n_85}),
        .\test_adc1_out_reg[7][17]_0 ({i_w_icons_core_n_485,i_w_icons_core_n_486,i_w_icons_core_n_487,i_w_icons_core_n_488,i_w_icons_core_n_489,i_w_icons_core_n_490,i_w_icons_core_n_491,i_w_icons_core_n_492}),
        .\test_adc1_out_reg[8][10]_0 (i_rec_stim64ch_macro_n_93),
        .\test_adc1_out_reg[8][16]_0 ({i_rec_stim64ch_macro_n_87,i_rec_stim64ch_macro_n_88,i_rec_stim64ch_macro_n_89,i_rec_stim64ch_macro_n_90,i_rec_stim64ch_macro_n_91,i_rec_stim64ch_macro_n_92}),
        .\test_adc1_out_reg[8][17]_0 ({i_w_icons_core_n_478,i_w_icons_core_n_479,i_w_icons_core_n_480,i_w_icons_core_n_481,i_w_icons_core_n_482,i_w_icons_core_n_483,i_w_icons_core_n_484}),
        .\test_adc1_out_reg[8][5]_0 (i_rec_stim64ch_macro_n_554),
        .\test_adc1_out_reg[8][6]_0 (i_rec_stim64ch_macro_n_535),
        .\test_adc1_out_reg[8][6]_1 (i_w_icons_core_n_476),
        .\test_adc1_out_reg[8][7]_0 (i_rec_stim64ch_macro_n_542),
        .\test_adc1_out_reg[8][7]_1 (i_w_icons_core_n_477),
        .\test_adc1_out_reg[8][8]_0 (i_rec_stim64ch_macro_n_94),
        .\test_adc1_out_reg[9][10]_0 (i_rec_stim64ch_macro_n_101),
        .\test_adc1_out_reg[9][16]_0 ({i_rec_stim64ch_macro_n_95,i_rec_stim64ch_macro_n_96,i_rec_stim64ch_macro_n_97,i_rec_stim64ch_macro_n_98,i_rec_stim64ch_macro_n_99,i_rec_stim64ch_macro_n_100}),
        .\test_adc1_out_reg[9][17]_0 ({i_w_icons_core_n_469,i_w_icons_core_n_470,i_w_icons_core_n_471,i_w_icons_core_n_472,i_w_icons_core_n_473,i_w_icons_core_n_474,i_w_icons_core_n_475}),
        .\test_adc2_out_reg[0][10]_0 (i_w_icons_core_n_279),
        .\test_adc2_out_reg[0][11]_0 (i_rec_stim64ch_macro_n_573),
        .\test_adc2_out_reg[0][12]_0 (i_rec_stim64ch_macro_n_551),
        .\test_adc2_out_reg[0][12]_1 (i_w_icons_core_n_280),
        .\test_adc2_out_reg[0][13]_0 (i_rec_stim64ch_macro_n_293),
        .\test_adc2_out_reg[0][13]_1 (i_w_icons_core_n_281),
        .\test_adc2_out_reg[0][16]_0 ({i_rec_stim64ch_macro_n_276,i_rec_stim64ch_macro_n_277,i_rec_stim64ch_macro_n_278}),
        .\test_adc2_out_reg[0][17]_0 ({i_w_icons_core_n_282,i_w_icons_core_n_283,i_w_icons_core_n_284,i_w_icons_core_n_285}),
        .\test_adc2_out_reg[0][7]_0 (i_rec_stim64ch_macro_n_534),
        .\test_adc2_out_reg[0][7]_1 (i_w_icons_core_n_277),
        .\test_adc2_out_reg[0][8]_0 (i_rec_stim64ch_macro_n_344),
        .\test_adc2_out_reg[0][9]_0 (i_rec_stim64ch_macro_n_548),
        .\test_adc2_out_reg[0][9]_1 (i_w_icons_core_n_278),
        .\test_adc2_out_reg[10][11]_0 (i_rec_stim64ch_macro_n_351),
        .\test_adc2_out_reg[10][16]_0 ({i_rec_stim64ch_macro_n_345,i_rec_stim64ch_macro_n_346,i_rec_stim64ch_macro_n_347,i_rec_stim64ch_macro_n_348,i_rec_stim64ch_macro_n_349,i_rec_stim64ch_macro_n_350}),
        .\test_adc2_out_reg[10][17]_0 ({i_w_icons_core_n_197,i_w_icons_core_n_198,i_w_icons_core_n_199,i_w_icons_core_n_200,i_w_icons_core_n_201,i_w_icons_core_n_202,i_w_icons_core_n_203,i_w_icons_core_n_204,i_w_icons_core_n_205}),
        .\test_adc2_out_reg[10][5]_0 (i_rec_stim64ch_macro_n_380),
        .\test_adc2_out_reg[10][6]_0 (i_rec_stim64ch_macro_n_508),
        .\test_adc2_out_reg[10][6]_1 (i_w_icons_core_n_196),
        .\test_adc2_out_reg[10][8]_0 (i_rec_stim64ch_macro_n_352),
        .\test_adc2_out_reg[11][11]_0 (i_rec_stim64ch_macro_n_360),
        .\test_adc2_out_reg[11][16]_0 ({i_rec_stim64ch_macro_n_353,i_rec_stim64ch_macro_n_354,i_rec_stim64ch_macro_n_355,i_rec_stim64ch_macro_n_356,i_rec_stim64ch_macro_n_357,i_rec_stim64ch_macro_n_358,i_rec_stim64ch_macro_n_359}),
        .\test_adc2_out_reg[11][17]_0 ({i_w_icons_core_n_186,i_w_icons_core_n_187,i_w_icons_core_n_188,i_w_icons_core_n_189,i_w_icons_core_n_190,i_w_icons_core_n_191,i_w_icons_core_n_192,i_w_icons_core_n_193,i_w_icons_core_n_194,i_w_icons_core_n_195}),
        .\test_adc2_out_reg[11][5]_0 (i_rec_stim64ch_macro_n_362),
        .\test_adc2_out_reg[11][8]_0 (i_rec_stim64ch_macro_n_361),
        .\test_adc2_out_reg[12][11]_0 (i_rec_stim64ch_macro_n_369),
        .\test_adc2_out_reg[12][16]_0 ({i_rec_stim64ch_macro_n_364,i_rec_stim64ch_macro_n_365,i_rec_stim64ch_macro_n_366,i_rec_stim64ch_macro_n_367,i_rec_stim64ch_macro_n_368}),
        .\test_adc2_out_reg[12][17]_0 ({i_w_icons_core_n_179,i_w_icons_core_n_180,i_w_icons_core_n_181,i_w_icons_core_n_182,i_w_icons_core_n_183,i_w_icons_core_n_184,i_w_icons_core_n_185}),
        .\test_adc2_out_reg[12][5]_0 (i_rec_stim64ch_macro_n_563),
        .\test_adc2_out_reg[12][6]_0 (i_rec_stim64ch_macro_n_539),
        .\test_adc2_out_reg[12][6]_1 (i_w_icons_core_n_176),
        .\test_adc2_out_reg[12][7]_0 (i_w_icons_core_n_177),
        .\test_adc2_out_reg[12][8]_0 (i_rec_stim64ch_macro_n_571),
        .\test_adc2_out_reg[12][9]_0 (i_rec_stim64ch_macro_n_462),
        .\test_adc2_out_reg[12][9]_1 (i_w_icons_core_n_178),
        .\test_adc2_out_reg[13][11]_0 (i_rec_stim64ch_macro_n_377),
        .\test_adc2_out_reg[13][16]_0 ({i_rec_stim64ch_macro_n_370,i_rec_stim64ch_macro_n_371,i_rec_stim64ch_macro_n_372,i_rec_stim64ch_macro_n_373,i_rec_stim64ch_macro_n_374,i_rec_stim64ch_macro_n_375,i_rec_stim64ch_macro_n_376}),
        .\test_adc2_out_reg[13][17]_0 ({i_w_icons_core_n_166,i_w_icons_core_n_167,i_w_icons_core_n_168,i_w_icons_core_n_169,i_w_icons_core_n_170,i_w_icons_core_n_171,i_w_icons_core_n_172,i_w_icons_core_n_173,i_w_icons_core_n_174,i_w_icons_core_n_175}),
        .\test_adc2_out_reg[13][5]_0 (i_rec_stim64ch_macro_n_379),
        .\test_adc2_out_reg[13][8]_0 (i_rec_stim64ch_macro_n_378),
        .\test_adc2_out_reg[14][11]_0 (i_rec_stim64ch_macro_n_387),
        .\test_adc2_out_reg[14][16]_0 ({i_rec_stim64ch_macro_n_381,i_rec_stim64ch_macro_n_382,i_rec_stim64ch_macro_n_383,i_rec_stim64ch_macro_n_384,i_rec_stim64ch_macro_n_385,i_rec_stim64ch_macro_n_386}),
        .\test_adc2_out_reg[14][17]_0 ({i_w_icons_core_n_157,i_w_icons_core_n_158,i_w_icons_core_n_159,i_w_icons_core_n_160,i_w_icons_core_n_161,i_w_icons_core_n_162,i_w_icons_core_n_163,i_w_icons_core_n_164,i_w_icons_core_n_165}),
        .\test_adc2_out_reg[14][5]_0 (i_rec_stim64ch_macro_n_399),
        .\test_adc2_out_reg[14][6]_0 (i_rec_stim64ch_macro_n_527),
        .\test_adc2_out_reg[14][6]_1 (i_w_icons_core_n_156),
        .\test_adc2_out_reg[14][8]_0 (i_rec_stim64ch_macro_n_388),
        .\test_adc2_out_reg[15][11]_0 (i_rec_stim64ch_macro_n_396),
        .\test_adc2_out_reg[15][16]_0 ({i_rec_stim64ch_macro_n_389,i_rec_stim64ch_macro_n_390,i_rec_stim64ch_macro_n_391,i_rec_stim64ch_macro_n_392,i_rec_stim64ch_macro_n_393,i_rec_stim64ch_macro_n_394,i_rec_stim64ch_macro_n_395}),
        .\test_adc2_out_reg[15][17]_0 ({i_w_icons_core_n_146,i_w_icons_core_n_147,i_w_icons_core_n_148,i_w_icons_core_n_149,i_w_icons_core_n_150,i_w_icons_core_n_151,i_w_icons_core_n_152,i_w_icons_core_n_153,i_w_icons_core_n_154,i_w_icons_core_n_155}),
        .\test_adc2_out_reg[15][5]_0 (i_rec_stim64ch_macro_n_398),
        .\test_adc2_out_reg[15][8]_0 (i_rec_stim64ch_macro_n_397),
        .\test_adc2_out_reg[16][10]_0 (i_w_icons_core_n_139),
        .\test_adc2_out_reg[16][11]_0 (i_rec_stim64ch_macro_n_572),
        .\test_adc2_out_reg[16][12]_0 (i_rec_stim64ch_macro_n_444),
        .\test_adc2_out_reg[16][12]_1 (i_w_icons_core_n_140),
        .\test_adc2_out_reg[16][13]_0 (i_rec_stim64ch_macro_n_307),
        .\test_adc2_out_reg[16][13]_1 (i_w_icons_core_n_141),
        .\test_adc2_out_reg[16][16]_0 ({i_rec_stim64ch_macro_n_400,i_rec_stim64ch_macro_n_401,i_rec_stim64ch_macro_n_402}),
        .\test_adc2_out_reg[16][17]_0 ({i_w_icons_core_n_142,i_w_icons_core_n_143,i_w_icons_core_n_144,i_w_icons_core_n_145}),
        .\test_adc2_out_reg[16][6]_0 (i_rec_stim64ch_macro_n_529),
        .\test_adc2_out_reg[16][7]_0 (i_rec_stim64ch_macro_n_531),
        .\test_adc2_out_reg[16][7]_1 (i_w_icons_core_n_137),
        .\test_adc2_out_reg[16][8]_0 (i_rec_stim64ch_macro_n_564),
        .\test_adc2_out_reg[16][9]_0 (i_rec_stim64ch_macro_n_544),
        .\test_adc2_out_reg[16][9]_1 (i_w_icons_core_n_138),
        .\test_adc2_out_reg[17][11]_0 (i_rec_stim64ch_macro_n_409),
        .\test_adc2_out_reg[17][16]_0 ({i_rec_stim64ch_macro_n_403,i_rec_stim64ch_macro_n_404,i_rec_stim64ch_macro_n_405,i_rec_stim64ch_macro_n_406,i_rec_stim64ch_macro_n_407,i_rec_stim64ch_macro_n_408}),
        .\test_adc2_out_reg[17][17]_0 ({i_w_icons_core_n_127,i_w_icons_core_n_128,i_w_icons_core_n_129,i_w_icons_core_n_130,i_w_icons_core_n_131,i_w_icons_core_n_132,i_w_icons_core_n_133,i_w_icons_core_n_134,i_w_icons_core_n_135,i_w_icons_core_n_136}),
        .\test_adc2_out_reg[17][6]_0 (i_rec_stim64ch_macro_n_411),
        .\test_adc2_out_reg[17][8]_0 (i_rec_stim64ch_macro_n_410),
        .\test_adc2_out_reg[18][11]_0 (i_rec_stim64ch_macro_n_418),
        .\test_adc2_out_reg[18][16]_0 ({i_rec_stim64ch_macro_n_412,i_rec_stim64ch_macro_n_413,i_rec_stim64ch_macro_n_414,i_rec_stim64ch_macro_n_415,i_rec_stim64ch_macro_n_416,i_rec_stim64ch_macro_n_417}),
        .\test_adc2_out_reg[18][17]_0 ({i_w_icons_core_n_119,i_w_icons_core_n_120,i_w_icons_core_n_121,i_w_icons_core_n_122,i_w_icons_core_n_123,i_w_icons_core_n_124,i_w_icons_core_n_125,i_w_icons_core_n_126}),
        .\test_adc2_out_reg[18][5]_0 (i_rec_stim64ch_macro_n_537),
        .\test_adc2_out_reg[18][5]_1 (i_w_icons_core_n_117),
        .\test_adc2_out_reg[18][6]_0 (i_rec_stim64ch_macro_n_566),
        .\test_adc2_out_reg[18][7]_0 (i_rec_stim64ch_macro_n_420),
        .\test_adc2_out_reg[18][7]_1 (i_w_icons_core_n_118),
        .\test_adc2_out_reg[18][8]_0 (i_rec_stim64ch_macro_n_419),
        .\test_adc2_out_reg[19][11]_0 (i_rec_stim64ch_macro_n_427),
        .\test_adc2_out_reg[19][16]_0 ({i_rec_stim64ch_macro_n_421,i_rec_stim64ch_macro_n_422,i_rec_stim64ch_macro_n_423,i_rec_stim64ch_macro_n_424,i_rec_stim64ch_macro_n_425,i_rec_stim64ch_macro_n_426}),
        .\test_adc2_out_reg[19][17]_0 ({i_w_icons_core_n_107,i_w_icons_core_n_108,i_w_icons_core_n_109,i_w_icons_core_n_110,i_w_icons_core_n_111,i_w_icons_core_n_112,i_w_icons_core_n_113,i_w_icons_core_n_114,i_w_icons_core_n_115,i_w_icons_core_n_116}),
        .\test_adc2_out_reg[19][6]_0 (i_rec_stim64ch_macro_n_429),
        .\test_adc2_out_reg[19][8]_0 (i_rec_stim64ch_macro_n_428),
        .\test_adc2_out_reg[1][11]_0 (i_rec_stim64ch_macro_n_285),
        .\test_adc2_out_reg[1][16]_0 ({i_rec_stim64ch_macro_n_279,i_rec_stim64ch_macro_n_280,i_rec_stim64ch_macro_n_281,i_rec_stim64ch_macro_n_282,i_rec_stim64ch_macro_n_283,i_rec_stim64ch_macro_n_284}),
        .\test_adc2_out_reg[1][17]_0 ({i_w_icons_core_n_268,i_w_icons_core_n_269,i_w_icons_core_n_270,i_w_icons_core_n_271,i_w_icons_core_n_272,i_w_icons_core_n_273,i_w_icons_core_n_274,i_w_icons_core_n_275,i_w_icons_core_n_276}),
        .\test_adc2_out_reg[1][8]_0 (i_rec_stim64ch_macro_n_286),
        .\test_adc2_out_reg[20][11]_0 (i_rec_stim64ch_macro_n_435),
        .\test_adc2_out_reg[20][16]_0 ({i_rec_stim64ch_macro_n_430,i_rec_stim64ch_macro_n_431,i_rec_stim64ch_macro_n_432,i_rec_stim64ch_macro_n_433,i_rec_stim64ch_macro_n_434}),
        .\test_adc2_out_reg[20][17]_0 ({i_w_icons_core_n_100,i_w_icons_core_n_101,i_w_icons_core_n_102,i_w_icons_core_n_103,i_w_icons_core_n_104,i_w_icons_core_n_105,i_w_icons_core_n_106}),
        .\test_adc2_out_reg[20][8]_0 (i_rec_stim64ch_macro_n_570),
        .\test_adc2_out_reg[20][9]_0 (i_rec_stim64ch_macro_n_474),
        .\test_adc2_out_reg[20][9]_1 (i_w_icons_core_n_99),
        .\test_adc2_out_reg[21][11]_0 (i_rec_stim64ch_macro_n_442),
        .\test_adc2_out_reg[21][16]_0 ({i_rec_stim64ch_macro_n_436,i_rec_stim64ch_macro_n_437,i_rec_stim64ch_macro_n_438,i_rec_stim64ch_macro_n_439,i_rec_stim64ch_macro_n_440,i_rec_stim64ch_macro_n_441}),
        .\test_adc2_out_reg[21][17]_0 ({i_w_icons_core_n_91,i_w_icons_core_n_92,i_w_icons_core_n_93,i_w_icons_core_n_94,i_w_icons_core_n_95,i_w_icons_core_n_96,i_w_icons_core_n_97,i_w_icons_core_n_98}),
        .\test_adc2_out_reg[21][8]_0 (i_rec_stim64ch_macro_n_443),
        .\test_adc2_out_reg[22][11]_0 (i_rec_stim64ch_macro_n_451),
        .\test_adc2_out_reg[22][16]_0 ({i_rec_stim64ch_macro_n_445,i_rec_stim64ch_macro_n_446,i_rec_stim64ch_macro_n_447,i_rec_stim64ch_macro_n_448,i_rec_stim64ch_macro_n_449,i_rec_stim64ch_macro_n_450}),
        .\test_adc2_out_reg[22][17]_0 ({i_w_icons_core_n_83,i_w_icons_core_n_84,i_w_icons_core_n_85,i_w_icons_core_n_86,i_w_icons_core_n_87,i_w_icons_core_n_88,i_w_icons_core_n_89,i_w_icons_core_n_90}),
        .\test_adc2_out_reg[22][8]_0 (i_rec_stim64ch_macro_n_452),
        .\test_adc2_out_reg[23][11]_0 (i_rec_stim64ch_macro_n_460),
        .\test_adc2_out_reg[23][16]_0 ({i_rec_stim64ch_macro_n_454,i_rec_stim64ch_macro_n_455,i_rec_stim64ch_macro_n_456,i_rec_stim64ch_macro_n_457,i_rec_stim64ch_macro_n_458,i_rec_stim64ch_macro_n_459}),
        .\test_adc2_out_reg[23][17]_0 ({i_w_icons_core_n_75,i_w_icons_core_n_76,i_w_icons_core_n_77,i_w_icons_core_n_78,i_w_icons_core_n_79,i_w_icons_core_n_80,i_w_icons_core_n_81,i_w_icons_core_n_82}),
        .\test_adc2_out_reg[23][8]_0 (i_rec_stim64ch_macro_n_461),
        .\test_adc2_out_reg[24][10]_0 (i_w_icons_core_n_68),
        .\test_adc2_out_reg[24][11]_0 (i_rec_stim64ch_macro_n_574),
        .\test_adc2_out_reg[24][12]_0 (i_rec_stim64ch_macro_n_552),
        .\test_adc2_out_reg[24][12]_1 (i_w_icons_core_n_69),
        .\test_adc2_out_reg[24][13]_0 (i_rec_stim64ch_macro_n_314),
        .\test_adc2_out_reg[24][13]_1 (i_w_icons_core_n_70),
        .\test_adc2_out_reg[24][16]_0 ({i_rec_stim64ch_macro_n_463,i_rec_stim64ch_macro_n_464,i_rec_stim64ch_macro_n_465}),
        .\test_adc2_out_reg[24][17]_0 ({i_w_icons_core_n_71,i_w_icons_core_n_72,i_w_icons_core_n_73,i_w_icons_core_n_74}),
        .\test_adc2_out_reg[24][8]_0 (i_rec_stim64ch_macro_n_567),
        .\test_adc2_out_reg[24][9]_0 (i_rec_stim64ch_macro_n_483),
        .\test_adc2_out_reg[24][9]_1 (i_w_icons_core_n_67),
        .\test_adc2_out_reg[25][11]_0 (i_rec_stim64ch_macro_n_472),
        .\test_adc2_out_reg[25][16]_0 ({i_rec_stim64ch_macro_n_466,i_rec_stim64ch_macro_n_467,i_rec_stim64ch_macro_n_468,i_rec_stim64ch_macro_n_469,i_rec_stim64ch_macro_n_470,i_rec_stim64ch_macro_n_471}),
        .\test_adc2_out_reg[25][17]_0 ({i_w_icons_core_n_59,i_w_icons_core_n_60,i_w_icons_core_n_61,i_w_icons_core_n_62,i_w_icons_core_n_63,i_w_icons_core_n_64,i_w_icons_core_n_65,i_w_icons_core_n_66}),
        .\test_adc2_out_reg[25][8]_0 (i_rec_stim64ch_macro_n_473),
        .\test_adc2_out_reg[26][11]_0 (i_rec_stim64ch_macro_n_481),
        .\test_adc2_out_reg[26][16]_0 ({i_rec_stim64ch_macro_n_475,i_rec_stim64ch_macro_n_476,i_rec_stim64ch_macro_n_477,i_rec_stim64ch_macro_n_478,i_rec_stim64ch_macro_n_479,i_rec_stim64ch_macro_n_480}),
        .\test_adc2_out_reg[26][17]_0 ({i_w_icons_core_n_51,i_w_icons_core_n_52,i_w_icons_core_n_53,i_w_icons_core_n_54,i_w_icons_core_n_55,i_w_icons_core_n_56,i_w_icons_core_n_57,i_w_icons_core_n_58}),
        .\test_adc2_out_reg[26][8]_0 (i_rec_stim64ch_macro_n_482),
        .\test_adc2_out_reg[27][11]_0 (i_rec_stim64ch_macro_n_490),
        .\test_adc2_out_reg[27][16]_0 ({i_rec_stim64ch_macro_n_484,i_rec_stim64ch_macro_n_485,i_rec_stim64ch_macro_n_486,i_rec_stim64ch_macro_n_487,i_rec_stim64ch_macro_n_488,i_rec_stim64ch_macro_n_489}),
        .\test_adc2_out_reg[27][17]_0 ({i_w_icons_core_n_43,i_w_icons_core_n_44,i_w_icons_core_n_45,i_w_icons_core_n_46,i_w_icons_core_n_47,i_w_icons_core_n_48,i_w_icons_core_n_49,i_w_icons_core_n_50}),
        .\test_adc2_out_reg[27][8]_0 (i_rec_stim64ch_macro_n_491),
        .\test_adc2_out_reg[28][11]_0 (i_rec_stim64ch_macro_n_498),
        .\test_adc2_out_reg[28][16]_0 ({i_rec_stim64ch_macro_n_493,i_rec_stim64ch_macro_n_494,i_rec_stim64ch_macro_n_495,i_rec_stim64ch_macro_n_496,i_rec_stim64ch_macro_n_497}),
        .\test_adc2_out_reg[28][17]_0 ({i_w_icons_core_n_36,i_w_icons_core_n_37,i_w_icons_core_n_38,i_w_icons_core_n_39,i_w_icons_core_n_40,i_w_icons_core_n_41,i_w_icons_core_n_42}),
        .\test_adc2_out_reg[28][6]_0 (i_rec_stim64ch_macro_n_363),
        .\test_adc2_out_reg[28][7]_0 (i_rec_stim64ch_macro_n_545),
        .\test_adc2_out_reg[28][7]_1 (i_w_icons_core_n_34),
        .\test_adc2_out_reg[28][8]_0 (i_rec_stim64ch_macro_n_569),
        .\test_adc2_out_reg[28][9]_0 (i_rec_stim64ch_macro_n_492),
        .\test_adc2_out_reg[28][9]_1 (i_w_icons_core_n_35),
        .\test_adc2_out_reg[29][11]_0 (i_rec_stim64ch_macro_n_505),
        .\test_adc2_out_reg[29][16]_0 ({i_rec_stim64ch_macro_n_499,i_rec_stim64ch_macro_n_500,i_rec_stim64ch_macro_n_501,i_rec_stim64ch_macro_n_502,i_rec_stim64ch_macro_n_503,i_rec_stim64ch_macro_n_504}),
        .\test_adc2_out_reg[29][17]_0 ({i_w_icons_core_n_25,i_w_icons_core_n_26,i_w_icons_core_n_27,i_w_icons_core_n_28,i_w_icons_core_n_29,i_w_icons_core_n_30,i_w_icons_core_n_31,i_w_icons_core_n_32,i_w_icons_core_n_33}),
        .\test_adc2_out_reg[29][6]_0 (i_rec_stim64ch_macro_n_507),
        .\test_adc2_out_reg[29][8]_0 (i_rec_stim64ch_macro_n_506),
        .\test_adc2_out_reg[2][11]_0 (i_rec_stim64ch_macro_n_292),
        .\test_adc2_out_reg[2][16]_0 ({i_rec_stim64ch_macro_n_287,i_rec_stim64ch_macro_n_288,i_rec_stim64ch_macro_n_289,i_rec_stim64ch_macro_n_290,i_rec_stim64ch_macro_n_291}),
        .\test_adc2_out_reg[2][17]_0 ({i_w_icons_core_n_262,i_w_icons_core_n_263,i_w_icons_core_n_264,i_w_icons_core_n_265,i_w_icons_core_n_266,i_w_icons_core_n_267}),
        .\test_adc2_out_reg[30][11]_0 (i_rec_stim64ch_macro_n_515),
        .\test_adc2_out_reg[30][16]_0 ({i_rec_stim64ch_macro_n_509,i_rec_stim64ch_macro_n_510,i_rec_stim64ch_macro_n_511,i_rec_stim64ch_macro_n_512,i_rec_stim64ch_macro_n_513,i_rec_stim64ch_macro_n_514}),
        .\test_adc2_out_reg[30][17]_0 ({i_w_icons_core_n_17,i_w_icons_core_n_18,i_w_icons_core_n_19,i_w_icons_core_n_20,i_w_icons_core_n_21,i_w_icons_core_n_22,i_w_icons_core_n_23,i_w_icons_core_n_24}),
        .\test_adc2_out_reg[30][6]_0 (i_rec_stim64ch_macro_n_565),
        .\test_adc2_out_reg[30][7]_0 (i_rec_stim64ch_macro_n_517),
        .\test_adc2_out_reg[30][7]_1 (i_w_icons_core_n_16),
        .\test_adc2_out_reg[30][8]_0 (i_rec_stim64ch_macro_n_516),
        .\test_adc2_out_reg[31][11]_0 (i_rec_stim64ch_macro_n_524),
        .\test_adc2_out_reg[31][16]_0 ({i_rec_stim64ch_macro_n_518,i_rec_stim64ch_macro_n_519,i_rec_stim64ch_macro_n_520,i_rec_stim64ch_macro_n_521,i_rec_stim64ch_macro_n_522,i_rec_stim64ch_macro_n_523}),
        .\test_adc2_out_reg[31][17]_0 (i_w_icons_core_n_0),
        .\test_adc2_out_reg[31][17]_1 ({i_w_icons_core_n_7,i_w_icons_core_n_8,i_w_icons_core_n_9,i_w_icons_core_n_10,i_w_icons_core_n_11,i_w_icons_core_n_12,i_w_icons_core_n_13,i_w_icons_core_n_14,i_w_icons_core_n_15}),
        .\test_adc2_out_reg[31][6]_0 (i_rec_stim64ch_macro_n_526),
        .\test_adc2_out_reg[31][8]_0 (i_rec_stim64ch_macro_n_525),
        .\test_adc2_out_reg[3][11]_0 (i_rec_stim64ch_macro_n_299),
        .\test_adc2_out_reg[3][16]_0 ({i_rec_stim64ch_macro_n_294,i_rec_stim64ch_macro_n_295,i_rec_stim64ch_macro_n_296,i_rec_stim64ch_macro_n_297,i_rec_stim64ch_macro_n_298}),
        .\test_adc2_out_reg[3][17]_0 ({i_w_icons_core_n_256,i_w_icons_core_n_257,i_w_icons_core_n_258,i_w_icons_core_n_259,i_w_icons_core_n_260,i_w_icons_core_n_261}),
        .\test_adc2_out_reg[4][11]_0 (i_rec_stim64ch_macro_n_306),
        .\test_adc2_out_reg[4][16]_0 ({i_rec_stim64ch_macro_n_301,i_rec_stim64ch_macro_n_302,i_rec_stim64ch_macro_n_303,i_rec_stim64ch_macro_n_304,i_rec_stim64ch_macro_n_305}),
        .\test_adc2_out_reg[4][17]_0 ({i_w_icons_core_n_250,i_w_icons_core_n_251,i_w_icons_core_n_252,i_w_icons_core_n_253,i_w_icons_core_n_254,i_w_icons_core_n_255}),
        .\test_adc2_out_reg[5][11]_0 (i_rec_stim64ch_macro_n_313),
        .\test_adc2_out_reg[5][16]_0 ({i_rec_stim64ch_macro_n_308,i_rec_stim64ch_macro_n_309,i_rec_stim64ch_macro_n_310,i_rec_stim64ch_macro_n_311,i_rec_stim64ch_macro_n_312}),
        .\test_adc2_out_reg[5][17]_0 ({i_w_icons_core_n_244,i_w_icons_core_n_245,i_w_icons_core_n_246,i_w_icons_core_n_247,i_w_icons_core_n_248,i_w_icons_core_n_249}),
        .\test_adc2_out_reg[6][11]_0 (i_rec_stim64ch_macro_n_321),
        .\test_adc2_out_reg[6][16]_0 ({i_rec_stim64ch_macro_n_315,i_rec_stim64ch_macro_n_316,i_rec_stim64ch_macro_n_317,i_rec_stim64ch_macro_n_318,i_rec_stim64ch_macro_n_319,i_rec_stim64ch_macro_n_320}),
        .\test_adc2_out_reg[6][17]_0 ({i_w_icons_core_n_235,i_w_icons_core_n_236,i_w_icons_core_n_237,i_w_icons_core_n_238,i_w_icons_core_n_239,i_w_icons_core_n_240,i_w_icons_core_n_241,i_w_icons_core_n_242,i_w_icons_core_n_243}),
        .\test_adc2_out_reg[6][8]_0 (i_rec_stim64ch_macro_n_322),
        .\test_adc2_out_reg[7][11]_0 (i_rec_stim64ch_macro_n_329),
        .\test_adc2_out_reg[7][16]_0 ({i_rec_stim64ch_macro_n_323,i_rec_stim64ch_macro_n_324,i_rec_stim64ch_macro_n_325,i_rec_stim64ch_macro_n_326,i_rec_stim64ch_macro_n_327,i_rec_stim64ch_macro_n_328}),
        .\test_adc2_out_reg[7][17]_0 ({i_w_icons_core_n_226,i_w_icons_core_n_227,i_w_icons_core_n_228,i_w_icons_core_n_229,i_w_icons_core_n_230,i_w_icons_core_n_231,i_w_icons_core_n_232,i_w_icons_core_n_233,i_w_icons_core_n_234}),
        .\test_adc2_out_reg[7][8]_0 (i_rec_stim64ch_macro_n_330),
        .\test_adc2_out_reg[8][10]_0 (i_w_icons_core_n_219),
        .\test_adc2_out_reg[8][11]_0 (i_rec_stim64ch_macro_n_575),
        .\test_adc2_out_reg[8][12]_0 (i_rec_stim64ch_macro_n_553),
        .\test_adc2_out_reg[8][12]_1 (i_w_icons_core_n_220),
        .\test_adc2_out_reg[8][13]_0 (i_rec_stim64ch_macro_n_300),
        .\test_adc2_out_reg[8][13]_1 (i_w_icons_core_n_221),
        .\test_adc2_out_reg[8][16]_0 ({i_rec_stim64ch_macro_n_331,i_rec_stim64ch_macro_n_332,i_rec_stim64ch_macro_n_333}),
        .\test_adc2_out_reg[8][17]_0 ({i_w_icons_core_n_222,i_w_icons_core_n_223,i_w_icons_core_n_224,i_w_icons_core_n_225}),
        .\test_adc2_out_reg[8][5]_0 (i_rec_stim64ch_macro_n_562),
        .\test_adc2_out_reg[8][6]_0 (i_rec_stim64ch_macro_n_533),
        .\test_adc2_out_reg[8][6]_1 (i_w_icons_core_n_216),
        .\test_adc2_out_reg[8][7]_0 (i_rec_stim64ch_macro_n_540),
        .\test_adc2_out_reg[8][7]_1 (i_w_icons_core_n_217),
        .\test_adc2_out_reg[8][8]_0 (i_rec_stim64ch_macro_n_568),
        .\test_adc2_out_reg[8][9]_0 (i_rec_stim64ch_macro_n_453),
        .\test_adc2_out_reg[8][9]_1 (i_w_icons_core_n_218),
        .\test_adc2_out_reg[9][11]_0 (i_rec_stim64ch_macro_n_341),
        .\test_adc2_out_reg[9][16]_0 ({i_rec_stim64ch_macro_n_334,i_rec_stim64ch_macro_n_335,i_rec_stim64ch_macro_n_336,i_rec_stim64ch_macro_n_337,i_rec_stim64ch_macro_n_338,i_rec_stim64ch_macro_n_339,i_rec_stim64ch_macro_n_340}),
        .\test_adc2_out_reg[9][17]_0 ({i_w_icons_core_n_206,i_w_icons_core_n_207,i_w_icons_core_n_208,i_w_icons_core_n_209,i_w_icons_core_n_210,i_w_icons_core_n_211,i_w_icons_core_n_212,i_w_icons_core_n_213,i_w_icons_core_n_214,i_w_icons_core_n_215}),
        .\test_adc2_out_reg[9][5]_0 (i_rec_stim64ch_macro_n_343),
        .\test_adc2_out_reg[9][8]_0 (i_rec_stim64ch_macro_n_342));
  w_icons_core i_w_icons_core
       (.ADC1_OUT_O_OBUF(ADC1_OUT_O_OBUF),
        .ADC2_OUT_O_OBUF(ADC2_OUT_O_OBUF),
        .ADC_EN_O(ADC_EN_O_OBUF),
        .CLK(clk_discharge_main_s),
        .CLK_REC_O_OBUF(CLK_REC_O_OBUF),
        .CLK_REC_O_OBUF_BUFG(CLK_REC_O_OBUF_BUFG),
        .CLK_REF_I(CLK_REF_I_IBUF_BUFG),
        .D({i_w_icons_core_n_574,i_w_icons_core_n_575,i_w_icons_core_n_576,i_w_icons_core_n_577,i_w_icons_core_n_578,i_w_icons_core_n_579,i_w_icons_core_n_580}),
        .ERR_CRC_O(i_w_icons_core_n_582),
        .ERR_STIM_O(i_w_icons_core_n_583),
        .Q({i_rec_stim64ch_macro_n_0,i_rec_stim64ch_macro_n_1,i_rec_stim64ch_macro_n_2,i_rec_stim64ch_macro_n_3,i_rec_stim64ch_macro_n_4,i_rec_stim64ch_macro_n_5}),
        .RESET_N_I_IBUF(RESET_N_I_IBUF),
        .SPI_CLK_I_IBUF_BUFG(SPI_CLK_I_IBUF_BUFG),
        .SPI_MISO_O_TRI(SPI_MISO_O_TRI),
        .STIM_XEN_I(STIM_XEN_I_IBUF),
        .adc_idx_o(adc_idx_s),
        .adc_res1_o(adc_res1_s),
        .adc_res2_o(adc_res2_s),
        .clk_adc1_gated_s(clk_adc1_gated_s),
        .clk_adc2_gated_s(clk_adc2_gated_s),
        .clkdiv_n_reg(i_w_icons_core_n_591),
        .data_sync1_reg(i_w_icons_core_n_0),
        .data_sync1_reg_0({i_w_icons_core_n_7,i_w_icons_core_n_8,i_w_icons_core_n_9,i_w_icons_core_n_10,i_w_icons_core_n_11,i_w_icons_core_n_12,i_w_icons_core_n_13,i_w_icons_core_n_14,i_w_icons_core_n_15}),
        .data_sync1_reg_1(i_w_icons_core_n_16),
        .data_sync1_reg_10(i_w_icons_core_n_67),
        .data_sync1_reg_100({i_w_icons_core_n_469,i_w_icons_core_n_470,i_w_icons_core_n_471,i_w_icons_core_n_472,i_w_icons_core_n_473,i_w_icons_core_n_474,i_w_icons_core_n_475}),
        .data_sync1_reg_101(i_w_icons_core_n_476),
        .data_sync1_reg_102(i_w_icons_core_n_477),
        .data_sync1_reg_103({i_w_icons_core_n_478,i_w_icons_core_n_479,i_w_icons_core_n_480,i_w_icons_core_n_481,i_w_icons_core_n_482,i_w_icons_core_n_483,i_w_icons_core_n_484}),
        .data_sync1_reg_104({i_w_icons_core_n_485,i_w_icons_core_n_486,i_w_icons_core_n_487,i_w_icons_core_n_488,i_w_icons_core_n_489,i_w_icons_core_n_490,i_w_icons_core_n_491,i_w_icons_core_n_492}),
        .data_sync1_reg_105({i_w_icons_core_n_493,i_w_icons_core_n_494,i_w_icons_core_n_495,i_w_icons_core_n_496,i_w_icons_core_n_497,i_w_icons_core_n_498,i_w_icons_core_n_499,i_w_icons_core_n_500}),
        .data_sync1_reg_106({i_w_icons_core_n_501,i_w_icons_core_n_502,i_w_icons_core_n_503,i_w_icons_core_n_504,i_w_icons_core_n_505,i_w_icons_core_n_506,i_w_icons_core_n_507,i_w_icons_core_n_508}),
        .data_sync1_reg_107(i_w_icons_core_n_509),
        .data_sync1_reg_108({i_w_icons_core_n_510,i_w_icons_core_n_511,i_w_icons_core_n_512,i_w_icons_core_n_513,i_w_icons_core_n_514,i_w_icons_core_n_515,i_w_icons_core_n_516}),
        .data_sync1_reg_109({i_w_icons_core_n_517,i_w_icons_core_n_518,i_w_icons_core_n_519,i_w_icons_core_n_520,i_w_icons_core_n_521,i_w_icons_core_n_522,i_w_icons_core_n_523,i_w_icons_core_n_524}),
        .data_sync1_reg_11(i_w_icons_core_n_68),
        .data_sync1_reg_110(i_w_icons_core_n_525),
        .data_sync1_reg_111({i_w_icons_core_n_526,i_w_icons_core_n_527,i_w_icons_core_n_528,i_w_icons_core_n_529,i_w_icons_core_n_530,i_w_icons_core_n_531,i_w_icons_core_n_532}),
        .data_sync1_reg_112({i_w_icons_core_n_533,i_w_icons_core_n_534,i_w_icons_core_n_535,i_w_icons_core_n_536,i_w_icons_core_n_537,i_w_icons_core_n_538,i_w_icons_core_n_539,i_w_icons_core_n_540}),
        .data_sync1_reg_113(i_w_icons_core_n_541),
        .data_sync1_reg_114({i_w_icons_core_n_542,i_w_icons_core_n_543,i_w_icons_core_n_544,i_w_icons_core_n_545,i_w_icons_core_n_546,i_w_icons_core_n_547,i_w_icons_core_n_548}),
        .data_sync1_reg_115({i_w_icons_core_n_549,i_w_icons_core_n_550,i_w_icons_core_n_551,i_w_icons_core_n_552,i_w_icons_core_n_553,i_w_icons_core_n_554,i_w_icons_core_n_555,i_w_icons_core_n_556}),
        .data_sync1_reg_116(i_w_icons_core_n_557),
        .data_sync1_reg_117({i_w_icons_core_n_558,i_w_icons_core_n_559,i_w_icons_core_n_560,i_w_icons_core_n_561,i_w_icons_core_n_562,i_w_icons_core_n_563,i_w_icons_core_n_564}),
        .data_sync1_reg_118(i_w_icons_core_n_565),
        .data_sync1_reg_119(i_w_icons_core_n_566),
        .data_sync1_reg_12(i_w_icons_core_n_69),
        .data_sync1_reg_120({i_w_icons_core_n_567,i_w_icons_core_n_568,i_w_icons_core_n_569,i_w_icons_core_n_570,i_w_icons_core_n_571,i_w_icons_core_n_572}),
        .data_sync1_reg_121(i_w_icons_core_n_573),
        .data_sync1_reg_13(i_w_icons_core_n_70),
        .data_sync1_reg_14({i_w_icons_core_n_71,i_w_icons_core_n_72,i_w_icons_core_n_73,i_w_icons_core_n_74}),
        .data_sync1_reg_15({i_w_icons_core_n_75,i_w_icons_core_n_76,i_w_icons_core_n_77,i_w_icons_core_n_78,i_w_icons_core_n_79,i_w_icons_core_n_80,i_w_icons_core_n_81,i_w_icons_core_n_82}),
        .data_sync1_reg_16({i_w_icons_core_n_83,i_w_icons_core_n_84,i_w_icons_core_n_85,i_w_icons_core_n_86,i_w_icons_core_n_87,i_w_icons_core_n_88,i_w_icons_core_n_89,i_w_icons_core_n_90}),
        .data_sync1_reg_17({i_w_icons_core_n_91,i_w_icons_core_n_92,i_w_icons_core_n_93,i_w_icons_core_n_94,i_w_icons_core_n_95,i_w_icons_core_n_96,i_w_icons_core_n_97,i_w_icons_core_n_98}),
        .data_sync1_reg_18(i_w_icons_core_n_99),
        .data_sync1_reg_19({i_w_icons_core_n_100,i_w_icons_core_n_101,i_w_icons_core_n_102,i_w_icons_core_n_103,i_w_icons_core_n_104,i_w_icons_core_n_105,i_w_icons_core_n_106}),
        .data_sync1_reg_2({i_w_icons_core_n_17,i_w_icons_core_n_18,i_w_icons_core_n_19,i_w_icons_core_n_20,i_w_icons_core_n_21,i_w_icons_core_n_22,i_w_icons_core_n_23,i_w_icons_core_n_24}),
        .data_sync1_reg_20({i_w_icons_core_n_107,i_w_icons_core_n_108,i_w_icons_core_n_109,i_w_icons_core_n_110,i_w_icons_core_n_111,i_w_icons_core_n_112,i_w_icons_core_n_113,i_w_icons_core_n_114,i_w_icons_core_n_115,i_w_icons_core_n_116}),
        .data_sync1_reg_21(i_w_icons_core_n_117),
        .data_sync1_reg_22(i_w_icons_core_n_118),
        .data_sync1_reg_23({i_w_icons_core_n_119,i_w_icons_core_n_120,i_w_icons_core_n_121,i_w_icons_core_n_122,i_w_icons_core_n_123,i_w_icons_core_n_124,i_w_icons_core_n_125,i_w_icons_core_n_126}),
        .data_sync1_reg_24({i_w_icons_core_n_127,i_w_icons_core_n_128,i_w_icons_core_n_129,i_w_icons_core_n_130,i_w_icons_core_n_131,i_w_icons_core_n_132,i_w_icons_core_n_133,i_w_icons_core_n_134,i_w_icons_core_n_135,i_w_icons_core_n_136}),
        .data_sync1_reg_25(i_w_icons_core_n_137),
        .data_sync1_reg_26(i_w_icons_core_n_138),
        .data_sync1_reg_27(i_w_icons_core_n_139),
        .data_sync1_reg_28(i_w_icons_core_n_140),
        .data_sync1_reg_29(i_w_icons_core_n_141),
        .data_sync1_reg_3({i_w_icons_core_n_25,i_w_icons_core_n_26,i_w_icons_core_n_27,i_w_icons_core_n_28,i_w_icons_core_n_29,i_w_icons_core_n_30,i_w_icons_core_n_31,i_w_icons_core_n_32,i_w_icons_core_n_33}),
        .data_sync1_reg_30({i_w_icons_core_n_142,i_w_icons_core_n_143,i_w_icons_core_n_144,i_w_icons_core_n_145}),
        .data_sync1_reg_31({i_w_icons_core_n_146,i_w_icons_core_n_147,i_w_icons_core_n_148,i_w_icons_core_n_149,i_w_icons_core_n_150,i_w_icons_core_n_151,i_w_icons_core_n_152,i_w_icons_core_n_153,i_w_icons_core_n_154,i_w_icons_core_n_155}),
        .data_sync1_reg_32(i_w_icons_core_n_156),
        .data_sync1_reg_33({i_w_icons_core_n_157,i_w_icons_core_n_158,i_w_icons_core_n_159,i_w_icons_core_n_160,i_w_icons_core_n_161,i_w_icons_core_n_162,i_w_icons_core_n_163,i_w_icons_core_n_164,i_w_icons_core_n_165}),
        .data_sync1_reg_34({i_w_icons_core_n_166,i_w_icons_core_n_167,i_w_icons_core_n_168,i_w_icons_core_n_169,i_w_icons_core_n_170,i_w_icons_core_n_171,i_w_icons_core_n_172,i_w_icons_core_n_173,i_w_icons_core_n_174,i_w_icons_core_n_175}),
        .data_sync1_reg_35(i_w_icons_core_n_176),
        .data_sync1_reg_36(i_w_icons_core_n_177),
        .data_sync1_reg_37(i_w_icons_core_n_178),
        .data_sync1_reg_38({i_w_icons_core_n_179,i_w_icons_core_n_180,i_w_icons_core_n_181,i_w_icons_core_n_182,i_w_icons_core_n_183,i_w_icons_core_n_184,i_w_icons_core_n_185}),
        .data_sync1_reg_39({i_w_icons_core_n_186,i_w_icons_core_n_187,i_w_icons_core_n_188,i_w_icons_core_n_189,i_w_icons_core_n_190,i_w_icons_core_n_191,i_w_icons_core_n_192,i_w_icons_core_n_193,i_w_icons_core_n_194,i_w_icons_core_n_195}),
        .data_sync1_reg_4(i_w_icons_core_n_34),
        .data_sync1_reg_40(i_w_icons_core_n_196),
        .data_sync1_reg_41({i_w_icons_core_n_197,i_w_icons_core_n_198,i_w_icons_core_n_199,i_w_icons_core_n_200,i_w_icons_core_n_201,i_w_icons_core_n_202,i_w_icons_core_n_203,i_w_icons_core_n_204,i_w_icons_core_n_205}),
        .data_sync1_reg_42({i_w_icons_core_n_206,i_w_icons_core_n_207,i_w_icons_core_n_208,i_w_icons_core_n_209,i_w_icons_core_n_210,i_w_icons_core_n_211,i_w_icons_core_n_212,i_w_icons_core_n_213,i_w_icons_core_n_214,i_w_icons_core_n_215}),
        .data_sync1_reg_43(i_w_icons_core_n_216),
        .data_sync1_reg_44(i_w_icons_core_n_217),
        .data_sync1_reg_45(i_w_icons_core_n_218),
        .data_sync1_reg_46(i_w_icons_core_n_219),
        .data_sync1_reg_47(i_w_icons_core_n_220),
        .data_sync1_reg_48(i_w_icons_core_n_221),
        .data_sync1_reg_49({i_w_icons_core_n_222,i_w_icons_core_n_223,i_w_icons_core_n_224,i_w_icons_core_n_225}),
        .data_sync1_reg_5(i_w_icons_core_n_35),
        .data_sync1_reg_50({i_w_icons_core_n_226,i_w_icons_core_n_227,i_w_icons_core_n_228,i_w_icons_core_n_229,i_w_icons_core_n_230,i_w_icons_core_n_231,i_w_icons_core_n_232,i_w_icons_core_n_233,i_w_icons_core_n_234}),
        .data_sync1_reg_51({i_w_icons_core_n_235,i_w_icons_core_n_236,i_w_icons_core_n_237,i_w_icons_core_n_238,i_w_icons_core_n_239,i_w_icons_core_n_240,i_w_icons_core_n_241,i_w_icons_core_n_242,i_w_icons_core_n_243}),
        .data_sync1_reg_52({i_w_icons_core_n_244,i_w_icons_core_n_245,i_w_icons_core_n_246,i_w_icons_core_n_247,i_w_icons_core_n_248,i_w_icons_core_n_249}),
        .data_sync1_reg_53({i_w_icons_core_n_250,i_w_icons_core_n_251,i_w_icons_core_n_252,i_w_icons_core_n_253,i_w_icons_core_n_254,i_w_icons_core_n_255}),
        .data_sync1_reg_54({i_w_icons_core_n_256,i_w_icons_core_n_257,i_w_icons_core_n_258,i_w_icons_core_n_259,i_w_icons_core_n_260,i_w_icons_core_n_261}),
        .data_sync1_reg_55({i_w_icons_core_n_262,i_w_icons_core_n_263,i_w_icons_core_n_264,i_w_icons_core_n_265,i_w_icons_core_n_266,i_w_icons_core_n_267}),
        .data_sync1_reg_56({i_w_icons_core_n_268,i_w_icons_core_n_269,i_w_icons_core_n_270,i_w_icons_core_n_271,i_w_icons_core_n_272,i_w_icons_core_n_273,i_w_icons_core_n_274,i_w_icons_core_n_275,i_w_icons_core_n_276}),
        .data_sync1_reg_57(i_w_icons_core_n_277),
        .data_sync1_reg_58(i_w_icons_core_n_278),
        .data_sync1_reg_59(i_w_icons_core_n_279),
        .data_sync1_reg_6({i_w_icons_core_n_36,i_w_icons_core_n_37,i_w_icons_core_n_38,i_w_icons_core_n_39,i_w_icons_core_n_40,i_w_icons_core_n_41,i_w_icons_core_n_42}),
        .data_sync1_reg_60(i_w_icons_core_n_280),
        .data_sync1_reg_61(i_w_icons_core_n_281),
        .data_sync1_reg_62({i_w_icons_core_n_282,i_w_icons_core_n_283,i_w_icons_core_n_284,i_w_icons_core_n_285}),
        .data_sync1_reg_63({i_w_icons_core_n_286,i_w_icons_core_n_287,i_w_icons_core_n_288,i_w_icons_core_n_289,i_w_icons_core_n_290,i_w_icons_core_n_291,i_w_icons_core_n_292,i_w_icons_core_n_293}),
        .data_sync1_reg_64(i_w_icons_core_n_294),
        .data_sync1_reg_65({i_w_icons_core_n_295,i_w_icons_core_n_296,i_w_icons_core_n_297,i_w_icons_core_n_298,i_w_icons_core_n_299,i_w_icons_core_n_300,i_w_icons_core_n_301}),
        .data_sync1_reg_66({i_w_icons_core_n_302,i_w_icons_core_n_303,i_w_icons_core_n_304,i_w_icons_core_n_305,i_w_icons_core_n_306,i_w_icons_core_n_307,i_w_icons_core_n_308,i_w_icons_core_n_309}),
        .data_sync1_reg_67(i_w_icons_core_n_310),
        .data_sync1_reg_68({i_w_icons_core_n_311,i_w_icons_core_n_312,i_w_icons_core_n_313,i_w_icons_core_n_314,i_w_icons_core_n_315,i_w_icons_core_n_316,i_w_icons_core_n_317}),
        .data_sync1_reg_69({i_w_icons_core_n_318,i_w_icons_core_n_319,i_w_icons_core_n_320,i_w_icons_core_n_321,i_w_icons_core_n_322,i_w_icons_core_n_323,i_w_icons_core_n_324,i_w_icons_core_n_325}),
        .data_sync1_reg_7({i_w_icons_core_n_43,i_w_icons_core_n_44,i_w_icons_core_n_45,i_w_icons_core_n_46,i_w_icons_core_n_47,i_w_icons_core_n_48,i_w_icons_core_n_49,i_w_icons_core_n_50}),
        .data_sync1_reg_70(i_w_icons_core_n_326),
        .data_sync1_reg_71({i_w_icons_core_n_327,i_w_icons_core_n_328,i_w_icons_core_n_329,i_w_icons_core_n_330,i_w_icons_core_n_331,i_w_icons_core_n_332,i_w_icons_core_n_333}),
        .data_sync1_reg_72({i_w_icons_core_n_334,i_w_icons_core_n_335,i_w_icons_core_n_336,i_w_icons_core_n_337,i_w_icons_core_n_338,i_w_icons_core_n_339,i_w_icons_core_n_340,i_w_icons_core_n_341}),
        .data_sync1_reg_73(i_w_icons_core_n_342),
        .data_sync1_reg_74({i_w_icons_core_n_343,i_w_icons_core_n_344,i_w_icons_core_n_345,i_w_icons_core_n_346,i_w_icons_core_n_347,i_w_icons_core_n_348,i_w_icons_core_n_349}),
        .data_sync1_reg_75({i_w_icons_core_n_350,i_w_icons_core_n_351,i_w_icons_core_n_352,i_w_icons_core_n_353,i_w_icons_core_n_354,i_w_icons_core_n_355,i_w_icons_core_n_356,i_w_icons_core_n_357}),
        .data_sync1_reg_76(i_w_icons_core_n_358),
        .data_sync1_reg_77({i_w_icons_core_n_359,i_w_icons_core_n_360,i_w_icons_core_n_361,i_w_icons_core_n_362,i_w_icons_core_n_363,i_w_icons_core_n_364,i_w_icons_core_n_365}),
        .data_sync1_reg_78({i_w_icons_core_n_366,i_w_icons_core_n_367,i_w_icons_core_n_368,i_w_icons_core_n_369,i_w_icons_core_n_370,i_w_icons_core_n_371,i_w_icons_core_n_372,i_w_icons_core_n_373}),
        .data_sync1_reg_79(i_w_icons_core_n_374),
        .data_sync1_reg_8({i_w_icons_core_n_51,i_w_icons_core_n_52,i_w_icons_core_n_53,i_w_icons_core_n_54,i_w_icons_core_n_55,i_w_icons_core_n_56,i_w_icons_core_n_57,i_w_icons_core_n_58}),
        .data_sync1_reg_80({i_w_icons_core_n_375,i_w_icons_core_n_376,i_w_icons_core_n_377,i_w_icons_core_n_378,i_w_icons_core_n_379,i_w_icons_core_n_380,i_w_icons_core_n_381}),
        .data_sync1_reg_81({i_w_icons_core_n_382,i_w_icons_core_n_383,i_w_icons_core_n_384,i_w_icons_core_n_385,i_w_icons_core_n_386,i_w_icons_core_n_387,i_w_icons_core_n_388,i_w_icons_core_n_389,i_w_icons_core_n_390}),
        .data_sync1_reg_82(i_w_icons_core_n_391),
        .data_sync1_reg_83(i_w_icons_core_n_392),
        .data_sync1_reg_84({i_w_icons_core_n_393,i_w_icons_core_n_394,i_w_icons_core_n_395,i_w_icons_core_n_396,i_w_icons_core_n_397,i_w_icons_core_n_398,i_w_icons_core_n_399}),
        .data_sync1_reg_85({i_w_icons_core_n_400,i_w_icons_core_n_401,i_w_icons_core_n_402,i_w_icons_core_n_403,i_w_icons_core_n_404,i_w_icons_core_n_405,i_w_icons_core_n_406,i_w_icons_core_n_407,i_w_icons_core_n_408}),
        .data_sync1_reg_86(i_w_icons_core_n_409),
        .data_sync1_reg_87(i_w_icons_core_n_410),
        .data_sync1_reg_88(i_w_icons_core_n_411),
        .data_sync1_reg_89({i_w_icons_core_n_412,i_w_icons_core_n_413,i_w_icons_core_n_414,i_w_icons_core_n_415,i_w_icons_core_n_416}),
        .data_sync1_reg_9({i_w_icons_core_n_59,i_w_icons_core_n_60,i_w_icons_core_n_61,i_w_icons_core_n_62,i_w_icons_core_n_63,i_w_icons_core_n_64,i_w_icons_core_n_65,i_w_icons_core_n_66}),
        .data_sync1_reg_90({i_w_icons_core_n_417,i_w_icons_core_n_418,i_w_icons_core_n_419,i_w_icons_core_n_420,i_w_icons_core_n_421,i_w_icons_core_n_422,i_w_icons_core_n_423,i_w_icons_core_n_424,i_w_icons_core_n_425}),
        .data_sync1_reg_91(i_w_icons_core_n_426),
        .data_sync1_reg_92({i_w_icons_core_n_427,i_w_icons_core_n_428,i_w_icons_core_n_429,i_w_icons_core_n_430,i_w_icons_core_n_431,i_w_icons_core_n_432,i_w_icons_core_n_433,i_w_icons_core_n_434}),
        .data_sync1_reg_93({i_w_icons_core_n_435,i_w_icons_core_n_436,i_w_icons_core_n_437,i_w_icons_core_n_438,i_w_icons_core_n_439,i_w_icons_core_n_440,i_w_icons_core_n_441}),
        .data_sync1_reg_94(i_w_icons_core_n_442),
        .data_sync1_reg_95(i_w_icons_core_n_443),
        .data_sync1_reg_96({i_w_icons_core_n_444,i_w_icons_core_n_445,i_w_icons_core_n_446,i_w_icons_core_n_447,i_w_icons_core_n_448,i_w_icons_core_n_449,i_w_icons_core_n_450}),
        .data_sync1_reg_97({i_w_icons_core_n_451,i_w_icons_core_n_452,i_w_icons_core_n_453,i_w_icons_core_n_454,i_w_icons_core_n_455,i_w_icons_core_n_456,i_w_icons_core_n_457,i_w_icons_core_n_458,i_w_icons_core_n_459}),
        .data_sync1_reg_98(i_w_icons_core_n_460),
        .data_sync1_reg_99({i_w_icons_core_n_461,i_w_icons_core_n_462,i_w_icons_core_n_463,i_w_icons_core_n_464,i_w_icons_core_n_465,i_w_icons_core_n_466,i_w_icons_core_n_467,i_w_icons_core_n_468}),
        .resetn_top_sync_o(resetn_top_sync_s),
        .sample_out_s(sample_out_s),
        .\spi_rx_word_reg[0] (SPI_MOSI_I_IBUF),
        .\spi_tx_word_1d_reg[39] (SPI_MISO_O_OBUF),
        .stim_en_vec_s(stim_en_vec_s),
        .\test_adc1_imp_out_reg[0][10] (i_rec_stim64ch_macro_n_7),
        .\test_adc1_imp_out_reg[0][11] (i_rec_stim64ch_macro_n_550),
        .\test_adc1_imp_out_reg[0][12] (i_rec_stim64ch_macro_n_102),
        .\test_adc1_imp_out_reg[0][17] ({i_rec_stim64ch_macro_n_8,i_rec_stim64ch_macro_n_9,i_rec_stim64ch_macro_n_10,i_rec_stim64ch_macro_n_11,i_rec_stim64ch_macro_n_12}),
        .\test_adc1_imp_out_reg[1][10] (i_rec_stim64ch_macro_n_20),
        .\test_adc1_imp_out_reg[1][17] ({i_rec_stim64ch_macro_n_21,i_rec_stim64ch_macro_n_22,i_rec_stim64ch_macro_n_23,i_rec_stim64ch_macro_n_24,i_rec_stim64ch_macro_n_25,i_rec_stim64ch_macro_n_26,i_rec_stim64ch_macro_n_27}),
        .\test_adc1_imp_out_reg[2][10] (i_rec_stim64ch_macro_n_35),
        .\test_adc1_imp_out_reg[2][17] ({i_rec_stim64ch_macro_n_36,i_rec_stim64ch_macro_n_37,i_rec_stim64ch_macro_n_38,i_rec_stim64ch_macro_n_39,i_rec_stim64ch_macro_n_40,i_rec_stim64ch_macro_n_41,i_rec_stim64ch_macro_n_42}),
        .\test_adc1_imp_out_reg[3][10] (i_rec_stim64ch_macro_n_50),
        .\test_adc1_imp_out_reg[3][17] ({i_rec_stim64ch_macro_n_51,i_rec_stim64ch_macro_n_52,i_rec_stim64ch_macro_n_53,i_rec_stim64ch_macro_n_54,i_rec_stim64ch_macro_n_55,i_rec_stim64ch_macro_n_56,i_rec_stim64ch_macro_n_57}),
        .\test_adc1_out_reg[0][11] (i_rec_stim64ch_macro_n_6),
        .\test_adc1_out_reg[0][7] (i_rec_stim64ch_macro_n_532),
        .\test_adc1_out_reg[10][11] (i_rec_stim64ch_macro_n_109),
        .\test_adc1_out_reg[10][17] ({i_rec_stim64ch_macro_n_103,i_rec_stim64ch_macro_n_104,i_rec_stim64ch_macro_n_105,i_rec_stim64ch_macro_n_106,i_rec_stim64ch_macro_n_107,i_rec_stim64ch_macro_n_108}),
        .\test_adc1_out_reg[10][6] (i_rec_stim64ch_macro_n_557),
        .\test_adc1_out_reg[10][7] (i_rec_stim64ch_macro_n_257),
        .\test_adc1_out_reg[11][11] (i_rec_stim64ch_macro_n_117),
        .\test_adc1_out_reg[11][17] ({i_rec_stim64ch_macro_n_110,i_rec_stim64ch_macro_n_111,i_rec_stim64ch_macro_n_112,i_rec_stim64ch_macro_n_113,i_rec_stim64ch_macro_n_114,i_rec_stim64ch_macro_n_115,i_rec_stim64ch_macro_n_116}),
        .\test_adc1_out_reg[11][6] (i_rec_stim64ch_macro_n_118),
        .\test_adc1_out_reg[12][11] (i_rec_stim64ch_macro_n_126),
        .\test_adc1_out_reg[12][17] ({i_rec_stim64ch_macro_n_120,i_rec_stim64ch_macro_n_121,i_rec_stim64ch_macro_n_122,i_rec_stim64ch_macro_n_123,i_rec_stim64ch_macro_n_124,i_rec_stim64ch_macro_n_125}),
        .\test_adc1_out_reg[12][6] (i_rec_stim64ch_macro_n_555),
        .\test_adc1_out_reg[12][7] (i_rec_stim64ch_macro_n_541),
        .\test_adc1_out_reg[13][11] (i_rec_stim64ch_macro_n_134),
        .\test_adc1_out_reg[13][17] ({i_rec_stim64ch_macro_n_128,i_rec_stim64ch_macro_n_129,i_rec_stim64ch_macro_n_130,i_rec_stim64ch_macro_n_131,i_rec_stim64ch_macro_n_132,i_rec_stim64ch_macro_n_133}),
        .\test_adc1_out_reg[14][11] (i_rec_stim64ch_macro_n_142),
        .\test_adc1_out_reg[14][17] ({i_rec_stim64ch_macro_n_136,i_rec_stim64ch_macro_n_137,i_rec_stim64ch_macro_n_138,i_rec_stim64ch_macro_n_139,i_rec_stim64ch_macro_n_140,i_rec_stim64ch_macro_n_141}),
        .\test_adc1_out_reg[14][6] (i_rec_stim64ch_macro_n_152),
        .\test_adc1_out_reg[14][7] (i_rec_stim64ch_macro_n_274),
        .\test_adc1_out_reg[15][11] (i_rec_stim64ch_macro_n_150),
        .\test_adc1_out_reg[15][17] ({i_rec_stim64ch_macro_n_143,i_rec_stim64ch_macro_n_144,i_rec_stim64ch_macro_n_145,i_rec_stim64ch_macro_n_146,i_rec_stim64ch_macro_n_147,i_rec_stim64ch_macro_n_148,i_rec_stim64ch_macro_n_149}),
        .\test_adc1_out_reg[15][6] (i_rec_stim64ch_macro_n_151),
        .\test_adc1_out_reg[16][11] (i_rec_stim64ch_macro_n_559),
        .\test_adc1_out_reg[16][12] (i_rec_stim64ch_macro_n_549),
        .\test_adc1_out_reg[16][13] (i_rec_stim64ch_macro_n_135),
        .\test_adc1_out_reg[16][17] ({i_rec_stim64ch_macro_n_153,i_rec_stim64ch_macro_n_154,i_rec_stim64ch_macro_n_155,i_rec_stim64ch_macro_n_156}),
        .\test_adc1_out_reg[16][7] (i_rec_stim64ch_macro_n_530),
        .\test_adc1_out_reg[17][11] (i_rec_stim64ch_macro_n_163),
        .\test_adc1_out_reg[17][17] ({i_rec_stim64ch_macro_n_157,i_rec_stim64ch_macro_n_158,i_rec_stim64ch_macro_n_159,i_rec_stim64ch_macro_n_160,i_rec_stim64ch_macro_n_161,i_rec_stim64ch_macro_n_162}),
        .\test_adc1_out_reg[17][5] (i_rec_stim64ch_macro_n_538),
        .\test_adc1_out_reg[17][7] (i_rec_stim64ch_macro_n_164),
        .\test_adc1_out_reg[18][11] (i_rec_stim64ch_macro_n_171),
        .\test_adc1_out_reg[18][17] ({i_rec_stim64ch_macro_n_165,i_rec_stim64ch_macro_n_166,i_rec_stim64ch_macro_n_167,i_rec_stim64ch_macro_n_168,i_rec_stim64ch_macro_n_169,i_rec_stim64ch_macro_n_170}),
        .\test_adc1_out_reg[18][5] (i_rec_stim64ch_macro_n_536),
        .\test_adc1_out_reg[18][7] (i_rec_stim64ch_macro_n_561),
        .\test_adc1_out_reg[19][11] (i_rec_stim64ch_macro_n_179),
        .\test_adc1_out_reg[19][17] ({i_rec_stim64ch_macro_n_173,i_rec_stim64ch_macro_n_174,i_rec_stim64ch_macro_n_175,i_rec_stim64ch_macro_n_176,i_rec_stim64ch_macro_n_177,i_rec_stim64ch_macro_n_178}),
        .\test_adc1_out_reg[19][5] (i_rec_stim64ch_macro_n_542),
        .\test_adc1_out_reg[19][7] (i_rec_stim64ch_macro_n_180),
        .\test_adc1_out_reg[1][11] (i_rec_stim64ch_macro_n_19),
        .\test_adc1_out_reg[1][17] ({i_rec_stim64ch_macro_n_13,i_rec_stim64ch_macro_n_14,i_rec_stim64ch_macro_n_15,i_rec_stim64ch_macro_n_16,i_rec_stim64ch_macro_n_17,i_rec_stim64ch_macro_n_18}),
        .\test_adc1_out_reg[1][7] (i_rec_stim64ch_macro_n_172),
        .\test_adc1_out_reg[20][11] (i_rec_stim64ch_macro_n_187),
        .\test_adc1_out_reg[20][17] ({i_rec_stim64ch_macro_n_181,i_rec_stim64ch_macro_n_182,i_rec_stim64ch_macro_n_183,i_rec_stim64ch_macro_n_184,i_rec_stim64ch_macro_n_185,i_rec_stim64ch_macro_n_186}),
        .\test_adc1_out_reg[20][7] (i_rec_stim64ch_macro_n_558),
        .\test_adc1_out_reg[21][11] (i_rec_stim64ch_macro_n_195),
        .\test_adc1_out_reg[21][17] ({i_rec_stim64ch_macro_n_189,i_rec_stim64ch_macro_n_190,i_rec_stim64ch_macro_n_191,i_rec_stim64ch_macro_n_192,i_rec_stim64ch_macro_n_193,i_rec_stim64ch_macro_n_194}),
        .\test_adc1_out_reg[21][7] (i_rec_stim64ch_macro_n_65),
        .\test_adc1_out_reg[22][11] (i_rec_stim64ch_macro_n_202),
        .\test_adc1_out_reg[22][17] ({i_rec_stim64ch_macro_n_196,i_rec_stim64ch_macro_n_197,i_rec_stim64ch_macro_n_198,i_rec_stim64ch_macro_n_199,i_rec_stim64ch_macro_n_200,i_rec_stim64ch_macro_n_201}),
        .\test_adc1_out_reg[22][7] (i_rec_stim64ch_macro_n_94),
        .\test_adc1_out_reg[23][11] (i_rec_stim64ch_macro_n_210),
        .\test_adc1_out_reg[23][17] ({i_rec_stim64ch_macro_n_204,i_rec_stim64ch_macro_n_205,i_rec_stim64ch_macro_n_206,i_rec_stim64ch_macro_n_207,i_rec_stim64ch_macro_n_208,i_rec_stim64ch_macro_n_209}),
        .\test_adc1_out_reg[23][7] (i_rec_stim64ch_macro_n_127),
        .\test_adc1_out_reg[24][11] (i_rec_stim64ch_macro_n_217),
        .\test_adc1_out_reg[24][17] ({i_rec_stim64ch_macro_n_211,i_rec_stim64ch_macro_n_212,i_rec_stim64ch_macro_n_213,i_rec_stim64ch_macro_n_214,i_rec_stim64ch_macro_n_215,i_rec_stim64ch_macro_n_216}),
        .\test_adc1_out_reg[24][7] (i_rec_stim64ch_macro_n_556),
        .\test_adc1_out_reg[25][11] (i_rec_stim64ch_macro_n_225),
        .\test_adc1_out_reg[25][17] ({i_rec_stim64ch_macro_n_219,i_rec_stim64ch_macro_n_220,i_rec_stim64ch_macro_n_221,i_rec_stim64ch_macro_n_222,i_rec_stim64ch_macro_n_223,i_rec_stim64ch_macro_n_224}),
        .\test_adc1_out_reg[25][7] (i_rec_stim64ch_macro_n_188),
        .\test_adc1_out_reg[26][11] (i_rec_stim64ch_macro_n_232),
        .\test_adc1_out_reg[26][17] ({i_rec_stim64ch_macro_n_226,i_rec_stim64ch_macro_n_227,i_rec_stim64ch_macro_n_228,i_rec_stim64ch_macro_n_229,i_rec_stim64ch_macro_n_230,i_rec_stim64ch_macro_n_231}),
        .\test_adc1_out_reg[26][7] (i_rec_stim64ch_macro_n_218),
        .\test_adc1_out_reg[27][11] (i_rec_stim64ch_macro_n_240),
        .\test_adc1_out_reg[27][17] ({i_rec_stim64ch_macro_n_234,i_rec_stim64ch_macro_n_235,i_rec_stim64ch_macro_n_236,i_rec_stim64ch_macro_n_237,i_rec_stim64ch_macro_n_238,i_rec_stim64ch_macro_n_239}),
        .\test_adc1_out_reg[27][7] (i_rec_stim64ch_macro_n_248),
        .\test_adc1_out_reg[28][11] (i_rec_stim64ch_macro_n_247),
        .\test_adc1_out_reg[28][17] ({i_rec_stim64ch_macro_n_241,i_rec_stim64ch_macro_n_242,i_rec_stim64ch_macro_n_243,i_rec_stim64ch_macro_n_244,i_rec_stim64ch_macro_n_245,i_rec_stim64ch_macro_n_246}),
        .\test_adc1_out_reg[28][7] (i_rec_stim64ch_macro_n_119),
        .\test_adc1_out_reg[29][11] (i_rec_stim64ch_macro_n_255),
        .\test_adc1_out_reg[29][17] ({i_rec_stim64ch_macro_n_249,i_rec_stim64ch_macro_n_250,i_rec_stim64ch_macro_n_251,i_rec_stim64ch_macro_n_252,i_rec_stim64ch_macro_n_253,i_rec_stim64ch_macro_n_254}),
        .\test_adc1_out_reg[29][7] (i_rec_stim64ch_macro_n_256),
        .\test_adc1_out_reg[2][11] (i_rec_stim64ch_macro_n_34),
        .\test_adc1_out_reg[2][17] ({i_rec_stim64ch_macro_n_28,i_rec_stim64ch_macro_n_29,i_rec_stim64ch_macro_n_30,i_rec_stim64ch_macro_n_31,i_rec_stim64ch_macro_n_32,i_rec_stim64ch_macro_n_33}),
        .\test_adc1_out_reg[2][7] (i_rec_stim64ch_macro_n_547),
        .\test_adc1_out_reg[30][11] (i_rec_stim64ch_macro_n_264),
        .\test_adc1_out_reg[30][17] ({i_rec_stim64ch_macro_n_258,i_rec_stim64ch_macro_n_259,i_rec_stim64ch_macro_n_260,i_rec_stim64ch_macro_n_261,i_rec_stim64ch_macro_n_262,i_rec_stim64ch_macro_n_263}),
        .\test_adc1_out_reg[30][7] (i_rec_stim64ch_macro_n_560),
        .\test_adc1_out_reg[31][11] (i_rec_stim64ch_macro_n_272),
        .\test_adc1_out_reg[31][17] ({i_rec_stim64ch_macro_n_266,i_rec_stim64ch_macro_n_267,i_rec_stim64ch_macro_n_268,i_rec_stim64ch_macro_n_269,i_rec_stim64ch_macro_n_270,i_rec_stim64ch_macro_n_271}),
        .\test_adc1_out_reg[31][7] (i_rec_stim64ch_macro_n_273),
        .\test_adc1_out_reg[3][11] (i_rec_stim64ch_macro_n_49),
        .\test_adc1_out_reg[3][17] ({i_rec_stim64ch_macro_n_43,i_rec_stim64ch_macro_n_44,i_rec_stim64ch_macro_n_45,i_rec_stim64ch_macro_n_46,i_rec_stim64ch_macro_n_47,i_rec_stim64ch_macro_n_48}),
        .\test_adc1_out_reg[3][7] (i_rec_stim64ch_macro_n_203),
        .\test_adc1_out_reg[4][11] (i_rec_stim64ch_macro_n_64),
        .\test_adc1_out_reg[4][17] ({i_rec_stim64ch_macro_n_58,i_rec_stim64ch_macro_n_59,i_rec_stim64ch_macro_n_60,i_rec_stim64ch_macro_n_61,i_rec_stim64ch_macro_n_62,i_rec_stim64ch_macro_n_63}),
        .\test_adc1_out_reg[4][7] (i_rec_stim64ch_macro_n_543),
        .\test_adc1_out_reg[5][11] (i_rec_stim64ch_macro_n_72),
        .\test_adc1_out_reg[5][17] ({i_rec_stim64ch_macro_n_66,i_rec_stim64ch_macro_n_67,i_rec_stim64ch_macro_n_68,i_rec_stim64ch_macro_n_69,i_rec_stim64ch_macro_n_70,i_rec_stim64ch_macro_n_71}),
        .\test_adc1_out_reg[5][7] (i_rec_stim64ch_macro_n_233),
        .\test_adc1_out_reg[6][11] (i_rec_stim64ch_macro_n_79),
        .\test_adc1_out_reg[6][17] ({i_rec_stim64ch_macro_n_73,i_rec_stim64ch_macro_n_74,i_rec_stim64ch_macro_n_75,i_rec_stim64ch_macro_n_76,i_rec_stim64ch_macro_n_77,i_rec_stim64ch_macro_n_78}),
        .\test_adc1_out_reg[6][7] (i_rec_stim64ch_macro_n_546),
        .\test_adc1_out_reg[7][11] (i_rec_stim64ch_macro_n_86),
        .\test_adc1_out_reg[7][17] ({i_rec_stim64ch_macro_n_80,i_rec_stim64ch_macro_n_81,i_rec_stim64ch_macro_n_82,i_rec_stim64ch_macro_n_83,i_rec_stim64ch_macro_n_84,i_rec_stim64ch_macro_n_85}),
        .\test_adc1_out_reg[7][7] (i_rec_stim64ch_macro_n_265),
        .\test_adc1_out_reg[8][11] (i_rec_stim64ch_macro_n_93),
        .\test_adc1_out_reg[8][17] ({i_rec_stim64ch_macro_n_87,i_rec_stim64ch_macro_n_88,i_rec_stim64ch_macro_n_89,i_rec_stim64ch_macro_n_90,i_rec_stim64ch_macro_n_91,i_rec_stim64ch_macro_n_92}),
        .\test_adc1_out_reg[8][6] (i_rec_stim64ch_macro_n_554),
        .\test_adc1_out_reg[8][7] (i_rec_stim64ch_macro_n_535),
        .\test_adc1_out_reg[9][11] (i_rec_stim64ch_macro_n_101),
        .\test_adc1_out_reg[9][17] ({i_rec_stim64ch_macro_n_95,i_rec_stim64ch_macro_n_96,i_rec_stim64ch_macro_n_97,i_rec_stim64ch_macro_n_98,i_rec_stim64ch_macro_n_99,i_rec_stim64ch_macro_n_100}),
        .\test_adc2_out_reg[0][10] (i_rec_stim64ch_macro_n_548),
        .\test_adc2_out_reg[0][12] (i_rec_stim64ch_macro_n_573),
        .\test_adc2_out_reg[0][13] (i_rec_stim64ch_macro_n_551),
        .\test_adc2_out_reg[0][14] (i_rec_stim64ch_macro_n_293),
        .\test_adc2_out_reg[0][17] ({i_rec_stim64ch_macro_n_276,i_rec_stim64ch_macro_n_277,i_rec_stim64ch_macro_n_278}),
        .\test_adc2_out_reg[0][7] (i_rec_stim64ch_macro_n_531),
        .\test_adc2_out_reg[0][9] (i_rec_stim64ch_macro_n_344),
        .\test_adc2_out_reg[10][12] (i_rec_stim64ch_macro_n_351),
        .\test_adc2_out_reg[10][17] ({i_rec_stim64ch_macro_n_345,i_rec_stim64ch_macro_n_346,i_rec_stim64ch_macro_n_347,i_rec_stim64ch_macro_n_348,i_rec_stim64ch_macro_n_349,i_rec_stim64ch_macro_n_350}),
        .\test_adc2_out_reg[10][6] (i_rec_stim64ch_macro_n_380),
        .\test_adc2_out_reg[10][7] (i_rec_stim64ch_macro_n_508),
        .\test_adc2_out_reg[10][9] (i_rec_stim64ch_macro_n_352),
        .\test_adc2_out_reg[11][12] (i_rec_stim64ch_macro_n_360),
        .\test_adc2_out_reg[11][17] ({i_rec_stim64ch_macro_n_353,i_rec_stim64ch_macro_n_354,i_rec_stim64ch_macro_n_355,i_rec_stim64ch_macro_n_356,i_rec_stim64ch_macro_n_357,i_rec_stim64ch_macro_n_358,i_rec_stim64ch_macro_n_359}),
        .\test_adc2_out_reg[11][6] (i_rec_stim64ch_macro_n_362),
        .\test_adc2_out_reg[11][9] (i_rec_stim64ch_macro_n_361),
        .\test_adc2_out_reg[12][10] (i_rec_stim64ch_macro_n_462),
        .\test_adc2_out_reg[12][12] (i_rec_stim64ch_macro_n_369),
        .\test_adc2_out_reg[12][17] ({i_rec_stim64ch_macro_n_364,i_rec_stim64ch_macro_n_365,i_rec_stim64ch_macro_n_366,i_rec_stim64ch_macro_n_367,i_rec_stim64ch_macro_n_368}),
        .\test_adc2_out_reg[12][6] (i_rec_stim64ch_macro_n_563),
        .\test_adc2_out_reg[12][7] (i_rec_stim64ch_macro_n_539),
        .\test_adc2_out_reg[12][9] (i_rec_stim64ch_macro_n_571),
        .\test_adc2_out_reg[13][12] (i_rec_stim64ch_macro_n_377),
        .\test_adc2_out_reg[13][17] ({i_rec_stim64ch_macro_n_370,i_rec_stim64ch_macro_n_371,i_rec_stim64ch_macro_n_372,i_rec_stim64ch_macro_n_373,i_rec_stim64ch_macro_n_374,i_rec_stim64ch_macro_n_375,i_rec_stim64ch_macro_n_376}),
        .\test_adc2_out_reg[13][6] (i_rec_stim64ch_macro_n_379),
        .\test_adc2_out_reg[13][9] (i_rec_stim64ch_macro_n_378),
        .\test_adc2_out_reg[14][12] (i_rec_stim64ch_macro_n_387),
        .\test_adc2_out_reg[14][17] ({i_rec_stim64ch_macro_n_381,i_rec_stim64ch_macro_n_382,i_rec_stim64ch_macro_n_383,i_rec_stim64ch_macro_n_384,i_rec_stim64ch_macro_n_385,i_rec_stim64ch_macro_n_386}),
        .\test_adc2_out_reg[14][6] (i_rec_stim64ch_macro_n_399),
        .\test_adc2_out_reg[14][7] (i_rec_stim64ch_macro_n_527),
        .\test_adc2_out_reg[14][9] (i_rec_stim64ch_macro_n_388),
        .\test_adc2_out_reg[15][12] (i_rec_stim64ch_macro_n_396),
        .\test_adc2_out_reg[15][17] ({i_rec_stim64ch_macro_n_389,i_rec_stim64ch_macro_n_390,i_rec_stim64ch_macro_n_391,i_rec_stim64ch_macro_n_392,i_rec_stim64ch_macro_n_393,i_rec_stim64ch_macro_n_394,i_rec_stim64ch_macro_n_395}),
        .\test_adc2_out_reg[15][6] (i_rec_stim64ch_macro_n_398),
        .\test_adc2_out_reg[15][9] (i_rec_stim64ch_macro_n_397),
        .\test_adc2_out_reg[16][10] (i_rec_stim64ch_macro_n_544),
        .\test_adc2_out_reg[16][12] (i_rec_stim64ch_macro_n_572),
        .\test_adc2_out_reg[16][13] (i_rec_stim64ch_macro_n_444),
        .\test_adc2_out_reg[16][14] (i_rec_stim64ch_macro_n_307),
        .\test_adc2_out_reg[16][17] ({i_rec_stim64ch_macro_n_400,i_rec_stim64ch_macro_n_401,i_rec_stim64ch_macro_n_402}),
        .\test_adc2_out_reg[16][7] (i_rec_stim64ch_macro_n_529),
        .\test_adc2_out_reg[16][9] (i_rec_stim64ch_macro_n_564),
        .\test_adc2_out_reg[17][12] (i_rec_stim64ch_macro_n_409),
        .\test_adc2_out_reg[17][17] ({i_rec_stim64ch_macro_n_403,i_rec_stim64ch_macro_n_404,i_rec_stim64ch_macro_n_405,i_rec_stim64ch_macro_n_406,i_rec_stim64ch_macro_n_407,i_rec_stim64ch_macro_n_408}),
        .\test_adc2_out_reg[17][5] (i_rec_stim64ch_macro_n_537),
        .\test_adc2_out_reg[17][7] (i_rec_stim64ch_macro_n_411),
        .\test_adc2_out_reg[17][9] (i_rec_stim64ch_macro_n_410),
        .\test_adc2_out_reg[18][12] (i_rec_stim64ch_macro_n_418),
        .\test_adc2_out_reg[18][17] ({i_rec_stim64ch_macro_n_412,i_rec_stim64ch_macro_n_413,i_rec_stim64ch_macro_n_414,i_rec_stim64ch_macro_n_415,i_rec_stim64ch_macro_n_416,i_rec_stim64ch_macro_n_417}),
        .\test_adc2_out_reg[18][5] (i_rec_stim64ch_macro_n_534),
        .\test_adc2_out_reg[18][7] (i_rec_stim64ch_macro_n_566),
        .\test_adc2_out_reg[18][9] (i_rec_stim64ch_macro_n_419),
        .\test_adc2_out_reg[19][12] (i_rec_stim64ch_macro_n_427),
        .\test_adc2_out_reg[19][17] ({i_rec_stim64ch_macro_n_421,i_rec_stim64ch_macro_n_422,i_rec_stim64ch_macro_n_423,i_rec_stim64ch_macro_n_424,i_rec_stim64ch_macro_n_425,i_rec_stim64ch_macro_n_426}),
        .\test_adc2_out_reg[19][5] (i_rec_stim64ch_macro_n_540),
        .\test_adc2_out_reg[19][7] (i_rec_stim64ch_macro_n_429),
        .\test_adc2_out_reg[19][9] (i_rec_stim64ch_macro_n_428),
        .\test_adc2_out_reg[1][12] (i_rec_stim64ch_macro_n_285),
        .\test_adc2_out_reg[1][17] ({i_rec_stim64ch_macro_n_279,i_rec_stim64ch_macro_n_280,i_rec_stim64ch_macro_n_281,i_rec_stim64ch_macro_n_282,i_rec_stim64ch_macro_n_283,i_rec_stim64ch_macro_n_284}),
        .\test_adc2_out_reg[1][7] (i_rec_stim64ch_macro_n_420),
        .\test_adc2_out_reg[1][9] (i_rec_stim64ch_macro_n_286),
        .\test_adc2_out_reg[20][10] (i_rec_stim64ch_macro_n_474),
        .\test_adc2_out_reg[20][12] (i_rec_stim64ch_macro_n_435),
        .\test_adc2_out_reg[20][17] ({i_rec_stim64ch_macro_n_430,i_rec_stim64ch_macro_n_431,i_rec_stim64ch_macro_n_432,i_rec_stim64ch_macro_n_433,i_rec_stim64ch_macro_n_434}),
        .\test_adc2_out_reg[20][9] (i_rec_stim64ch_macro_n_570),
        .\test_adc2_out_reg[21][12] (i_rec_stim64ch_macro_n_442),
        .\test_adc2_out_reg[21][17] ({i_rec_stim64ch_macro_n_436,i_rec_stim64ch_macro_n_437,i_rec_stim64ch_macro_n_438,i_rec_stim64ch_macro_n_439,i_rec_stim64ch_macro_n_440,i_rec_stim64ch_macro_n_441}),
        .\test_adc2_out_reg[21][9] (i_rec_stim64ch_macro_n_443),
        .\test_adc2_out_reg[22][12] (i_rec_stim64ch_macro_n_451),
        .\test_adc2_out_reg[22][17] ({i_rec_stim64ch_macro_n_445,i_rec_stim64ch_macro_n_446,i_rec_stim64ch_macro_n_447,i_rec_stim64ch_macro_n_448,i_rec_stim64ch_macro_n_449,i_rec_stim64ch_macro_n_450}),
        .\test_adc2_out_reg[22][9] (i_rec_stim64ch_macro_n_452),
        .\test_adc2_out_reg[23][12] (i_rec_stim64ch_macro_n_460),
        .\test_adc2_out_reg[23][17] ({i_rec_stim64ch_macro_n_454,i_rec_stim64ch_macro_n_455,i_rec_stim64ch_macro_n_456,i_rec_stim64ch_macro_n_457,i_rec_stim64ch_macro_n_458,i_rec_stim64ch_macro_n_459}),
        .\test_adc2_out_reg[23][9] (i_rec_stim64ch_macro_n_461),
        .\test_adc2_out_reg[24][10] (i_rec_stim64ch_macro_n_483),
        .\test_adc2_out_reg[24][12] (i_rec_stim64ch_macro_n_574),
        .\test_adc2_out_reg[24][13] (i_rec_stim64ch_macro_n_552),
        .\test_adc2_out_reg[24][14] (i_rec_stim64ch_macro_n_314),
        .\test_adc2_out_reg[24][17] ({i_rec_stim64ch_macro_n_463,i_rec_stim64ch_macro_n_464,i_rec_stim64ch_macro_n_465}),
        .\test_adc2_out_reg[24][9] (i_rec_stim64ch_macro_n_567),
        .\test_adc2_out_reg[25][12] (i_rec_stim64ch_macro_n_472),
        .\test_adc2_out_reg[25][17] ({i_rec_stim64ch_macro_n_466,i_rec_stim64ch_macro_n_467,i_rec_stim64ch_macro_n_468,i_rec_stim64ch_macro_n_469,i_rec_stim64ch_macro_n_470,i_rec_stim64ch_macro_n_471}),
        .\test_adc2_out_reg[25][9] (i_rec_stim64ch_macro_n_473),
        .\test_adc2_out_reg[26][12] (i_rec_stim64ch_macro_n_481),
        .\test_adc2_out_reg[26][17] ({i_rec_stim64ch_macro_n_475,i_rec_stim64ch_macro_n_476,i_rec_stim64ch_macro_n_477,i_rec_stim64ch_macro_n_478,i_rec_stim64ch_macro_n_479,i_rec_stim64ch_macro_n_480}),
        .\test_adc2_out_reg[26][9] (i_rec_stim64ch_macro_n_482),
        .\test_adc2_out_reg[27][12] (i_rec_stim64ch_macro_n_490),
        .\test_adc2_out_reg[27][17] ({i_rec_stim64ch_macro_n_484,i_rec_stim64ch_macro_n_485,i_rec_stim64ch_macro_n_486,i_rec_stim64ch_macro_n_487,i_rec_stim64ch_macro_n_488,i_rec_stim64ch_macro_n_489}),
        .\test_adc2_out_reg[27][9] (i_rec_stim64ch_macro_n_491),
        .\test_adc2_out_reg[28][10] (i_rec_stim64ch_macro_n_492),
        .\test_adc2_out_reg[28][12] (i_rec_stim64ch_macro_n_498),
        .\test_adc2_out_reg[28][17] ({i_rec_stim64ch_macro_n_493,i_rec_stim64ch_macro_n_494,i_rec_stim64ch_macro_n_495,i_rec_stim64ch_macro_n_496,i_rec_stim64ch_macro_n_497}),
        .\test_adc2_out_reg[28][7] (i_rec_stim64ch_macro_n_363),
        .\test_adc2_out_reg[28][9] (i_rec_stim64ch_macro_n_569),
        .\test_adc2_out_reg[29][12] (i_rec_stim64ch_macro_n_505),
        .\test_adc2_out_reg[29][17] ({i_rec_stim64ch_macro_n_499,i_rec_stim64ch_macro_n_500,i_rec_stim64ch_macro_n_501,i_rec_stim64ch_macro_n_502,i_rec_stim64ch_macro_n_503,i_rec_stim64ch_macro_n_504}),
        .\test_adc2_out_reg[29][7] (i_rec_stim64ch_macro_n_507),
        .\test_adc2_out_reg[29][9] (i_rec_stim64ch_macro_n_506),
        .\test_adc2_out_reg[2][12] (i_rec_stim64ch_macro_n_292),
        .\test_adc2_out_reg[2][17] ({i_rec_stim64ch_macro_n_287,i_rec_stim64ch_macro_n_288,i_rec_stim64ch_macro_n_289,i_rec_stim64ch_macro_n_290,i_rec_stim64ch_macro_n_291}),
        .\test_adc2_out_reg[30][12] (i_rec_stim64ch_macro_n_515),
        .\test_adc2_out_reg[30][17] ({i_rec_stim64ch_macro_n_509,i_rec_stim64ch_macro_n_510,i_rec_stim64ch_macro_n_511,i_rec_stim64ch_macro_n_512,i_rec_stim64ch_macro_n_513,i_rec_stim64ch_macro_n_514}),
        .\test_adc2_out_reg[30][7] (i_rec_stim64ch_macro_n_565),
        .\test_adc2_out_reg[30][9] (i_rec_stim64ch_macro_n_516),
        .\test_adc2_out_reg[31][12] (i_rec_stim64ch_macro_n_524),
        .\test_adc2_out_reg[31][17] ({i_rec_stim64ch_macro_n_518,i_rec_stim64ch_macro_n_519,i_rec_stim64ch_macro_n_520,i_rec_stim64ch_macro_n_521,i_rec_stim64ch_macro_n_522,i_rec_stim64ch_macro_n_523}),
        .\test_adc2_out_reg[31][7] (i_rec_stim64ch_macro_n_526),
        .\test_adc2_out_reg[31][9] (i_rec_stim64ch_macro_n_525),
        .\test_adc2_out_reg[3][12] (i_rec_stim64ch_macro_n_299),
        .\test_adc2_out_reg[3][17] ({i_rec_stim64ch_macro_n_294,i_rec_stim64ch_macro_n_295,i_rec_stim64ch_macro_n_296,i_rec_stim64ch_macro_n_297,i_rec_stim64ch_macro_n_298}),
        .\test_adc2_out_reg[4][12] (i_rec_stim64ch_macro_n_306),
        .\test_adc2_out_reg[4][17] ({i_rec_stim64ch_macro_n_301,i_rec_stim64ch_macro_n_302,i_rec_stim64ch_macro_n_303,i_rec_stim64ch_macro_n_304,i_rec_stim64ch_macro_n_305}),
        .\test_adc2_out_reg[5][12] (i_rec_stim64ch_macro_n_313),
        .\test_adc2_out_reg[5][17] ({i_rec_stim64ch_macro_n_308,i_rec_stim64ch_macro_n_309,i_rec_stim64ch_macro_n_310,i_rec_stim64ch_macro_n_311,i_rec_stim64ch_macro_n_312}),
        .\test_adc2_out_reg[6][12] (i_rec_stim64ch_macro_n_321),
        .\test_adc2_out_reg[6][17] ({i_rec_stim64ch_macro_n_315,i_rec_stim64ch_macro_n_316,i_rec_stim64ch_macro_n_317,i_rec_stim64ch_macro_n_318,i_rec_stim64ch_macro_n_319,i_rec_stim64ch_macro_n_320}),
        .\test_adc2_out_reg[6][7] (i_rec_stim64ch_macro_n_545),
        .\test_adc2_out_reg[6][9] (i_rec_stim64ch_macro_n_322),
        .\test_adc2_out_reg[7][12] (i_rec_stim64ch_macro_n_329),
        .\test_adc2_out_reg[7][17] ({i_rec_stim64ch_macro_n_323,i_rec_stim64ch_macro_n_324,i_rec_stim64ch_macro_n_325,i_rec_stim64ch_macro_n_326,i_rec_stim64ch_macro_n_327,i_rec_stim64ch_macro_n_328}),
        .\test_adc2_out_reg[7][7] (i_rec_stim64ch_macro_n_517),
        .\test_adc2_out_reg[7][9] (i_rec_stim64ch_macro_n_330),
        .\test_adc2_out_reg[8][10] (i_rec_stim64ch_macro_n_453),
        .\test_adc2_out_reg[8][12] (i_rec_stim64ch_macro_n_575),
        .\test_adc2_out_reg[8][13] (i_rec_stim64ch_macro_n_553),
        .\test_adc2_out_reg[8][14] (i_rec_stim64ch_macro_n_300),
        .\test_adc2_out_reg[8][17] ({i_rec_stim64ch_macro_n_331,i_rec_stim64ch_macro_n_332,i_rec_stim64ch_macro_n_333}),
        .\test_adc2_out_reg[8][6] (i_rec_stim64ch_macro_n_562),
        .\test_adc2_out_reg[8][7] (i_rec_stim64ch_macro_n_533),
        .\test_adc2_out_reg[8][9] (i_rec_stim64ch_macro_n_568),
        .\test_adc2_out_reg[9][12] (i_rec_stim64ch_macro_n_341),
        .\test_adc2_out_reg[9][17] ({i_rec_stim64ch_macro_n_334,i_rec_stim64ch_macro_n_335,i_rec_stim64ch_macro_n_336,i_rec_stim64ch_macro_n_337,i_rec_stim64ch_macro_n_338,i_rec_stim64ch_macro_n_339,i_rec_stim64ch_macro_n_340}),
        .\test_adc2_out_reg[9][6] (i_rec_stim64ch_macro_n_343),
        .\test_adc2_out_reg[9][9] (i_rec_stim64ch_macro_n_342));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
