// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_124 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_270_p2;
reg   [0:0] icmp_ln86_reg_1239;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1239_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1239_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1239_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1458_fu_276_p2;
reg   [0:0] icmp_ln86_1458_reg_1250;
wire   [0:0] icmp_ln86_1459_fu_282_p2;
reg   [0:0] icmp_ln86_1459_reg_1255;
reg   [0:0] icmp_ln86_1459_reg_1255_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1459_reg_1255_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1460_fu_288_p2;
reg   [0:0] icmp_ln86_1460_reg_1261;
wire   [0:0] icmp_ln86_1461_fu_294_p2;
reg   [0:0] icmp_ln86_1461_reg_1267;
reg   [0:0] icmp_ln86_1461_reg_1267_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1462_fu_300_p2;
reg   [0:0] icmp_ln86_1462_reg_1274;
reg   [0:0] icmp_ln86_1462_reg_1274_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1462_reg_1274_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1462_reg_1274_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1462_reg_1274_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1463_fu_306_p2;
reg   [0:0] icmp_ln86_1463_reg_1281;
reg   [0:0] icmp_ln86_1463_reg_1281_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1463_reg_1281_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1463_reg_1281_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1464_fu_312_p2;
reg   [0:0] icmp_ln86_1464_reg_1287;
reg   [0:0] icmp_ln86_1464_reg_1287_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1465_fu_318_p2;
reg   [0:0] icmp_ln86_1465_reg_1293;
reg   [0:0] icmp_ln86_1465_reg_1293_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1465_reg_1293_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1466_fu_324_p2;
reg   [0:0] icmp_ln86_1466_reg_1299;
reg   [0:0] icmp_ln86_1466_reg_1299_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1466_reg_1299_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1466_reg_1299_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1467_fu_330_p2;
reg   [0:0] icmp_ln86_1467_reg_1305;
reg   [0:0] icmp_ln86_1467_reg_1305_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1467_reg_1305_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1467_reg_1305_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1468_fu_336_p2;
reg   [0:0] icmp_ln86_1468_reg_1311;
reg   [0:0] icmp_ln86_1468_reg_1311_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1468_reg_1311_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1468_reg_1311_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1468_reg_1311_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1469_fu_342_p2;
reg   [0:0] icmp_ln86_1469_reg_1317;
reg   [0:0] icmp_ln86_1469_reg_1317_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1469_reg_1317_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1469_reg_1317_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1469_reg_1317_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1469_reg_1317_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1470_fu_348_p2;
reg   [0:0] icmp_ln86_1470_reg_1323;
reg   [0:0] icmp_ln86_1470_reg_1323_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1470_reg_1323_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1470_reg_1323_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1470_reg_1323_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1470_reg_1323_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1470_reg_1323_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1471_fu_354_p2;
reg   [0:0] icmp_ln86_1471_reg_1329;
wire   [0:0] icmp_ln86_1472_fu_360_p2;
reg   [0:0] icmp_ln86_1472_reg_1334;
reg   [0:0] icmp_ln86_1472_reg_1334_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1473_fu_366_p2;
reg   [0:0] icmp_ln86_1473_reg_1339;
reg   [0:0] icmp_ln86_1473_reg_1339_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1474_fu_372_p2;
reg   [0:0] icmp_ln86_1474_reg_1344;
reg   [0:0] icmp_ln86_1474_reg_1344_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1475_fu_378_p2;
reg   [0:0] icmp_ln86_1475_reg_1349;
reg   [0:0] icmp_ln86_1475_reg_1349_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1475_reg_1349_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1476_fu_384_p2;
reg   [0:0] icmp_ln86_1476_reg_1354;
reg   [0:0] icmp_ln86_1476_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1476_reg_1354_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1477_fu_390_p2;
reg   [0:0] icmp_ln86_1477_reg_1359;
reg   [0:0] icmp_ln86_1477_reg_1359_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1477_reg_1359_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1478_fu_396_p2;
reg   [0:0] icmp_ln86_1478_reg_1364;
reg   [0:0] icmp_ln86_1478_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1478_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1478_reg_1364_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1479_fu_402_p2;
reg   [0:0] icmp_ln86_1479_reg_1369;
reg   [0:0] icmp_ln86_1479_reg_1369_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1479_reg_1369_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1479_reg_1369_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1480_fu_408_p2;
reg   [0:0] icmp_ln86_1480_reg_1374;
reg   [0:0] icmp_ln86_1480_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1480_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1480_reg_1374_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1481_fu_414_p2;
reg   [0:0] icmp_ln86_1481_reg_1379;
reg   [0:0] icmp_ln86_1481_reg_1379_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1481_reg_1379_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1481_reg_1379_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1481_reg_1379_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1482_fu_420_p2;
reg   [0:0] icmp_ln86_1482_reg_1384;
reg   [0:0] icmp_ln86_1482_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1482_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1482_reg_1384_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1482_reg_1384_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1483_fu_426_p2;
reg   [0:0] icmp_ln86_1483_reg_1389;
reg   [0:0] icmp_ln86_1483_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1483_reg_1389_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1483_reg_1389_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1483_reg_1389_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1483_reg_1389_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1484_fu_432_p2;
reg   [0:0] icmp_ln86_1484_reg_1394;
reg   [0:0] icmp_ln86_1484_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1484_reg_1394_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1484_reg_1394_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1484_reg_1394_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1484_reg_1394_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1485_fu_438_p2;
reg   [0:0] icmp_ln86_1485_reg_1399;
reg   [0:0] icmp_ln86_1485_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1485_reg_1399_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1485_reg_1399_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1485_reg_1399_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1485_reg_1399_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1485_reg_1399_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_444_p2;
reg   [0:0] and_ln102_reg_1404;
reg   [0:0] and_ln102_reg_1404_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1404_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_455_p2;
reg   [0:0] and_ln104_reg_1414;
wire   [0:0] and_ln102_1587_fu_460_p2;
reg   [0:0] and_ln102_1587_reg_1420;
wire   [0:0] and_ln104_267_fu_469_p2;
reg   [0:0] and_ln104_267_reg_1428;
wire   [0:0] xor_ln104_695_fu_474_p2;
reg   [0:0] xor_ln104_695_reg_1433;
wire   [0:0] and_ln102_1591_fu_479_p2;
reg   [0:0] and_ln102_1591_reg_1439;
wire   [0:0] and_ln102_1592_fu_484_p2;
reg   [0:0] and_ln102_1592_reg_1444;
wire   [1:0] select_ln117_fu_504_p3;
reg   [1:0] select_ln117_reg_1450;
wire   [0:0] xor_ln104_fu_512_p2;
reg   [0:0] xor_ln104_reg_1455;
wire   [0:0] and_ln102_1588_fu_517_p2;
reg   [0:0] and_ln102_1588_reg_1461;
wire   [0:0] and_ln104_268_fu_521_p2;
reg   [0:0] and_ln104_268_reg_1467;
reg   [0:0] and_ln104_268_reg_1467_pp0_iter3_reg;
wire   [0:0] and_ln102_1593_fu_530_p2;
reg   [0:0] and_ln102_1593_reg_1473;
wire   [3:0] select_ln117_1421_fu_624_p3;
reg   [3:0] select_ln117_1421_reg_1478;
wire   [0:0] or_ln117_1285_fu_631_p2;
reg   [0:0] or_ln117_1285_reg_1483;
wire   [0:0] and_ln102_1586_fu_636_p2;
reg   [0:0] and_ln102_1586_reg_1489;
wire   [0:0] and_ln104_266_fu_645_p2;
reg   [0:0] and_ln104_266_reg_1495;
wire   [0:0] and_ln102_1589_fu_650_p2;
reg   [0:0] and_ln102_1589_reg_1501;
wire   [0:0] and_ln102_1595_fu_664_p2;
reg   [0:0] and_ln102_1595_reg_1507;
wire   [0:0] or_ln117_1289_fu_738_p2;
reg   [0:0] or_ln117_1289_reg_1513;
wire   [3:0] select_ln117_1427_fu_752_p3;
reg   [3:0] select_ln117_1427_reg_1518;
wire   [0:0] and_ln104_269_fu_765_p2;
reg   [0:0] and_ln104_269_reg_1523;
wire   [0:0] and_ln102_1590_fu_770_p2;
reg   [0:0] and_ln102_1590_reg_1528;
reg   [0:0] and_ln102_1590_reg_1528_pp0_iter5_reg;
wire   [0:0] and_ln104_270_fu_779_p2;
reg   [0:0] and_ln104_270_reg_1535;
reg   [0:0] and_ln104_270_reg_1535_pp0_iter5_reg;
reg   [0:0] and_ln104_270_reg_1535_pp0_iter6_reg;
wire   [0:0] and_ln102_1596_fu_794_p2;
reg   [0:0] and_ln102_1596_reg_1541;
wire   [0:0] or_ln117_1294_fu_877_p2;
reg   [0:0] or_ln117_1294_reg_1546;
wire   [4:0] select_ln117_1433_fu_889_p3;
reg   [4:0] select_ln117_1433_reg_1551;
wire   [0:0] or_ln117_1296_fu_897_p2;
reg   [0:0] or_ln117_1296_reg_1556;
wire   [0:0] or_ln117_1298_fu_903_p2;
reg   [0:0] or_ln117_1298_reg_1562;
reg   [0:0] or_ln117_1298_reg_1562_pp0_iter5_reg;
wire   [0:0] or_ln117_1300_fu_979_p2;
reg   [0:0] or_ln117_1300_reg_1570;
wire   [4:0] select_ln117_1439_fu_992_p3;
reg   [4:0] select_ln117_1439_reg_1575;
wire   [0:0] or_ln117_1304_fu_1054_p2;
reg   [0:0] or_ln117_1304_reg_1580;
wire   [4:0] select_ln117_1443_fu_1068_p3;
reg   [4:0] select_ln117_1443_reg_1585;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_692_fu_450_p2;
wire   [0:0] xor_ln104_694_fu_464_p2;
wire   [0:0] and_ln102_1599_fu_489_p2;
wire   [0:0] xor_ln117_fu_494_p2;
wire   [1:0] zext_ln117_fu_500_p1;
wire   [0:0] and_ln102_1600_fu_535_p2;
wire   [0:0] xor_ln104_698_fu_525_p2;
wire   [0:0] and_ln102_1603_fu_548_p2;
wire   [0:0] and_ln102_1601_fu_539_p2;
wire   [0:0] or_ln117_fu_558_p2;
wire   [1:0] select_ln117_1416_fu_563_p3;
wire   [0:0] and_ln102_1602_fu_544_p2;
wire   [2:0] zext_ln117_151_fu_570_p1;
wire   [0:0] or_ln117_1281_fu_574_p2;
wire   [2:0] select_ln117_1417_fu_579_p3;
wire   [0:0] or_ln117_1282_fu_586_p2;
wire   [0:0] and_ln102_1604_fu_553_p2;
wire   [2:0] select_ln117_1418_fu_590_p3;
wire   [0:0] or_ln117_1283_fu_598_p2;
wire   [2:0] select_ln117_1419_fu_604_p3;
wire   [2:0] select_ln117_1420_fu_612_p3;
wire   [3:0] zext_ln117_152_fu_620_p1;
wire   [0:0] xor_ln104_693_fu_640_p2;
wire   [0:0] xor_ln104_699_fu_655_p2;
wire   [0:0] and_ln102_1606_fu_673_p2;
wire   [0:0] and_ln102_1594_fu_660_p2;
wire   [0:0] and_ln102_1605_fu_669_p2;
wire   [0:0] or_ln117_1284_fu_688_p2;
wire   [0:0] and_ln102_1607_fu_678_p2;
wire   [3:0] select_ln117_1422_fu_693_p3;
wire   [0:0] or_ln117_1286_fu_700_p2;
wire   [3:0] select_ln117_1423_fu_705_p3;
wire   [0:0] or_ln117_1287_fu_712_p2;
wire   [0:0] and_ln102_1608_fu_683_p2;
wire   [3:0] select_ln117_1424_fu_716_p3;
wire   [0:0] or_ln117_1288_fu_724_p2;
wire   [3:0] select_ln117_1425_fu_730_p3;
wire   [3:0] select_ln117_1426_fu_744_p3;
wire   [0:0] xor_ln104_696_fu_760_p2;
wire   [0:0] xor_ln104_697_fu_774_p2;
wire   [0:0] xor_ln104_700_fu_784_p2;
wire   [0:0] and_ln102_1609_fu_799_p2;
wire   [0:0] xor_ln104_701_fu_789_p2;
wire   [0:0] and_ln102_1612_fu_813_p2;
wire   [0:0] and_ln102_1610_fu_804_p2;
wire   [0:0] or_ln117_1290_fu_823_p2;
wire   [3:0] select_ln117_1428_fu_828_p3;
wire   [0:0] and_ln102_1611_fu_809_p2;
wire   [4:0] zext_ln117_153_fu_835_p1;
wire   [0:0] or_ln117_1291_fu_839_p2;
wire   [4:0] select_ln117_1429_fu_844_p3;
wire   [0:0] or_ln117_1292_fu_851_p2;
wire   [0:0] and_ln102_1613_fu_818_p2;
wire   [4:0] select_ln117_1430_fu_855_p3;
wire   [0:0] or_ln117_1293_fu_863_p2;
wire   [4:0] select_ln117_1431_fu_869_p3;
wire   [4:0] select_ln117_1432_fu_881_p3;
wire   [0:0] xor_ln104_702_fu_907_p2;
wire   [0:0] and_ln102_1615_fu_920_p2;
wire   [0:0] and_ln102_1597_fu_912_p2;
wire   [0:0] and_ln102_1614_fu_916_p2;
wire   [0:0] or_ln117_1295_fu_935_p2;
wire   [0:0] and_ln102_1616_fu_925_p2;
wire   [4:0] select_ln117_1434_fu_940_p3;
wire   [0:0] or_ln117_1297_fu_947_p2;
wire   [4:0] select_ln117_1435_fu_952_p3;
wire   [0:0] and_ln102_1617_fu_930_p2;
wire   [4:0] select_ln117_1436_fu_959_p3;
wire   [0:0] or_ln117_1299_fu_967_p2;
wire   [4:0] select_ln117_1437_fu_972_p3;
wire   [4:0] select_ln117_1438_fu_984_p3;
wire   [0:0] xor_ln104_703_fu_1000_p2;
wire   [0:0] and_ln102_1618_fu_1009_p2;
wire   [0:0] and_ln102_1598_fu_1005_p2;
wire   [0:0] and_ln102_1619_fu_1014_p2;
wire   [0:0] or_ln117_1301_fu_1024_p2;
wire   [0:0] or_ln117_1302_fu_1029_p2;
wire   [0:0] and_ln102_1620_fu_1019_p2;
wire   [4:0] select_ln117_1440_fu_1033_p3;
wire   [0:0] or_ln117_1303_fu_1040_p2;
wire   [4:0] select_ln117_1441_fu_1046_p3;
wire   [4:0] select_ln117_1442_fu_1060_p3;
wire   [0:0] xor_ln104_704_fu_1076_p2;
wire   [0:0] and_ln102_1621_fu_1081_p2;
wire   [0:0] and_ln102_1622_fu_1086_p2;
wire   [0:0] or_ln117_1305_fu_1091_p2;
wire   [12:0] agg_result_fu_1103_p65;
wire   [4:0] agg_result_fu_1103_p66;
wire   [12:0] agg_result_fu_1103_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
wire   [4:0] agg_result_fu_1103_p1;
wire   [4:0] agg_result_fu_1103_p3;
wire   [4:0] agg_result_fu_1103_p5;
wire   [4:0] agg_result_fu_1103_p7;
wire   [4:0] agg_result_fu_1103_p9;
wire   [4:0] agg_result_fu_1103_p11;
wire   [4:0] agg_result_fu_1103_p13;
wire   [4:0] agg_result_fu_1103_p15;
wire   [4:0] agg_result_fu_1103_p17;
wire   [4:0] agg_result_fu_1103_p19;
wire   [4:0] agg_result_fu_1103_p21;
wire   [4:0] agg_result_fu_1103_p23;
wire   [4:0] agg_result_fu_1103_p25;
wire   [4:0] agg_result_fu_1103_p27;
wire   [4:0] agg_result_fu_1103_p29;
wire   [4:0] agg_result_fu_1103_p31;
wire  signed [4:0] agg_result_fu_1103_p33;
wire  signed [4:0] agg_result_fu_1103_p35;
wire  signed [4:0] agg_result_fu_1103_p37;
wire  signed [4:0] agg_result_fu_1103_p39;
wire  signed [4:0] agg_result_fu_1103_p41;
wire  signed [4:0] agg_result_fu_1103_p43;
wire  signed [4:0] agg_result_fu_1103_p45;
wire  signed [4:0] agg_result_fu_1103_p47;
wire  signed [4:0] agg_result_fu_1103_p49;
wire  signed [4:0] agg_result_fu_1103_p51;
wire  signed [4:0] agg_result_fu_1103_p53;
wire  signed [4:0] agg_result_fu_1103_p55;
wire  signed [4:0] agg_result_fu_1103_p57;
wire  signed [4:0] agg_result_fu_1103_p59;
wire  signed [4:0] agg_result_fu_1103_p61;
wire  signed [4:0] agg_result_fu_1103_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_U54(
    .din0(13'd7686),
    .din1(13'd7948),
    .din2(13'd434),
    .din3(13'd8173),
    .din4(13'd95),
    .din5(13'd7580),
    .din6(13'd8136),
    .din7(13'd7704),
    .din8(13'd7693),
    .din9(13'd7908),
    .din10(13'd7943),
    .din11(13'd148),
    .din12(13'd750),
    .din13(13'd1394),
    .din14(13'd137),
    .din15(13'd7642),
    .din16(13'd1485),
    .din17(13'd1981),
    .din18(13'd1043),
    .din19(13'd369),
    .din20(13'd2089),
    .din21(13'd2310),
    .din22(13'd1510),
    .din23(13'd2139),
    .din24(13'd8095),
    .din25(13'd775),
    .din26(13'd7714),
    .din27(13'd613),
    .din28(13'd1894),
    .din29(13'd1299),
    .din30(13'd18),
    .din31(13'd1276),
    .def(agg_result_fu_1103_p65),
    .sel(agg_result_fu_1103_p66),
    .dout(agg_result_fu_1103_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1586_reg_1489 <= and_ln102_1586_fu_636_p2;
        and_ln102_1587_reg_1420 <= and_ln102_1587_fu_460_p2;
        and_ln102_1588_reg_1461 <= and_ln102_1588_fu_517_p2;
        and_ln102_1589_reg_1501 <= and_ln102_1589_fu_650_p2;
        and_ln102_1590_reg_1528 <= and_ln102_1590_fu_770_p2;
        and_ln102_1590_reg_1528_pp0_iter5_reg <= and_ln102_1590_reg_1528;
        and_ln102_1591_reg_1439 <= and_ln102_1591_fu_479_p2;
        and_ln102_1592_reg_1444 <= and_ln102_1592_fu_484_p2;
        and_ln102_1593_reg_1473 <= and_ln102_1593_fu_530_p2;
        and_ln102_1595_reg_1507 <= and_ln102_1595_fu_664_p2;
        and_ln102_1596_reg_1541 <= and_ln102_1596_fu_794_p2;
        and_ln102_reg_1404 <= and_ln102_fu_444_p2;
        and_ln102_reg_1404_pp0_iter1_reg <= and_ln102_reg_1404;
        and_ln102_reg_1404_pp0_iter2_reg <= and_ln102_reg_1404_pp0_iter1_reg;
        and_ln104_266_reg_1495 <= and_ln104_266_fu_645_p2;
        and_ln104_267_reg_1428 <= and_ln104_267_fu_469_p2;
        and_ln104_268_reg_1467 <= and_ln104_268_fu_521_p2;
        and_ln104_268_reg_1467_pp0_iter3_reg <= and_ln104_268_reg_1467;
        and_ln104_269_reg_1523 <= and_ln104_269_fu_765_p2;
        and_ln104_270_reg_1535 <= and_ln104_270_fu_779_p2;
        and_ln104_270_reg_1535_pp0_iter5_reg <= and_ln104_270_reg_1535;
        and_ln104_270_reg_1535_pp0_iter6_reg <= and_ln104_270_reg_1535_pp0_iter5_reg;
        and_ln104_reg_1414 <= and_ln104_fu_455_p2;
        icmp_ln86_1458_reg_1250 <= icmp_ln86_1458_fu_276_p2;
        icmp_ln86_1459_reg_1255 <= icmp_ln86_1459_fu_282_p2;
        icmp_ln86_1459_reg_1255_pp0_iter1_reg <= icmp_ln86_1459_reg_1255;
        icmp_ln86_1459_reg_1255_pp0_iter2_reg <= icmp_ln86_1459_reg_1255_pp0_iter1_reg;
        icmp_ln86_1460_reg_1261 <= icmp_ln86_1460_fu_288_p2;
        icmp_ln86_1461_reg_1267 <= icmp_ln86_1461_fu_294_p2;
        icmp_ln86_1461_reg_1267_pp0_iter1_reg <= icmp_ln86_1461_reg_1267;
        icmp_ln86_1462_reg_1274 <= icmp_ln86_1462_fu_300_p2;
        icmp_ln86_1462_reg_1274_pp0_iter1_reg <= icmp_ln86_1462_reg_1274;
        icmp_ln86_1462_reg_1274_pp0_iter2_reg <= icmp_ln86_1462_reg_1274_pp0_iter1_reg;
        icmp_ln86_1462_reg_1274_pp0_iter3_reg <= icmp_ln86_1462_reg_1274_pp0_iter2_reg;
        icmp_ln86_1462_reg_1274_pp0_iter4_reg <= icmp_ln86_1462_reg_1274_pp0_iter3_reg;
        icmp_ln86_1463_reg_1281 <= icmp_ln86_1463_fu_306_p2;
        icmp_ln86_1463_reg_1281_pp0_iter1_reg <= icmp_ln86_1463_reg_1281;
        icmp_ln86_1463_reg_1281_pp0_iter2_reg <= icmp_ln86_1463_reg_1281_pp0_iter1_reg;
        icmp_ln86_1463_reg_1281_pp0_iter3_reg <= icmp_ln86_1463_reg_1281_pp0_iter2_reg;
        icmp_ln86_1464_reg_1287 <= icmp_ln86_1464_fu_312_p2;
        icmp_ln86_1464_reg_1287_pp0_iter1_reg <= icmp_ln86_1464_reg_1287;
        icmp_ln86_1465_reg_1293 <= icmp_ln86_1465_fu_318_p2;
        icmp_ln86_1465_reg_1293_pp0_iter1_reg <= icmp_ln86_1465_reg_1293;
        icmp_ln86_1465_reg_1293_pp0_iter2_reg <= icmp_ln86_1465_reg_1293_pp0_iter1_reg;
        icmp_ln86_1466_reg_1299 <= icmp_ln86_1466_fu_324_p2;
        icmp_ln86_1466_reg_1299_pp0_iter1_reg <= icmp_ln86_1466_reg_1299;
        icmp_ln86_1466_reg_1299_pp0_iter2_reg <= icmp_ln86_1466_reg_1299_pp0_iter1_reg;
        icmp_ln86_1466_reg_1299_pp0_iter3_reg <= icmp_ln86_1466_reg_1299_pp0_iter2_reg;
        icmp_ln86_1467_reg_1305 <= icmp_ln86_1467_fu_330_p2;
        icmp_ln86_1467_reg_1305_pp0_iter1_reg <= icmp_ln86_1467_reg_1305;
        icmp_ln86_1467_reg_1305_pp0_iter2_reg <= icmp_ln86_1467_reg_1305_pp0_iter1_reg;
        icmp_ln86_1467_reg_1305_pp0_iter3_reg <= icmp_ln86_1467_reg_1305_pp0_iter2_reg;
        icmp_ln86_1468_reg_1311 <= icmp_ln86_1468_fu_336_p2;
        icmp_ln86_1468_reg_1311_pp0_iter1_reg <= icmp_ln86_1468_reg_1311;
        icmp_ln86_1468_reg_1311_pp0_iter2_reg <= icmp_ln86_1468_reg_1311_pp0_iter1_reg;
        icmp_ln86_1468_reg_1311_pp0_iter3_reg <= icmp_ln86_1468_reg_1311_pp0_iter2_reg;
        icmp_ln86_1468_reg_1311_pp0_iter4_reg <= icmp_ln86_1468_reg_1311_pp0_iter3_reg;
        icmp_ln86_1469_reg_1317 <= icmp_ln86_1469_fu_342_p2;
        icmp_ln86_1469_reg_1317_pp0_iter1_reg <= icmp_ln86_1469_reg_1317;
        icmp_ln86_1469_reg_1317_pp0_iter2_reg <= icmp_ln86_1469_reg_1317_pp0_iter1_reg;
        icmp_ln86_1469_reg_1317_pp0_iter3_reg <= icmp_ln86_1469_reg_1317_pp0_iter2_reg;
        icmp_ln86_1469_reg_1317_pp0_iter4_reg <= icmp_ln86_1469_reg_1317_pp0_iter3_reg;
        icmp_ln86_1469_reg_1317_pp0_iter5_reg <= icmp_ln86_1469_reg_1317_pp0_iter4_reg;
        icmp_ln86_1470_reg_1323 <= icmp_ln86_1470_fu_348_p2;
        icmp_ln86_1470_reg_1323_pp0_iter1_reg <= icmp_ln86_1470_reg_1323;
        icmp_ln86_1470_reg_1323_pp0_iter2_reg <= icmp_ln86_1470_reg_1323_pp0_iter1_reg;
        icmp_ln86_1470_reg_1323_pp0_iter3_reg <= icmp_ln86_1470_reg_1323_pp0_iter2_reg;
        icmp_ln86_1470_reg_1323_pp0_iter4_reg <= icmp_ln86_1470_reg_1323_pp0_iter3_reg;
        icmp_ln86_1470_reg_1323_pp0_iter5_reg <= icmp_ln86_1470_reg_1323_pp0_iter4_reg;
        icmp_ln86_1470_reg_1323_pp0_iter6_reg <= icmp_ln86_1470_reg_1323_pp0_iter5_reg;
        icmp_ln86_1471_reg_1329 <= icmp_ln86_1471_fu_354_p2;
        icmp_ln86_1472_reg_1334 <= icmp_ln86_1472_fu_360_p2;
        icmp_ln86_1472_reg_1334_pp0_iter1_reg <= icmp_ln86_1472_reg_1334;
        icmp_ln86_1473_reg_1339 <= icmp_ln86_1473_fu_366_p2;
        icmp_ln86_1473_reg_1339_pp0_iter1_reg <= icmp_ln86_1473_reg_1339;
        icmp_ln86_1474_reg_1344 <= icmp_ln86_1474_fu_372_p2;
        icmp_ln86_1474_reg_1344_pp0_iter1_reg <= icmp_ln86_1474_reg_1344;
        icmp_ln86_1475_reg_1349 <= icmp_ln86_1475_fu_378_p2;
        icmp_ln86_1475_reg_1349_pp0_iter1_reg <= icmp_ln86_1475_reg_1349;
        icmp_ln86_1475_reg_1349_pp0_iter2_reg <= icmp_ln86_1475_reg_1349_pp0_iter1_reg;
        icmp_ln86_1476_reg_1354 <= icmp_ln86_1476_fu_384_p2;
        icmp_ln86_1476_reg_1354_pp0_iter1_reg <= icmp_ln86_1476_reg_1354;
        icmp_ln86_1476_reg_1354_pp0_iter2_reg <= icmp_ln86_1476_reg_1354_pp0_iter1_reg;
        icmp_ln86_1477_reg_1359 <= icmp_ln86_1477_fu_390_p2;
        icmp_ln86_1477_reg_1359_pp0_iter1_reg <= icmp_ln86_1477_reg_1359;
        icmp_ln86_1477_reg_1359_pp0_iter2_reg <= icmp_ln86_1477_reg_1359_pp0_iter1_reg;
        icmp_ln86_1478_reg_1364 <= icmp_ln86_1478_fu_396_p2;
        icmp_ln86_1478_reg_1364_pp0_iter1_reg <= icmp_ln86_1478_reg_1364;
        icmp_ln86_1478_reg_1364_pp0_iter2_reg <= icmp_ln86_1478_reg_1364_pp0_iter1_reg;
        icmp_ln86_1478_reg_1364_pp0_iter3_reg <= icmp_ln86_1478_reg_1364_pp0_iter2_reg;
        icmp_ln86_1479_reg_1369 <= icmp_ln86_1479_fu_402_p2;
        icmp_ln86_1479_reg_1369_pp0_iter1_reg <= icmp_ln86_1479_reg_1369;
        icmp_ln86_1479_reg_1369_pp0_iter2_reg <= icmp_ln86_1479_reg_1369_pp0_iter1_reg;
        icmp_ln86_1479_reg_1369_pp0_iter3_reg <= icmp_ln86_1479_reg_1369_pp0_iter2_reg;
        icmp_ln86_1480_reg_1374 <= icmp_ln86_1480_fu_408_p2;
        icmp_ln86_1480_reg_1374_pp0_iter1_reg <= icmp_ln86_1480_reg_1374;
        icmp_ln86_1480_reg_1374_pp0_iter2_reg <= icmp_ln86_1480_reg_1374_pp0_iter1_reg;
        icmp_ln86_1480_reg_1374_pp0_iter3_reg <= icmp_ln86_1480_reg_1374_pp0_iter2_reg;
        icmp_ln86_1481_reg_1379 <= icmp_ln86_1481_fu_414_p2;
        icmp_ln86_1481_reg_1379_pp0_iter1_reg <= icmp_ln86_1481_reg_1379;
        icmp_ln86_1481_reg_1379_pp0_iter2_reg <= icmp_ln86_1481_reg_1379_pp0_iter1_reg;
        icmp_ln86_1481_reg_1379_pp0_iter3_reg <= icmp_ln86_1481_reg_1379_pp0_iter2_reg;
        icmp_ln86_1481_reg_1379_pp0_iter4_reg <= icmp_ln86_1481_reg_1379_pp0_iter3_reg;
        icmp_ln86_1482_reg_1384 <= icmp_ln86_1482_fu_420_p2;
        icmp_ln86_1482_reg_1384_pp0_iter1_reg <= icmp_ln86_1482_reg_1384;
        icmp_ln86_1482_reg_1384_pp0_iter2_reg <= icmp_ln86_1482_reg_1384_pp0_iter1_reg;
        icmp_ln86_1482_reg_1384_pp0_iter3_reg <= icmp_ln86_1482_reg_1384_pp0_iter2_reg;
        icmp_ln86_1482_reg_1384_pp0_iter4_reg <= icmp_ln86_1482_reg_1384_pp0_iter3_reg;
        icmp_ln86_1483_reg_1389 <= icmp_ln86_1483_fu_426_p2;
        icmp_ln86_1483_reg_1389_pp0_iter1_reg <= icmp_ln86_1483_reg_1389;
        icmp_ln86_1483_reg_1389_pp0_iter2_reg <= icmp_ln86_1483_reg_1389_pp0_iter1_reg;
        icmp_ln86_1483_reg_1389_pp0_iter3_reg <= icmp_ln86_1483_reg_1389_pp0_iter2_reg;
        icmp_ln86_1483_reg_1389_pp0_iter4_reg <= icmp_ln86_1483_reg_1389_pp0_iter3_reg;
        icmp_ln86_1483_reg_1389_pp0_iter5_reg <= icmp_ln86_1483_reg_1389_pp0_iter4_reg;
        icmp_ln86_1484_reg_1394 <= icmp_ln86_1484_fu_432_p2;
        icmp_ln86_1484_reg_1394_pp0_iter1_reg <= icmp_ln86_1484_reg_1394;
        icmp_ln86_1484_reg_1394_pp0_iter2_reg <= icmp_ln86_1484_reg_1394_pp0_iter1_reg;
        icmp_ln86_1484_reg_1394_pp0_iter3_reg <= icmp_ln86_1484_reg_1394_pp0_iter2_reg;
        icmp_ln86_1484_reg_1394_pp0_iter4_reg <= icmp_ln86_1484_reg_1394_pp0_iter3_reg;
        icmp_ln86_1484_reg_1394_pp0_iter5_reg <= icmp_ln86_1484_reg_1394_pp0_iter4_reg;
        icmp_ln86_1485_reg_1399 <= icmp_ln86_1485_fu_438_p2;
        icmp_ln86_1485_reg_1399_pp0_iter1_reg <= icmp_ln86_1485_reg_1399;
        icmp_ln86_1485_reg_1399_pp0_iter2_reg <= icmp_ln86_1485_reg_1399_pp0_iter1_reg;
        icmp_ln86_1485_reg_1399_pp0_iter3_reg <= icmp_ln86_1485_reg_1399_pp0_iter2_reg;
        icmp_ln86_1485_reg_1399_pp0_iter4_reg <= icmp_ln86_1485_reg_1399_pp0_iter3_reg;
        icmp_ln86_1485_reg_1399_pp0_iter5_reg <= icmp_ln86_1485_reg_1399_pp0_iter4_reg;
        icmp_ln86_1485_reg_1399_pp0_iter6_reg <= icmp_ln86_1485_reg_1399_pp0_iter5_reg;
        icmp_ln86_reg_1239 <= icmp_ln86_fu_270_p2;
        icmp_ln86_reg_1239_pp0_iter1_reg <= icmp_ln86_reg_1239;
        icmp_ln86_reg_1239_pp0_iter2_reg <= icmp_ln86_reg_1239_pp0_iter1_reg;
        icmp_ln86_reg_1239_pp0_iter3_reg <= icmp_ln86_reg_1239_pp0_iter2_reg;
        or_ln117_1285_reg_1483 <= or_ln117_1285_fu_631_p2;
        or_ln117_1289_reg_1513 <= or_ln117_1289_fu_738_p2;
        or_ln117_1294_reg_1546 <= or_ln117_1294_fu_877_p2;
        or_ln117_1296_reg_1556 <= or_ln117_1296_fu_897_p2;
        or_ln117_1298_reg_1562 <= or_ln117_1298_fu_903_p2;
        or_ln117_1298_reg_1562_pp0_iter5_reg <= or_ln117_1298_reg_1562;
        or_ln117_1300_reg_1570 <= or_ln117_1300_fu_979_p2;
        or_ln117_1304_reg_1580 <= or_ln117_1304_fu_1054_p2;
        select_ln117_1421_reg_1478 <= select_ln117_1421_fu_624_p3;
        select_ln117_1427_reg_1518 <= select_ln117_1427_fu_752_p3;
        select_ln117_1433_reg_1551 <= select_ln117_1433_fu_889_p3;
        select_ln117_1439_reg_1575 <= select_ln117_1439_fu_992_p3;
        select_ln117_1443_reg_1585 <= select_ln117_1443_fu_1068_p3;
        select_ln117_reg_1450 <= select_ln117_fu_504_p3;
        xor_ln104_695_reg_1433 <= xor_ln104_695_fu_474_p2;
        xor_ln104_reg_1455 <= xor_ln104_fu_512_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
    end
end

assign agg_result_fu_1103_p65 = 'bx;

assign agg_result_fu_1103_p66 = ((or_ln117_1305_fu_1091_p2[0:0] == 1'b1) ? select_ln117_1443_reg_1585 : 5'd31);

assign and_ln102_1586_fu_636_p2 = (xor_ln104_reg_1455 & icmp_ln86_1459_reg_1255_pp0_iter2_reg);

assign and_ln102_1587_fu_460_p2 = (icmp_ln86_1460_reg_1261 & and_ln102_reg_1404);

assign and_ln102_1588_fu_517_p2 = (icmp_ln86_1461_reg_1267_pp0_iter1_reg & and_ln104_reg_1414);

assign and_ln102_1589_fu_650_p2 = (icmp_ln86_1462_reg_1274_pp0_iter2_reg & and_ln102_1586_fu_636_p2);

assign and_ln102_1590_fu_770_p2 = (icmp_ln86_1463_reg_1281_pp0_iter3_reg & and_ln104_266_reg_1495);

assign and_ln102_1591_fu_479_p2 = (icmp_ln86_1461_reg_1267 & and_ln102_1587_fu_460_p2);

assign and_ln102_1592_fu_484_p2 = (icmp_ln86_1464_reg_1287 & and_ln104_267_fu_469_p2);

assign and_ln102_1593_fu_530_p2 = (icmp_ln86_1465_reg_1293_pp0_iter1_reg & and_ln102_1588_fu_517_p2);

assign and_ln102_1594_fu_660_p2 = (icmp_ln86_1466_reg_1299_pp0_iter2_reg & and_ln104_268_reg_1467);

assign and_ln102_1595_fu_664_p2 = (icmp_ln86_1467_reg_1305_pp0_iter2_reg & and_ln102_1589_fu_650_p2);

assign and_ln102_1596_fu_794_p2 = (icmp_ln86_1468_reg_1311_pp0_iter3_reg & and_ln104_269_fu_765_p2);

assign and_ln102_1597_fu_912_p2 = (icmp_ln86_1469_reg_1317_pp0_iter4_reg & and_ln102_1590_reg_1528);

assign and_ln102_1598_fu_1005_p2 = (icmp_ln86_1470_reg_1323_pp0_iter5_reg & and_ln104_270_reg_1535_pp0_iter5_reg);

assign and_ln102_1599_fu_489_p2 = (icmp_ln86_1471_reg_1329 & and_ln102_1591_fu_479_p2);

assign and_ln102_1600_fu_535_p2 = (xor_ln104_695_reg_1433 & icmp_ln86_1472_reg_1334_pp0_iter1_reg);

assign and_ln102_1601_fu_539_p2 = (and_ln102_1600_fu_535_p2 & and_ln102_1587_reg_1420);

assign and_ln102_1602_fu_544_p2 = (icmp_ln86_1473_reg_1339_pp0_iter1_reg & and_ln102_1592_reg_1444);

assign and_ln102_1603_fu_548_p2 = (xor_ln104_698_fu_525_p2 & icmp_ln86_1474_reg_1344_pp0_iter1_reg);

assign and_ln102_1604_fu_553_p2 = (and_ln104_267_reg_1428 & and_ln102_1603_fu_548_p2);

assign and_ln102_1605_fu_669_p2 = (icmp_ln86_1475_reg_1349_pp0_iter2_reg & and_ln102_1593_reg_1473);

assign and_ln102_1606_fu_673_p2 = (xor_ln104_699_fu_655_p2 & icmp_ln86_1476_reg_1354_pp0_iter2_reg);

assign and_ln102_1607_fu_678_p2 = (and_ln102_1606_fu_673_p2 & and_ln102_1588_reg_1461);

assign and_ln102_1608_fu_683_p2 = (icmp_ln86_1477_reg_1359_pp0_iter2_reg & and_ln102_1594_fu_660_p2);

assign and_ln102_1609_fu_799_p2 = (xor_ln104_700_fu_784_p2 & icmp_ln86_1478_reg_1364_pp0_iter3_reg);

assign and_ln102_1610_fu_804_p2 = (and_ln104_268_reg_1467_pp0_iter3_reg & and_ln102_1609_fu_799_p2);

assign and_ln102_1611_fu_809_p2 = (icmp_ln86_1479_reg_1369_pp0_iter3_reg & and_ln102_1595_reg_1507);

assign and_ln102_1612_fu_813_p2 = (xor_ln104_701_fu_789_p2 & icmp_ln86_1480_reg_1374_pp0_iter3_reg);

assign and_ln102_1613_fu_818_p2 = (and_ln102_1612_fu_813_p2 & and_ln102_1589_reg_1501);

assign and_ln102_1614_fu_916_p2 = (icmp_ln86_1481_reg_1379_pp0_iter4_reg & and_ln102_1596_reg_1541);

assign and_ln102_1615_fu_920_p2 = (xor_ln104_702_fu_907_p2 & icmp_ln86_1482_reg_1384_pp0_iter4_reg);

assign and_ln102_1616_fu_925_p2 = (and_ln104_269_reg_1523 & and_ln102_1615_fu_920_p2);

assign and_ln102_1617_fu_930_p2 = (icmp_ln86_1462_reg_1274_pp0_iter4_reg & and_ln102_1597_fu_912_p2);

assign and_ln102_1618_fu_1009_p2 = (xor_ln104_703_fu_1000_p2 & icmp_ln86_1483_reg_1389_pp0_iter5_reg);

assign and_ln102_1619_fu_1014_p2 = (and_ln102_1618_fu_1009_p2 & and_ln102_1590_reg_1528_pp0_iter5_reg);

assign and_ln102_1620_fu_1019_p2 = (icmp_ln86_1484_reg_1394_pp0_iter5_reg & and_ln102_1598_fu_1005_p2);

assign and_ln102_1621_fu_1081_p2 = (xor_ln104_704_fu_1076_p2 & icmp_ln86_1485_reg_1399_pp0_iter6_reg);

assign and_ln102_1622_fu_1086_p2 = (and_ln104_270_reg_1535_pp0_iter6_reg & and_ln102_1621_fu_1081_p2);

assign and_ln102_fu_444_p2 = (icmp_ln86_fu_270_p2 & icmp_ln86_1458_fu_276_p2);

assign and_ln104_266_fu_645_p2 = (xor_ln104_reg_1455 & xor_ln104_693_fu_640_p2);

assign and_ln104_267_fu_469_p2 = (xor_ln104_694_fu_464_p2 & and_ln102_reg_1404);

assign and_ln104_268_fu_521_p2 = (xor_ln104_695_reg_1433 & and_ln104_reg_1414);

assign and_ln104_269_fu_765_p2 = (xor_ln104_696_fu_760_p2 & and_ln102_1586_reg_1489);

assign and_ln104_270_fu_779_p2 = (xor_ln104_697_fu_774_p2 & and_ln104_266_reg_1495);

assign and_ln104_fu_455_p2 = (xor_ln104_692_fu_450_p2 & icmp_ln86_reg_1239);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1103_p67;

assign icmp_ln86_1458_fu_276_p2 = (($signed(p_read3_int_reg) < $signed(18'd933)) ? 1'b1 : 1'b0);

assign icmp_ln86_1459_fu_282_p2 = (($signed(p_read2_int_reg) < $signed(18'd261792)) ? 1'b1 : 1'b0);

assign icmp_ln86_1460_fu_288_p2 = (($signed(p_read2_int_reg) < $signed(18'd261723)) ? 1'b1 : 1'b0);

assign icmp_ln86_1461_fu_294_p2 = (($signed(p_read5_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_1462_fu_300_p2 = (($signed(p_read5_int_reg) < $signed(18'd973)) ? 1'b1 : 1'b0);

assign icmp_ln86_1463_fu_306_p2 = (($signed(p_read5_int_reg) < $signed(18'd1682)) ? 1'b1 : 1'b0);

assign icmp_ln86_1464_fu_312_p2 = (($signed(p_read4_int_reg) < $signed(18'd422)) ? 1'b1 : 1'b0);

assign icmp_ln86_1465_fu_318_p2 = (($signed(p_read5_int_reg) < $signed(18'd261370)) ? 1'b1 : 1'b0);

assign icmp_ln86_1466_fu_324_p2 = (($signed(p_read1_int_reg) < $signed(18'd261702)) ? 1'b1 : 1'b0);

assign icmp_ln86_1467_fu_330_p2 = (($signed(p_read2_int_reg) < $signed(18'd261430)) ? 1'b1 : 1'b0);

assign icmp_ln86_1468_fu_336_p2 = (($signed(p_read2_int_reg) < $signed(18'd261544)) ? 1'b1 : 1'b0);

assign icmp_ln86_1469_fu_342_p2 = (($signed(p_read1_int_reg) < $signed(18'd1264)) ? 1'b1 : 1'b0);

assign icmp_ln86_1470_fu_348_p2 = (($signed(p_read1_int_reg) < $signed(18'd1541)) ? 1'b1 : 1'b0);

assign icmp_ln86_1471_fu_354_p2 = (($signed(p_read5_int_reg) < $signed(18'd261275)) ? 1'b1 : 1'b0);

assign icmp_ln86_1472_fu_360_p2 = (($signed(p_read2_int_reg) < $signed(18'd261444)) ? 1'b1 : 1'b0);

assign icmp_ln86_1473_fu_366_p2 = (($signed(p_read4_int_reg) < $signed(18'd261901)) ? 1'b1 : 1'b0);

assign icmp_ln86_1474_fu_372_p2 = (($signed(p_read1_int_reg) < $signed(18'd805)) ? 1'b1 : 1'b0);

assign icmp_ln86_1475_fu_378_p2 = (($signed(p_read5_int_reg) < $signed(18'd261181)) ? 1'b1 : 1'b0);

assign icmp_ln86_1476_fu_384_p2 = (($signed(p_read4_int_reg) < $signed(18'd260839)) ? 1'b1 : 1'b0);

assign icmp_ln86_1477_fu_390_p2 = (($signed(p_read5_int_reg) < $signed(18'd262031)) ? 1'b1 : 1'b0);

assign icmp_ln86_1478_fu_396_p2 = (($signed(p_read4_int_reg) < $signed(18'd262060)) ? 1'b1 : 1'b0);

assign icmp_ln86_1479_fu_402_p2 = (($signed(p_read3_int_reg) < $signed(18'd1041)) ? 1'b1 : 1'b0);

assign icmp_ln86_1480_fu_408_p2 = (($signed(p_read1_int_reg) < $signed(18'd261920)) ? 1'b1 : 1'b0);

assign icmp_ln86_1481_fu_414_p2 = (($signed(p_read5_int_reg) < $signed(18'd1304)) ? 1'b1 : 1'b0);

assign icmp_ln86_1482_fu_420_p2 = (($signed(p_read5_int_reg) < $signed(18'd1540)) ? 1'b1 : 1'b0);

assign icmp_ln86_1483_fu_426_p2 = (($signed(p_read4_int_reg) < $signed(18'd2169)) ? 1'b1 : 1'b0);

assign icmp_ln86_1484_fu_432_p2 = (($signed(p_read1_int_reg) < $signed(18'd981)) ? 1'b1 : 1'b0);

assign icmp_ln86_1485_fu_438_p2 = (($signed(p_read4_int_reg) < $signed(18'd2190)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_270_p2 = (($signed(p_read5_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign or_ln117_1281_fu_574_p2 = (and_ln102_1602_fu_544_p2 | and_ln102_1587_reg_1420);

assign or_ln117_1282_fu_586_p2 = (and_ln102_1592_reg_1444 | and_ln102_1587_reg_1420);

assign or_ln117_1283_fu_598_p2 = (or_ln117_1282_fu_586_p2 | and_ln102_1604_fu_553_p2);

assign or_ln117_1284_fu_688_p2 = (and_ln102_reg_1404_pp0_iter2_reg | and_ln102_1605_fu_669_p2);

assign or_ln117_1285_fu_631_p2 = (and_ln102_reg_1404_pp0_iter1_reg | and_ln102_1593_fu_530_p2);

assign or_ln117_1286_fu_700_p2 = (or_ln117_1285_reg_1483 | and_ln102_1607_fu_678_p2);

assign or_ln117_1287_fu_712_p2 = (and_ln102_reg_1404_pp0_iter2_reg | and_ln102_1588_reg_1461);

assign or_ln117_1288_fu_724_p2 = (or_ln117_1287_fu_712_p2 | and_ln102_1608_fu_683_p2);

assign or_ln117_1289_fu_738_p2 = (or_ln117_1287_fu_712_p2 | and_ln102_1594_fu_660_p2);

assign or_ln117_1290_fu_823_p2 = (or_ln117_1289_reg_1513 | and_ln102_1610_fu_804_p2);

assign or_ln117_1291_fu_839_p2 = (icmp_ln86_reg_1239_pp0_iter3_reg | and_ln102_1611_fu_809_p2);

assign or_ln117_1292_fu_851_p2 = (icmp_ln86_reg_1239_pp0_iter3_reg | and_ln102_1595_reg_1507);

assign or_ln117_1293_fu_863_p2 = (or_ln117_1292_fu_851_p2 | and_ln102_1613_fu_818_p2);

assign or_ln117_1294_fu_877_p2 = (icmp_ln86_reg_1239_pp0_iter3_reg | and_ln102_1589_reg_1501);

assign or_ln117_1295_fu_935_p2 = (or_ln117_1294_reg_1546 | and_ln102_1614_fu_916_p2);

assign or_ln117_1296_fu_897_p2 = (or_ln117_1294_fu_877_p2 | and_ln102_1596_fu_794_p2);

assign or_ln117_1297_fu_947_p2 = (or_ln117_1296_reg_1556 | and_ln102_1616_fu_925_p2);

assign or_ln117_1298_fu_903_p2 = (icmp_ln86_reg_1239_pp0_iter3_reg | and_ln102_1586_reg_1489);

assign or_ln117_1299_fu_967_p2 = (or_ln117_1298_reg_1562 | and_ln102_1617_fu_930_p2);

assign or_ln117_1300_fu_979_p2 = (or_ln117_1298_reg_1562 | and_ln102_1597_fu_912_p2);

assign or_ln117_1301_fu_1024_p2 = (or_ln117_1300_reg_1570 | and_ln102_1619_fu_1014_p2);

assign or_ln117_1302_fu_1029_p2 = (or_ln117_1298_reg_1562_pp0_iter5_reg | and_ln102_1590_reg_1528_pp0_iter5_reg);

assign or_ln117_1303_fu_1040_p2 = (or_ln117_1302_fu_1029_p2 | and_ln102_1620_fu_1019_p2);

assign or_ln117_1304_fu_1054_p2 = (or_ln117_1302_fu_1029_p2 | and_ln102_1598_fu_1005_p2);

assign or_ln117_1305_fu_1091_p2 = (or_ln117_1304_reg_1580 | and_ln102_1622_fu_1086_p2);

assign or_ln117_fu_558_p2 = (and_ln102_1601_fu_539_p2 | and_ln102_1591_reg_1439);

assign select_ln117_1416_fu_563_p3 = ((or_ln117_fu_558_p2[0:0] == 1'b1) ? select_ln117_reg_1450 : 2'd3);

assign select_ln117_1417_fu_579_p3 = ((and_ln102_1587_reg_1420[0:0] == 1'b1) ? zext_ln117_151_fu_570_p1 : 3'd4);

assign select_ln117_1418_fu_590_p3 = ((or_ln117_1281_fu_574_p2[0:0] == 1'b1) ? select_ln117_1417_fu_579_p3 : 3'd5);

assign select_ln117_1419_fu_604_p3 = ((or_ln117_1282_fu_586_p2[0:0] == 1'b1) ? select_ln117_1418_fu_590_p3 : 3'd6);

assign select_ln117_1420_fu_612_p3 = ((or_ln117_1283_fu_598_p2[0:0] == 1'b1) ? select_ln117_1419_fu_604_p3 : 3'd7);

assign select_ln117_1421_fu_624_p3 = ((and_ln102_reg_1404_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_152_fu_620_p1 : 4'd8);

assign select_ln117_1422_fu_693_p3 = ((or_ln117_1284_fu_688_p2[0:0] == 1'b1) ? select_ln117_1421_reg_1478 : 4'd9);

assign select_ln117_1423_fu_705_p3 = ((or_ln117_1285_reg_1483[0:0] == 1'b1) ? select_ln117_1422_fu_693_p3 : 4'd10);

assign select_ln117_1424_fu_716_p3 = ((or_ln117_1286_fu_700_p2[0:0] == 1'b1) ? select_ln117_1423_fu_705_p3 : 4'd11);

assign select_ln117_1425_fu_730_p3 = ((or_ln117_1287_fu_712_p2[0:0] == 1'b1) ? select_ln117_1424_fu_716_p3 : 4'd12);

assign select_ln117_1426_fu_744_p3 = ((or_ln117_1288_fu_724_p2[0:0] == 1'b1) ? select_ln117_1425_fu_730_p3 : 4'd13);

assign select_ln117_1427_fu_752_p3 = ((or_ln117_1289_fu_738_p2[0:0] == 1'b1) ? select_ln117_1426_fu_744_p3 : 4'd14);

assign select_ln117_1428_fu_828_p3 = ((or_ln117_1290_fu_823_p2[0:0] == 1'b1) ? select_ln117_1427_reg_1518 : 4'd15);

assign select_ln117_1429_fu_844_p3 = ((icmp_ln86_reg_1239_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_153_fu_835_p1 : 5'd16);

assign select_ln117_1430_fu_855_p3 = ((or_ln117_1291_fu_839_p2[0:0] == 1'b1) ? select_ln117_1429_fu_844_p3 : 5'd17);

assign select_ln117_1431_fu_869_p3 = ((or_ln117_1292_fu_851_p2[0:0] == 1'b1) ? select_ln117_1430_fu_855_p3 : 5'd18);

assign select_ln117_1432_fu_881_p3 = ((or_ln117_1293_fu_863_p2[0:0] == 1'b1) ? select_ln117_1431_fu_869_p3 : 5'd19);

assign select_ln117_1433_fu_889_p3 = ((or_ln117_1294_fu_877_p2[0:0] == 1'b1) ? select_ln117_1432_fu_881_p3 : 5'd20);

assign select_ln117_1434_fu_940_p3 = ((or_ln117_1295_fu_935_p2[0:0] == 1'b1) ? select_ln117_1433_reg_1551 : 5'd21);

assign select_ln117_1435_fu_952_p3 = ((or_ln117_1296_reg_1556[0:0] == 1'b1) ? select_ln117_1434_fu_940_p3 : 5'd22);

assign select_ln117_1436_fu_959_p3 = ((or_ln117_1297_fu_947_p2[0:0] == 1'b1) ? select_ln117_1435_fu_952_p3 : 5'd23);

assign select_ln117_1437_fu_972_p3 = ((or_ln117_1298_reg_1562[0:0] == 1'b1) ? select_ln117_1436_fu_959_p3 : 5'd24);

assign select_ln117_1438_fu_984_p3 = ((or_ln117_1299_fu_967_p2[0:0] == 1'b1) ? select_ln117_1437_fu_972_p3 : 5'd25);

assign select_ln117_1439_fu_992_p3 = ((or_ln117_1300_fu_979_p2[0:0] == 1'b1) ? select_ln117_1438_fu_984_p3 : 5'd26);

assign select_ln117_1440_fu_1033_p3 = ((or_ln117_1301_fu_1024_p2[0:0] == 1'b1) ? select_ln117_1439_reg_1575 : 5'd27);

assign select_ln117_1441_fu_1046_p3 = ((or_ln117_1302_fu_1029_p2[0:0] == 1'b1) ? select_ln117_1440_fu_1033_p3 : 5'd28);

assign select_ln117_1442_fu_1060_p3 = ((or_ln117_1303_fu_1040_p2[0:0] == 1'b1) ? select_ln117_1441_fu_1046_p3 : 5'd29);

assign select_ln117_1443_fu_1068_p3 = ((or_ln117_1304_fu_1054_p2[0:0] == 1'b1) ? select_ln117_1442_fu_1060_p3 : 5'd30);

assign select_ln117_fu_504_p3 = ((and_ln102_1591_fu_479_p2[0:0] == 1'b1) ? zext_ln117_fu_500_p1 : 2'd2);

assign xor_ln104_692_fu_450_p2 = (icmp_ln86_1458_reg_1250 ^ 1'd1);

assign xor_ln104_693_fu_640_p2 = (icmp_ln86_1459_reg_1255_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_694_fu_464_p2 = (icmp_ln86_1460_reg_1261 ^ 1'd1);

assign xor_ln104_695_fu_474_p2 = (icmp_ln86_1461_reg_1267 ^ 1'd1);

assign xor_ln104_696_fu_760_p2 = (icmp_ln86_1462_reg_1274_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_697_fu_774_p2 = (icmp_ln86_1463_reg_1281_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_698_fu_525_p2 = (icmp_ln86_1464_reg_1287_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_699_fu_655_p2 = (icmp_ln86_1465_reg_1293_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_700_fu_784_p2 = (icmp_ln86_1466_reg_1299_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_701_fu_789_p2 = (icmp_ln86_1467_reg_1305_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_702_fu_907_p2 = (icmp_ln86_1468_reg_1311_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_703_fu_1000_p2 = (icmp_ln86_1469_reg_1317_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_704_fu_1076_p2 = (icmp_ln86_1470_reg_1323_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_512_p2 = (icmp_ln86_reg_1239_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_494_p2 = (1'd1 ^ and_ln102_1599_fu_489_p2);

assign zext_ln117_151_fu_570_p1 = select_ln117_1416_fu_563_p3;

assign zext_ln117_152_fu_620_p1 = select_ln117_1420_fu_612_p3;

assign zext_ln117_153_fu_835_p1 = select_ln117_1428_fu_828_p3;

assign zext_ln117_fu_500_p1 = xor_ln117_fu_494_p2;

endmodule //conifer_jettag_accelerator_decision_function_124
