# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do DE2_115_TOP_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Lab2/Problem5/PART3/DE2_115_TOP.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DE2_115_TOP
# -- Compiling architecture structural of DE2_115_TOP
# vcom -93 -work work {C:/Users/MARCO/Altera Projects/Lab2/Problem5/PART3/ram_8_32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram_infer
# -- Compiling architecture rtl of ram_infer
# 
vsim work.ram_infer
# vsim work.ram_infer 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ram_infer(rtl)
add wave -position end  sim:/ram_infer/clock
add wave -position end  sim:/ram_infer/read_address
add wave -position end  sim:/ram_infer/write_address
add wave -position end  sim:/ram_infer/we
add wave -position end  sim:/ram_infer/data
add wave -position end  sim:/ram_infer/q
add wave -position end  sim:/ram_infer/ram_block
force -freeze sim:/ram_infer/clock 1 0, 0 {50 ps} -r 100
force -drive sim:/ram_infer/read_address 16 0
# ** Error: (vsim-3461) Cannot use 'force -drive' on unresolved signal 'sim:/ram_infer/read_address'.
# 
