

================================================================
== Vitis HLS Report for 'hdv_engine_Pipeline_VITIS_LOOP_294_2'
================================================================
* Date:           Wed Jun 26 20:23:14 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        _hdc_hls_xilinx
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.975 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_294_2  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_3 = load i2 %i" [./../src/hw/hls_xilinx/main.cpp:294]   --->   Operation 7 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.54ns)   --->   "%icmp_ln294 = icmp_eq  i2 %i_3, i2 3" [./../src/hw/hls_xilinx/main.cpp:294]   --->   Operation 9 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.54ns)   --->   "%add_ln294 = add i2 %i_3, i2 1" [./../src/hw/hls_xilinx/main.cpp:294]   --->   Operation 10 'add' 'add_ln294' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln294 = br i1 %icmp_ln294, void %for.inc.split, void %exit.loopexit.exitStub" [./../src/hw/hls_xilinx/main.cpp:294]   --->   Operation 11 'br' 'br_ln294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln294 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [./../src/hw/hls_xilinx/main.cpp:294]   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln294' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln294 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./../src/hw/hls_xilinx/main.cpp:294]   --->   Operation 13 'specloopname' 'specloopname_ln294' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%switch_ln298 = switch i2 %i_3, void %branch14, i2 0, void %branch12, i2 1, void %branch13" [./../src/hw/hls_xilinx/main.cpp:298]   --->   Operation 14 'switch' 'switch_ln298' <Predicate = (!icmp_ln294)> <Delay = 0.73>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln298 = store i32 0, i32 %denom_a_classes_1" [./../src/hw/hls_xilinx/main.cpp:298]   --->   Operation 15 'store' 'store_ln298' <Predicate = (!icmp_ln294 & i_3 == 1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln299 = store i32 0, i32 %denom_b_classes_1" [./../src/hw/hls_xilinx/main.cpp:299]   --->   Operation 16 'store' 'store_ln299' <Predicate = (!icmp_ln294 & i_3 == 1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln301 = store i32 0, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1" [./../src/hw/hls_xilinx/main.cpp:301]   --->   Operation 17 'store' 'store_ln301' <Predicate = (!icmp_ln294 & i_3 == 1)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx105.exit"   --->   Operation 18 'br' 'br_ln0' <Predicate = (!icmp_ln294 & i_3 == 1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln298 = store i32 0, i32 %denom_a_classes_0" [./../src/hw/hls_xilinx/main.cpp:298]   --->   Operation 19 'store' 'store_ln298' <Predicate = (!icmp_ln294 & i_3 == 0)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln299 = store i32 0, i32 %denom_b_classes_0" [./../src/hw/hls_xilinx/main.cpp:299]   --->   Operation 20 'store' 'store_ln299' <Predicate = (!icmp_ln294 & i_3 == 0)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln301 = store i32 0, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2" [./../src/hw/hls_xilinx/main.cpp:301]   --->   Operation 21 'store' 'store_ln301' <Predicate = (!icmp_ln294 & i_3 == 0)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx105.exit"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln294 & i_3 == 0)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln298 = store i32 0, i32 %denom_a_classes_2" [./../src/hw/hls_xilinx/main.cpp:298]   --->   Operation 23 'store' 'store_ln298' <Predicate = (!icmp_ln294 & i_3 != 0 & i_3 != 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln299 = store i32 0, i32 %denom_b_classes_2" [./../src/hw/hls_xilinx/main.cpp:299]   --->   Operation 24 'store' 'store_ln299' <Predicate = (!icmp_ln294 & i_3 != 0 & i_3 != 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln301 = store i32 0, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl" [./../src/hw/hls_xilinx/main.cpp:301]   --->   Operation 25 'store' 'store_ln301' <Predicate = (!icmp_ln294 & i_3 != 0 & i_3 != 1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx105.exit"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!icmp_ln294 & i_3 != 0 & i_3 != 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln294 = store i2 %add_ln294, i2 %i" [./../src/hw/hls_xilinx/main.cpp:294]   --->   Operation 27 'store' 'store_ln294' <Predicate = (!icmp_ln294)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln294 = br void %for.inc" [./../src/hw/hls_xilinx/main.cpp:294]   --->   Operation 28 'br' 'br_ln294' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln294)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.975ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0.000 ns)
	'load' operation ('i', ./../src/hw/hls_xilinx/main.cpp:294) on local variable 'i' [14]  (0.000 ns)
	'add' operation ('add_ln294', ./../src/hw/hls_xilinx/main.cpp:294) [17]  (0.548 ns)
	'store' operation ('store_ln294', ./../src/hw/hls_xilinx/main.cpp:294) of variable 'add_ln294', ./../src/hw/hls_xilinx/main.cpp:294 on local variable 'i' [39]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
