Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/27-openroad-globalplacement/pll_top.odb'…
Reading library file at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290942    1.290942 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290942 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.002878    0.097494    0.824258    2.115200 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.097494    0.000000    2.115201 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002436    0.098963    0.238091    2.353292 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.098963    0.000000    2.353292 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.353292   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290932    1.290932 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290932 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540932   clock uncertainty
                                  0.000000    1.540932   clock reconvergence pessimism
                                  0.239121    1.780053   library hold time
                                              1.780053   data required time
---------------------------------------------------------------------------------------------
                                              1.780053   data required time
                                             -2.353292   data arrival time
---------------------------------------------------------------------------------------------
                                              0.573239   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.284568    1.284568 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237439    0.000000    1.284568 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003705    0.104974    0.830887    2.115455 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.104974    0.000012    2.115467 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003095    0.105348    0.246092    2.361559 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.105348    0.000008    2.361567 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.361567   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287497    1.287497 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237494    0.000000    1.287497 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.537497   clock uncertainty
                                  0.000000    1.537497   clock reconvergence pessimism
                                  0.237873    1.775369   library hold time
                                              1.775369   data required time
---------------------------------------------------------------------------------------------
                                              1.775369   data required time
                                             -2.361567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586198   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287497    1.287497 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237494    0.000000    1.287497 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009533    0.153570    0.876118    2.163615 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.153570    0.000050    2.163665 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002787    0.102737    0.257614    2.421279 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.102737    0.000003    2.421283 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.421283   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289191    1.289191 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237537    0.000000    1.289191 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539191   clock uncertainty
                                  0.000000    1.539191   clock reconvergence pessimism
                                  0.238383    1.777574   library hold time
                                              1.777574   data required time
---------------------------------------------------------------------------------------------
                                              1.777574   data required time
                                             -2.421283   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643709   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286494    1.286494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000    1.286494 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015230    0.308682    1.030320    2.316813 ^ _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.308682    0.000015    2.316828 ^ _1207_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002825    0.145239    0.111315    2.428143 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.145239    0.000004    2.428147 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.428147   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286494    1.286494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000    1.286494 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.536494   clock uncertainty
                                  0.000000    1.536494   clock reconvergence pessimism
                                  0.229967    1.766460   library hold time
                                              1.766460   data required time
---------------------------------------------------------------------------------------------
                                              1.766460   data required time
                                             -2.428147   data arrival time
---------------------------------------------------------------------------------------------
                                              0.661686   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291472    1.291472 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000    1.291472 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009575    0.220069    0.978936    2.270407 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.220069    0.000006    2.270413 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008339    0.193938    0.154978    2.425391 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.193938    0.000034    2.425426 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.425426   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290953    1.290953 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237591    0.000000    1.290953 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540953   clock uncertainty
                                  0.000000    1.540953   clock reconvergence pessimism
                                  0.216190    1.757144   library hold time
                                              1.757144   data required time
---------------------------------------------------------------------------------------------
                                              1.757144   data required time
                                             -2.425426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.668282   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291517    1.291517 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000    1.291517 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009899    0.160654    0.878596    2.170113 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.160654    0.000015    2.170128 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009353    0.204458    0.161043    2.331172 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.204458    0.000002    2.331174 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003668    0.134574    0.112520    2.443694 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.134574    0.000012    2.443706 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.443706   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291517    1.291517 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000    1.291517 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541517   clock uncertainty
                                  0.000000    1.541517   clock reconvergence pessimism
                                  0.232168    1.773685   library hold time
                                              1.773685   data required time
---------------------------------------------------------------------------------------------
                                              1.773685   data required time
                                             -2.443706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.670020   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290509    1.290509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000    1.290509 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010147    0.162846    0.880259    2.170768 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.162846    0.000016    2.170784 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004361    0.148857    0.134600    2.305384 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.148857    0.000003    2.305387 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002816    0.160618    0.133350    2.438737 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.160618    0.000003    2.438741 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.438741   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290509    1.290509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000    1.290509 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540510   clock uncertainty
                                  0.000000    1.540510   clock reconvergence pessimism
                                  0.225617    1.766127   library hold time
                                              1.766127   data required time
---------------------------------------------------------------------------------------------
                                              1.766127   data required time
                                             -2.438741   data arrival time
---------------------------------------------------------------------------------------------
                                              0.672614   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291935    1.291935 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237624    0.000000    1.291935 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013880    0.195807    0.905276    2.197212 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.195807    0.000036    2.197248 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005263    0.169548    0.152828    2.350076 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.169548    0.000008    2.350084 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002842    0.112154    0.101391    2.451475 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.112154    0.000004    2.451479 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.451479   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291472    1.291472 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000    1.291472 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541472   clock uncertainty
                                  0.000000    1.541472   clock reconvergence pessimism
                                  0.236545    1.778017   library hold time
                                              1.778017   data required time
---------------------------------------------------------------------------------------------
                                              1.778017   data required time
                                             -2.451479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.673462   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290932    1.290932 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290932 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004588    0.112957    0.837968    2.128900 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.112957    0.000006    2.128906 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015308    0.298950    0.203202    2.332108 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.298950    0.000032    2.332140 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002752    0.160407    0.132416    2.464556 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.160407    0.000003    2.464559 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.464559   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289956    1.289956 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237560    0.000000    1.289956 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539956   clock uncertainty
                                  0.000000    1.539956   clock reconvergence pessimism
                                  0.225677    1.765633   library hold time
                                              1.765633   data required time
---------------------------------------------------------------------------------------------
                                              1.765633   data required time
                                             -2.464559   data arrival time
---------------------------------------------------------------------------------------------
                                              0.698926   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294929    1.294929 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237743    0.000000    1.294929 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018357    0.227606    0.935226    2.230155 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.227606    0.000041    2.230196 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004876    0.153072    0.133714    2.363910 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.153072    0.000003    2.363913 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002680    0.136476    0.121551    2.485464 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.136476    0.000002    2.485466 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.485466   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294929    1.294929 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237743    0.000000    1.294929 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544929   clock uncertainty
                                  0.000000    1.544929   clock reconvergence pessimism
                                  0.231799    1.776728   library hold time
                                              1.776728   data required time
---------------------------------------------------------------------------------------------
                                              1.776728   data required time
                                             -2.485466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.708738   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291737    1.291737 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237617    0.000000    1.291737 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019302    0.236003    0.941552    2.233289 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.236003    0.000029    2.233318 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004641    0.196354    0.178421    2.411739 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.196354    0.000002    2.411741 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002833    0.114406    0.096110    2.507851 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.114406    0.000004    2.507854 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.507854   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291737    1.291737 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237617    0.000000    1.291737 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541737   clock uncertainty
                                  0.000000    1.541737   clock reconvergence pessimism
                                  0.236106    1.777843   library hold time
                                              1.777843   data required time
---------------------------------------------------------------------------------------------
                                              1.777843   data required time
                                             -2.507854   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730012   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290758    1.290758 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237584    0.000000    1.290758 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018913    0.240248    0.939006    2.229763 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.240248    0.000014    2.229777 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004996    0.202686    0.183395    2.413172 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.202686    0.000008    2.413179 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002605    0.112564    0.094156    2.507336 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.112564    0.000002    2.507338 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.507338   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290758    1.290758 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237584    0.000000    1.290758 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540758   clock uncertainty
                                  0.000000    1.540758   clock reconvergence pessimism
                                  0.236465    1.777223   library hold time
                                              1.777223   data required time
---------------------------------------------------------------------------------------------
                                              1.777223   data required time
                                             -2.507338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730115   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294556    1.294556 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237727    0.000000    1.294556 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014542    0.201656    0.909718    2.204274 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.201656    0.000043    2.204317 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004909    0.254304    0.207839    2.412157 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.254304    0.000007    2.412164 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002983    0.123854    0.103562    2.515726 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.123854    0.000006    2.515732 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.515732   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294556    1.294556 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237727    0.000000    1.294556 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544556   clock uncertainty
                                  0.000000    1.544556   clock reconvergence pessimism
                                  0.234263    1.778819   library hold time
                                              1.778819   data required time
---------------------------------------------------------------------------------------------
                                              1.778819   data required time
                                             -2.515732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736913   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291290    1.291290 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237602    0.000000    1.291290 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018045    0.232582    0.933187    2.224478 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.232582    0.000044    2.224521 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004712    0.217346    0.186132    2.410653 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.217346    0.000003    2.410656 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003359    0.124946    0.101861    2.512517 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.124946    0.000009    2.512527 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.512527   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291290    1.291290 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237602    0.000000    1.291290 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541290   clock uncertainty
                                  0.000000    1.541290   clock reconvergence pessimism
                                  0.234048    1.775338   library hold time
                                              1.775338   data required time
---------------------------------------------------------------------------------------------
                                              1.775338   data required time
                                             -2.512527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737188   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294671    1.294671 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237732    0.000000    1.294671 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.016869    0.222203    0.925313    2.219984 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.222203    0.000013    2.219996 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004631    0.164620    0.153187    2.373183 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.164620    0.000006    2.373189 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002885    0.164483    0.135086    2.508275 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.164483    0.000005    2.508280 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.508280   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294671    1.294671 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237732    0.000000    1.294671 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544671   clock uncertainty
                                  0.000000    1.544671   clock reconvergence pessimism
                                  0.224526    1.769197   library hold time
                                              1.769197   data required time
---------------------------------------------------------------------------------------------
                                              1.769197   data required time
                                             -2.508280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739083   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296449    1.296449 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237813    0.000000    1.296449 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017900    0.231301    0.932220    2.228668 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.231301    0.000013    2.228681 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005092    0.225209    0.190825    2.419506 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.225209    0.000008    2.419514 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003236    0.124742    0.100971    2.520485 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.124742    0.000008    2.520493 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.520493   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296449    1.296449 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237813    0.000000    1.296449 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546449   clock uncertainty
                                  0.000000    1.546449   clock reconvergence pessimism
                                  0.234091    1.780540   library hold time
                                              1.780540   data required time
---------------------------------------------------------------------------------------------
                                              1.780540   data required time
                                             -2.520493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739953   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290682    1.290682 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237582    0.000000    1.290682 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004387    0.111139    0.836356    2.127038 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.111139    0.000003    2.127041 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.014733    0.289493    0.197400    2.324440 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.289493    0.000026    2.324466 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007617    0.169432    0.187185    2.511651 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.169432    0.000010    2.511662 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.511662   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290682    1.290682 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237582    0.000000    1.290682 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540682   clock uncertainty
                                  0.000000    1.540682   clock reconvergence pessimism
                                  0.223124    1.763805   library hold time
                                              1.763805   data required time
---------------------------------------------------------------------------------------------
                                              1.763805   data required time
                                             -2.511662   data arrival time
---------------------------------------------------------------------------------------------
                                              0.747856   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292845    1.292845 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237658    0.000000    1.292845 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011943    0.178704    0.892296    2.185142 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.178704    0.000031    2.185173 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004540    0.279463    0.203711    2.388883 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.279463    0.000004    2.388888 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002782    0.155705    0.130225    2.519113 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.155705    0.000003    2.519116 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.519116   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292845    1.292845 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237658    0.000000    1.292845 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.542845   clock uncertainty
                                  0.000000    1.542845   clock reconvergence pessimism
                                  0.227008    1.769854   library hold time
                                              1.769854   data required time
---------------------------------------------------------------------------------------------
                                              1.769854   data required time
                                             -2.519116   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749263   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291053    1.291053 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237594    0.000000    1.291053 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.025736    0.477704    1.126435    2.417488 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.477704    0.000048    2.417535 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002610    0.111264    0.110053    2.527588 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.111264    0.000002    2.527591 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.527591   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291053    1.291053 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237594    0.000000    1.291053 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541053   clock uncertainty
                                  0.000000    1.541053   clock reconvergence pessimism
                                  0.236719    1.777772   library hold time
                                              1.777772   data required time
---------------------------------------------------------------------------------------------
                                              1.777772   data required time
                                             -2.527591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749819   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290374    1.290374 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237572    0.000000    1.290374 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004254    0.109934    0.835287    2.125662 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.109934    0.000000    2.125662 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.020890    0.391104    0.254208    2.379871 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.391104    0.000021    2.379891 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002556    0.133784    0.143521    2.523412 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.133784    0.000002    2.523414 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.523414   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290374    1.290374 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237572    0.000000    1.290374 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540374   clock uncertainty
                                  0.000000    1.540374   clock reconvergence pessimism
                                  0.232322    1.772696   library hold time
                                              1.772696   data required time
---------------------------------------------------------------------------------------------
                                              1.772696   data required time
                                             -2.523414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750717   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294406    1.294406 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237720    0.000000    1.294406 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013171    0.189549    0.900529    2.194935 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.189549    0.000005    2.194940 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004972    0.163750    0.148058    2.342998 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.163750    0.000004    2.343003 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002894    0.194060    0.169333    2.512335 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.194060    0.000004    2.512339 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.512339   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294406    1.294406 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237720    0.000000    1.294406 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544406   clock uncertainty
                                  0.000000    1.544406   clock reconvergence pessimism
                                  0.216157    1.760564   library hold time
                                              1.760564   data required time
---------------------------------------------------------------------------------------------
                                              1.760564   data required time
                                             -2.512339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751775   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291369    1.291369 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291369 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023458    0.281312    0.967057    2.258426 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.281312    0.000009    2.258435 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004944    0.180702    0.172522    2.430956 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.180702    0.000002    2.430959 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003050    0.119893    0.098341    2.529299 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.119893    0.000006    2.529305 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.529305   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291369    1.291369 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291369 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541369   clock uncertainty
                                  0.000000    1.541369   clock reconvergence pessimism
                                  0.235035    1.776404   library hold time
                                              1.776404   data required time
---------------------------------------------------------------------------------------------
                                              1.776404   data required time
                                             -2.529305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752901   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287938    1.287938 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237505    0.000000    1.287938 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021403    0.262686    0.954516    2.242454 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.262686    0.000010    2.242465 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005080    0.207591    0.191066    2.433531 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.207591    0.000008    2.433539 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002630    0.113764    0.094547    2.528087 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.113764    0.000002    2.528089 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.528089   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287938    1.287938 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237505    0.000000    1.287938 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.537938   clock uncertainty
                                  0.000000    1.537938   clock reconvergence pessimism
                                  0.236230    1.774168   library hold time
                                              1.774168   data required time
---------------------------------------------------------------------------------------------
                                              1.774168   data required time
                                             -2.528089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753921   slack (MET)


Startpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291238    1.291238 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000    1.291238 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.020553    0.254985    0.949334    2.240571 v _2372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[1] (net)
                      0.254985    0.000077    2.240648 v _2017_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005009    0.226495    0.196652    2.437300 ^ _2017_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0359_ (net)
                      0.226495    0.000008    2.437308 ^ _2019_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002571    0.112591    0.096806    2.534114 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.112591    0.000001    2.534115 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.534115   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291238    1.291238 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000    1.291238 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541238   clock uncertainty
                                  0.000000    1.541238   clock reconvergence pessimism
                                  0.236460    1.777698   library hold time
                                              1.777698   data required time
---------------------------------------------------------------------------------------------
                                              1.777698   data required time
                                             -2.534115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756418   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293393    1.293393 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237679    0.000000    1.293393 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022822    0.266566    0.963075    2.256467 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.266566    0.000069    2.256536 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004676    0.201987    0.187985    2.444522 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.201987    0.000003    2.444525 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002501    0.111079    0.093143    2.537668 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.111079    0.000000    2.537669 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.537669   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293393    1.293393 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237679    0.000000    1.293393 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.543393   clock uncertainty
                                  0.000000    1.543393   clock reconvergence pessimism
                                  0.236756    1.780149   library hold time
                                              1.780149   data required time
---------------------------------------------------------------------------------------------
                                              1.780149   data required time
                                             -2.537669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757520   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291622    1.291622 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237613    0.000000    1.291622 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.011692    0.176488    0.890614    2.182235 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.176488    0.000024    2.182259 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004367    0.249718    0.184686    2.366945 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.249718    0.000005    2.366951 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003047    0.174410    0.156394    2.523345 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.174410    0.000006    2.523351 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.523351   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291622    1.291622 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237613    0.000000    1.291622 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541622   clock uncertainty
                                  0.000000    1.541622   clock reconvergence pessimism
                                  0.221716    1.763337   library hold time
                                              1.763337   data required time
---------------------------------------------------------------------------------------------
                                              1.763337   data required time
                                             -2.523351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.760014   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297405    1.297405 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237861    0.000000    1.297405 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019967    0.241834    0.945673    2.243079 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.241834    0.000055    2.243134 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004243    0.162418    0.154144    2.397278 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.162418    0.000000    2.397279 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002945    0.165232    0.135657    2.532936 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.165232    0.000005    2.532941 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.532941   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297405    1.297405 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237861    0.000000    1.297405 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547405   clock uncertainty
                                  0.000000    1.547405   clock reconvergence pessimism
                                  0.224316    1.771721   library hold time
                                              1.771721   data required time
---------------------------------------------------------------------------------------------
                                              1.771721   data required time
                                             -2.532941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761220   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291420    1.291420 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237606    0.000000    1.291420 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012161    0.180629    0.893757    2.185176 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.180629    0.000042    2.185218 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004219    0.248282    0.195693    2.380912 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.248282    0.000004    2.380915 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002394    0.164592    0.148576    2.529491 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.164592    0.000000    2.529491 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.529491   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291420    1.291420 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237606    0.000000    1.291420 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541420   clock uncertainty
                                  0.000000    1.541420   clock reconvergence pessimism
                                  0.224493    1.765913   library hold time
                                              1.765913   data required time
---------------------------------------------------------------------------------------------
                                              1.765913   data required time
                                             -2.529491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763578   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296962    1.296962 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237839    0.000000    1.296962 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019476    0.237601    0.942703    2.239665 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.237601    0.000011    2.239676 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004253    0.161743    0.153142    2.392818 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.161743    0.000000    2.392819 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003382    0.173294    0.140785    2.533604 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.173294    0.000009    2.533613 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.533613   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296962    1.296962 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237839    0.000000    1.296962 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546962   clock uncertainty
                                  0.000000    1.546962   clock reconvergence pessimism
                                  0.222034    1.768997   library hold time
                                              1.768997   data required time
---------------------------------------------------------------------------------------------
                                              1.768997   data required time
                                             -2.533613   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764616   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299593    1.299593 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237979    0.000000    1.299593 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020920    0.250074    0.951483    2.251076 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.250074    0.000056    2.251132 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004301    0.164928    0.156958    2.408090 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.164928    0.000002    2.408092 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002631    0.159790    0.132095    2.540187 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.159790    0.000002    2.540190 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.540190   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299593    1.299593 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237979    0.000000    1.299593 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549593   clock uncertainty
                                  0.000000    1.549593   clock reconvergence pessimism
                                  0.225857    1.775450   library hold time
                                              1.775450   data required time
---------------------------------------------------------------------------------------------
                                              1.775450   data required time
                                             -2.540190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764739   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297756    1.297756 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237879    0.000000    1.297756 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020819    0.249193    0.950839    2.248596 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.249193    0.000073    2.248669 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004254    0.164023    0.156196    2.404865 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.164023    0.000000    2.404866 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002750    0.161859    0.133449    2.538316 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.161859    0.000003    2.538319 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.538319   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297756    1.297756 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237879    0.000000    1.297756 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547756   clock uncertainty
                                  0.000000    1.547756   clock reconvergence pessimism
                                  0.225270    1.773027   library hold time
                                              1.773027   data required time
---------------------------------------------------------------------------------------------
                                              1.773027   data required time
                                             -2.538319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765292   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290007    1.290007 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237561    0.000000    1.290007 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014897    0.204784    0.912089    2.202096 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.204784    0.000041    2.202137 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005317    0.303460    0.230252    2.432389 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.303460    0.000020    2.432410 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002757    0.132336    0.111470    2.543880 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.132336    0.000004    2.543883 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.543883   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290068    1.290068 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237563    0.000000    1.290068 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540068   clock uncertainty
                                  0.000000    1.540068   clock reconvergence pessimism
                                  0.232605    1.772673   library hold time
                                              1.772673   data required time
---------------------------------------------------------------------------------------------
                                              1.772673   data required time
                                             -2.543883   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771211   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291935    1.291935 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237624    0.000000    1.291935 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013880    0.195807    0.905276    2.197212 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.195807    0.000009    2.197221 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004166    0.246071    0.187138    2.384359 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.246071    0.000002    2.384361 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003287    0.177014    0.158583    2.542944 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.177014    0.000008    2.542952 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.542952   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291935    1.291935 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237624    0.000000    1.291935 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541935   clock uncertainty
                                  0.000000    1.541935   clock reconvergence pessimism
                                  0.220979    1.762914   library hold time
                                              1.762914   data required time
---------------------------------------------------------------------------------------------
                                              1.762914   data required time
                                             -2.542952   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780038   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299441    1.299441 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237970    0.000000    1.299441 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024590    0.281983    0.973853    2.273294 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.281983    0.000077    2.273371 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004806    0.225862    0.201797    2.475168 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.225862    0.000004    2.475173 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002612    0.116802    0.094956    2.570128 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.116802    0.000002    2.570130 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.570130   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299441    1.299441 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237970    0.000000    1.299441 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549441   clock uncertainty
                                  0.000000    1.549441   clock reconvergence pessimism
                                  0.235643    1.785083   library hold time
                                              1.785083   data required time
---------------------------------------------------------------------------------------------
                                              1.785083   data required time
                                             -2.570130   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785047   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295824    1.295824 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237784    0.000000    1.295824 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024917    0.284843    0.975860    2.271685 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[11] (net)
                      0.284843    0.000092    2.271777 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005099    0.232174    0.206637    2.478413 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.232174    0.000009    2.478422 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002493    0.116395    0.093995    2.572417 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.116395    0.000000    2.572418 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.572418   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295824    1.295824 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237784    0.000000    1.295824 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545824   clock uncertainty
                                  0.000000    1.545824   clock reconvergence pessimism
                                  0.235720    1.781544   library hold time
                                              1.781544   data required time
---------------------------------------------------------------------------------------------
                                              1.781544   data required time
                                             -2.572418   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790874   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294783    1.294783 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237737    0.000000    1.294783 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017666    0.229236    0.930651    2.225433 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.229236    0.000016    2.225450 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005041    0.172338    0.159530    2.384980 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.172338    0.000007    2.384987 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002712    0.193883    0.167106    2.552094 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.193883    0.000003    2.552097 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.552097   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294783    1.294783 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237737    0.000000    1.294783 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544783   clock uncertainty
                                  0.000000    1.544783   clock reconvergence pessimism
                                  0.216208    1.760990   library hold time
                                              1.760990   data required time
---------------------------------------------------------------------------------------------
                                              1.760990   data required time
                                             -2.552097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791106   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291391    1.291391 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291391 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017484    0.227630    0.929429    2.220820 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.227630    0.000002    2.220822 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004692    0.166618    0.155302    2.376124 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.166618    0.000000    2.376124 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003158    0.199428    0.172087    2.548211 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.199428    0.000007    2.548218 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.548218   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291391    1.291391 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291391 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541391   clock uncertainty
                                  0.000000    1.541391   clock reconvergence pessimism
                                  0.214637    1.756029   library hold time
                                              1.756029   data required time
---------------------------------------------------------------------------------------------
                                              1.756029   data required time
                                             -2.548218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792189   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291219    1.291219 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000    1.291219 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021965    0.259127    0.957861    2.249079 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.259127    0.000089    2.249168 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009500    0.225265    0.189470    2.438638 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.225265    0.000002    2.438640 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002755    0.152761    0.130304    2.568944 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.152761    0.000004    2.568947 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.568947   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291219    1.291219 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000    1.291219 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541219   clock uncertainty
                                  0.000000    1.541219   clock reconvergence pessimism
                                  0.227841    1.769059   library hold time
                                              1.769059   data required time
---------------------------------------------------------------------------------------------
                                              1.769059   data required time
                                             -2.568947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799888   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291392    1.291392 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291392 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019202    0.235071    0.940886    2.232278 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.235071    0.000034    2.232312 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004789    0.169540    0.158349    2.390661 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.169540    0.000002    2.390663 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002757    0.191982    0.168124    2.558787 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.191982    0.000003    2.558790 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.558790   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291392    1.291392 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000    1.291392 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541392   clock uncertainty
                                  0.000000    1.541392   clock reconvergence pessimism
                                  0.216744    1.758135   library hold time
                                              1.758135   data required time
---------------------------------------------------------------------------------------------
                                              1.758135   data required time
                                             -2.558790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.800655   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298997    1.298997 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237946    0.000000    1.298997 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025345    0.288584    0.978441    2.277439 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.288584    0.000053    2.277492 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004316    0.172669    0.167269    2.444761 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.172669    0.000002    2.444763 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002678    0.161942    0.133097    2.577860 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.161942    0.000002    2.577863 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.577863   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298997    1.298997 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237946    0.000000    1.298997 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548997   clock uncertainty
                                  0.000000    1.548997   clock reconvergence pessimism
                                  0.225248    1.774245   library hold time
                                              1.774245   data required time
---------------------------------------------------------------------------------------------
                                              1.774245   data required time
                                             -2.577863   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803617   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291472    1.291472 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000    1.291472 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009575    0.157799    0.876429    2.167900 v _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.157799    0.000006    2.167906 v _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008339    0.422033    0.286676    2.454582 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.422033    0.000037    2.454619 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002747    0.155210    0.120551    2.575170 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.155210    0.000003    2.575173 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.575173   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290878    1.290878 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237588    0.000000    1.290878 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540878   clock uncertainty
                                  0.000000    1.540878   clock reconvergence pessimism
                                  0.227147    1.768025   library hold time
                                              1.768025   data required time
---------------------------------------------------------------------------------------------
                                              1.768025   data required time
                                             -2.575173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807148   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289802    1.289802 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000    1.289802 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011174    0.171919    0.887144    2.176946 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.171919    0.000015    2.176961 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.019749    0.373087    0.260543    2.437504 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.373087    0.000035    2.437540 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002532    0.133201    0.142373    2.579913 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.133201    0.000001    2.579914 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.579914   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289802    1.289802 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000    1.289802 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539802   clock uncertainty
                                  0.000000    1.539802   clock reconvergence pessimism
                                  0.232436    1.772238   library hold time
                                              1.772238   data required time
---------------------------------------------------------------------------------------------
                                              1.772238   data required time
                                             -2.579914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807676   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294885    1.294885 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237741    0.000000    1.294885 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019597    0.246323    0.943506    2.238390 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.246323    0.000053    2.238444 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004730    0.170787    0.160718    2.399162 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.170787    0.000003    2.399165 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002891    0.197061    0.168756    2.567921 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.197061    0.000004    2.567925 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.567925   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294885    1.294885 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237741    0.000000    1.294885 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544885   clock uncertainty
                                  0.000000    1.544885   clock reconvergence pessimism
                                  0.215309    1.760194   library hold time
                                              1.760194   data required time
---------------------------------------------------------------------------------------------
                                              1.760194   data required time
                                             -2.567925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807732   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297647    1.297647 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237873    0.000000    1.297647 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020336    0.245032    0.947936    2.245582 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.245032    0.000033    2.245615 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004712    0.170259    0.160171    2.405786 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.170259    0.000000    2.405787 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002812    0.193115    0.168704    2.574491 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.193115    0.000003    2.574494 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.574494   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297647    1.297647 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237873    0.000000    1.297647 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547647   clock uncertainty
                                  0.000000    1.547647   clock reconvergence pessimism
                                  0.216427    1.764074   library hold time
                                              1.764074   data required time
---------------------------------------------------------------------------------------------
                                              1.764074   data required time
                                             -2.574494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810420   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297907    1.297907 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237887    0.000000    1.297907 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026220    0.296260    0.983778    2.281686 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.296260    0.000083    2.281768 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004380    0.175114    0.170025    2.451793 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.175114    0.000003    2.451797 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002715    0.163038    0.133681    2.585478 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.163038    0.000003    2.585481 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.585481   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297907    1.297907 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237887    0.000000    1.297907 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547907   clock uncertainty
                                  0.000000    1.547907   clock reconvergence pessimism
                                  0.224937    1.772844   library hold time
                                              1.772844   data required time
---------------------------------------------------------------------------------------------
                                              1.772844   data required time
                                             -2.585481   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812637   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286494    1.286494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000    1.286494 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015230    0.207731    0.914324    2.200817 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.207731    0.000014    2.200831 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016252    0.355952    0.268074    2.468905 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.355952    0.000062    2.468967 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002916    0.155928    0.113955    2.582922 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.155928    0.000005    2.582927 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.582927   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286512    1.286512 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000    1.286512 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.536512   clock uncertainty
                                  0.000000    1.536512   clock reconvergence pessimism
                                  0.226943    1.763454   library hold time
                                              1.763454   data required time
---------------------------------------------------------------------------------------------
                                              1.763454   data required time
                                             -2.582927   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819472   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290491    1.290491 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000    1.290491 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.025044    0.285971    0.976679    2.267170 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.285971    0.000016    2.267186 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004478    0.174593    0.168439    2.435625 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.174593    0.000004    2.435630 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003875    0.184488    0.147432    2.583061 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.184488    0.000014    2.583075 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.583075   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290491    1.290491 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000    1.290491 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540491   clock uncertainty
                                  0.000000    1.540491   clock reconvergence pessimism
                                  0.218864    1.759355   library hold time
                                              1.759355   data required time
---------------------------------------------------------------------------------------------
                                              1.759355   data required time
                                             -2.583075   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823721   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291952    1.291952 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237625    0.000000    1.291952 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016483    0.218790    0.922720    2.214672 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.218790    0.000009    2.214681 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004560    0.274312    0.250690    2.465372 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.274312    0.000004    2.465376 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003128    0.158548    0.133243    2.598619 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.158548    0.000006    2.598625 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.598625   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291952    1.291952 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237625    0.000000    1.291952 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541952   clock uncertainty
                                  0.000000    1.541952   clock reconvergence pessimism
                                  0.226204    1.768155   library hold time
                                              1.768155   data required time
---------------------------------------------------------------------------------------------
                                              1.768155   data required time
                                             -2.598625   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830469   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294909    1.294909 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237742    0.000000    1.294909 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017657    0.229158    0.930592    2.225501 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.229158    0.000009    2.225510 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004961    0.259275    0.256259    2.481769 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.259275    0.000003    2.481771 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003419    0.140813    0.125561    2.607333 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.140813    0.000009    2.607342 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.607342   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294909    1.294909 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237742    0.000000    1.294909 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544909   clock uncertainty
                                  0.000000    1.544909   clock reconvergence pessimism
                                  0.230952    1.775861   library hold time
                                              1.775861   data required time
---------------------------------------------------------------------------------------------
                                              1.775861   data required time
                                             -2.607342   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831480   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289956    1.289956 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237560    0.000000    1.289956 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009581    0.157851    0.876467    2.166423 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.157851    0.000006    2.166430 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005036    0.330556    0.250534    2.416964 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.330556    0.000005    2.416969 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002972    0.211998    0.175338    2.592308 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.211998    0.000006    2.592314 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.592314   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289821    1.289821 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000    1.289821 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539821   clock uncertainty
                                  0.000000    1.539821   clock reconvergence pessimism
                                  0.211080    1.750901   library hold time
                                              1.750901   data required time
---------------------------------------------------------------------------------------------
                                              1.750901   data required time
                                             -2.592314   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841413   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286643    1.286643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237476    0.000000    1.286643 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.023431    0.281072    0.966893    2.253536 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.281072    0.000019    2.253555 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002590    0.106594    0.369134    2.622688 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.106594    0.000002    2.622690 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.622690   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286643    1.286643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237476    0.000000    1.286643 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.536643   clock uncertainty
                                  0.000000    1.536643   clock reconvergence pessimism
                                  0.237629    1.774273   library hold time
                                              1.774273   data required time
---------------------------------------------------------------------------------------------
                                              1.774273   data required time
                                             -2.622690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.848417   slack (MET)


Startpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291506    1.291506 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000    1.291506 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     7    0.033032    0.368093    1.025478    2.316984 v _2368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.sample_en (net)
                      0.368093    0.000025    2.317009 v _2284_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004978    0.190576    0.194285    2.511294 ^ _2284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0559_ (net)
                      0.190576    0.000003    2.511297 ^ _2285_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004311    0.134806    0.116307    2.627604 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.134806    0.000019    2.627623 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.627623   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293453    1.293453 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237681    0.000000    1.293453 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.543453   clock uncertainty
                                  0.000000    1.543453   clock reconvergence pessimism
                                  0.232124    1.775577   library hold time
                                              1.775577   data required time
---------------------------------------------------------------------------------------------
                                              1.775577   data required time
                                             -2.627623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.852046   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291327    1.291327 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237603    0.000000    1.291327 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019164    0.242466    0.940690    2.232016 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.242466    0.000019    2.232035 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004581    0.253240    0.211704    2.443739 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.253240    0.000007    2.443746 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003043    0.202088    0.168938    2.612684 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.202088    0.000006    2.612690 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.612690   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291327    1.291327 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237603    0.000000    1.291327 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541327   clock uncertainty
                                  0.000000    1.541327   clock reconvergence pessimism
                                  0.213885    1.755211   library hold time
                                              1.755211   data required time
---------------------------------------------------------------------------------------------
                                              1.755211   data required time
                                             -2.612690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857479   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296527    1.296527 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237817    0.000000    1.296527 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012457    0.183244    0.895746    2.192273 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.183244    0.000004    2.192276 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.009489    0.361781    0.331807    2.524083 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.361781    0.000011    2.524094 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003838    0.154044    0.115747    2.639841 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.154044    0.000014    2.639855 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.639855   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296527    1.296527 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237817    0.000000    1.296527 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546527   clock uncertainty
                                  0.000000    1.546527   clock reconvergence pessimism
                                  0.227481    1.774008   library hold time
                                              1.774008   data required time
---------------------------------------------------------------------------------------------
                                              1.774008   data required time
                                             -2.639855   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865847   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295006    1.295006 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237746    0.000000    1.295006 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026452    0.298295    0.985195    2.280200 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.298295    0.000062    2.280262 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002828    0.108346    0.373920    2.654182 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.108346    0.000004    2.654186 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.654186   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295006    1.295006 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237746    0.000000    1.295006 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545006   clock uncertainty
                                  0.000000    1.545006   clock reconvergence pessimism
                                  0.237290    1.782297   library hold time
                                              1.782297   data required time
---------------------------------------------------------------------------------------------
                                              1.782297   data required time
                                             -2.654186   data arrival time
---------------------------------------------------------------------------------------------
                                              0.871889   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292444    1.292444 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237643    0.000000    1.292444 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017019    0.223524    0.926314    2.218758 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.223524    0.000004    2.218762 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010777    0.467146    0.320350    2.539112 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.467146    0.000029    2.539141 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002495    0.150305    0.108423    2.647564 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.150305    0.000000    2.647565 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.647565   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292444    1.292444 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237643    0.000000    1.292444 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.542444   clock uncertainty
                                  0.000000    1.542444   clock reconvergence pessimism
                                  0.228536    1.770980   library hold time
                                              1.770980   data required time
---------------------------------------------------------------------------------------------
                                              1.770980   data required time
                                             -2.647565   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876585   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290007    1.290007 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237561    0.000000    1.290007 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014897    0.204784    0.912089    2.202096 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.204784    0.000029    2.202125 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009837    0.361060    0.272471    2.474596 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.361060    0.000003    2.474599 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002965    0.196103    0.170299    2.644898 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.196103    0.000005    2.644903 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.644903   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290007    1.290007 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237561    0.000000    1.290007 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540007   clock uncertainty
                                  0.000000    1.540007   clock reconvergence pessimism
                                  0.215577    1.755584   library hold time
                                              1.755584   data required time
---------------------------------------------------------------------------------------------
                                              1.755584   data required time
                                             -2.644903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.889319   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287868    1.287868 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237503    0.000000    1.287868 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010589    0.166753    0.883223    2.171091 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.166753    0.000007    2.171098 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015417    0.606869    0.382232    2.553330 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.606869    0.000020    2.553350 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002582    0.156644    0.109608    2.662958 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.156644    0.000002    2.662960 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.662960   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287868    1.287868 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237503    0.000000    1.287868 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.537868   clock uncertainty
                                  0.000000    1.537868   clock reconvergence pessimism
                                  0.226740    1.764609   library hold time
                                              1.764609   data required time
---------------------------------------------------------------------------------------------
                                              1.764609   data required time
                                             -2.662960   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898351   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290007    1.290007 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237561    0.000000    1.290007 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014897    0.204784    0.912089    2.202096 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.204784    0.000043    2.202138 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.004563    0.459338    0.327629    2.529768 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.459338    0.000006    2.529773 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002575    0.195888    0.141078    2.670851 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.195888    0.000002    2.670853 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.670853   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290057    1.290057 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000    1.290057 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540057   clock uncertainty
                                  0.000000    1.540057   clock reconvergence pessimism
                                  0.215638    1.755695   library hold time
                                              1.755695   data required time
---------------------------------------------------------------------------------------------
                                              1.755695   data required time
                                             -2.670853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915158   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294133    1.294133 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237709    0.000000    1.294133 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017565    0.228345    0.929974    2.224108 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.228345    0.000006    2.224113 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015222    0.600844    0.395602    2.619715 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.600844    0.000018    2.619733 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002986    0.128776    0.115978    2.735712 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.128776    0.000005    2.735716 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.735716   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294133    1.294133 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237709    0.000000    1.294133 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544133   clock uncertainty
                                  0.000000    1.544133   clock reconvergence pessimism
                                  0.233302    1.777435   library hold time
                                              1.777435   data required time
---------------------------------------------------------------------------------------------
                                              1.777435   data required time
                                             -2.735716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.958282   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296596    1.296596 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237820    0.000000    1.296596 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017539    0.228111    0.929799    2.226395 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.228111    0.000013    2.226408 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015087    0.596799    0.393303    2.619711 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.596799    0.000007    2.619719 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003301    0.150211    0.120907    2.740625 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.150211    0.000008    2.740633 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.740633   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296596    1.296596 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237820    0.000000    1.296596 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546596   clock uncertainty
                                  0.000000    1.546596   clock reconvergence pessimism
                                  0.228565    1.775161   library hold time
                                              1.775161   data required time
---------------------------------------------------------------------------------------------
                                              1.775161   data required time
                                             -2.740633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.965472   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297727    1.297727 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237877    0.000000    1.297727 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014142    0.291624    1.020439    2.318166 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.291624    0.000058    2.318224 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004488    0.168481    0.133702    2.451926 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.168481    0.000004    2.451930 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.012475    0.255921    0.192127    2.644057 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0755_ (net)
                      0.255921    0.000018    2.644075 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003102    0.121466    0.110584    2.754659 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.121466    0.000007    2.754666 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.754666   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297727    1.297727 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237877    0.000000    1.297727 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547727   clock uncertainty
                                  0.000000    1.547727   clock reconvergence pessimism
                                  0.234731    1.782458   library hold time
                                              1.782458   data required time
---------------------------------------------------------------------------------------------
                                              1.782458   data required time
                                             -2.754666   data arrival time
---------------------------------------------------------------------------------------------
                                              0.972208   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287696    1.287696 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237499    0.000000    1.287696 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012074    0.179865    0.893175    2.180870 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.179865    0.000002    2.180872 v _1218_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015461    0.469530    0.442963    2.623836 ^ _1218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0627_ (net)
                      0.469530    0.000022    2.623857 ^ _1221_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002892    0.171402    0.114038    2.737895 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.171402    0.000004    2.737899 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.737899   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287696    1.287696 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237499    0.000000    1.287696 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.537696   clock uncertainty
                                  0.000000    1.537696   clock reconvergence pessimism
                                  0.222565    1.760261   library hold time
                                              1.760261   data required time
---------------------------------------------------------------------------------------------
                                              1.760261   data required time
                                             -2.737899   data arrival time
---------------------------------------------------------------------------------------------
                                              0.977639   slack (MET)


Startpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.288818    1.288818 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237527    0.000000    1.288818 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010404    0.165121    0.881984    2.170803 v _2291_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[4] (net)
                      0.165121    0.000001    2.170804 v _1223_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.020492    0.759481    0.466949    2.637753 ^ _1223_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0631_ (net)
                      0.759481    0.000024    2.637777 ^ _1226_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002507    0.172786    0.102479    2.740256 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.172786    0.000000    2.740257 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.740257   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.288818    1.288818 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237527    0.000000    1.288818 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.538818   clock uncertainty
                                  0.000000    1.538818   clock reconvergence pessimism
                                  0.222174    1.760992   library hold time
                                              1.760992   data required time
---------------------------------------------------------------------------------------------
                                              1.760992   data required time
                                             -2.740257   data arrival time
---------------------------------------------------------------------------------------------
                                              0.979265   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299640    1.299640 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237982    0.000000    1.299640 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018315    0.234968    0.935007    2.234647 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.234968    0.000023    2.234670 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015071    0.596286    0.394885    2.629555 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.596286    0.000015    2.629570 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003926    0.154948    0.130732    2.760302 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.154948    0.000015    2.760317 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.760317   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299640    1.299640 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237982    0.000000    1.299640 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549640   clock uncertainty
                                  0.000000    1.549640   clock reconvergence pessimism
                                  0.227227    1.776867   library hold time
                                              1.776867   data required time
---------------------------------------------------------------------------------------------
                                              1.776867   data required time
                                             -2.760317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.983450   slack (MET)


Startpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296577    1.296577 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237819    0.000000    1.296577 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017840    0.230770    0.931817    2.228394 v _2300_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[13] (net)
                      0.230770    0.000011    2.228405 v _1284_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015774    0.617454    0.405437    2.633841 ^ _1284_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0683_ (net)
                      0.617454    0.000017    2.633858 ^ _1287_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003749    0.137888    0.128138    2.761996 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.137888    0.000013    2.762009 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.762009   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296577    1.296577 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237819    0.000000    1.296577 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546577   clock uncertainty
                                  0.000000    1.546577   clock reconvergence pessimism
                                  0.231524    1.778101   library hold time
                                              1.778101   data required time
---------------------------------------------------------------------------------------------
                                              1.778101   data required time
                                             -2.762009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.983907   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290943    1.290943 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290943 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.020725    0.395665    1.080379    2.371322 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.395665    0.000045    2.371368 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.006523    0.202342    0.214989    2.586357 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      0.202342    0.000037    2.586394 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002660    0.116604    0.105291    2.691684 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.116604    0.000002    2.691687 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.691687   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290943    1.290943 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290943 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540943   clock uncertainty
                                  0.000000    1.540943   clock reconvergence pessimism
                                  0.163302    1.704245   library hold time
                                              1.704245   data required time
---------------------------------------------------------------------------------------------
                                              1.704245   data required time
                                             -2.691687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.987441   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293356    1.293356 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000    1.293356 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013367    0.279490    1.013397    2.306753 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.279490    0.000007    2.306760 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.009853    0.235536    0.186860    2.493620 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.235536    0.000015    2.493635 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004542    0.259780    0.205408    2.699042 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.259780    0.000000    2.699043 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002626    0.120817    0.099930    2.798973 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.120817    0.000002    2.798975 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.798975   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293356    1.293356 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000    1.293356 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.543356   clock uncertainty
                                  0.000000    1.543356   clock reconvergence pessimism
                                  0.234855    1.778211   library hold time
                                              1.778211   data required time
---------------------------------------------------------------------------------------------
                                              1.778211   data required time
                                             -2.798975   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020764   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293359    1.293359 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237678    0.000000    1.293359 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018818    0.239407    0.938369    2.231729 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.239407    0.000043    2.231771 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.019982    0.744075    0.477660    2.709431 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.744075    0.000054    2.709485 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002536    0.148974    0.083742    2.793227 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.148974    0.000001    2.793228 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.793228   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293359    1.293359 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237678    0.000000    1.293359 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.543359   clock uncertainty
                                  0.000000    1.543359   clock reconvergence pessimism
                                  0.228913    1.772272   library hold time
                                              1.772272   data required time
---------------------------------------------------------------------------------------------
                                              1.772272   data required time
                                             -2.793228   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020956   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295017    1.295017 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237747    0.000000    1.295017 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012395    0.264252    1.004562    2.299579 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.264252    0.000010    2.299589 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.009372    0.235644    0.181740    2.481329 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.235644    0.000004    2.481333 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015044    0.303767    0.235133    2.716466 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.303767    0.000011    2.716477 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003552    0.154071    0.119712    2.836189 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.154071    0.000011    2.836200 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.836200   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295017    1.295017 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237747    0.000000    1.295017 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545017   clock uncertainty
                                  0.000000    1.545017   clock reconvergence pessimism
                                  0.227472    1.772489   library hold time
                                              1.772489   data required time
---------------------------------------------------------------------------------------------
                                              1.772489   data required time
                                             -2.836200   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063710   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299762    1.299762 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237989    0.000000    1.299762 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018563    0.229365    0.936604    2.236367 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.229365    0.000088    2.236455 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.020011    0.744964    0.475545    2.711999 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.744964    0.000030    2.712029 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004061    0.173499    0.129661    2.841691 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.173499    0.000020    2.841710 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.841710   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299762    1.299762 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237989    0.000000    1.299762 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549762   clock uncertainty
                                  0.000000    1.549762   clock reconvergence pessimism
                                  0.221979    1.771741   library hold time
                                              1.771741   data required time
---------------------------------------------------------------------------------------------
                                              1.771741   data required time
                                             -2.841710   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069969   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295299    1.295299 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237760    0.000000    1.295299 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015063    0.206258    0.913211    2.208511 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.206258    0.000023    2.208534 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.009393    0.399479    0.276496    2.485030 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.399479    0.000013    2.485043 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003414    0.156499    0.124137    2.609180 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.156499    0.000007    2.609187 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003535    0.104023    0.247759    2.856946 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.104023    0.000010    2.856957 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.856957   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295279    1.295279 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295279 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545279   clock uncertainty
                                  0.000000    1.545279   clock reconvergence pessimism
                                  0.238135    1.783414   library hold time
                                              1.783414   data required time
---------------------------------------------------------------------------------------------
                                              1.783414   data required time
                                             -2.856957   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073543   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299531    1.299531 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237975    0.000000    1.299531 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012129    0.180352    0.893554    2.193086 v _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.180352    0.000006    2.193091 v _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.020616    0.561409    0.539557    2.732648 ^ _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.561409    0.000031    2.732680 ^ _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002777    0.179305    0.112610    2.845289 v _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.179305    0.000003    2.845292 v _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.845292   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299531    1.299531 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237975    0.000000    1.299531 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549531   clock uncertainty
                                  0.000000    1.549531   clock reconvergence pessimism
                                  0.220336    1.769867   library hold time
                                              1.769867   data required time
---------------------------------------------------------------------------------------------
                                              1.769867   data required time
                                             -2.845292   data arrival time
---------------------------------------------------------------------------------------------
                                              1.075425   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297444    1.297444 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000    1.297444 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018553    0.360752    1.060527    2.357971 ^ _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.360752    0.000071    2.358042 ^ _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007563    0.222912    0.172284    2.530327 v _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.222912    0.000002    2.530328 v _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004332    0.276458    0.213670    2.743998 ^ _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.276458    0.000001    2.743999 ^ _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002459    0.151014    0.126382    2.870382 v _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.151014    0.000000    2.870382 v _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.870382   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297444    1.297444 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000    1.297444 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547444   clock uncertainty
                                  0.000000    1.547444   clock reconvergence pessimism
                                  0.228339    1.775782   library hold time
                                              1.775782   data required time
---------------------------------------------------------------------------------------------
                                              1.775782   data required time
                                             -2.870382   data arrival time
---------------------------------------------------------------------------------------------
                                              1.094600   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298529    1.298529 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237920    0.000000    1.298529 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012697    0.185366    0.897359    2.195888 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.185366    0.000004    2.195892 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     5    0.024948    0.893069    0.546833    2.742725 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.893069    0.000027    2.742752 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003761    0.196982    0.120108    2.862860 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.196982    0.000013    2.862873 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.862873   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298529    1.298529 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237920    0.000000    1.298529 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548530   clock uncertainty
                                  0.000000    1.548530   clock reconvergence pessimism
                                  0.215333    1.763863   library hold time
                                              1.763863   data required time
---------------------------------------------------------------------------------------------
                                              1.763863   data required time
                                             -2.862873   data arrival time
---------------------------------------------------------------------------------------------
                                              1.099010   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297085    1.297085 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297085 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012735    0.269576    1.007652    2.304737 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.269576    0.000008    2.304745 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.013083    0.276083    0.214920    2.519665 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.276083    0.000010    2.519675 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005275    0.305231    0.245490    2.765165 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.305231    0.000015    2.765180 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002749    0.162003    0.133191    2.898371 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.162003    0.000003    2.898374 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.898374   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297085    1.297085 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297085 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547085   clock uncertainty
                                  0.000000    1.547085   clock reconvergence pessimism
                                  0.225229    1.772315   library hold time
                                              1.772315   data required time
---------------------------------------------------------------------------------------------
                                              1.772315   data required time
                                             -2.898374   data arrival time
---------------------------------------------------------------------------------------------
                                              1.126060   slack (MET)


Startpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297451    1.297451 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000    1.297451 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008197    0.145581    0.866901    2.164352 v _2312_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[25] (net)
                      0.145581    0.000010    2.164361 v _1379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009316    0.229053    0.179911    2.344272 ^ _1379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0766_ (net)
                      0.229053    0.000007    2.344279 ^ _1380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012754    0.253233    0.189452    2.533731 v _1380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0767_ (net)
                      0.253233    0.000014    2.533745 v _1382_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005387    0.308080    0.240411    2.774157 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.308080    0.000017    2.774174 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002941    0.165060    0.135693    2.909867 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.165060    0.000005    2.909872 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.909872   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297451    1.297451 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000    1.297451 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547451   clock uncertainty
                                  0.000000    1.547451   clock reconvergence pessimism
                                  0.224365    1.771815   library hold time
                                              1.771815   data required time
---------------------------------------------------------------------------------------------
                                              1.771815   data required time
                                             -2.909872   data arrival time
---------------------------------------------------------------------------------------------
                                              1.138057   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297086    1.297086 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297086 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009861    0.160327    0.878353    2.175439 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.160327    0.000017    2.175456 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014565    0.324273    0.237110    2.412567 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.324273    0.000012    2.412579 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007621    0.172663    0.149971    2.562550 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.172663    0.000003    2.562553 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005967    0.322163    0.225722    2.788275 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.322163    0.000027    2.788301 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002606    0.164665    0.133743    2.922045 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.164665    0.000002    2.922047 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.922047   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297086    1.297086 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297086 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547086   clock uncertainty
                                  0.000000    1.547086   clock reconvergence pessimism
                                  0.224476    1.771562   library hold time
                                              1.771562   data required time
---------------------------------------------------------------------------------------------
                                              1.771562   data required time
                                             -2.922047   data arrival time
---------------------------------------------------------------------------------------------
                                              1.150485   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298586    1.298586 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237923    0.000000    1.298586 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022803    0.275378    0.963069    2.261655 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.275378    0.000026    2.261680 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008253    0.329520    0.288370    2.550051 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.329520    0.000022    2.550072 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005463    0.190485    0.149089    2.699162 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.190485    0.000018    2.699179 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002640    0.204970    0.170514    2.869694 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.204970    0.000002    2.869696 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.869696   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299075    1.299075 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237950    0.000000    1.299075 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549075   clock uncertainty
                                  0.000000    1.549075   clock reconvergence pessimism
                                  0.161162    1.710237   library hold time
                                              1.710237   data required time
---------------------------------------------------------------------------------------------
                                              1.710237   data required time
                                             -2.869696   data arrival time
---------------------------------------------------------------------------------------------
                                              1.159459   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295017    1.295017 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237747    0.000000    1.295017 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012395    0.182696    0.895328    2.190345 v _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.182696    0.000015    2.190361 v _1256_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010117    0.248209    0.198959    2.389319 ^ _1256_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0658_ (net)
                      0.248209    0.000009    2.389328 ^ _1267_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008057    0.182271    0.156104    2.545433 v _1267_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0668_ (net)
                      0.182271    0.000016    2.545449 v _1268_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005631    0.315344    0.254989    2.800438 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.315344    0.000021    2.800459 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002622    0.163087    0.133059    2.933518 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.163087    0.000002    2.933520 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.933520   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296073    1.296073 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000    1.296073 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546073   clock uncertainty
                                  0.000000    1.546073   clock reconvergence pessimism
                                  0.224922    1.770995   library hold time
                                              1.770995   data required time
---------------------------------------------------------------------------------------------
                                              1.770995   data required time
                                             -2.933520   data arrival time
---------------------------------------------------------------------------------------------
                                              1.162525   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298059    1.298059 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237895    0.000000    1.298059 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012695    0.185343    0.897340    2.195399 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.185343    0.000014    2.195413 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013989    0.315815    0.238700    2.434113 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.315815    0.000012    2.434124 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007674    0.187788    0.149889    2.584013 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.187788    0.000005    2.584018 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005753    0.316456    0.226693    2.810711 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.316456    0.000023    2.810735 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002618    0.163324    0.133152    2.943886 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.163324    0.000002    2.943888 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.943888   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298059    1.298059 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237895    0.000000    1.298059 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548059   clock uncertainty
                                  0.000000    1.548059   clock reconvergence pessimism
                                  0.224856    1.772915   library hold time
                                              1.772915   data required time
---------------------------------------------------------------------------------------------
                                              1.772915   data required time
                                             -2.943888   data arrival time
---------------------------------------------------------------------------------------------
                                              1.170973   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290682    1.290682 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237582    0.000000    1.290682 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004387    0.111139    0.836356    2.127038 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.111139    0.000003    2.127041 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.014733    0.289493    0.197400    2.324440 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.289493    0.000021    2.324461 ^ _2031_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.008617    0.130329    0.300783    2.625245 ^ _2031_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0369_ (net)
                      0.130329    0.000095    2.625340 ^ _2032_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002829    0.088305    0.256300    2.881640 ^ _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.088305    0.000004    2.881644 ^ _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.881644   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539493   clock uncertainty
                                  0.000000    1.539493   clock reconvergence pessimism
                                  0.164442    1.703934   library hold time
                                              1.703934   data required time
---------------------------------------------------------------------------------------------
                                              1.703934   data required time
                                             -2.881644   data arrival time
---------------------------------------------------------------------------------------------
                                              1.177709   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298529    1.298529 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237920    0.000000    1.298529 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012697    0.185366    0.897359    2.195888 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.185366    0.000010    2.195898 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010710    0.258856    0.205717    2.401614 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.258856    0.000029    2.401644 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007712    0.179967    0.154495    2.556138 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.179967    0.000008    2.556146 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005755    0.290190    0.278886    2.835032 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.290190    0.000023    2.835054 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002561    0.155813    0.129202    2.964256 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.155813    0.000001    2.964257 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.964257   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298564    1.298564 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237922    0.000000    1.298564 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548564   clock uncertainty
                                  0.000000    1.548564   clock reconvergence pessimism
                                  0.226982    1.775545   library hold time
                                              1.775545   data required time
---------------------------------------------------------------------------------------------
                                              1.775545   data required time
                                             -2.964257   data arrival time
---------------------------------------------------------------------------------------------
                                              1.188712   slack (MET)


Startpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295279    1.295279 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295279 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010766    0.238736    0.989765    2.285044 ^ _2317_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[30] (net)
                      0.238736    0.000022    2.285066 ^ _1413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.008155    0.207403    0.335814    2.620881 ^ _1413_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0795_ (net)
                      0.207403    0.000013    2.620893 ^ _1420_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.005141    0.147040    0.243655    2.864549 ^ _1420_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0801_ (net)
                      0.147040    0.000005    2.864553 ^ _1423_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003376    0.118819    0.104762    2.969315 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.118819    0.000008    2.969323 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.969323   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295237    1.295237 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237757    0.000000    1.295237 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545237   clock uncertainty
                                  0.000000    1.545237   clock reconvergence pessimism
                                  0.235246    1.780483   library hold time
                                              1.780483   data required time
---------------------------------------------------------------------------------------------
                                              1.780483   data required time
                                             -2.969323   data arrival time
---------------------------------------------------------------------------------------------
                                              1.188840   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298586    1.298586 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237923    0.000000    1.298586 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022803    0.429686    1.099487    2.398073 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.429686    0.000008    2.398081 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008807    0.238316    0.192584    2.590664 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.238316    0.000009    2.590673 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009195    0.349645    0.271067    2.861740 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.349645    0.000008    2.861748 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003357    0.140204    0.114678    2.976426 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.140204    0.000008    2.976435 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.976435   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298586    1.298586 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237923    0.000000    1.298586 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548586   clock uncertainty
                                  0.000000    1.548586   clock reconvergence pessimism
                                  0.231074    1.779660   library hold time
                                              1.779660   data required time
---------------------------------------------------------------------------------------------
                                              1.779660   data required time
                                             -2.976435   data arrival time
---------------------------------------------------------------------------------------------
                                              1.196775   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291478    1.291478 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000    1.291478 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015882    0.318891    1.036244    2.327722 ^ _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.318891    0.000056    2.327778 ^ _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004416    0.282345    0.520695    2.848472 ^ _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.282345    0.000003    2.848475 ^ _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002517    0.153247    0.127743    2.976218 v _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.153247    0.000001    2.976219 v _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.976219   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291478    1.291478 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000    1.291478 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541478   clock uncertainty
                                  0.000000    1.541478   clock reconvergence pessimism
                                  0.227703    1.769181   library hold time
                                              1.769181   data required time
---------------------------------------------------------------------------------------------
                                              1.769181   data required time
                                             -2.976219   data arrival time
---------------------------------------------------------------------------------------------
                                              1.207038   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295299    1.295299 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237760    0.000000    1.295299 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015063    0.306066    1.028811    2.324110 ^ _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.306066    0.000002    2.324113 ^ _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005610    0.316446    0.538372    2.862484 ^ _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.316446    0.000020    2.862505 ^ _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002658    0.163811    0.133606    2.996111 v _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.163811    0.000002    2.996114 v _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.996114   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295299    1.295299 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237760    0.000000    1.295299 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545299   clock uncertainty
                                  0.000000    1.545299   clock reconvergence pessimism
                                  0.224716    1.770016   library hold time
                                              1.770016   data required time
---------------------------------------------------------------------------------------------
                                              1.770016   data required time
                                             -2.996114   data arrival time
---------------------------------------------------------------------------------------------
                                              1.226098   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289802    1.289802 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000    1.289802 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011174    0.171919    0.887144    2.176946 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.171919    0.000043    2.176990 v _2059_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007999    0.381321    0.265455    2.442445 ^ _2059_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0392_ (net)
                      0.381321    0.000012    2.442456 ^ _2060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010258    0.228411    0.176624    2.619080 v _2060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0393_ (net)
                      0.228411    0.000030    2.619111 v _2064_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005795    0.296084    0.223960    2.843071 ^ _2064_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0397_ (net)
                      0.296084    0.000018    2.843088 ^ _2068_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002919    0.205359    0.154729    2.997818 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.205359    0.000005    2.997822 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.997822   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292564    1.292564 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237647    0.000000    1.292564 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.542564   clock uncertainty
                                  0.000000    1.542564   clock reconvergence pessimism
                                  0.212960    1.755523   library hold time
                                              1.755523   data required time
---------------------------------------------------------------------------------------------
                                              1.755523   data required time
                                             -2.997822   data arrival time
---------------------------------------------------------------------------------------------
                                              1.242299   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298494    1.298494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000    1.298494 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.092323    0.911445    1.375092    2.673586 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      0.911445    0.000010    2.673596 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005432    0.293479    0.254811    2.928406 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.293479    0.000009    2.928415 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002547    0.138371    0.106891    3.035306 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.138371    0.000001    3.035307 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.035307   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298494    1.298494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000    1.298494 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548494   clock uncertainty
                                  0.000000    1.548494   clock reconvergence pessimism
                                  0.231431    1.779926   library hold time
                                              1.779926   data required time
---------------------------------------------------------------------------------------------
                                              1.779926   data required time
                                             -3.035307   data arrival time
---------------------------------------------------------------------------------------------
                                              1.255382   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294406    1.294406 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237720    0.000000    1.294406 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013171    0.189549    0.900529    2.194935 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.189549    0.000020    2.194955 v _1997_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.015484    0.608825    0.389501    2.584456 ^ _1997_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0343_ (net)
                      0.608825    0.000024    2.584480 ^ _2248_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006103    0.184344    0.168329    2.752809 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.184344    0.000021    2.752829 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002779    0.271583    0.216271    2.969101 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.271583    0.000003    2.969104 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.969104   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294841    1.294841 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237739    0.000000    1.294841 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544841   clock uncertainty
                                  0.000000    1.544841   clock reconvergence pessimism
                                  0.160022    1.704863   library hold time
                                              1.704863   data required time
---------------------------------------------------------------------------------------------
                                              1.704863   data required time
                                             -2.969104   data arrival time
---------------------------------------------------------------------------------------------
                                              1.264241   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295006    1.295006 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237746    0.000000    1.295006 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026452    0.473707    1.132889    2.427895 ^ _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.473707    0.000212    2.428107 ^ _2078_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.010929    0.282443    0.217749    2.645856 v _2078_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0409_ (net)
                      0.282443    0.000007    2.645864 v _2079_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005024    0.275496    0.227468    2.873332 ^ _2079_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0410_ (net)
                      0.275496    0.000011    2.873342 ^ _2082_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.003645    0.169812    0.162884    3.036226 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.169812    0.000013    3.036239 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.036239   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294014    1.294014 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237704    0.000000    1.294014 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544014   clock uncertainty
                                  0.000000    1.544014   clock reconvergence pessimism
                                  0.223018    1.767032   library hold time
                                              1.767032   data required time
---------------------------------------------------------------------------------------------
                                              1.767032   data required time
                                             -3.036239   data arrival time
---------------------------------------------------------------------------------------------
                                              1.269207   slack (MET)


Startpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299732    1.299732 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237987    0.000000    1.299732 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008105    0.197319    0.965397    2.265129 ^ _2310_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[23] (net)
                      0.197319    0.000009    2.265138 ^ _1360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014656    0.279111    0.207519    2.472656 v _1360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0749_ (net)
                      0.279111    0.000011    2.472667 v _1361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007367    0.213102    0.220322    2.692990 ^ _1361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0750_ (net)
                      0.213102    0.000007    2.692997 ^ _1363_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.003855    0.151941    0.121349    2.814346 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.151941    0.000011    2.814357 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002764    0.102506    0.256913    3.071270 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.102506    0.000003    3.071273 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.071273   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299732    1.299732 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237987    0.000000    1.299732 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549732   clock uncertainty
                                  0.000000    1.549732   clock reconvergence pessimism
                                  0.238433    1.788166   library hold time
                                              1.788166   data required time
---------------------------------------------------------------------------------------------
                                              1.788166   data required time
                                             -3.071273   data arrival time
---------------------------------------------------------------------------------------------
                                              1.283107   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297591    1.297591 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237870    0.000000    1.297591 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093670    0.924204    1.382543    2.680134 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      0.924204    0.000020    2.680154 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004996    0.287779    0.248938    2.929091 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.287779    0.000007    2.929098 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002648    0.165962    0.136868    3.065966 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.165962    0.000003    3.065969 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.065969   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297591    1.297591 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237870    0.000000    1.297591 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547591   clock uncertainty
                                  0.000000    1.547591   clock reconvergence pessimism
                                  0.224110    1.771701   library hold time
                                              1.771701   data required time
---------------------------------------------------------------------------------------------
                                              1.771701   data required time
                                             -3.065969   data arrival time
---------------------------------------------------------------------------------------------
                                              1.294268   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290758    1.290758 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237584    0.000000    1.290758 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018913    0.240248    0.939006    2.229763 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.240248    0.000060    2.229823 v _2054_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010933    0.471745    0.327627    2.557450 ^ _2054_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0388_ (net)
                      0.471745    0.000017    2.557467 ^ _2055_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006357    0.188507    0.196649    2.754116 v _2055_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0389_ (net)
                      0.188507    0.000035    2.754151 v _2056_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004790    0.257625    0.219208    2.973359 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.257625    0.000005    2.973364 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002698    0.123580    0.096812    3.070176 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.123580    0.000003    3.070179 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.070179   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291003    1.291003 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237592    0.000000    1.291003 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541003   clock uncertainty
                                  0.000000    1.541003   clock reconvergence pessimism
                                  0.234315    1.775317   library hold time
                                              1.775317   data required time
---------------------------------------------------------------------------------------------
                                              1.775317   data required time
                                             -3.070179   data arrival time
---------------------------------------------------------------------------------------------
                                              1.294862   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289749    1.289749 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237553    0.000000    1.289749 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091789    0.906387    1.371692    2.661441 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.906387    0.000008    2.661449 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004518    0.292652    0.293663    2.955112 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.292652    0.000003    2.955115 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003007    0.170943    0.141542    3.096657 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.170943    0.000006    3.096663 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.096663   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289749    1.289749 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237553    0.000000    1.289749 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.539749   clock uncertainty
                                  0.000000    1.539749   clock reconvergence pessimism
                                  0.222696    1.762445   library hold time
                                              1.762445   data required time
---------------------------------------------------------------------------------------------
                                              1.762445   data required time
                                             -3.096663   data arrival time
---------------------------------------------------------------------------------------------
                                              1.334218   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297740    1.297740 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237878    0.000000    1.297740 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091381    0.902516    1.369161    2.666901 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.902516    0.000025    2.666927 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005097    0.263870    0.356948    3.023874 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.263870    0.000010    3.023884 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002715    0.124902    0.097176    3.121060 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.124902    0.000003    3.121063 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.121063   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297740    1.297740 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237878    0.000000    1.297740 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547740   clock uncertainty
                                  0.000000    1.547740   clock reconvergence pessimism
                                  0.234060    1.781800   library hold time
                                              1.781800   data required time
---------------------------------------------------------------------------------------------
                                              1.781800   data required time
                                             -3.121063   data arrival time
---------------------------------------------------------------------------------------------
                                              1.339263   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295006    1.295006 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237746    0.000000    1.295006 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026452    0.298295    0.985195    2.280200 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.298295    0.000202    2.280403 v _2083_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013989    0.452441    0.389253    2.669656 ^ _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.452441    0.000013    2.669668 ^ _2087_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005716    0.209140    0.155781    2.825449 v _2087_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0417_ (net)
                      0.209140    0.000015    2.825465 v _2089_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002822    0.275236    0.221139    3.046604 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.275236    0.000004    3.046608 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.046608   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294515    1.294515 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237725    0.000000    1.294515 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.544515   clock uncertainty
                                  0.000000    1.544515   clock reconvergence pessimism
                                  0.159960    1.704474   library hold time
                                              1.704474   data required time
---------------------------------------------------------------------------------------------
                                              1.704474   data required time
                                             -3.046608   data arrival time
---------------------------------------------------------------------------------------------
                                              1.342133   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298199    1.298199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237902    0.000000    1.298199 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093935    0.926758    1.384336    2.682535 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      0.926758    0.000172    2.682707 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004733    0.256290    0.355413    3.038120 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.256290    0.000004    3.038123 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002574    0.121756    0.095537    3.133660 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.121756    0.000002    3.133662 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.133662   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298199    1.298199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237902    0.000000    1.298199 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548199   clock uncertainty
                                  0.000000    1.548199   clock reconvergence pessimism
                                  0.234675    1.782873   library hold time
                                              1.782873   data required time
---------------------------------------------------------------------------------------------
                                              1.782873   data required time
                                             -3.133662   data arrival time
---------------------------------------------------------------------------------------------
                                              1.350789   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297514    1.297514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089326    0.882955    1.357012    2.654527 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.882955    0.000047    2.654573 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005101    0.298751    0.299136    2.953709 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.298751    0.000009    2.953718 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002593    0.201741    0.179775    3.133493 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.201741    0.000002    3.133494 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.133494   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297514    1.297514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547514   clock uncertainty
                                  0.000000    1.547514   clock reconvergence pessimism
                                  0.213986    1.761501   library hold time
                                              1.761501   data required time
---------------------------------------------------------------------------------------------
                                              1.761501   data required time
                                             -3.133494   data arrival time
---------------------------------------------------------------------------------------------
                                              1.371994   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293393    1.293393 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237679    0.000000    1.293393 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022822    0.266566    0.963075    2.256467 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.266566    0.000153    2.256620 v _2072_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005501    0.170131    0.577556    2.834177 v _2072_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0404_ (net)
                      0.170131    0.000015    2.834192 v _2073_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004942    0.258698    0.217526    3.051718 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.258698    0.000007    3.051725 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002926    0.126663    0.099100    3.150825 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.126663    0.000004    3.150829 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.150829   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293340    1.293340 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000    1.293340 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.543340   clock uncertainty
                                  0.000000    1.543340   clock reconvergence pessimism
                                  0.233714    1.777054   library hold time
                                              1.777054   data required time
---------------------------------------------------------------------------------------------
                                              1.777054   data required time
                                             -3.150829   data arrival time
---------------------------------------------------------------------------------------------
                                              1.373775   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287938    1.287938 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237505    0.000000    1.287938 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021403    0.262686    0.954516    2.242454 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.262686    0.000024    2.242478 v _2043_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.007748    0.217236    0.602895    2.845373 v _2043_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0379_ (net)
                      0.217236    0.000060    2.845433 v _2045_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003202    0.286933    0.229015    3.074448 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.286933    0.000008    3.074456 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.074456   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287919    1.287919 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237504    0.000000    1.287919 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.537919   clock uncertainty
                                  0.000000    1.537919   clock reconvergence pessimism
                                  0.159759    1.697678   library hold time
                                              1.697678   data required time
---------------------------------------------------------------------------------------------
                                              1.697678   data required time
                                             -3.074456   data arrival time
---------------------------------------------------------------------------------------------
                                              1.376778   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296719    1.296719 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237826    0.000000    1.296719 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091168    0.900458    1.367650    2.664369 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.900458    0.000043    2.664412 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004804    0.296668    0.297376    2.961788 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.296668    0.000004    2.961792 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002863    0.206682    0.182579    3.144371 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.206682    0.000004    3.144375 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.144375   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296719    1.296719 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237826    0.000000    1.296719 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546719   clock uncertainty
                                  0.000000    1.546719   clock reconvergence pessimism
                                  0.212588    1.759307   library hold time
                                              1.759307   data required time
---------------------------------------------------------------------------------------------
                                              1.759307   data required time
                                             -3.144375   data arrival time
---------------------------------------------------------------------------------------------
                                              1.385069   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296060    1.296060 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000    1.296060 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098204    0.967499    1.409662    2.705722 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      0.967499    0.000066    2.705788 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004796    0.254272    0.365551    3.071339 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.254272    0.000004    3.071343 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002590    0.121594    0.095629    3.166972 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.121594    0.000002    3.166973 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.166973   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296060    1.296060 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000    1.296060 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546060   clock uncertainty
                                  0.000000    1.546060   clock reconvergence pessimism
                                  0.234705    1.780765   library hold time
                                              1.780765   data required time
---------------------------------------------------------------------------------------------
                                              1.780765   data required time
                                             -3.166973   data arrival time
---------------------------------------------------------------------------------------------
                                              1.386209   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290374    1.290374 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237572    0.000000    1.290374 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004254    0.109934    0.835287    2.125662 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.109934    0.000000    2.125662 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.020890    0.391104    0.254208    2.379871 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.391104    0.000012    2.379882 ^ _2038_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.007109    0.361838    0.576068    2.955950 ^ _2038_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0375_ (net)
                      0.361838    0.000042    2.955992 ^ _2040_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003317    0.213405    0.199187    3.155179 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.213405    0.000008    3.155188 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.155188   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290038    1.290038 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000    1.290038 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540038   clock uncertainty
                                  0.000000    1.540038   clock reconvergence pessimism
                                  0.210682    1.750720   library hold time
                                              1.750720   data required time
---------------------------------------------------------------------------------------------
                                              1.750720   data required time
                                             -3.155188   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404468   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299509    1.299509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237974    0.000000    1.299509 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093543    0.923035    1.382133    2.681642 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      0.923035    0.000012    2.681654 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005038    0.304928    0.305404    2.987058 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.304928    0.000008    2.987066 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002655    0.202038    0.181162    3.168228 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.202038    0.000002    3.168230 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.168230   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299509    1.299509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237974    0.000000    1.299509 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549509   clock uncertainty
                                  0.000000    1.549509   clock reconvergence pessimism
                                  0.213904    1.763413   library hold time
                                              1.763413   data required time
---------------------------------------------------------------------------------------------
                                              1.763413   data required time
                                             -3.168230   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404817   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299199    1.299199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237957    0.000000    1.299199 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.096078    0.947192    1.396919    2.696118 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      0.947192    0.000038    2.696156 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005594    0.273528    0.377530    3.073686 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.273528    0.000014    3.073700 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002547    0.132347    0.118817    3.192516 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.132347    0.000001    3.192518 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.192518   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299199    1.299199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237957    0.000000    1.299199 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549199   clock uncertainty
                                  0.000000    1.549199   clock reconvergence pessimism
                                  0.232608    1.781807   library hold time
                                              1.781807   data required time
---------------------------------------------------------------------------------------------
                                              1.781807   data required time
                                             -3.192518   data arrival time
---------------------------------------------------------------------------------------------
                                              1.410710   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295285    1.295285 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295285 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093546    0.923068    1.382156    2.677441 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      0.923068    0.000006    2.677447 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005371    0.310919    0.311046    2.988492 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.310919    0.000012    2.988504 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002798    0.201261    0.183437    3.171942 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.201261    0.000004    3.171945 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.171945   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295285    1.295285 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295285 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545285   clock uncertainty
                                  0.000000    1.545285   clock reconvergence pessimism
                                  0.214121    1.759406   library hold time
                                              1.759406   data required time
---------------------------------------------------------------------------------------------
                                              1.759406   data required time
                                             -3.171945   data arrival time
---------------------------------------------------------------------------------------------
                                              1.412539   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296655    1.296655 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237823    0.000000    1.296655 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093273    0.920470    1.380624    2.677279 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      0.920470    0.000008    2.677287 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005907    0.279766    0.378039    3.055326 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.279766    0.000020    3.055345 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002905    0.158018    0.131530    3.186875 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.158018    0.000004    3.186880 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.186880   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296655    1.296655 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237823    0.000000    1.296655 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.546655   clock uncertainty
                                  0.000000    1.546655   clock reconvergence pessimism
                                  0.226356    1.773012   library hold time
                                              1.773012   data required time
---------------------------------------------------------------------------------------------
                                              1.773012   data required time
                                             -3.186880   data arrival time
---------------------------------------------------------------------------------------------
                                              1.413868   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297508    1.297508 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297508 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097194    0.957873    1.403739    2.701248 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      0.957873    0.000007    2.701254 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005192    0.314074    0.314412    3.015666 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.314074    0.000010    3.015676 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002600    0.200759    0.181546    3.197222 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.200759    0.000002    3.197223 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.197223   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297508    1.297508 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297508 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547508   clock uncertainty
                                  0.000000    1.547508   clock reconvergence pessimism
                                  0.214264    1.761773   library hold time
                                              1.761773   data required time
---------------------------------------------------------------------------------------------
                                              1.761773   data required time
                                             -3.197223   data arrival time
---------------------------------------------------------------------------------------------
                                              1.435451   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297253    1.297253 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237853    0.000000    1.297253 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098481    0.970082    1.410847    2.708100 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      0.970082    0.000209    2.708308 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004777    0.308731    0.309507    3.017816 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.308731    0.000004    3.017820 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002757    0.200299    0.182733    3.200553 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.200299    0.000003    3.200557 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.200557   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297253    1.297253 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237853    0.000000    1.297253 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547253   clock uncertainty
                                  0.000000    1.547253   clock reconvergence pessimism
                                  0.214394    1.761647   library hold time
                                              1.761647   data required time
---------------------------------------------------------------------------------------------
                                              1.761647   data required time
                                             -3.200557   data arrival time
---------------------------------------------------------------------------------------------
                                              1.438910   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299624    1.299624 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237981    0.000000    1.299624 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098335    0.968733    1.410323    2.709947 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      0.968733    0.000021    2.709969 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005094    0.314271    0.314717    3.024686 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.314271    0.000009    3.024694 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002514    0.198932    0.180588    3.205282 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.198932    0.000000    3.205283 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.205283   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299624    1.299624 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237981    0.000000    1.299624 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549624   clock uncertainty
                                  0.000000    1.549624   clock reconvergence pessimism
                                  0.214783    1.764407   library hold time
                                              1.764407   data required time
---------------------------------------------------------------------------------------------
                                              1.764407   data required time
                                             -3.205283   data arrival time
---------------------------------------------------------------------------------------------
                                              1.440876   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297099    1.297099 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297099 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097893    0.964539    1.407911    2.705010 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      0.964539    0.000008    2.705018 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005063    0.312939    0.313415    3.018433 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.312939    0.000008    3.018441 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002646    0.210307    0.181943    3.200384 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.210307    0.000002    3.200386 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.200386   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297099    1.297099 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297099 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.547099   clock uncertainty
                                  0.000000    1.547099   clock reconvergence pessimism
                                  0.211562    1.758661   library hold time
                                              1.758661   data required time
---------------------------------------------------------------------------------------------
                                              1.758661   data required time
                                             -3.200386   data arrival time
---------------------------------------------------------------------------------------------
                                              1.441725   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298766    1.298766 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237933    0.000000    1.298766 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098849    0.973616    1.413199    2.711965 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      0.973616    0.000010    2.711975 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005215    0.317382    0.317705    3.029680 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.317382    0.000010    3.029690 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002526    0.205429    0.181063    3.210752 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.205429    0.000001    3.210753 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.210753   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298766    1.298766 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237933    0.000000    1.298766 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.548766   clock uncertainty
                                  0.000000    1.548766   clock reconvergence pessimism
                                  0.212944    1.761710   library hold time
                                              1.761710   data required time
---------------------------------------------------------------------------------------------
                                              1.761710   data required time
                                             -3.210753   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449044   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299675    1.299675 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237984    0.000000    1.299675 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098166    0.967093    1.409112    2.708787 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      0.967093    0.000004    2.708791 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005504    0.321457    0.321476    3.030267 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.321457    0.000014    3.030281 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002754    0.204325    0.184111    3.214392 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.204325    0.000003    3.214395 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.214395   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299675    1.299675 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237984    0.000000    1.299675 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549675   clock uncertainty
                                  0.000000    1.549675   clock reconvergence pessimism
                                  0.213257    1.762932   library hold time
                                              1.762932   data required time
---------------------------------------------------------------------------------------------
                                              1.762932   data required time
                                             -3.214395   data arrival time
---------------------------------------------------------------------------------------------
                                              1.451463   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295283    1.295283 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295283 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.099353    0.978275    1.415141    2.710424 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.978275    0.000039    2.710464 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004757    0.309837    0.310639    3.021102 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.309837    0.000003    3.021106 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003385    0.215598    0.189988    3.211094 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.215598    0.000009    3.211102 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.211102   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295283    1.295283 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295283 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545283   clock uncertainty
                                  0.000000    1.545283   clock reconvergence pessimism
                                  0.210064    1.755348   library hold time
                                              1.755348   data required time
---------------------------------------------------------------------------------------------
                                              1.755348   data required time
                                             -3.211102   data arrival time
---------------------------------------------------------------------------------------------
                                              1.455755   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295643    1.295643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237775    0.000000    1.295643 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.102265    1.005968    1.431800    2.727442 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.005968    0.000165    2.727607 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004702    0.313789    0.314664    3.042271 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.313789    0.000003    3.042274 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002798    0.207784    0.183761    3.226035 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.207784    0.000003    3.226038 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.226038   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295643    1.295643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237775    0.000000    1.295643 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545643   clock uncertainty
                                  0.000000    1.545643   clock reconvergence pessimism
                                  0.212275    1.757918   library hold time
                                              1.757918   data required time
---------------------------------------------------------------------------------------------
                                              1.757918   data required time
                                             -3.226038   data arrival time
---------------------------------------------------------------------------------------------
                                              1.468120   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295928    1.295928 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237788    0.000000    1.295928 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.100251    0.986735    1.419777    2.715705 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      0.986735    0.000002    2.715707 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005122    0.318071    0.318499    3.034206 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.318071    0.000009    3.034215 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004024    0.227317    0.198240    3.232455 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.227317    0.000016    3.232472 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.232472   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295928    1.295928 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237788    0.000000    1.295928 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.545928   clock uncertainty
                                  0.000000    1.545928   clock reconvergence pessimism
                                  0.206749    1.752677   library hold time
                                              1.752677   data required time
---------------------------------------------------------------------------------------------
                                              1.752677   data required time
                                             -3.232472   data arrival time
---------------------------------------------------------------------------------------------
                                              1.479794   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299054    1.299054 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237949    0.000000    1.299054 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.103399    1.017028    1.440165    2.739219 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.017028    0.000011    2.739230 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005133    0.323799    0.324236    3.063466 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.323799    0.000009    3.063475 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002471    0.198066    0.181135    3.244610 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.198066    0.000000    3.244611 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.244611   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299054    1.299054 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237949    0.000000    1.299054 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.549054   clock uncertainty
                                  0.000000    1.549054   clock reconvergence pessimism
                                  0.215027    1.764081   library hold time
                                              1.764081   data required time
---------------------------------------------------------------------------------------------
                                              1.764081   data required time
                                             -3.244611   data arrival time
---------------------------------------------------------------------------------------------
                                              1.480530   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004459    0.070344    0.027285    4.827285 v ref_clk (in)
                                                         ref_clk (net)
                      0.070344    0.000000    4.827285 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002653    0.101136    0.232548    5.059833 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.101136    0.000003    5.059836 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.059836   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.284568    1.284568 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237439    0.000000    1.284568 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.534569   clock uncertainty
                                  0.000000    1.534569   clock reconvergence pessimism
                                  0.238695    1.773263   library hold time
                                              1.773263   data required time
---------------------------------------------------------------------------------------------
                                              1.773263   data required time
                                             -5.059836   data arrival time
---------------------------------------------------------------------------------------------
                                              3.286573   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755286    7.555285 ^ rst_n (in)
                                                         rst_n (net)
                      4.770490    0.000000    7.555285 ^ _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.555285   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291506    1.291506 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000    1.291506 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.541506   clock uncertainty
                                  0.000000    1.541506   clock reconvergence pessimism
                                  0.537817    2.079323   library hold time
                                              2.079323   data required time
---------------------------------------------------------------------------------------------
                                              2.079323   data required time
                                             -7.555285   data arrival time
---------------------------------------------------------------------------------------------
                                              5.475963   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
    45    0.295027    2.849700    1.741180    6.541180 v rst_n (in)
                                                         rst_n (net)
                      2.849739    0.000000    6.541180 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003107    0.105449    0.741058    7.282238 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.105449    0.000008    7.282246 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.282246   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290942    1.290942 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000    1.290942 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.540942   clock uncertainty
                                  0.000000    1.540942   clock reconvergence pessimism
                                  0.237854    1.778796   library hold time
                                              1.778796   data required time
---------------------------------------------------------------------------------------------
                                              1.778796   data required time
                                             -7.282246   data arrival time
---------------------------------------------------------------------------------------------
                                              5.503450   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293453    1.293453 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237681    0.000000    1.293453 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.085746    0.848779    1.335274    2.628727 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      0.848792    0.001912    2.630639 v lock_detect (out)
                                              2.630639   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.630639   data arrival time
---------------------------------------------------------------------------------------------
                                              7.180639   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297514    1.297514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089326    0.882955    1.357012    2.654527 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.882960    0.001146    2.655673 v debug_dco_word[25] (out)
                                              2.655673   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.655673   data arrival time
---------------------------------------------------------------------------------------------
                                              7.205673   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289749    1.289749 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237553    0.000000    1.289749 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091789    0.906387    1.371692    2.661441 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.906390    0.000946    2.662387 v debug_dco_word[4] (out)
                                              2.662387   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.662387   data arrival time
---------------------------------------------------------------------------------------------
                                              7.212388   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296719    1.296719 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237826    0.000000    1.296719 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091168    0.900458    1.367650    2.664369 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.900465    0.001412    2.665781 v debug_dco_word[27] (out)
                                              2.665781   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.665781   data arrival time
---------------------------------------------------------------------------------------------
                                              7.215781   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297740    1.297740 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237878    0.000000    1.297740 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091381    0.902516    1.369161    2.666901 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.902521    0.001122    2.668023 v debug_dco_word[23] (out)
                                              2.668023   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.668023   data arrival time
---------------------------------------------------------------------------------------------
                                              7.218023   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298494    1.298494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000    1.298494 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.092323    0.911445    1.375092    2.673586 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      0.911445    0.000626    2.674212 v debug_dco_word[16] (out)
                                              2.674212   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.674212   data arrival time
---------------------------------------------------------------------------------------------
                                              7.224212   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290038    1.290038 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000    1.290038 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.094131    0.928518    1.384740    2.674778 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      0.928530    0.001903    2.676681 v debug_dco_word[2] (out)
                                              2.676681   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.676681   data arrival time
---------------------------------------------------------------------------------------------
                                              7.226681   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287919    1.287919 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237504    0.000000    1.287919 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.094596    0.932997    1.387734    2.675653 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      0.933005    0.001539    2.677192 v debug_dco_word[3] (out)
                                              2.677192   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.677192   data arrival time
---------------------------------------------------------------------------------------------
                                              7.227192   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296655    1.296655 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237823    0.000000    1.296655 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093273    0.920470    1.380624    2.677279 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      0.920470    0.000712    2.677991 v debug_dco_word[12] (out)
                                              2.677991   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.677991   data arrival time
---------------------------------------------------------------------------------------------
                                              7.227992   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295285    1.295285 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295285 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093546    0.923068    1.382156    2.677441 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      0.923068    0.000778    2.678219 v debug_dco_word[10] (out)
                                              2.678219   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.678219   data arrival time
---------------------------------------------------------------------------------------------
                                              7.228219   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297591    1.297591 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237870    0.000000    1.297591 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093670    0.924204    1.382543    2.680134 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      0.924209    0.001233    2.681367 v debug_dco_word[24] (out)
                                              2.681367   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.681367   data arrival time
---------------------------------------------------------------------------------------------
                                              7.231368   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    0.937219    1.390342    2.679834 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      0.937227    0.001613    2.681447 v debug_dco_word[1] (out)
                                              2.681447   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.681447   data arrival time
---------------------------------------------------------------------------------------------
                                              7.231448   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299509    1.299509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237974    0.000000    1.299509 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093543    0.923035    1.382133    2.681642 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      0.923035    0.000801    2.682443 v debug_dco_word[20] (out)
                                              2.682443   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.682443   data arrival time
---------------------------------------------------------------------------------------------
                                              7.232443   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298199    1.298199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237902    0.000000    1.298199 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093935    0.926758    1.384336    2.682535 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      0.926758    0.000921    2.683455 v debug_dco_word[15] (out)
                                              2.683455   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.683455   data arrival time
---------------------------------------------------------------------------------------------
                                              7.233455   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293340    1.293340 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000    1.293340 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.096178    0.948114    1.397290    2.690630 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      0.948120    0.001320    2.691950 v debug_dco_word[7] (out)
                                              2.691950   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.691950   data arrival time
---------------------------------------------------------------------------------------------
                                              7.241951   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294841    1.294841 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237739    0.000000    1.294841 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.095882    0.945154    1.394628    2.689468 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      0.945174    0.002536    2.692004 v debug_dco_word[31] (out)
                                              2.692004   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.692004   data arrival time
---------------------------------------------------------------------------------------------
                                              7.242004   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299199    1.299199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237957    0.000000    1.299199 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.096078    0.947192    1.396919    2.696118 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      0.947195    0.000977    2.697095 v debug_dco_word[19] (out)
                                              2.697095   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.697095   data arrival time
---------------------------------------------------------------------------------------------
                                              7.247096   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291003    1.291003 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237592    0.000000    1.291003 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097938    0.964910    1.407730    2.698733 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      0.964915    0.001196    2.699929 v debug_dco_word[5] (out)
                                              2.699929   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.699929   data arrival time
---------------------------------------------------------------------------------------------
                                              7.249929   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297508    1.297508 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297508 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097194    0.957873    1.403739    2.701248 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      0.957873    0.000668    2.701916 v debug_dco_word[14] (out)
                                              2.701916   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.701916   data arrival time
---------------------------------------------------------------------------------------------
                                              7.251916   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294515    1.294515 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237725    0.000000    1.294515 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098091    0.966385    1.408746    2.703260 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      0.966388    0.001007    2.704267 v debug_dco_word[9] (out)
                                              2.704267   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.704267   data arrival time
---------------------------------------------------------------------------------------------
                                              7.254267   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297099    1.297099 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297099 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097893    0.964539    1.407911    2.705010 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      0.964539    0.000588    2.705597 v debug_dco_word[13] (out)
                                              2.705597   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.705597   data arrival time
---------------------------------------------------------------------------------------------
                                              7.255597   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294014    1.294014 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237704    0.000000    1.294014 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098453    0.969868    1.411045    2.705059 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      0.969868    0.000774    2.705833 v debug_dco_word[8] (out)
                                              2.705833   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.705833   data arrival time
---------------------------------------------------------------------------------------------
                                              7.255834   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296060    1.296060 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000    1.296060 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098204    0.967499    1.409662    2.705722 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      0.967499    0.000689    2.706411 v debug_dco_word[11] (out)
                                              2.706411   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.706411   data arrival time
---------------------------------------------------------------------------------------------
                                              7.256412   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292564    1.292564 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237647    0.000000    1.292564 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098972    0.974782    1.413840    2.706403 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      0.974786    0.001181    2.707584 v debug_dco_word[6] (out)
                                              2.707584   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.707584   data arrival time
---------------------------------------------------------------------------------------------
                                              7.257584   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297253    1.297253 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237853    0.000000    1.297253 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098481    0.970082    1.410847    2.708100 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      0.970087    0.001280    2.709379 v debug_dco_word[26] (out)
                                              2.709379   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.709379   data arrival time
---------------------------------------------------------------------------------------------
                                              7.259379   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299675    1.299675 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237984    0.000000    1.299675 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098166    0.967093    1.409112    2.708787 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      0.967097    0.001102    2.709889 v debug_dco_word[22] (out)
                                              2.709889   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.709889   data arrival time
---------------------------------------------------------------------------------------------
                                              7.259889   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299624    1.299624 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237981    0.000000    1.299624 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098335    0.968733    1.410323    2.709947 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      0.968733    0.000860    2.710807 v debug_dco_word[21] (out)
                                              2.710807   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.710807   data arrival time
---------------------------------------------------------------------------------------------
                                              7.260807   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295283    1.295283 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295283 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.099353    0.978275    1.415141    2.710424 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.978294    0.002497    2.712922 v debug_dco_word[30] (out)
                                              2.712922   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.712922   data arrival time
---------------------------------------------------------------------------------------------
                                              7.262922   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298766    1.298766 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237933    0.000000    1.298766 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098849    0.973616    1.413199    2.711965 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      0.973619    0.001009    2.712974 v debug_dco_word[17] (out)
                                              2.712974   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.712974   data arrival time
---------------------------------------------------------------------------------------------
                                              7.262974   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295928    1.295928 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237788    0.000000    1.295928 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.100251    0.986735    1.419777    2.715705 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      0.986766    0.003208    2.718913 v debug_dco_word[28] (out)
                                              2.718913   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.718913   data arrival time
---------------------------------------------------------------------------------------------
                                              7.268914   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295643    1.295643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237775    0.000000    1.295643 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.102265    1.005968    1.431800    2.727442 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.005998    0.003158    2.730601 v debug_dco_word[29] (out)
                                              2.730601   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.730601   data arrival time
---------------------------------------------------------------------------------------------
                                              7.280601   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299054    1.299054 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237949    0.000000    1.299054 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.103399    1.017028    1.440165    2.739219 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.017028    0.000791    2.740010 v debug_dco_word[18] (out)
                                              2.740010   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.740010   data arrival time
---------------------------------------------------------------------------------------------
                                              7.290010   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286643    1.286643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237476    0.000000    1.286643 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.023431    0.281072    0.966893    2.253536 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.281072    0.000003    2.253539 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.074517    0.745385    0.728483    2.982022 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      0.745385    0.000467    2.982488 v debug_dco_word[0] (out)
                                              2.982488   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.982488   data arrival time
---------------------------------------------------------------------------------------------
                                              7.532489   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295237    1.295237 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237757    0.000000    1.295237 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.246553    2.385189    2.279629    3.574867 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      2.385221    0.005017    3.579883 v pll_out (out)
                                              3.579883   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.579883   data arrival time
---------------------------------------------------------------------------------------------
                                              8.129884   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004489   19.652454 ^ _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.005256    2.407632    0.279693   19.932148 v _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      2.407632    0.000018   19.932165 v _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002547    0.955013    0.546724   20.478888 ^ _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.955013    0.000002   20.478889 ^ _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.478889   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298494   25.298492 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000   25.298492 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048494   clock uncertainty
                                  0.000000   25.048494   clock reconvergence pessimism
                                 -0.084441   24.964052   library setup time
                                             24.964052   data required time
---------------------------------------------------------------------------------------------
                                             24.964052   data required time
                                            -20.478889   data arrival time
---------------------------------------------------------------------------------------------
                                              4.485163   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003663   19.651628 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004961    2.187846    0.140297   19.791925 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      2.187846    0.000004   19.791929 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003419    0.669555    0.670180   20.462109 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.669555    0.000009   20.462118 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.462118   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294909   25.294909 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237742    0.000000   25.294909 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044909   clock uncertainty
                                  0.000000   25.044909   clock reconvergence pessimism
                                 -0.083085   24.961824   library setup time
                                             24.961824   data required time
---------------------------------------------------------------------------------------------
                                             24.961824   data required time
                                            -20.462118   data arrival time
---------------------------------------------------------------------------------------------
                                              4.499706   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002732   19.650698 ^ _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.006523    2.923469    0.162670   19.813368 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      2.923469    0.000037   19.813404 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002660    0.480251    0.374580   20.187984 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.480251    0.000002   20.187986 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.187986   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290943   25.290941 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000   25.290941 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040943   clock uncertainty
                                  0.000000   25.040943   clock reconvergence pessimism
                                 -0.077113   24.963829   library setup time
                                             24.963829   data required time
---------------------------------------------------------------------------------------------
                                             24.963829   data required time
                                            -20.187986   data arrival time
---------------------------------------------------------------------------------------------
                                              4.775842   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003336   19.651302 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006638    2.114572   -0.204320   19.446981 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      2.114572    0.000034   19.447016 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.003645    0.848629    0.699997   20.147011 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.848629    0.000012   20.147024 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.147024   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294014   25.294012 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237704    0.000000   25.294012 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044014   clock uncertainty
                                  0.000000   25.044014   clock reconvergence pessimism
                                 -0.083937   24.960075   library setup time
                                             24.960075   data required time
---------------------------------------------------------------------------------------------
                                             24.960075   data required time
                                            -20.147024   data arrival time
---------------------------------------------------------------------------------------------
                                              4.813051   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004441   19.652407 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005907    2.093816   -0.225937   19.426470 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      2.093816    0.000020   19.426489 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002905    0.815393    0.683183   20.109673 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.815393    0.000005   20.109678 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.109678   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296655   25.296654 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237823    0.000000   25.296654 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046656   clock uncertainty
                                  0.000000   25.046656   clock reconvergence pessimism
                                 -0.083778   24.962877   library setup time
                                             24.962877   data required time
---------------------------------------------------------------------------------------------
                                             24.962877   data required time
                                            -20.109678   data arrival time
---------------------------------------------------------------------------------------------
                                              4.853199   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005285   19.653250 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005594    2.083596   -0.236019   19.417231 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      2.083596    0.000014   19.417246 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002547    0.635040    0.633625   20.050871 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.635040    0.000002   20.050871 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.050871   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299199   25.299198 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237957    0.000000   25.299198 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049198   clock uncertainty
                                  0.000000   25.049198   clock reconvergence pessimism
                                 -0.082919   24.966280   library setup time
                                             24.966280   data required time
---------------------------------------------------------------------------------------------
                                             24.966280   data required time
                                            -20.050871   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915409   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001117   19.649082 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004972    1.380338   -0.502045   19.147038 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      1.380338    0.000005   19.147043 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002894    0.741976    0.605024   19.752068 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.741976    0.000004   19.752071 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.752071   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294406   25.294405 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237720    0.000000   25.294405 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044407   clock uncertainty
                                  0.000000   25.044407   clock reconvergence pessimism
                                 -0.083430   24.960976   library setup time
                                             24.960976   data required time
---------------------------------------------------------------------------------------------
                                             24.960976   data required time
                                            -19.752071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.208905   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003535   19.651501 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004692    1.368169   -0.513749   19.137751 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      1.368169    0.000000   19.137751 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003158    0.751833    0.605919   19.743670 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.751833    0.000007   19.743677 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.743677   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291392   25.291391 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000   25.291391 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041391   clock uncertainty
                                  0.000000   25.041391   clock reconvergence pessimism
                                 -0.083478   24.957914   library setup time
                                             24.957914   data required time
---------------------------------------------------------------------------------------------
                                             24.957914   data required time
                                            -19.743677   data arrival time
---------------------------------------------------------------------------------------------
                                              5.214236   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004137   19.652103 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004789    1.372383   -0.509695   19.142406 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      1.372383    0.000002   19.142408 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002757    0.736840    0.600945   19.743355 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.736840    0.000004   19.743359 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.743359   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291392   25.291391 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000   25.291391 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041391   clock uncertainty
                                  0.000000   25.041391   clock reconvergence pessimism
                                 -0.083406   24.957985   library setup time
                                             24.957985   data required time
---------------------------------------------------------------------------------------------
                                             24.957985   data required time
                                            -19.743359   data arrival time
---------------------------------------------------------------------------------------------
                                              5.214627   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003167   19.651133 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004712    1.369031   -0.512919   19.138214 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      1.369031    0.000000   19.138214 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002812    0.738900    0.600931   19.739143 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.738900    0.000004   19.739147 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.739147   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297647   25.297646 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237873    0.000000   25.297646 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047646   clock uncertainty
                                  0.000000   25.047646   clock reconvergence pessimism
                                 -0.083414   24.964231   library setup time
                                             24.964231   data required time
---------------------------------------------------------------------------------------------
                                             24.964231   data required time
                                            -19.739147   data arrival time
---------------------------------------------------------------------------------------------
                                              5.225084   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003322   19.651287 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005452    1.401291   -0.481894   19.169394 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      1.401291    0.000014   19.169409 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002822    0.739266    0.558442   19.727850 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.739266    0.000004   19.727854 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.727854   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294515   25.294514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237725    0.000000   25.294514 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044516   clock uncertainty
                                  0.000000   25.044516   clock reconvergence pessimism
                                 -0.083417   24.961098   library setup time
                                             24.961098   data required time
---------------------------------------------------------------------------------------------
                                             24.961098   data required time
                                            -19.727854   data arrival time
---------------------------------------------------------------------------------------------
                                              5.233243   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002286   19.650251 ^ _2229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005122    1.386898   -0.495737   19.154514 v _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      1.386898    0.000009   19.154524 v _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004024    0.611488    0.575026   19.729549 ^ _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.611488    0.000016   19.729567 ^ _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.729567   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295929   25.295927 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237788    0.000000   25.295927 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045929   clock uncertainty
                                  0.000000   25.045929   clock reconvergence pessimism
                                 -0.082680   24.963247   library setup time
                                             24.963247   data required time
---------------------------------------------------------------------------------------------
                                             24.963247   data required time
                                            -19.729567   data arrival time
---------------------------------------------------------------------------------------------
                                              5.233682   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005626   19.653591 ^ _2183_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005504    1.403543   -0.479726   19.173864 v _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      1.403543    0.000014   19.173880 v _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002754    0.592829    0.557813   19.731693 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.592829    0.000004   19.731695 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.731695   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299675   25.299675 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237984    0.000000   25.299675 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049675   clock uncertainty
                                  0.000000   25.049675   clock reconvergence pessimism
                                 -0.081887   24.967789   library setup time
                                             24.967789   data required time
---------------------------------------------------------------------------------------------
                                             24.967789   data required time
                                            -19.731695   data arrival time
---------------------------------------------------------------------------------------------
                                              5.236093   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003263   19.651228 ^ _2096_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005371    1.397765   -0.485285   19.165943 v _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      1.397765    0.000012   19.165956 v _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002798    0.592344    0.557266   19.723223 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.592344    0.000004   19.723227 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.723227   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295286   25.295284 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000   25.295284 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045286   clock uncertainty
                                  0.000000   25.045286   clock reconvergence pessimism
                                 -0.081868   24.963417   library setup time
                                             24.963417   data required time
---------------------------------------------------------------------------------------------
                                             24.963417   data required time
                                            -19.723227   data arrival time
---------------------------------------------------------------------------------------------
                                              5.240191   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004380   19.652346 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005192    1.389947   -0.492804   19.159542 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      1.389947    0.000009   19.159552 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002600    0.730981    0.552308   19.711859 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.730981    0.000002   19.711861 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.711861   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297508   25.297506 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000   25.297506 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047508   clock uncertainty
                                  0.000000   25.047508   clock reconvergence pessimism
                                 -0.083376   24.964130   library setup time
                                             24.964130   data required time
---------------------------------------------------------------------------------------------
                                             24.964130   data required time
                                            -19.711861   data arrival time
---------------------------------------------------------------------------------------------
                                              5.252270   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004839   19.652805 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005215    1.390959   -0.491831   19.160975 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      1.390959    0.000011   19.160984 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002526    0.728206    0.551310   19.712294 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.728206    0.000002   19.712296 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.712296   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298766   25.298765 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237933    0.000000   25.298765 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048765   clock uncertainty
                                  0.000000   25.048765   clock reconvergence pessimism
                                 -0.083363   24.965403   library setup time
                                             24.965403   data required time
---------------------------------------------------------------------------------------------
                                             24.965403   data required time
                                            -19.712296   data arrival time
---------------------------------------------------------------------------------------------
                                              5.253107   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004423   19.652390 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005063    1.384317   -0.498218   19.154171 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      1.384317    0.000007   19.154177 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002646    0.732700    0.551831   19.706009 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.732700    0.000002   19.706009 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.706009   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297099   25.297098 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000   25.297098 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047100   clock uncertainty
                                  0.000000   25.047100   clock reconvergence pessimism
                                 -0.083385   24.963715   library setup time
                                             24.963715   data required time
---------------------------------------------------------------------------------------------
                                             24.963715   data required time
                                            -19.706009   data arrival time
---------------------------------------------------------------------------------------------
                                              5.257706   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001698   19.649664 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005041    1.383368   -0.499131   19.150532 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      1.383368    0.000007   19.150539 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002712    0.735168    0.552705   19.703243 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.735168    0.000004   19.703247 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.703247   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294783   25.294783 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237737    0.000000   25.294783 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044783   clock uncertainty
                                  0.000000   25.044783   clock reconvergence pessimism
                                 -0.083397   24.961386   library setup time
                                             24.961386   data required time
---------------------------------------------------------------------------------------------
                                             24.961386   data required time
                                            -19.703247   data arrival time
---------------------------------------------------------------------------------------------
                                              5.258137   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005109   19.653074 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005133    1.387365   -0.495287   19.157787 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      1.387365    0.000009   19.157795 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002471    0.726153    0.549623   19.707418 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.726153    0.000000   19.707418 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.707418   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299053   25.299053 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237949    0.000000   25.299053 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049053   clock uncertainty
                                  0.000000   25.049053   clock reconvergence pessimism
                                 -0.083353   24.965702   library setup time
                                             24.965702   data required time
---------------------------------------------------------------------------------------------
                                             24.965702   data required time
                                            -19.707418   data arrival time
---------------------------------------------------------------------------------------------
                                              5.258283   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003110   19.651075 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005101    1.385967   -0.496630   19.154446 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      1.385967    0.000009   19.154455 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002593    0.730696    0.551312   19.705767 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.730696    0.000002   19.705769 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.705769   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297515   25.297514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000   25.297514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047516   clock uncertainty
                                  0.000000   25.047516   clock reconvergence pessimism
                                 -0.083375   24.964140   library setup time
                                             24.964140   data required time
---------------------------------------------------------------------------------------------
                                             24.964140   data required time
                                            -19.705769   data arrival time
---------------------------------------------------------------------------------------------
                                              5.258372   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001673   19.649639 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004731    1.369843   -0.512140   19.137499 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      1.369843    0.000004   19.137503 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003202    0.753504    0.557748   19.695250 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.753504    0.000007   19.695257 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.695257   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.287919   25.287918 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237504    0.000000   25.287918 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.037920   clock uncertainty
                                  0.000000   25.037920   clock reconvergence pessimism
                                 -0.083487   24.954432   library setup time
                                             24.954432   data required time
---------------------------------------------------------------------------------------------
                                             24.954432   data required time
                                            -19.695257   data arrival time
---------------------------------------------------------------------------------------------
                                              5.259174   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005596   19.653561 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005094    1.385672   -0.496915   19.156647 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      1.385672    0.000009   19.156656 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002514    0.727765    0.549960   19.706615 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.727765    0.000002   19.706617 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.706617   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299625   25.299625 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237981    0.000000   25.299625 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049625   clock uncertainty
                                  0.000000   25.049625   clock reconvergence pessimism
                                 -0.083360   24.966265   library setup time
                                             24.966265   data required time
---------------------------------------------------------------------------------------------
                                             24.966265   data required time
                                            -19.706617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.259647   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005542   19.653507 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005038    1.383214   -0.499279   19.154228 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      1.383214    0.000007   19.154236 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002655    0.733039    0.551736   19.705973 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.733039    0.000002   19.705975 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.705975   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299508   25.299507 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237974    0.000000   25.299507 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049507   clock uncertainty
                                  0.000000   25.049507   clock reconvergence pessimism
                                 -0.083385   24.966122   library setup time
                                             24.966122   data required time
---------------------------------------------------------------------------------------------
                                             24.966122   data required time
                                            -19.705975   data arrival time
---------------------------------------------------------------------------------------------
                                              5.260148   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001441   19.649406 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004690    1.368065   -0.513849   19.135557 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      1.368065    0.000002   19.135559 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003317    0.757800    0.559231   19.694790 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.757800    0.000009   19.694799 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.694799   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290038   25.290037 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000   25.290037 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040039   clock uncertainty
                                  0.000000   25.040039   clock reconvergence pessimism
                                 -0.083506   24.956532   library setup time
                                             24.956532   data required time
---------------------------------------------------------------------------------------------
                                             24.956532   data required time
                                            -19.694799   data arrival time
---------------------------------------------------------------------------------------------
                                              5.261733   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001755   19.649721 ^ _2245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004757    1.370999   -0.511028   19.138693 v _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      1.370999    0.000004   19.138697 v _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003385    0.760350    0.560997   19.699694 ^ _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.760350    0.000009   19.699701 ^ _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.699701   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295284   25.295282 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000   25.295282 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045284   clock uncertainty
                                  0.000000   25.045284   clock reconvergence pessimism
                                 -0.083517   24.961767   library setup time
                                             24.961767   data required time
---------------------------------------------------------------------------------------------
                                             24.961767   data required time
                                            -19.699701   data arrival time
---------------------------------------------------------------------------------------------
                                              5.262065   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002052   19.650017 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004839    1.374548   -0.507614   19.142405 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      1.374548    0.000005   19.142408 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002919    0.589421    0.554151   19.696560 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.589421    0.000005   19.696566 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.696566   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.292564   25.292562 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237647    0.000000   25.292562 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.042564   clock uncertainty
                                  0.000000   25.042564   clock reconvergence pessimism
                                 -0.081745   24.960819   library setup time
                                             24.960819   data required time
---------------------------------------------------------------------------------------------
                                             24.960819   data required time
                                            -19.696566   data arrival time
---------------------------------------------------------------------------------------------
                                              5.264255   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002755   19.650721 ^ _2219_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004804    1.373020   -0.509083   19.141638 v _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      1.373020    0.000004   19.141642 v _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002863    0.740790    0.552893   19.694534 ^ _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.740790    0.000004   19.694538 ^ _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.694538   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296719   25.296719 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237826    0.000000   25.296719 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046719   clock uncertainty
                                  0.000000   25.046719   clock reconvergence pessimism
                                 -0.083423   24.963297   library setup time
                                             24.963297   data required time
---------------------------------------------------------------------------------------------
                                             24.963297   data required time
                                            -19.694538   data arrival time
---------------------------------------------------------------------------------------------
                                              5.268758   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001723   19.649689 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004730    1.369827   -0.512154   19.137535 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      1.369827    0.000004   19.137539 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002891    0.741840    0.552648   19.690186 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.741840    0.000004   19.690189 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.690189   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294884   25.294884 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237741    0.000000   25.294884 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044884   clock uncertainty
                                  0.000000   25.044884   clock reconvergence pessimism
                                 -0.083429   24.961456   library setup time
                                             24.961456   data required time
---------------------------------------------------------------------------------------------
                                             24.961456   data required time
                                            -19.690189   data arrival time
---------------------------------------------------------------------------------------------
                                              5.271266   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002961   19.650927 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004777    1.371875   -0.510184   19.140743 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      1.371875    0.000004   19.140747 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002757    0.586008    0.550912   19.691658 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.586008    0.000004   19.691662 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.691662   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297252   25.297251 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237853    0.000000   25.297251 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047253   clock uncertainty
                                  0.000000   25.047253   clock reconvergence pessimism
                                 -0.081598   24.965652   library setup time
                                             24.965652   data required time
---------------------------------------------------------------------------------------------
                                             24.965652   data required time
                                            -19.691662   data arrival time
---------------------------------------------------------------------------------------------
                                              5.273991   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001439   19.649405 ^ _2249_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004713    1.369073   -0.512880   19.136524 v _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      1.369073    0.000002   19.136526 v _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002779    0.737647    0.550651   19.687178 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.737647    0.000004   19.687180 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.687180   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294840   25.294840 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237739    0.000000   25.294840 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044840   clock uncertainty
                                  0.000000   25.044840   clock reconvergence pessimism
                                 -0.083409   24.961432   library setup time
                                             24.961432   data required time
---------------------------------------------------------------------------------------------
                                             24.961432   data required time
                                            -19.687180   data arrival time
---------------------------------------------------------------------------------------------
                                              5.274251   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002091   19.650057 ^ _2238_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004702    1.368584   -0.513349   19.136707 v _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      1.368584    0.000004   19.136711 v _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002798    0.738368    0.550859   19.687569 ^ _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.738368    0.000004   19.687572 ^ _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.687572   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295643   25.295641 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237775    0.000000   25.295641 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045643   clock uncertainty
                                  0.000000   25.045643   clock reconvergence pessimism
                                 -0.083412   24.962231   library setup time
                                             24.962231   data required time
---------------------------------------------------------------------------------------------
                                             24.962231   data required time
                                            -19.687572   data arrival time
---------------------------------------------------------------------------------------------
                                              5.274657   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001624   19.649590 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002829    0.261435   -0.027088   19.622501 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.261435    0.000004   19.622505 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.622505   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289493   25.289492 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000   25.289492 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039494   clock uncertainty
                                  0.000000   25.039494   clock reconvergence pessimism
                                 -0.102242   24.937252   library setup time
                                             24.937252   data required time
---------------------------------------------------------------------------------------------
                                             24.937252   data required time
                                            -19.622505   data arrival time
---------------------------------------------------------------------------------------------
                                              5.314746   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001897   19.649862 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004518    1.360572   -0.521055   19.128807 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      1.360572    0.000004   19.128811 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003007    0.451873    0.491497   19.620308 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.451873    0.000005   19.620314 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.620314   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289749   25.289747 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237553    0.000000   25.289747 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039749   clock uncertainty
                                  0.000000   25.039749   clock reconvergence pessimism
                                 -0.075909   24.963840   library setup time
                                             24.963840   data required time
---------------------------------------------------------------------------------------------
                                             24.963840   data required time
                                            -19.620314   data arrival time
---------------------------------------------------------------------------------------------
                                              5.343527   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002993   19.650959 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004478    1.358845   -0.522716   19.128242 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      1.358845    0.000004   19.128246 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003875    0.440129    0.451529   19.579775 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.440129    0.000014   19.579788 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.579788   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290491   25.290491 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000   25.290491 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040491   clock uncertainty
                                  0.000000   25.040491   clock reconvergence pessimism
                                 -0.075411   24.965082   library setup time
                                             24.965082   data required time
---------------------------------------------------------------------------------------------
                                             24.965082   data required time
                                            -19.579788   data arrival time
---------------------------------------------------------------------------------------------
                                              5.385293   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001634   19.649599 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004631    1.365492   -0.516325   19.133276 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      1.365492    0.000005   19.133280 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002885    0.420549    0.434293   19.567574 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.420549    0.000005   19.567579 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.567579   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294671   25.294670 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237732    0.000000   25.294670 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044670   clock uncertainty
                                  0.000000   25.044670   clock reconvergence pessimism
                                 -0.074578   24.970093   library setup time
                                             24.970093   data required time
---------------------------------------------------------------------------------------------
                                             24.970093   data required time
                                            -19.567579   data arrival time
---------------------------------------------------------------------------------------------
                                              5.402514   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003018   19.650984 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004361    1.353729   -0.527637   19.123346 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      1.353729    0.000004   19.123350 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002816    0.417106    0.430848   19.554199 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.417106    0.000004   19.554203 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.554203   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290509   25.290508 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000   25.290508 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040508   clock uncertainty
                                  0.000000   25.040508   clock reconvergence pessimism
                                 -0.074434   24.966076   library setup time
                                             24.966076   data required time
---------------------------------------------------------------------------------------------
                                             24.966076   data required time
                                            -19.554203   data arrival time
---------------------------------------------------------------------------------------------
                                              5.411874   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002853   19.650818 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004253    1.349016   -0.532170   19.118649 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      1.349016    0.000000   19.118649 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003382    0.428122    0.440513   19.559162 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.428122    0.000009   19.559172 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.559172   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296963   25.296961 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237839    0.000000   25.296961 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046963   clock uncertainty
                                  0.000000   25.046963   clock reconvergence pessimism
                                 -0.074898   24.972065   library setup time
                                             24.972065   data required time
---------------------------------------------------------------------------------------------
                                             24.972065   data required time
                                            -19.559172   data arrival time
---------------------------------------------------------------------------------------------
                                              5.412893   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004309   19.652275 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004380    1.354542   -0.526855   19.125420 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      1.354542    0.000004   19.125423 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002715    0.415130    0.429113   19.554537 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.415130    0.000004   19.554541 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.554541   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297908   25.297907 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237887    0.000000   25.297907 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047907   clock uncertainty
                                  0.000000   25.047907   clock reconvergence pessimism
                                 -0.074346   24.973562   library setup time
                                             24.973562   data required time
---------------------------------------------------------------------------------------------
                                             24.973562   data required time
                                            -19.554541   data arrival time
---------------------------------------------------------------------------------------------
                                              5.419022   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003057   19.651022 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004243    1.348582   -0.532587   19.118435 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      1.348582    0.000000   19.118435 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002945    0.418909    0.432291   19.550726 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.418909    0.000005   19.550732 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.550732   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297405   25.297403 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237861    0.000000   25.297403 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047405   clock uncertainty
                                  0.000000   25.047405   clock reconvergence pessimism
                                 -0.074507   24.972897   library setup time
                                             24.972897   data required time
---------------------------------------------------------------------------------------------
                                             24.972897   data required time
                                            -19.550732   data arrival time
---------------------------------------------------------------------------------------------
                                              5.422166   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005658   19.653624 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004254    1.349047   -0.532140   19.121483 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      1.349047    0.000002   19.121485 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002750    0.414921    0.428750   19.550236 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.414921    0.000004   19.550240 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.550240   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297757   25.297756 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237879    0.000000   25.297756 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047756   clock uncertainty
                                  0.000000   25.047756   clock reconvergence pessimism
                                 -0.074337   24.973419   library setup time
                                             24.973419   data required time
---------------------------------------------------------------------------------------------
                                             24.973419   data required time
                                            -19.550240   data arrival time
---------------------------------------------------------------------------------------------
                                              5.423180   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005071   19.653038 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004316    1.351775   -0.529516   19.123522 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      1.351775    0.000002   19.123524 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002678    0.413882    0.427912   19.551435 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.413882    0.000002   19.551437 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.551437   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298996   25.298996 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237946    0.000000   25.298996 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048996   clock uncertainty
                                  0.000000   25.048996   clock reconvergence pessimism
                                 -0.074292   24.974705   library setup time
                                             24.974705   data required time
---------------------------------------------------------------------------------------------
                                             24.974705   data required time
                                            -19.551437   data arrival time
---------------------------------------------------------------------------------------------
                                              5.423267   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005551   19.653517 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004301    1.351130   -0.530136   19.123381 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      1.351130    0.000002   19.123383 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002631    0.412789    0.426919   19.550301 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.412789    0.000002   19.550303 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.550303   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299593   25.299593 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237979    0.000000   25.299593 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049593   clock uncertainty
                                  0.000000   25.049593   clock reconvergence pessimism
                                 -0.074246   24.975348   library setup time
                                             24.975348   data required time
---------------------------------------------------------------------------------------------
                                             24.975348   data required time
                                            -19.550303   data arrival time
---------------------------------------------------------------------------------------------
                                              5.425044   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003446   19.651411 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004944    1.379148   -0.503190   19.148222 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      1.379148    0.000002   19.148224 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003050    0.337373    0.340744   19.488968 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.337373    0.000005   19.488974 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.488974   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291369   25.291368 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000   25.291368 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041368   clock uncertainty
                                  0.000000   25.041368   clock reconvergence pessimism
                                 -0.071050   24.970318   library setup time
                                             24.970318   data required time
---------------------------------------------------------------------------------------------
                                             24.970318   data required time
                                            -19.488974   data arrival time
---------------------------------------------------------------------------------------------
                                              5.481345   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002586   19.650553 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005092    1.651793   -0.665741   18.984810 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      1.651793    0.000009   18.984819 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003236    0.408907    0.464594   19.449413 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.408907    0.000007   19.449421 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.449421   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296449   25.296448 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237813    0.000000   25.296448 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046450   clock uncertainty
                                  0.000000   25.046450   clock reconvergence pessimism
                                 -0.074083   24.972366   library setup time
                                             24.972366   data required time
---------------------------------------------------------------------------------------------
                                             24.972366   data required time
                                            -19.449421   data arrival time
---------------------------------------------------------------------------------------------
                                              5.522946   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005670   19.653635 ^ _2188_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005097    1.651988   -0.665551   18.988085 v _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      1.651988    0.000009   18.988094 v _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002715    0.397769    0.455088   19.443182 ^ _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.397769    0.000004   19.443186 ^ _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.443186   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297741   25.297739 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237878    0.000000   25.297739 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047741   clock uncertainty
                                  0.000000   25.047741   clock reconvergence pessimism
                                 -0.073609   24.974133   library setup time
                                             24.974133   data required time
---------------------------------------------------------------------------------------------
                                             24.974133   data required time
                                            -19.443186   data arrival time
---------------------------------------------------------------------------------------------
                                              5.530947   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002078   19.650043 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004942    1.645061   -0.672310   18.977734 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      1.645061    0.000007   18.977741 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002926    0.401390    0.457751   19.435492 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.401390    0.000004   19.435495 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.435495   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.293341   25.293339 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000   25.293339 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.043341   clock uncertainty
                                  0.000000   25.043341   clock reconvergence pessimism
                                 -0.073766   24.969576   library setup time
                                             24.969576   data required time
---------------------------------------------------------------------------------------------
                                             24.969576   data required time
                                            -19.435495   data arrival time
---------------------------------------------------------------------------------------------
                                              5.534080   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002538   19.650503 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004712    1.634706   -0.682414   18.968090 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      1.634706    0.000004   18.968094 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003359    0.409270    0.463848   19.431942 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.409270    0.000009   19.431950 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.431950   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291291   25.291290 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237602    0.000000   25.291290 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041290   clock uncertainty
                                  0.000000   25.041290   clock reconvergence pessimism
                                 -0.074101   24.967190   library setup time
                                             24.967190   data required time
---------------------------------------------------------------------------------------------
                                             24.967190   data required time
                                            -19.431950   data arrival time
---------------------------------------------------------------------------------------------
                                              5.535240   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003066   19.651031 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005099    1.652095   -0.665446   18.985584 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      1.652095    0.000009   18.985594 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002493    0.393034    0.451049   19.436644 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.393034    0.000002   19.436646 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.436646   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295824   25.295822 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237784    0.000000   25.295822 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045824   clock uncertainty
                                  0.000000   25.045824   clock reconvergence pessimism
                                 -0.073410   24.972414   library setup time
                                             24.972414   data required time
---------------------------------------------------------------------------------------------
                                             24.972414   data required time
                                            -19.436646   data arrival time
---------------------------------------------------------------------------------------------
                                              5.535769   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001974   19.649939 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004790    1.638220   -0.678986   18.970953 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      1.638220    0.000005   18.970959 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002698    0.395655    0.452424   19.423382 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.395655    0.000004   19.423386 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.423386   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291003   25.291002 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237592    0.000000   25.291002 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041002   clock uncertainty
                                  0.000000   25.041002   clock reconvergence pessimism
                                 -0.073523   24.967480   library setup time
                                             24.967480   data required time
---------------------------------------------------------------------------------------------
                                             24.967480   data required time
                                            -19.423386   data arrival time
---------------------------------------------------------------------------------------------
                                              5.544093   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003201   19.651167 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004796    1.638471   -0.678739   18.972427 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      1.638471    0.000004   18.972431 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002590    0.393364    0.450482   19.422915 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.393364    0.000002   19.422915 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.422915   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296060   25.296059 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000   25.296059 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046061   clock uncertainty
                                  0.000000   25.046061   clock reconvergence pessimism
                                 -0.073424   24.972635   library setup time
                                             24.972635   data required time
---------------------------------------------------------------------------------------------
                                             24.972635   data required time
                                            -19.422915   data arrival time
---------------------------------------------------------------------------------------------
                                              5.549721   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005452   19.653418 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004806    1.638930   -0.678293   18.975124 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      1.638930    0.000004   18.975128 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002612    0.393909    0.450976   19.426104 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.393909    0.000002   19.426105 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.426105   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299441   25.299440 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237970    0.000000   25.299440 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049440   clock uncertainty
                                  0.000000   25.049440   clock reconvergence pessimism
                                 -0.073444   24.975998   library setup time
                                             24.975998   data required time
---------------------------------------------------------------------------------------------
                                             24.975998   data required time
                                            -19.426105   data arrival time
---------------------------------------------------------------------------------------------
                                              5.549891   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004240   19.652206 ^ _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004733    1.635672   -0.681471   18.970736 v _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      1.635672    0.000004   18.970737 v _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002574    0.392674    0.449717   19.420456 ^ _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.392674    0.000002   19.420458 ^ _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.420458   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298199   25.298199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237902    0.000000   25.298199 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048199   clock uncertainty
                                  0.000000   25.048199   clock reconvergence pessimism
                                 -0.073393   24.974808   library setup time
                                             24.974808   data required time
---------------------------------------------------------------------------------------------
                                             24.974808   data required time
                                            -19.420458   data arrival time
---------------------------------------------------------------------------------------------
                                              5.554350   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003148   19.651114 ^ _2199_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002648    1.613085   -0.935476   18.715637 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      1.613085    0.000002   18.715639 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             18.715639   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297591   25.297590 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237870    0.000000   25.297590 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047592   clock uncertainty
                                  0.000000   25.047592   clock reconvergence pessimism
                                 -0.580506   24.467085   library setup time
                                             24.467085   data required time
---------------------------------------------------------------------------------------------
                                             24.467085   data required time
                                            -18.715639   data arrival time
---------------------------------------------------------------------------------------------
                                              5.751446   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003693   19.651659 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002680    1.427348   -1.077058   18.574600 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      1.427348    0.000002   18.574602 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             18.574602   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294929   25.294928 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237743    0.000000   25.294928 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044930   clock uncertainty
                                  0.000000   25.044930   clock reconvergence pessimism
                                 -0.516314   24.528614   library setup time
                                             24.528614   data required time
---------------------------------------------------------------------------------------------
                                             24.528614   data required time
                                            -18.574602   data arrival time
---------------------------------------------------------------------------------------------
                                              5.954012   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618550    0.014094   12.242193 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010333    1.070403    1.085324   13.327518 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      1.070403    0.000020   13.327538 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002556    0.892176    0.159742   13.487280 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.892176    0.000002   13.487282 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.487282   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290374   25.290373 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237572    0.000000   25.290373 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040375   clock uncertainty
                                  0.000000   25.040375   clock reconvergence pessimism
                                 -0.326913   24.713461   library setup time
                                             24.713461   data required time
---------------------------------------------------------------------------------------------
                                             24.713461   data required time
                                            -13.487282   data arrival time
---------------------------------------------------------------------------------------------
                                             11.226178   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618556    0.014650   12.242749 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010245    1.067665    1.082893   13.325643 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      1.067665    0.000028   13.325670 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002532    0.891094    0.159497   13.485168 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.891094    0.000000   13.485168 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.485168   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289802   25.289801 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000   25.289801 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039803   clock uncertainty
                                  0.000000   25.039803   clock reconvergence pessimism
                                 -0.326526   24.713276   library setup time
                                             24.713276   data required time
---------------------------------------------------------------------------------------------
                                             24.713276   data required time
                                            -13.485168   data arrival time
---------------------------------------------------------------------------------------------
                                             11.228107   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618544    0.013509   12.241609 v _1756_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007617    1.126271    1.485262   13.726871 ^ _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      1.126271    0.000011   13.726881 ^ _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.726881   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290681   25.290680 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237582    0.000000   25.290680 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040682   clock uncertainty
                                  0.000000   25.040682   clock reconvergence pessimism
                                 -0.081235   24.959446   library setup time
                                             24.959446   data required time
---------------------------------------------------------------------------------------------
                                             24.959446   data required time
                                            -13.726881   data arrival time
---------------------------------------------------------------------------------------------
                                             11.232566   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618499    0.007469   12.235568 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002914    0.868661    1.175959   13.411528 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.868661    0.000000   13.411529 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003535    0.148231    0.318249   13.729777 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.148231    0.000011   13.729789 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.729789   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295279   25.295279 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000   25.295279 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045279   clock uncertainty
                                  0.000000   25.045279   clock reconvergence pessimism
                                 -0.053074   24.992205   library setup time
                                             24.992205   data required time
---------------------------------------------------------------------------------------------
                                             24.992205   data required time
                                            -13.729789   data arrival time
---------------------------------------------------------------------------------------------
                                             11.262416   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618541    0.013292   12.241391 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003043    1.032753    1.438934   13.680326 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      1.032753    0.000006   13.680332 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.680332   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291326   25.291325 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237603    0.000000   25.291325 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041327   clock uncertainty
                                  0.000000   25.041327   clock reconvergence pessimism
                                 -0.084234   24.957090   library setup time
                                             24.957090   data required time
---------------------------------------------------------------------------------------------
                                             24.957090   data required time
                                            -13.680332   data arrival time
---------------------------------------------------------------------------------------------
                                             11.276759   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618541    0.013315   12.241414 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002965    1.027664    1.434513   13.675927 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      1.027664    0.000005   13.675933 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.675933   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290006   25.290005 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237561    0.000000   25.290005 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040007   clock uncertainty
                                  0.000000   25.040007   clock reconvergence pessimism
                                 -0.084398   24.955608   library setup time
                                             24.955608   data required time
---------------------------------------------------------------------------------------------
                                             24.955608   data required time
                                            -13.675933   data arrival time
---------------------------------------------------------------------------------------------
                                             11.279675   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618541    0.013330   12.241429 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004982    1.163368    0.974784   13.216213 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      1.163368    0.000008   13.216222 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002972    0.442313    0.264111   13.480332 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.442313    0.000006   13.480339 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.480339   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289822   25.289822 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000   25.289822 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039822   clock uncertainty
                                  0.000000   25.039822   clock reconvergence pessimism
                                 -0.165033   24.874788   library setup time
                                             24.874788   data required time
---------------------------------------------------------------------------------------------
                                             24.874788   data required time
                                            -13.480339   data arrival time
---------------------------------------------------------------------------------------------
                                             11.394448   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618531    0.012188   12.240288 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008339    1.285804    1.083349   13.323637 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.285804    0.000036   13.323673 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002747    0.293767    0.154836   13.478509 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.293767    0.000004   13.478513 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.478513   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290879   25.290878 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237588    0.000000   25.290878 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040878   clock uncertainty
                                  0.000000   25.040878   clock reconvergence pessimism
                                 -0.112613   24.928265   library setup time
                                             24.928265   data required time
---------------------------------------------------------------------------------------------
                                             24.928265   data required time
                                            -13.478513   data arrival time
---------------------------------------------------------------------------------------------
                                             11.449752   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618559    0.014880   12.242979 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011204    1.097780    1.109639   13.352618 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      1.097780    0.000038   13.352656 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002833    0.280604    0.116263   13.468920 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.280604    0.000004   13.468924 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.468924   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291736   25.291735 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237617    0.000000   25.291735 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041737   clock uncertainty
                                  0.000000   25.041737   clock reconvergence pessimism
                                 -0.108390   24.933348   library setup time
                                             24.933348   data required time
---------------------------------------------------------------------------------------------
                                             24.933348   data required time
                                            -13.468924   data arrival time
---------------------------------------------------------------------------------------------
                                             11.464423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618557    0.014760   12.242860 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010643    1.080150    1.093982   13.336842 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      1.080150    0.000031   13.336872 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002605    0.274020    0.112630   13.449502 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.274020    0.000002   13.449504 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.449504   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290758   25.290756 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237584    0.000000   25.290756 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040758   clock uncertainty
                                  0.000000   25.040758   clock reconvergence pessimism
                                 -0.106279   24.934479   library setup time
                                             24.934479   data required time
---------------------------------------------------------------------------------------------
                                             24.934479   data required time
                                            -13.449504   data arrival time
---------------------------------------------------------------------------------------------
                                             11.484974   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618553    0.014344   12.242444 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010312    1.069758    1.084752   13.327196 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      1.069758    0.000022   13.327218 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002630    0.272978    0.113265   13.440483 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.272978    0.000002   13.440485 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.440485   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.287939   25.287937 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237505    0.000000   25.287937 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.037939   clock uncertainty
                                  0.000000   25.037939   clock reconvergence pessimism
                                 -0.105946   24.931993   library setup time
                                             24.931993   data required time
---------------------------------------------------------------------------------------------
                                             24.931993   data required time
                                            -13.440485   data arrival time
---------------------------------------------------------------------------------------------
                                             11.491508   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618559    0.014922   12.243022 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010442    1.073840    1.088377   13.331400 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      1.073840    0.000028   13.331427 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002501    0.271272    0.110944   13.442371 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.271272    0.000000   13.442372 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.442372   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.293392   25.293390 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237679    0.000000   25.293390 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.043392   clock uncertainty
                                  0.000000   25.043392   clock reconvergence pessimism
                                 -0.105395   24.937998   library setup time
                                             24.937998   data required time
---------------------------------------------------------------------------------------------
                                             24.937998   data required time
                                            -13.442372   data arrival time
---------------------------------------------------------------------------------------------
                                             11.495625   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618542    0.013399   12.241499 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002752    0.859384    1.168139   13.409637 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.859384    0.000003   13.409640 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.409640   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289957   25.289955 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237560    0.000000   25.289955 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039957   clock uncertainty
                                  0.000000   25.039957   clock reconvergence pessimism
                                 -0.083990   24.955967   library setup time
                                             24.955967   data required time
---------------------------------------------------------------------------------------------
                                             24.955967   data required time
                                            -13.409640   data arrival time
---------------------------------------------------------------------------------------------
                                             11.546327   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618496    0.002753   12.230853 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002941    0.870230    1.177281   13.408134 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.870230    0.000005   13.408140 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.408140   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297451   25.297451 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000   25.297451 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047451   clock uncertainty
                                  0.000000   25.047451   clock reconvergence pessimism
                                 -0.084039   24.963413   library setup time
                                             24.963413   data required time
---------------------------------------------------------------------------------------------
                                             24.963413   data required time
                                            -13.408140   data arrival time
---------------------------------------------------------------------------------------------
                                             11.555273   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618538    0.013010   12.241110 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002575    0.849166    1.159522   13.400632 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.849166    0.000002   13.400634 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.400634   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290056   25.290054 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000   25.290054 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040056   clock uncertainty
                                  0.000000   25.040056   clock reconvergence pessimism
                                 -0.083941   24.956114   library setup time
                                             24.956114   data required time
---------------------------------------------------------------------------------------------
                                             24.956114   data required time
                                            -13.400634   data arrival time
---------------------------------------------------------------------------------------------
                                             11.555480   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618558    0.014853   12.242952 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002517    0.845839    1.156718   13.399672 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.845839    0.000000   13.399672 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.399672   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291477   25.291477 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000   25.291477 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041477   clock uncertainty
                                  0.000000   25.041477   clock reconvergence pessimism
                                 -0.083925   24.957552   library setup time
                                             24.957552   data required time
---------------------------------------------------------------------------------------------
                                             24.957552   data required time
                                            -13.399672   data arrival time
---------------------------------------------------------------------------------------------
                                             11.557879   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618538    0.013015   12.241116 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002622    0.851872    1.161803   13.402918 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.851872    0.000002   13.402920 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.402920   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296073   25.296072 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000   25.296072 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046072   clock uncertainty
                                  0.000000   25.046072   clock reconvergence pessimism
                                 -0.083952   24.962120   library setup time
                                             24.962120   data required time
---------------------------------------------------------------------------------------------
                                             24.962120   data required time
                                            -13.402920   data arrival time
---------------------------------------------------------------------------------------------
                                             11.559200   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618533    0.012492   12.240592 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002618    0.851621    1.161592   13.402184 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.851621    0.000002   13.402185 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.402185   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298059   25.298058 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237895    0.000000   25.298058 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048059   clock uncertainty
                                  0.000000   25.048059   clock reconvergence pessimism
                                 -0.083950   24.964109   library setup time
                                             24.964109   data required time
---------------------------------------------------------------------------------------------
                                             24.964109   data required time
                                            -13.402185   data arrival time
---------------------------------------------------------------------------------------------
                                             11.561924   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618523    0.011315   12.239414 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002640    0.852912    1.162680   13.402094 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.852912    0.000002   13.402096 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.402096   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299075   25.299074 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237950    0.000000   25.299074 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049074   clock uncertainty
                                  0.000000   25.049074   clock reconvergence pessimism
                                 -0.083955   24.965118   library setup time
                                             24.965118   data required time
---------------------------------------------------------------------------------------------
                                             24.965118   data required time
                                            -13.402096   data arrival time
---------------------------------------------------------------------------------------------
                                             11.563023   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618496    0.005379   12.233479 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002658    0.853947    1.163551   13.397030 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.853947    0.000002   13.397032 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.397032   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295300   25.295300 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237760    0.000000   25.295300 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045300   clock uncertainty
                                  0.000000   25.045300   clock reconvergence pessimism
                                 -0.083962   24.961338   library setup time
                                             24.961338   data required time
---------------------------------------------------------------------------------------------
                                             24.961338   data required time
                                            -13.397032   data arrival time
---------------------------------------------------------------------------------------------
                                             11.564307   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618528    0.011892   12.239991 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002561    0.848350    1.158833   13.398825 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.848350    0.000002   13.398827 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.398827   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298563   25.298563 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237922    0.000000   25.298563 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048563   clock uncertainty
                                  0.000000   25.048563   clock reconvergence pessimism
                                 -0.083934   24.964628   library setup time
                                             24.964628   data required time
---------------------------------------------------------------------------------------------
                                             24.964628   data required time
                                            -13.398827   data arrival time
---------------------------------------------------------------------------------------------
                                             11.565802   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618496    0.000809   12.228909 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002749    0.859205    1.167985   13.396894 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.859205    0.000003   13.396896 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.396896   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297085   25.297085 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000   25.297085 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047085   clock uncertainty
                                  0.000000   25.047085   clock reconvergence pessimism
                                 -0.083986   24.963099   library setup time
                                             24.963099   data required time
---------------------------------------------------------------------------------------------
                                             24.963099   data required time
                                            -13.396896   data arrival time
---------------------------------------------------------------------------------------------
                                             11.566202   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618496    0.000839   12.228939 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002606    0.850947    1.161021   13.389959 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.850947    0.000002   13.389961 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.389961   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297087   25.297087 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000   25.297087 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047087   clock uncertainty
                                  0.000000   25.047087   clock reconvergence pessimism
                                 -0.083947   24.963140   library setup time
                                             24.963140   data required time
---------------------------------------------------------------------------------------------
                                             24.963140   data required time
                                            -13.389961   data arrival time
---------------------------------------------------------------------------------------------
                                             11.573178   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618496    0.002627   12.230727 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002459    0.842481    1.153881   13.384608 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.842481    0.000000   13.384609 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.384609   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297444   25.297443 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000   25.297443 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047443   clock uncertainty
                                  0.000000   25.047443   clock reconvergence pessimism
                                 -0.083907   24.963537   library setup time
                                             24.963537   data required time
---------------------------------------------------------------------------------------------
                                             24.963537   data required time
                                            -13.384609   data arrival time
---------------------------------------------------------------------------------------------
                                             11.578928   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618531    0.012188   12.240288 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008339    1.285804    1.083349   13.323637 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.285804    0.000034   13.323670 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.323670   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290953   25.290953 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237591    0.000000   25.290953 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040953   clock uncertainty
                                  0.000000   25.040953   clock reconvergence pessimism
                                 -0.076117   24.964836   library setup time
                                             24.964836   data required time
---------------------------------------------------------------------------------------------
                                             24.964836   data required time
                                            -13.323670   data arrival time
---------------------------------------------------------------------------------------------
                                             11.641166   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618520    0.010879   12.238979 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002755    1.453652    1.054819   13.293798 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      1.453652    0.000004   13.293802 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.293802   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291218   25.291218 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000   25.291218 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041218   clock uncertainty
                                  0.000000   25.041218   clock reconvergence pessimism
                                 -0.070734   24.970486   library setup time
                                             24.970486   data required time
---------------------------------------------------------------------------------------------
                                             24.970486   data required time
                                            -13.293802   data arrival time
---------------------------------------------------------------------------------------------
                                             11.676683   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295237    1.295237 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237757    0.000000    1.295237 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.246553    3.991176    3.172424    4.467661 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      3.991195    0.005017    4.472678 ^ pll_out (out)
                                              4.472678   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.472678   data arrival time
---------------------------------------------------------------------------------------------
                                             14.477321   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.969950    0.619218    7.500357 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.969950    0.000206    7.500563 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.016901    0.577018    0.409859    7.910422 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0759_ (net)
                      0.577018    0.000384    7.910806 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.020259    1.233516    0.757916    8.668721 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0773_ (net)
                      1.233516    0.000264    8.668984 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003740    0.407597    0.200983    8.869968 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.407597    0.000011    8.869979 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.019239    0.245115    0.456880    9.326859 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.245115    0.000261    9.327120 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.013222    0.931065    0.533098    9.860218 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0799_ (net)
                      0.931065    0.000062    9.860280 ^ _1422_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004159    0.966391    0.184034   10.044314 v _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.966391    0.000002   10.044316 v _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003376    0.418093    0.377270   10.421586 ^ _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.418093    0.000009   10.421595 ^ _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.421595   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295238   25.295237 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237757    0.000000   25.295237 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045238   clock uncertainty
                                  0.000000   25.045238   clock reconvergence pessimism
                                 -0.074473   24.970764   library setup time
                                             24.970764   data required time
---------------------------------------------------------------------------------------------
                                             24.970764   data required time
                                            -10.421595   data arrival time
---------------------------------------------------------------------------------------------
                                             14.549170   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.969950    0.619218    7.500357 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.969950    0.000204    7.500561 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021944    0.548992    0.375845    7.876406 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.548992    0.000126    7.876533 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015394    0.618058    0.498492    8.375025 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      0.618058    0.000059    8.375083 ^ _1356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004721    0.270969    0.122386    8.497469 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0746_ (net)
                      0.270969    0.000003    8.497472 v _1362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008709    0.265966    0.231122    8.728593 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.265966    0.000031    8.728624 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.003855    0.309781    0.380037    9.108662 ^ _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.309781    0.000011    9.108672 ^ _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002764    0.208954    0.278483    9.387156 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.208954    0.000003    9.387158 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.387158   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299732   25.299730 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237987    0.000000   25.299730 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049732   clock uncertainty
                                  0.000000   25.049732   clock reconvergence pessimism
                                 -0.059007   24.990725   library setup time
                                             24.990725   data required time
---------------------------------------------------------------------------------------------
                                             24.990725   data required time
                                             -9.387158   data arrival time
---------------------------------------------------------------------------------------------
                                             15.603567   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286643    1.286643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237476    0.000000    1.286643 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.023431    0.439969    1.105247    2.391891 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.439969    0.000003    2.391893 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.074517    1.285915    0.899409    3.291303 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      1.285915    0.000467    3.291770 ^ debug_dco_word[0] (out)
                                              3.291770   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.291770   data arrival time
---------------------------------------------------------------------------------------------
                                             15.658231   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.969950    0.619218    7.500357 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.969950    0.000206    7.500563 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.016901    0.577018    0.409859    7.910422 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0759_ (net)
                      0.577018    0.000379    7.910801 v _1374_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.007967    0.157655    0.400071    8.310872 v _1374_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0762_ (net)
                      0.157655    0.000009    8.310881 v _1375_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.010204    0.220971    0.452465    8.763346 v _1375_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0763_ (net)
                      0.220971    0.000002    8.763348 v _1376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004221    0.548685    0.169575    8.932923 ^ _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.548685    0.000004    8.932926 ^ _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003102    0.302689    0.222723    9.155650 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.302689    0.000007    9.155657 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.155657   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297728   25.297728 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237877    0.000000   25.297728 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047728   clock uncertainty
                                  0.000000   25.047728   clock reconvergence pessimism
                                 -0.115470   24.932259   library setup time
                                             24.932259   data required time
---------------------------------------------------------------------------------------------
                                             24.932259   data required time
                                             -9.155657   data arrival time
---------------------------------------------------------------------------------------------
                                             15.776600   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299054    1.299054 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237949    0.000000    1.299054 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.103399    1.701724    1.843593    3.142647 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.701724    0.000791    3.143438 ^ debug_dco_word[18] (out)
                                              3.143438   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.143438   data arrival time
---------------------------------------------------------------------------------------------
                                             15.806561   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295643    1.295643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237775    0.000000    1.295643 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.102265    1.682852    1.831508    3.127151 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.682871    0.003159    3.130310 ^ debug_dco_word[29] (out)
                                              3.130310   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.130310   data arrival time
---------------------------------------------------------------------------------------------
                                             15.819689   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295928    1.295928 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237788    0.000000    1.295928 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.100251    1.650373    1.812641    3.108569 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      1.650392    0.003209    3.111778 ^ debug_dco_word[28] (out)
                                              3.111778   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.111778   data arrival time
---------------------------------------------------------------------------------------------
                                             15.838222   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295283    1.295283 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295283 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.099353    1.636157    1.804890    3.100173 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      1.636168    0.002498    3.102670 ^ debug_dco_word[30] (out)
                                              3.102670   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.102670   data arrival time
---------------------------------------------------------------------------------------------
                                             15.847329   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298766    1.298766 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237933    0.000000    1.298766 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098849    1.628409    1.801142    3.099908 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      1.628409    0.001009    3.100917 ^ debug_dco_word[17] (out)
                                              3.100917   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.100917   data arrival time
---------------------------------------------------------------------------------------------
                                             15.849083   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299624    1.299624 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237981    0.000000    1.299624 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098335    1.620187    1.796503    3.096128 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      1.620187    0.000860    3.096987 ^ debug_dco_word[21] (out)
                                              3.096987   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.096987   data arrival time
---------------------------------------------------------------------------------------------
                                             15.853012   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297253    1.297253 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237853    0.000000    1.297253 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098481    1.622422    1.797553    3.094805 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      1.622422    0.001280    3.096085 ^ debug_dco_word[26] (out)
                                              3.096085   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.096085   data arrival time
---------------------------------------------------------------------------------------------
                                             15.853914   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292564    1.292564 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237647    0.000000    1.292564 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098972    1.630367    1.802208    3.094772 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      1.630367    0.001181    3.095953 ^ debug_dco_word[6] (out)
                                              3.095953   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.095953   data arrival time
---------------------------------------------------------------------------------------------
                                             15.854048   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299675    1.299675 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237984    0.000000    1.299675 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098166    1.617391    1.794736    3.094411 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      1.617391    0.001102    3.095513 ^ debug_dco_word[22] (out)
                                              3.095513   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.095513   data arrival time
---------------------------------------------------------------------------------------------
                                             15.854486   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294014    1.294014 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237704    0.000000    1.294014 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098453    1.622106    1.797624    3.091638 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      1.622106    0.000774    3.092412 ^ debug_dco_word[8] (out)
                                              3.092412   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.092412   data arrival time
---------------------------------------------------------------------------------------------
                                             15.857588   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296060    1.296060 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000    1.296060 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098204    1.618121    1.795384    3.091444 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      1.618121    0.000689    3.092134 ^ debug_dco_word[11] (out)
                                              3.092134   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.092134   data arrival time
---------------------------------------------------------------------------------------------
                                             15.857864   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297099    1.297099 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297099 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097893    1.665880    1.792977    3.090075 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      1.665880    0.000588    3.090663 ^ debug_dco_word[13] (out)
                                              3.090663   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.090663   data arrival time
---------------------------------------------------------------------------------------------
                                             15.859338   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294515    1.294515 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237725    0.000000    1.294515 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098091    1.616207    1.794103    3.088618 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      1.616207    0.001007    3.089625 ^ debug_dco_word[9] (out)
                                              3.089625   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.089625   data arrival time
---------------------------------------------------------------------------------------------
                                             15.860374   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291003    1.291003 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237592    0.000000    1.291003 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097938    1.613703    1.792575    3.083577 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      1.613703    0.001196    3.084774 ^ debug_dco_word[5] (out)
                                              3.084774   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.084774   data arrival time
---------------------------------------------------------------------------------------------
                                             15.865226   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297508    1.297508 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297508 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097194    1.601872    1.786021    3.083529 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      1.601872    0.000668    3.084198 ^ debug_dco_word[14] (out)
                                              3.084198   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.084198   data arrival time
---------------------------------------------------------------------------------------------
                                             15.865802   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299199    1.299199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237957    0.000000    1.299199 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.096078    1.583807    1.775419    3.074618 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      1.583807    0.000977    3.075596 ^ debug_dco_word[19] (out)
                                              3.075596   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.075596   data arrival time
---------------------------------------------------------------------------------------------
                                             15.874403   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293340    1.293340 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000    1.293340 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.096178    1.585338    1.776146    3.069486 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      1.585338    0.001320    3.070807 ^ debug_dco_word[7] (out)
                                              3.070807   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.070807   data arrival time
---------------------------------------------------------------------------------------------
                                             15.879193   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294841    1.294841 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237739    0.000000    1.294841 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.095882    1.580235    1.772555    3.067395 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      1.580247    0.002536    3.069932 ^ debug_dco_word[31] (out)
                                              3.069932   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.069932   data arrival time
---------------------------------------------------------------------------------------------
                                             15.880068   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566921    0.001613    3.056444 ^ debug_dco_word[1] (out)
                                              3.056444   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.056444   data arrival time
---------------------------------------------------------------------------------------------
                                             15.893556   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298199    1.298199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237902    0.000000    1.298199 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093935    1.549314    1.755531    3.053730 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      1.549314    0.000921    3.054650 ^ debug_dco_word[15] (out)
                                              3.054650   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.054650   data arrival time
---------------------------------------------------------------------------------------------
                                             15.895350   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299509    1.299509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237974    0.000000    1.299509 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093543    1.543042    1.751985    3.051494 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      1.543042    0.000801    3.052295 ^ debug_dco_word[20] (out)
                                              3.052295   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.052295   data arrival time
---------------------------------------------------------------------------------------------
                                             15.897705   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297591    1.297591 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237870    0.000000    1.297591 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093670    1.544974    1.752858    3.050449 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      1.544974    0.001233    3.051682 ^ debug_dco_word[24] (out)
                                              3.051682   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.051682   data arrival time
---------------------------------------------------------------------------------------------
                                             15.898317   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287919    1.287919 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237504    0.000000    1.287919 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.094596    1.559789    1.761222    3.049141 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      1.559789    0.001540    3.050680 ^ debug_dco_word[3] (out)
                                              3.050680   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.050680   data arrival time
---------------------------------------------------------------------------------------------
                                             15.899320   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290038    1.290038 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000    1.290038 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.094131    1.552199    1.756664    3.046702 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      1.552206    0.001903    3.048605 ^ debug_dco_word[2] (out)
                                              3.048605   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.048605   data arrival time
---------------------------------------------------------------------------------------------
                                             15.901395   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295285    1.295285 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295285 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093546    1.543097    1.752016    3.047301 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      1.543097    0.000778    3.048079 ^ debug_dco_word[10] (out)
                                              3.048079   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.048079   data arrival time
---------------------------------------------------------------------------------------------
                                             15.901920   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296655    1.296655 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237823    0.000000    1.296655 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093273    1.538723    1.749547    3.046202 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      1.538723    0.000712    3.046914 ^ debug_dco_word[12] (out)
                                              3.046914   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.046914   data arrival time
---------------------------------------------------------------------------------------------
                                             15.903086   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298494    1.298494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000    1.298494 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.092323    1.523411    1.740789    3.039283 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      1.523411    0.000626    3.039909 ^ debug_dco_word[16] (out)
                                              3.039909   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.039909   data arrival time
---------------------------------------------------------------------------------------------
                                             15.910089   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297740    1.297740 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237878    0.000000    1.297740 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091381    1.507866    1.731745    3.029485 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      1.507866    0.001122    3.030607 ^ debug_dco_word[23] (out)
                                              3.030607   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.030607   data arrival time
---------------------------------------------------------------------------------------------
                                             15.919393   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296719    1.296719 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237826    0.000000    1.296719 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091168    1.504372    1.729548    3.026266 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      1.504372    0.001412    3.027678 ^ debug_dco_word[27] (out)
                                              3.027678   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.027678   data arrival time
---------------------------------------------------------------------------------------------
                                             15.922321   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289749    1.289749 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237553    0.000000    1.289749 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091789    1.514561    1.735625    3.025374 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      1.514561    0.000946    3.026320 ^ debug_dco_word[4] (out)
                                              3.026320   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.026320   data arrival time
---------------------------------------------------------------------------------------------
                                             15.923678   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297514    1.297514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089326    1.475023    1.712734    3.010249 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      1.475023    0.001146    3.011395 ^ debug_dco_word[25] (out)
                                              3.011395   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.011395   data arrival time
---------------------------------------------------------------------------------------------
                                             15.938603   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293453    1.293453 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237681    0.000000    1.293453 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.085746    1.417577    1.679091    2.972544 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      1.417585    0.001912    2.974456 ^ lock_detect (out)
                                              2.974456   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.974456   data arrival time
---------------------------------------------------------------------------------------------
                                             15.975543   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.969950    0.619218    7.500357 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.969950    0.000204    7.500561 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021944    0.548992    0.375845    7.876406 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.548992    0.000126    7.876533 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015394    0.618058    0.498492    8.375025 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      0.618058    0.000059    8.375083 ^ _1357_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004108    0.898332    0.176128    8.551210 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.898332    0.000002    8.551212 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004061    0.421945    0.379780    8.930992 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.421945    0.000020    8.931012 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.931012   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299762   25.299761 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237989    0.000000   25.299761 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049763   clock uncertainty
                                  0.000000   25.049763   clock reconvergence pessimism
                                 -0.074634   24.975128   library setup time
                                             24.975128   data required time
---------------------------------------------------------------------------------------------
                                             24.975128   data required time
                                             -8.931012   data arrival time
---------------------------------------------------------------------------------------------
                                             16.044115   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.969950    0.619218    7.500357 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.969950    0.000204    7.500561 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021944    0.548992    0.375845    7.876406 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.548992    0.000115    7.876522 v _1347_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.010343    0.501710    0.387246    8.263767 ^ _1347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0738_ (net)
                      0.501710    0.000016    8.263783 ^ _1348_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004073    0.897659    0.168430    8.432214 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.897659    0.000000    8.432215 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003926    0.418514    0.377026    8.809239 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.418514    0.000015    8.809255 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.809255   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299640   25.299639 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237982    0.000000   25.299639 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049639   clock uncertainty
                                  0.000000   25.049639   clock reconvergence pessimism
                                 -0.074488   24.975151   library setup time
                                             24.975151   data required time
---------------------------------------------------------------------------------------------
                                             24.975151   data required time
                                             -8.809255   data arrival time
---------------------------------------------------------------------------------------------
                                             16.165895   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000140    7.949396 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003287    0.486835    0.528238    8.477633 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.486835    0.000008    8.477642 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.477642   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291935   25.291935 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237624    0.000000   25.291935 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041935   clock uncertainty
                                  0.000000   25.041935   clock reconvergence pessimism
                                 -0.077392   24.964542   library setup time
                                             24.964542   data required time
---------------------------------------------------------------------------------------------
                                             24.964542   data required time
                                             -8.477642   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486900   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000152    7.949408 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003047    0.477382    0.520774    8.470181 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.477382    0.000006    8.470187 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.470187   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291621   25.291620 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237613    0.000000   25.291620 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041620   clock uncertainty
                                  0.000000   25.041620   clock reconvergence pessimism
                                 -0.076991   24.964630   library setup time
                                             24.964630   data required time
---------------------------------------------------------------------------------------------
                                             24.964630   data required time
                                             -8.470187   data arrival time
---------------------------------------------------------------------------------------------
                                             16.494444   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.743587    0.601828    3.657176 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.743587    0.000020    3.657196 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.451182    0.322022    3.979218 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.451182    0.000064    3.979281 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.683216    0.502574    4.481856 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.683216    0.000072    4.481928 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.498134    0.369975    4.851903 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.498134    0.000103    4.852006 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.986273    0.717995    5.570002 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.986273    0.000103    5.570104 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.502997    0.291652    5.861756 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.502997    0.000034    5.861789 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.417579    0.375031    6.236821 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.417579    0.000073    6.236893 ^ _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.441593    0.273589    6.510482 v _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.441593    0.000363    6.510845 v _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.740391    0.547092    7.057938 ^ _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.740391    0.000258    7.058196 ^ _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.430052    0.313976    7.372172 v _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.430052    0.000204    7.372377 v _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021944    0.803404    0.569139    7.941515 ^ _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.803404    0.000078    7.941593 ^ _1343_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004096    0.898101    0.179161    8.120754 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.898101    0.000000    8.120755 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002777    0.390499    0.354628    8.475384 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.390499    0.000003    8.475386 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.475386   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299531   25.299530 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237975    0.000000   25.299530 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049532   clock uncertainty
                                  0.000000   25.049532   clock reconvergence pessimism
                                 -0.073300   24.976231   library setup time
                                             24.976231   data required time
---------------------------------------------------------------------------------------------
                                             24.976231   data required time
                                             -8.475386   data arrival time
---------------------------------------------------------------------------------------------
                                             16.500845   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000030    7.949286 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002394    0.451657    0.500458    8.449744 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.451657    0.000000    8.449744 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.449744   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291420   25.291420 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237606    0.000000   25.291420 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041420   clock uncertainty
                                  0.000000   25.041420   clock reconvergence pessimism
                                 -0.075899   24.965521   library setup time
                                             24.965521   data required time
---------------------------------------------------------------------------------------------
                                             24.965521   data required time
                                             -8.449744   data arrival time
---------------------------------------------------------------------------------------------
                                             16.515776   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.019405    0.781207    0.564089    7.445227 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0707_ (net)
                      0.781207    0.000041    7.445268 ^ _1325_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.010833    0.465429    0.270707    7.715976 v _1325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0719_ (net)
                      0.465429    0.000067    7.716042 v _1328_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004711    0.349934    0.272576    7.988618 ^ _1328_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0722_ (net)
                      0.349934    0.000003    7.988621 ^ _1330_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004545    0.775127    0.118430    8.107050 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.775127    0.000004    8.107055 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003357    0.324184    0.283022    8.390078 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.324184    0.000008    8.390085 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.390085   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298586   25.298586 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237923    0.000000   25.298586 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048586   clock uncertainty
                                  0.000000   25.048586   clock reconvergence pessimism
                                 -0.070275   24.978312   library setup time
                                             24.978312   data required time
---------------------------------------------------------------------------------------------
                                             24.978312   data required time
                                             -8.390085   data arrival time
---------------------------------------------------------------------------------------------
                                             16.588226   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000107    7.949362 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003128    0.378652    0.427542    8.376904 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.378652    0.000006    8.376911 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.376911   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291951   25.291950 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237625    0.000000   25.291950 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041952   clock uncertainty
                                  0.000000   25.041952   clock reconvergence pessimism
                                 -0.072801   24.969149   library setup time
                                             24.969149   data required time
---------------------------------------------------------------------------------------------
                                             24.969149   data required time
                                             -8.376911   data arrival time
---------------------------------------------------------------------------------------------
                                             16.592239   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000070    7.949326 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002782    0.368389    0.418636    8.367962 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.368389    0.000004    8.367966 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.367966   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.292845   25.292845 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237658    0.000000   25.292845 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.042845   clock uncertainty
                                  0.000000   25.042845   clock reconvergence pessimism
                                 -0.072365   24.970480   library setup time
                                             24.970480   data required time
---------------------------------------------------------------------------------------------
                                             24.970480   data required time
                                             -8.367966   data arrival time
---------------------------------------------------------------------------------------------
                                             16.602514   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000016    7.949272 v _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002842    0.461436    0.409763    8.359035 ^ _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.461436    0.000004    8.359039 ^ _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.359039   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291472   25.291471 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000   25.291471 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041471   clock uncertainty
                                  0.000000   25.041471   clock reconvergence pessimism
                                 -0.076314   24.965158   library setup time
                                             24.965158   data required time
---------------------------------------------------------------------------------------------
                                             24.965158   data required time
                                             -8.359039   data arrival time
---------------------------------------------------------------------------------------------
                                             16.606119   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755113    7.555113 ^ rst_n (in)
                                                         rst_n (net)
                      4.770487    0.000000    7.555113 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009056    0.921629    0.160243    7.715356 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.921629    0.000009    7.715365 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004311    0.432362    0.388519    8.103885 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.432362    0.000020    8.103905 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.103905   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.293453   25.293451 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237681    0.000000   25.293451 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.043453   clock uncertainty
                                  0.000000   25.043453   clock reconvergence pessimism
                                 -0.075080   24.968372   library setup time
                                             24.968372   data required time
---------------------------------------------------------------------------------------------
                                             24.968372   data required time
                                             -8.103905   data arrival time
---------------------------------------------------------------------------------------------
                                             16.864470   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755113    7.555113 ^ rst_n (in)
                                                         rst_n (net)
                      4.770487    0.000000    7.555113 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009056    0.921629    0.160243    7.715356 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.921629    0.000008    7.715364 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003668    0.416702    0.375848    8.091212 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.416702    0.000012    8.091224 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.091224   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291518   25.291517 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000   25.291517 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041517   clock uncertainty
                                  0.000000   25.041517   clock reconvergence pessimism
                                 -0.074416   24.967100   library setup time
                                             24.967100   data required time
---------------------------------------------------------------------------------------------
                                             24.967100   data required time
                                             -8.091224   data arrival time
---------------------------------------------------------------------------------------------
                                             16.875877   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755126    7.555127 ^ rst_n (in)
                                                         rst_n (net)
                      4.770488    0.000000    7.555127 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004622    0.887334    0.167764    7.722891 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.887334    0.000006    7.722897 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002983    0.336437    0.293077    8.015974 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.336437    0.000005    8.015979 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.015979   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294556   25.294556 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237727    0.000000   25.294556 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044556   clock uncertainty
                                  0.000000   25.044556   clock reconvergence pessimism
                                 -0.071009   24.973547   library setup time
                                             24.973547   data required time
---------------------------------------------------------------------------------------------
                                             24.973547   data required time
                                             -8.015979   data arrival time
---------------------------------------------------------------------------------------------
                                             16.957569   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.019405    0.781207    0.564089    7.445227 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0707_ (net)
                      0.781207    0.000030    7.445257 ^ _1313_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004099    0.898149    0.178817    7.624074 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.898149    0.000000    7.624075 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003761    0.414565    0.373875    7.997950 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.414565    0.000012    7.997962 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.997962   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298529   25.298529 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237920    0.000000   25.298529 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048529   clock uncertainty
                                  0.000000   25.048529   clock reconvergence pessimism
                                 -0.074322   24.974209   library setup time
                                             24.974209   data required time
---------------------------------------------------------------------------------------------
                                             24.974209   data required time
                                             -7.997962   data arrival time
---------------------------------------------------------------------------------------------
                                             16.976244   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752771    7.552771 ^ rst_n (in)
                                                         rst_n (net)
                      4.770466    0.000000    7.552771 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003095    0.213596    0.419437    7.972208 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.213596    0.000007    7.972215 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.972215   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.287496   25.287495 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237494    0.000000   25.287495 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.037497   clock uncertainty
                                  0.000000   25.037497   clock reconvergence pessimism
                                 -0.059468   24.978027   library setup time
                                             24.978027   data required time
---------------------------------------------------------------------------------------------
                                             24.978027   data required time
                                             -7.972215   data arrival time
---------------------------------------------------------------------------------------------
                                             17.005812   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752986    7.552986 ^ rst_n (in)
                                                         rst_n (net)
                      4.770468    0.000000    7.552986 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003107    0.213773    0.419596    7.972582 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.213773    0.000008    7.972590 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.972590   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290943   25.290941 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000   25.290941 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040943   clock uncertainty
                                  0.000000   25.040943   clock reconvergence pessimism
                                 -0.059484   24.981457   library setup time
                                             24.981457   data required time
---------------------------------------------------------------------------------------------
                                             24.981457   data required time
                                             -7.972590   data arrival time
---------------------------------------------------------------------------------------------
                                             17.008867   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752797    7.552797 ^ rst_n (in)
                                                         rst_n (net)
                      4.770466    0.000000    7.552797 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002653    0.207386    0.413821    7.966618 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.207386    0.000003    7.966620 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.966620   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.284569   25.284569 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237439    0.000000   25.284569 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.034569   clock uncertainty
                                  0.000000   25.034569   clock reconvergence pessimism
                                 -0.058862   24.975708   library setup time
                                             24.975708   data required time
---------------------------------------------------------------------------------------------
                                             24.975708   data required time
                                             -7.966620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.009087   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752900    7.552900 ^ rst_n (in)
                                                         rst_n (net)
                      4.770467    0.000000    7.552900 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002787    0.209272    0.415526    7.968426 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.209272    0.000004    7.968430 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.968430   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289191   25.289190 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237537    0.000000   25.289190 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039190   clock uncertainty
                                  0.000000   25.039190   clock reconvergence pessimism
                                 -0.059045   24.980146   library setup time
                                             24.980146   data required time
---------------------------------------------------------------------------------------------
                                             24.980146   data required time
                                             -7.968430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.011717   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752986    7.552986 ^ rst_n (in)
                                                         rst_n (net)
                      4.770468    0.000000    7.552986 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002436    0.203832    0.410447    7.963433 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.203832    0.000000    7.963433 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.963433   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290932   25.290932 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000   25.290932 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040932   clock uncertainty
                                  0.000000   25.040932   clock reconvergence pessimism
                                 -0.058512   24.982418   library setup time
                                             24.982418   data required time
---------------------------------------------------------------------------------------------
                                             24.982418   data required time
                                             -7.963433   data arrival time
---------------------------------------------------------------------------------------------
                                             17.018986   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.750181    7.550181 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.550181 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004179    0.762128    0.020679    7.570860 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.762128    0.000003    7.570863 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003838    0.390952    0.353232    7.924095 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.390952    0.000014    7.924109 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.924109   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296527   25.296526 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237817    0.000000   25.296526 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046528   clock uncertainty
                                  0.000000   25.046528   clock reconvergence pessimism
                                 -0.073321   24.973206   library setup time
                                             24.973206   data required time
---------------------------------------------------------------------------------------------
                                             24.973206   data required time
                                             -7.924109   data arrival time
---------------------------------------------------------------------------------------------
                                             17.049097   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.750401    7.550401 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.550401 ^ _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004050    0.897200   -0.014914    7.535487 v _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.897200    0.000000    7.535488 v _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003749    0.414104    0.373494    7.908982 ^ _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.414104    0.000013    7.908996 ^ _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.908996   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296577   25.296576 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237819    0.000000   25.296576 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046577   clock uncertainty
                                  0.000000   25.046577   clock reconvergence pessimism
                                 -0.074303   24.972275   library setup time
                                             24.972275   data required time
---------------------------------------------------------------------------------------------
                                             24.972275   data required time
                                             -7.908996   data arrival time
---------------------------------------------------------------------------------------------
                                             17.063280   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.749465    7.549465 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.549465 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004020    0.896639   -0.015636    7.533829 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.896639    0.000000    7.533829 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003552    0.409171    0.369545    7.903374 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.409171    0.000011    7.903385 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.903385   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295017   25.295017 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237747    0.000000   25.295017 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045017   clock uncertainty
                                  0.000000   25.045017   clock reconvergence pessimism
                                 -0.074095   24.970922   library setup time
                                             24.970922   data required time
---------------------------------------------------------------------------------------------
                                             24.970922   data required time
                                             -7.903385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.067537   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752793    7.552794 ^ rst_n (in)
                                                         rst_n (net)
                      4.770466    0.000000    7.552794 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004023    0.896683   -0.015586    7.537208 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.896683    0.000000    7.537208 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002916    0.393612    0.357112    7.894319 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.393612    0.000004    7.894324 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.894324   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.286512   25.286510 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000   25.286510 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.036512   clock uncertainty
                                  0.000000   25.036512   clock reconvergence pessimism
                                 -0.073438   24.963074   library setup time
                                             24.963074   data required time
---------------------------------------------------------------------------------------------
                                             24.963074   data required time
                                             -7.894324   data arrival time
---------------------------------------------------------------------------------------------
                                             17.068750   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752377    7.552377 ^ rst_n (in)
                                                         rst_n (net)
                      4.770463    0.000000    7.552377 ^ _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004094    0.898054   -0.013819    7.538558 v _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.898054    0.000002    7.538559 v _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002892    0.393284    0.356855    7.895414 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.393284    0.000004    7.895419 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.895419   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.287695   25.287695 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237499    0.000000   25.287695 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.037695   clock uncertainty
                                  0.000000   25.037695   clock reconvergence pessimism
                                 -0.073424   24.964272   library setup time
                                             24.964272   data required time
---------------------------------------------------------------------------------------------
                                             24.964272   data required time
                                             -7.895419   data arrival time
---------------------------------------------------------------------------------------------
                                             17.068853   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752677    7.552677 ^ rst_n (in)
                                                         rst_n (net)
                      4.770465    0.000000    7.552677 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004066    0.897519   -0.014509    7.538167 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.897519    0.000000    7.538168 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002825    0.391563    0.355477    7.893646 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.391563    0.000004    7.893650 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.893650   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.286493   25.286491 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000   25.286491 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.036493   clock uncertainty
                                  0.000000   25.036493   clock reconvergence pessimism
                                 -0.073351   24.963142   library setup time
                                             24.963142   data required time
---------------------------------------------------------------------------------------------
                                             24.963142   data required time
                                             -7.893650   data arrival time
---------------------------------------------------------------------------------------------
                                             17.069492   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.750755    7.550755 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.550755 ^ _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004058    0.897356   -0.014714    7.536040 v _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.897356    0.000000    7.536041 v _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003301    0.403154    0.364743    7.900784 ^ _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.403154    0.000008    7.900792 ^ _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.900792   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296595   25.296595 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237820    0.000000   25.296595 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046595   clock uncertainty
                                  0.000000   25.046595   clock reconvergence pessimism
                                 -0.073839   24.972757   library setup time
                                             24.972757   data required time
---------------------------------------------------------------------------------------------
                                             24.972757   data required time
                                             -7.900792   data arrival time
---------------------------------------------------------------------------------------------
                                             17.071966   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755130    7.555130 ^ rst_n (in)
                                                         rst_n (net)
                      4.770488    0.000000    7.555130 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004203    0.900158   -0.011117    7.544013 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.900158    0.000003    7.544015 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002610    0.386810    0.351680    7.895695 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.386810    0.000002    7.895697 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.895697   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291053   25.291052 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237594    0.000000   25.291052 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041052   clock uncertainty
                                  0.000000   25.041052   clock reconvergence pessimism
                                 -0.073148   24.967903   library setup time
                                             24.967903   data required time
---------------------------------------------------------------------------------------------
                                             24.967903   data required time
                                             -7.895697   data arrival time
---------------------------------------------------------------------------------------------
                                             17.072206   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752528    7.552528 ^ rst_n (in)
                                                         rst_n (net)
                      4.770464    0.000000    7.552528 ^ _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004086    0.897908   -0.014008    7.538519 v _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.897908    0.000000    7.538520 v _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002582    0.385683    0.350776    7.889297 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.385683    0.000002    7.889298 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.889298   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.287868   25.287867 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237503    0.000000   25.287867 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.037868   clock uncertainty
                                  0.000000   25.037868   clock reconvergence pessimism
                                 -0.073101   24.964767   library setup time
                                             24.964767   data required time
---------------------------------------------------------------------------------------------
                                             24.964767   data required time
                                             -7.889298   data arrival time
---------------------------------------------------------------------------------------------
                                             17.075468   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.748842    7.548842 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.548842 ^ _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004050    0.897206   -0.014907    7.533935 v _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.897206    0.000000    7.533936 v _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002986    0.395427    0.358565    7.892500 ^ _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.395427    0.000005    7.892506 ^ _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.892506   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294133   25.294132 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237709    0.000000   25.294132 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044132   clock uncertainty
                                  0.000000   25.044132   clock reconvergence pessimism
                                 -0.073512   24.970619   library setup time
                                             24.970619   data required time
---------------------------------------------------------------------------------------------
                                             24.970619   data required time
                                             -7.892506   data arrival time
---------------------------------------------------------------------------------------------
                                             17.078115   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.751978    7.551978 ^ rst_n (in)
                                                         rst_n (net)
                      4.770461    0.000000    7.551978 ^ _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004094    0.898049   -0.013826    7.538152 v _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.898049    0.000000    7.538153 v _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002507    0.383890    0.349343    7.887496 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.383890    0.000000    7.887496 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.887496   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.288818   25.288816 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237527    0.000000   25.288816 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.038818   clock uncertainty
                                  0.000000   25.038818   clock reconvergence pessimism
                                 -0.073025   24.965794   library setup time
                                             24.965794   data required time
---------------------------------------------------------------------------------------------
                                             24.965794   data required time
                                             -7.887496   data arrival time
---------------------------------------------------------------------------------------------
                                             17.078297   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.750116    7.550117 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.550117 ^ _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004157    0.899274   -0.012244    7.537873 v _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.899274    0.000002    7.537875 v _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002495    0.383819    0.349286    7.887160 ^ _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.383819    0.000000    7.887161 ^ _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.887161   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.292444   25.292442 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237643    0.000000   25.292442 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.042444   clock uncertainty
                                  0.000000   25.042444   clock reconvergence pessimism
                                 -0.073020   24.969423   library setup time
                                             24.969423   data required time
---------------------------------------------------------------------------------------------
                                             24.969423   data required time
                                             -7.887161   data arrival time
---------------------------------------------------------------------------------------------
                                             17.082262   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.748258    7.548258 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.548258 ^ _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004073    0.897656   -0.014328    7.533930 v _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.897656    0.000000    7.533931 v _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002536    0.384511    0.349839    7.883770 ^ _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.384511    0.000000    7.883771 ^ _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.883771   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.293360   25.293360 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237678    0.000000   25.293360 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.043360   clock uncertainty
                                  0.000000   25.043360   clock reconvergence pessimism
                                 -0.073049   24.970310   library setup time
                                             24.970310   data required time
---------------------------------------------------------------------------------------------
                                             24.970310   data required time
                                             -7.883771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.086538   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.749009    7.549009 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.549009 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.774943    0.031720    7.580729 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.774943    0.000004    7.580734 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002626    0.306475    0.268163    7.848897 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.306475    0.000002    7.848898 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.848898   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.293357   25.293356 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000   25.293356 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.043356   clock uncertainty
                                  0.000000   25.043356   clock reconvergence pessimism
                                 -0.068547   24.974810   library setup time
                                             24.974810   data required time
---------------------------------------------------------------------------------------------
                                             24.974810   data required time
                                             -7.848898   data arrival time
---------------------------------------------------------------------------------------------
                                             17.125912   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755153    7.555153 ^ rst_n (in)
                                                         rst_n (net)
                      4.770488    0.000000    7.555153 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004283    0.901694   -0.009140    7.546013 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.901694    0.000000    7.546014 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002571    0.329006    0.286609    7.832623 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.329006    0.000002    7.832624 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.832624   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291237   25.291237 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000   25.291237 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041237   clock uncertainty
                                  0.000000   25.041237   clock reconvergence pessimism
                                 -0.070695   24.970541   library setup time
                                             24.970541   data required time
---------------------------------------------------------------------------------------------
                                             24.970541   data required time
                                             -7.832624   data arrival time
---------------------------------------------------------------------------------------------
                                             17.137918   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752732    7.552732 ^ rst_n (in)
                                                         rst_n (net)
                      4.770466    0.000000    7.552732 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002590    0.184738    0.246737    7.799469 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.184738    0.000002    7.799470 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.799470   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.286644   25.286642 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237476    0.000000   25.286642 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.036644   clock uncertainty
                                  0.000000   25.036644   clock reconvergence pessimism
                                 -0.077640   24.959005   library setup time
                                             24.959005   data required time
---------------------------------------------------------------------------------------------
                                             24.959005   data required time
                                             -7.799470   data arrival time
---------------------------------------------------------------------------------------------
                                             17.159533   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.749277    7.549277 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.549277 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002828    0.186862    0.248361    7.797638 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.186862    0.000004    7.797643 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.797643   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295007   25.295006 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237746    0.000000   25.295006 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045008   clock uncertainty
                                  0.000000   25.045008   clock reconvergence pessimism
                                 -0.078316   24.966690   library setup time
                                             24.966690   data required time
---------------------------------------------------------------------------------------------
                                             24.966690   data required time
                                             -7.797643   data arrival time
---------------------------------------------------------------------------------------------
                                             17.169046   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.754385    7.554385 ^ rst_n (in)
                                                         rst_n (net)
                      4.770480    0.000000    7.554385 ^ _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005317    0.921132    0.015104    7.569489 v _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.921132    0.000020    7.569510 v _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002757    0.246456    0.209496    7.779005 ^ _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.246456    0.000004    7.779009 ^ _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.779009   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290069   25.290068 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237563    0.000000   25.290068 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040068   clock uncertainty
                                  0.000000   25.040068   clock reconvergence pessimism
                                 -0.062680   24.977388   library setup time
                                             24.977388   data required time
---------------------------------------------------------------------------------------------
                                             24.977388   data required time
                                             -7.779009   data arrival time
---------------------------------------------------------------------------------------------
                                             17.198378   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
    45    0.295027    2.849700    1.743479    6.543479 v rst_n (in)
                                                         rst_n (net)
                      2.849774    0.000000    6.543479 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.543479   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291506   25.291504 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000   25.291504 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041506   clock uncertainty
                                  0.000000   25.041506   clock reconvergence pessimism
                                 -0.978025   24.063480   library setup time
                                             24.063480   data required time
---------------------------------------------------------------------------------------------
                                             24.063480   data required time
                                             -6.543479   data arrival time
---------------------------------------------------------------------------------------------
                                             17.520002   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004489   19.652454 ^ _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.005256    2.407632    0.279693   19.932148 v _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      2.407632    0.000018   19.932165 v _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002547    0.955013    0.546724   20.478888 ^ _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.955013    0.000002   20.478889 ^ _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.478889   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298494   25.298492 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000   25.298492 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048494   clock uncertainty
                                  0.000000   25.048494   clock reconvergence pessimism
                                 -0.084441   24.964052   library setup time
                                             24.964052   data required time
---------------------------------------------------------------------------------------------
                                             24.964052   data required time
                                            -20.478889   data arrival time
---------------------------------------------------------------------------------------------
                                              4.485163   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_1805_/ZN                               3.000000   10.135262   -7.135262 (VIOLATED)
_1806_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1817_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1825_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1833_/C1                               3.000000   10.135262   -7.135262 (VIOLATED)
_1840_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1850_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1857_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1870_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1879_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1887_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1893_/B1                               3.000000   10.135262   -7.135262 (VIOLATED)
_1904_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1910_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1922_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1930_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1944_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1950_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1961_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1969_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1978_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1985_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_1993_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2000_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2032_/S                                3.000000   10.135262   -7.135262 (VIOLATED)
_2039_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2044_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2051_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2056_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2067_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2073_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2081_/B2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2088_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2096_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2101_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2112_/B2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2119_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2126_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2130_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2140_/C                                3.000000   10.135262   -7.135262 (VIOLATED)
_2141_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2146_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2157_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2162_/B2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2170_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2177_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2183_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2188_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2199_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2205_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2213_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2219_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2229_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2238_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2245_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2249_/A2                               3.000000   10.135262   -7.135262 (VIOLATED)
_2034_/ZN                               3.000000    6.783732   -3.783732 (VIOLATED)
_2038_/A3                               3.000000    6.783732   -3.783732 (VIOLATED)
_2042_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2043_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2046_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2047_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2059_/B                                3.000000    6.783732   -3.783732 (VIOLATED)
_2061_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2069_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2070_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2072_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2077_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2078_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2083_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2084_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2085_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2086_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2090_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2091_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2098_/A3                               3.000000    6.783732   -3.783732 (VIOLATED)
_2103_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2104_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2108_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2114_/A2                               3.000000    6.783732   -3.783732 (VIOLATED)
_2135_/B1                               3.000000    6.783732   -3.783732 (VIOLATED)
_1230_/A1                               3.000000    5.765700   -2.765700 (VIOLATED)
_1762_/A1                               3.000000    5.765697   -2.765697 (VIOLATED)
_1764_/A1                               3.000000    5.765698   -2.765698 (VIOLATED)
_1767_/A1                               3.000000    5.765700   -2.765701 (VIOLATED)
_1770_/A1                               3.000000    5.765701   -2.765701 (VIOLATED)
_1759_/A1                               3.000000    5.765692   -2.765692 (VIOLATED)
_1763_/A1                               3.000000    5.765695   -2.765695 (VIOLATED)
_1757_/A1                               3.000000    5.765688   -2.765688 (VIOLATED)
_1758_/A1                               3.000000    5.765687   -2.765687 (VIOLATED)
_1807_/A1                               3.000000    5.765687   -2.765687 (VIOLATED)
_1818_/A1                               3.000000    5.765687   -2.765687 (VIOLATED)
_1755_/A1                               3.000000    5.765682   -2.765682 (VIOLATED)
_1197_/A1                               3.000000    5.765676   -2.765677 (VIOLATED)
_1198_/B                                3.000000    5.765677   -2.765677 (VIOLATED)
_1202_/A1                               3.000000    5.765676   -2.765676 (VIOLATED)
_1754_/B                                3.000000    5.765678   -2.765678 (VIOLATED)
_1756_/A1                               3.000000    5.765680   -2.765680 (VIOLATED)
_1776_/A1                               3.000000    5.765678   -2.765678 (VIOLATED)
_1269_/A1                               3.000000    5.765673   -2.765673 (VIOLATED)
_1824_/A1                               3.000000    5.765672   -2.765672 (VIOLATED)
_2003_/A1                               3.000000    5.765672   -2.765672 (VIOLATED)
_2081_/A1                               3.000000    5.765673   -2.765673 (VIOLATED)
_2112_/A1                               3.000000    5.765670   -2.765671 (VIOLATED)
_1304_/A1                               3.000000    5.765666   -2.765666 (VIOLATED)
_1833_/A1                               3.000000    5.765666   -2.765666 (VIOLATED)
_1839_/A1                               3.000000    5.765668   -2.765669 (VIOLATED)
_1851_/A1                               3.000000    5.765667   -2.765667 (VIOLATED)
_1856_/A1                               3.000000    5.765665   -2.765665 (VIOLATED)
_1203_/B                                3.000000    5.765661   -2.765661 (VIOLATED)
_1871_/A1                               3.000000    5.765663   -2.765663 (VIOLATED)
_2139_/A1                               3.000000    5.765662   -2.765662 (VIOLATED)
_2140_/A1                               3.000000    5.765662   -2.765662 (VIOLATED)
_1319_/A1                               3.000000    5.765657   -2.765658 (VIOLATED)
_1805_/A1                               3.000000    5.765656   -2.765657 (VIOLATED)
_1878_/A1                               3.000000    5.765659   -2.765659 (VIOLATED)
_1888_/A1                               3.000000    5.765655   -2.765655 (VIOLATED)
_1336_/A1                               3.000000    5.765650   -2.765651 (VIOLATED)
_1903_/A1                               3.000000    5.765651   -2.765651 (VIOLATED)
_1911_/A1                               3.000000    5.765651   -2.765651 (VIOLATED)
_2023_/C                                3.000000    5.765645   -2.765645 (VIOLATED)
_2162_/A1                               3.000000    5.765647   -2.765647 (VIOLATED)
_2251_/A1                               3.000000    5.765637   -2.765638 (VIOLATED)
_1893_/A1                               3.000000    5.765634   -2.765634 (VIOLATED)
_1999_/A1                               3.000000    5.765636   -2.765637 (VIOLATED)
_1979_/A1                               3.000000    5.765623   -2.765623 (VIOLATED)
_1986_/A1                               3.000000    5.765619   -2.765619 (VIOLATED)
_1994_/A1                               3.000000    5.765622   -2.765622 (VIOLATED)
_1418_/A1                               3.000000    5.765611   -2.765611 (VIOLATED)
_1149_/ZN                               3.000000    5.765582   -2.765582 (VIOLATED)
_1383_/A1                               3.000000    5.765582   -2.765582 (VIOLATED)
_1392_/A1                               3.000000    5.765582   -2.765582 (VIOLATED)
_1399_/A1                               3.000000    5.765582   -2.765582 (VIOLATED)
_1407_/A1                               3.000000    5.765582   -2.765582 (VIOLATED)
_1412_/A1                               3.000000    5.765582   -2.765582 (VIOLATED)
_1923_/A1                               3.000000    5.765582   -2.765582 (VIOLATED)
_1929_/A1                               3.000000    5.765582   -2.765582 (VIOLATED)
_1951_/A1                               3.000000    5.765582   -2.765582 (VIOLATED)
_1962_/A1                               3.000000    5.765582   -2.765582 (VIOLATED)
_1968_/A1                               3.000000    5.765582   -2.765582 (VIOLATED)
_1149_/I                                3.000000    4.770496   -1.770496 (VIOLATED)
_1422_/B                                3.000000    4.770494   -1.770494 (VIOLATED)
_2267_/A1                               3.000000    4.770490   -1.770491 (VIOLATED)
_1778_/A2                               3.000000    4.770489   -1.770489 (VIOLATED)
_2368_/D                                3.000000    4.770490   -1.770490 (VIOLATED)
_1802_/A1                               3.000000    4.770488   -1.770488 (VIOLATED)
_1803_/A1                               3.000000    4.770488   -1.770488 (VIOLATED)
_2014_/B                                3.000000    4.770488   -1.770488 (VIOLATED)
_2018_/B                                3.000000    4.770488   -1.770488 (VIOLATED)
_2025_/A1                               3.000000    4.770487   -1.770487 (VIOLATED)
_2027_/A1                               3.000000    4.770488   -1.770488 (VIOLATED)
_2005_/B                                3.000000    4.770480   -1.770480 (VIOLATED)
_2030_/A2                               3.000000    4.770477   -1.770478 (VIOLATED)
_1760_/A1                               3.000000    4.770470   -1.770470 (VIOLATED)
_1206_/B                                3.000000    4.770465   -1.770466 (VIOLATED)
_1210_/B                                3.000000    4.770466   -1.770466 (VIOLATED)
_1774_/A1                               3.000000    4.770468   -1.770468 (VIOLATED)
_1775_/A1                               3.000000    4.770468   -1.770468 (VIOLATED)
_1215_/B                                3.000000    4.770464   -1.770464 (VIOLATED)
_1943_/A1                               3.000000    4.770465   -1.770466 (VIOLATED)
_1220_/B                                3.000000    4.770463   -1.770463 (VIOLATED)
_1225_/B                                3.000000    4.770461   -1.770461 (VIOLATED)
_1343_/B                                3.000000    4.770462   -1.770462 (VIOLATED)
_1348_/B                                3.000000    4.770463   -1.770463 (VIOLATED)
_1357_/B                                3.000000    4.770463   -1.770463 (VIOLATED)
_1364_/A1                               3.000000    4.770464   -1.770464 (VIOLATED)
_1376_/A1                               3.000000    4.770465   -1.770465 (VIOLATED)
_1777_/S                                3.000000    4.770466   -1.770466 (VIOLATED)
_1796_/A1                               3.000000    4.770466   -1.770466 (VIOLATED)
_1797_/A1                               3.000000    4.770466   -1.770466 (VIOLATED)
_1798_/A1                               3.000000    4.770467   -1.770467 (VIOLATED)
_1330_/A1                               3.000000    4.770459   -1.770459 (VIOLATED)
rst_n                                   3.000000    4.770444   -1.770444 (VIOLATED)
_1236_/B                                3.000000    4.770444   -1.770444 (VIOLATED)
_1243_/A1                               3.000000    4.770444   -1.770444 (VIOLATED)
_1249_/B                                3.000000    4.770444   -1.770444 (VIOLATED)
_1254_/B                                3.000000    4.770444   -1.770444 (VIOLATED)
_1263_/B                                3.000000    4.770444   -1.770444 (VIOLATED)
_1281_/A1                               3.000000    4.770444   -1.770444 (VIOLATED)
_1286_/B                                3.000000    4.770444   -1.770444 (VIOLATED)
_1296_/B                                3.000000    4.770444   -1.770444 (VIOLATED)
_1313_/B                                3.000000    4.770444   -1.770444 (VIOLATED)
_1765_/A1                               3.000000    4.770444   -1.770444 (VIOLATED)
_1768_/A1                               3.000000    4.770444   -1.770444 (VIOLATED)
_1771_/A1                               3.000000    4.770444   -1.770444 (VIOLATED)
_1773_/S                                3.000000    4.770444   -1.770444 (VIOLATED)
_1895_/A1                               3.000000    4.546889   -1.546889 (VIOLATED)
_1896_/A1                               3.000000    4.546889   -1.546889 (VIOLATED)
_1907_/A1                               3.000000    4.546890   -1.546890 (VIOLATED)
_1913_/B                                3.000000    4.546890   -1.546890 (VIOLATED)
_1916_/A1                               3.000000    4.546889   -1.546889 (VIOLATED)
_1917_/A1                               3.000000    4.546891   -1.546891 (VIOLATED)
_1925_/A1                               3.000000    4.546889   -1.546889 (VIOLATED)
_1146_/I                                3.000000    4.546885   -1.546885 (VIOLATED)
_1891_/A1                               3.000000    4.546886   -1.546887 (VIOLATED)
_1898_/B                                3.000000    4.546887   -1.546888 (VIOLATED)
_1932_/A1                               3.000000    4.546888   -1.546888 (VIOLATED)
_1933_/A1                               3.000000    4.546888   -1.546888 (VIOLATED)
_1938_/A1                               3.000000    4.546889   -1.546889 (VIOLATED)
_1946_/A1                               3.000000    4.546888   -1.546888 (VIOLATED)
_1947_/A1                               3.000000    4.546888   -1.546888 (VIOLATED)
_1971_/A1                               3.000000    4.546886   -1.546886 (VIOLATED)
_1883_/A1                               3.000000    4.546884   -1.546884 (VIOLATED)
_1884_/A1                               3.000000    4.546885   -1.546884 (VIOLATED)
_1982_/A1                               3.000000    4.546885   -1.546886 (VIOLATED)
_1874_/A1                               3.000000    4.546879   -1.546880 (VIOLATED)
_1866_/A1                               3.000000    4.546877   -1.546877 (VIOLATED)
_1881_/B                                3.000000    4.546878   -1.546879 (VIOLATED)
_1810_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1812_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1813_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1827_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1836_/I0                               3.000000    4.546861   -1.546861 (VIOLATED)
_1845_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1847_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1854_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1863_/B                                3.000000    4.546861   -1.546861 (VIOLATED)
_1867_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1955_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1956_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1965_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1966_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1989_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1990_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1991_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_1998_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_2010_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_2013_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_2035_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_2150_/B                                3.000000    4.546861   -1.546861 (VIOLATED)
_2240_/A1                               3.000000    4.546861   -1.546861 (VIOLATED)
_2370_/Q                                3.000000    4.546861   -1.546861 (VIOLATED)
pll_out                                 3.000000    3.991195   -0.991196 (VIOLATED)
_2408_/CLK                              3.000000    3.991195   -0.991195 (VIOLATED)
_2409_/CLK                              3.000000    3.991194   -0.991194 (VIOLATED)
_2410_/CLK                              3.000000    3.991192   -0.991192 (VIOLATED)
_2411_/CLK                              3.000000    3.991190   -0.991190 (VIOLATED)
_1421_/A1                               3.000000    3.991176   -0.991176 (VIOLATED)
_2318_/Q                                3.000000    3.991176   -0.991176 (VIOLATED)
_2319_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2407_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2412_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2413_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2414_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2415_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2416_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2417_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2418_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2419_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2420_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2421_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2422_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2423_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2424_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2425_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2426_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2427_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2428_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2429_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2430_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2431_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2432_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2433_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2434_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2435_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2436_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2437_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2438_/CLK                              3.000000    3.991176   -0.991176 (VIOLATED)
_2149_/ZN                               3.000000    3.896985   -0.896985 (VIOLATED)
_2151_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2160_/A3                               3.000000    3.896985   -0.896985 (VIOLATED)
_2164_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2173_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2174_/A3                               3.000000    3.896985   -0.896985 (VIOLATED)
_2175_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2185_/A3                               3.000000    3.896985   -0.896985 (VIOLATED)
_2186_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2187_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2192_/B                                3.000000    3.896985   -0.896985 (VIOLATED)
_2195_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2197_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2201_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2202_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2203_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2207_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2208_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2215_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2216_/A3                               3.000000    3.896985   -0.896985 (VIOLATED)
_2224_/A2                               3.000000    3.896985   -0.896985 (VIOLATED)
_2171_/A1                               3.000000    3.234787   -0.234788 (VIOLATED)
_2178_/A1                               3.000000    3.234788   -0.234788 (VIOLATED)
_2158_/A1                               3.000000    3.234787   -0.234787 (VIOLATED)
_2163_/A1                               3.000000    3.234786   -0.234786 (VIOLATED)
_1858_/A1                               3.000000    3.234785   -0.234785 (VIOLATED)
_2147_/A1                               3.000000    3.234785   -0.234785 (VIOLATED)
_1931_/A1                               3.000000    3.234784   -0.234784 (VIOLATED)
_2206_/A1                               3.000000    3.234784   -0.234784 (VIOLATED)
_1942_/A1                               3.000000    3.234783   -0.234783 (VIOLATED)
_1880_/A1                               3.000000    3.234782   -0.234783 (VIOLATED)
_1894_/A1                               3.000000    3.234782   -0.234783 (VIOLATED)
_1803_/ZN                               3.000000    3.234772   -0.234772 (VIOLATED)
_1980_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_1987_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2001_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2040_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2045_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2082_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2089_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2113_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2120_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2127_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2220_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2239_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2246_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2250_/A1                               3.000000    3.234772   -0.234772 (VIOLATED)
_2251_/Z                                3.000000    3.039512   -0.039512 (VIOLATED)
_2252_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2253_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2254_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2255_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2256_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2257_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2258_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2259_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2260_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2261_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2262_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2263_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2264_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2265_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2266_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2268_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2269_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2270_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2271_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2272_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2273_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2274_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2275_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2276_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2277_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2278_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2279_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2280_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2281_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2282_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)
_2283_/A2                               3.000000    3.039512   -0.039512 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
sys_clk                                   4    121   -117 (VIOLATED)
_1149_/ZN                                 4     58    -54 (VIOLATED)
_1805_/ZN                                 4     55    -51 (VIOLATED)
rst_n                                     4     45    -41 (VIOLATED)
_2370_/Q                                  4     45    -41 (VIOLATED)
_2318_/Q                                  4     34    -30 (VIOLATED)
_2251_/Z                                  4     31    -27 (VIOLATED)
_1802_/Z                                  4     27    -23 (VIOLATED)
_1803_/ZN                                 4     25    -21 (VIOLATED)
_2034_/ZN                                 4     24    -20 (VIOLATED)
_2149_/ZN                                 4     20    -16 (VIOLATED)
_1146_/ZN                                 4     13     -9 (VIOLATED)
_2286_/Q                                  4     12     -8 (VIOLATED)
_1183_/ZN                                 4     10     -6 (VIOLATED)
_1809_/ZN                                 4     10     -6 (VIOLATED)
_2419_/Q                                  4     10     -6 (VIOLATED)
_2407_/Q                                  4      9     -5 (VIOLATED)
_2420_/Q                                  4      9     -5 (VIOLATED)
_2369_/Q                                  4      8     -4 (VIOLATED)
_2414_/Q                                  4      8     -4 (VIOLATED)
div_val[28]                               4      7     -3 (VIOLATED)
_1447_/Z                                  4      7     -3 (VIOLATED)
_1603_/Z                                  4      7     -3 (VIOLATED)
_2332_/Q                                  4      7     -3 (VIOLATED)
_2368_/Q                                  4      7     -3 (VIOLATED)
_2412_/Q                                  4      7     -3 (VIOLATED)
_2413_/Q                                  4      7     -3 (VIOLATED)
div_val[25]                               4      6     -2 (VIOLATED)
div_val[26]                               4      6     -2 (VIOLATED)
div_val[29]                               4      6     -2 (VIOLATED)
div_val[30]                               4      6     -2 (VIOLATED)
div_val[4]                                4      6     -2 (VIOLATED)
_1175_/ZN                                 4      6     -2 (VIOLATED)
_1596_/Z                                  4      6     -2 (VIOLATED)
_1608_/ZN                                 4      6     -2 (VIOLATED)
_1778_/ZN                                 4      6     -2 (VIOLATED)
_2150_/ZN                                 4      6     -2 (VIOLATED)
_2408_/Q                                  4      6     -2 (VIOLATED)
_2409_/Q                                  4      6     -2 (VIOLATED)
_2417_/Q                                  4      6     -2 (VIOLATED)
_2421_/Q                                  4      6     -2 (VIOLATED)
_2428_/Q                                  4      6     -2 (VIOLATED)
_2429_/Q                                  4      6     -2 (VIOLATED)
_2430_/Q                                  4      6     -2 (VIOLATED)
_2436_/Q                                  4      6     -2 (VIOLATED)
div_val[0]                                4      5        (VIOLATED)
div_val[10]                               4      5        (VIOLATED)
div_val[11]                               4      5        (VIOLATED)
div_val[13]                               4      5        (VIOLATED)
div_val[14]                               4      5        (VIOLATED)
div_val[1]                                4      5        (VIOLATED)
div_val[20]                               4      5        (VIOLATED)
div_val[2]                                4      5        (VIOLATED)
div_val[5]                                4      5        (VIOLATED)
_1154_/ZN                                 4      5        (VIOLATED)
_1168_/ZN                                 4      5        (VIOLATED)
_1182_/ZN                                 4      5        (VIOLATED)
_1306_/Z                                  4      5        (VIOLATED)
_1425_/Z                                  4      5        (VIOLATED)
_1593_/Z                                  4      5        (VIOLATED)
_1810_/ZN                                 4      5        (VIOLATED)
_2331_/Q                                  4      5        (VIOLATED)
_2339_/Q                                  4      5        (VIOLATED)
_2346_/Q                                  4      5        (VIOLATED)
_2371_/Q                                  4      5        (VIOLATED)
_2393_/Q                                  4      5        (VIOLATED)
_2411_/Q                                  4      5        (VIOLATED)
_2418_/Q                                  4      5        (VIOLATED)
_2422_/Q                                  4      5        (VIOLATED)
_2423_/Q                                  4      5        (VIOLATED)
_2433_/Q                                  4      5        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
sys_clk                                 0.200000    0.551140   -0.351140 (VIOLATED)
_1805_/ZN                               0.125100    0.344615   -0.219515 (VIOLATED)
_1149_/ZN                               0.200000    0.366523   -0.166523 (VIOLATED)
rst_n                                   0.200000    0.295027   -0.095027 (VIOLATED)
_2370_/Q                                0.200000    0.281305   -0.081305 (VIOLATED)
_2034_/ZN                               0.084260    0.150373   -0.066113 (VIOLATED)
_2318_/Q                                0.200000    0.246553   -0.046553 (VIOLATED)
_2149_/ZN                               0.125100    0.130156   -0.005056 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 347
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 347
max fanout violation count 71
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 71
max cap violation count 8
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 8
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           5.734256e-03 7.908204e-04 6.102523e-08 6.525138e-03  65.3%
Combinational        2.167933e-03 1.291832e-03 1.342307e-07 3.459900e-03  34.7%
Clock                0.000000e+00 0.000000e+00 2.824977e-08 2.824977e-08   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                7.902188e-03 2.082653e-03 2.235025e-07 9.985064e-03 100.0%
                            79.1%        20.9%         0.0%
Writing metric power__internal__total: 0.00790218822658062
Writing metric power__switching__total: 0.00208265264518559
Writing metric power__leakage__total: 2.2350249651026388e-7
Writing metric power__total: 0.009985064156353474

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: 2.929197856070461
======================= nom_tt_025C_5v00 Corner ===================================

Clock sys_clk
4.470140 source latency _2319_/CLK ^
-1.290942 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
2.929198 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 3.4291979115816136
======================= nom_tt_025C_5v00 Corner ===================================

Clock sys_clk
4.470140 source latency _2319_/CLK ^
-1.290942 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
3.429198 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.5732390280263598
nom_tt_025C_5v00: 0.5732390280263598
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 4.48516259050122
nom_tt_025C_5v00: 4.48516259050122
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.573239
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 14.549170
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: yes
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
1.284568         network latency _2342_/CLK
        4.472592 network latency _2408_/CLK
---------------
1.284568 4.472592 latency
        3.188024 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
3.575525         network latency _2420_/CLK
        3.579797 network latency _2408_/CLK
---------------
3.575525 3.579797 latency
        0.004272 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.806981         network latency _2342_/CLK
        0.822153 network latency _2309_/CLK
---------------
0.806981 0.822153 latency
        0.015172 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 16.83 fmax = 59.40
%OL_END_REPORT
