{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 16:02:52 2019 " "Info: Processing started: Fri Apr 26 16:02:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16_bit_CLA -c 16_bit_CLA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 16_bit_CLA -c 16_bit_CLA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputs_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inputs_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inputs_block-inputs_block_architecture " "Info: Found design unit 1: inputs_block-inputs_block_architecture" {  } { { "inputs_block.vhd" "" { Text "J:/L3 Electronics/VHDL/Submission Docs/CLA/inputs_block.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 inputs_block " "Info: Found entity 1: inputs_block" {  } { { "inputs_block.vhd" "" { Text "J:/L3 Electronics/VHDL/Submission Docs/CLA/inputs_block.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_bit_CLA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16_bit_CLA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16_bit_CLA " "Info: Found entity 1: 16_bit_CLA" {  } { { "16_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookahead_circuitry_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lookahead_circuitry_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lookahead_circuitry_4bit-lookahead_circuitry_4bit_architecture " "Info: Found design unit 1: lookahead_circuitry_4bit-lookahead_circuitry_4bit_architecture" {  } { { "lookahead_circuitry_4bit.vhd" "" { Text "J:/L3 Electronics/VHDL/Submission Docs/CLA/lookahead_circuitry_4bit.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lookahead_circuitry_4bit " "Info: Found entity 1: lookahead_circuitry_4bit" {  } { { "lookahead_circuitry_4bit.vhd" "" { Text "J:/L3 Electronics/VHDL/Submission Docs/CLA/lookahead_circuitry_4bit.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_bit_CLA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4_bit_CLA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_bit_CLA " "Info: Found entity 1: 4_bit_CLA" {  } { { "4_bit_CLA.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/4_bit_CLA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "16_bit_CLA " "Info: Elaborating entity \"16_bit_CLA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_bit_CLA 4_bit_CLA:inst " "Info: Elaborating entity \"4_bit_CLA\" for hierarchy \"4_bit_CLA:inst\"" {  } { { "16_bit_CLA.bdf" "inst" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/16_bit_CLA.bdf" { { 184 48 144 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputs_block 4_bit_CLA:inst\|inputs_block:inst1 " "Info: Elaborating entity \"inputs_block\" for hierarchy \"4_bit_CLA:inst\|inputs_block:inst1\"" {  } { { "4_bit_CLA.bdf" "inst1" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/4_bit_CLA.bdf" { { 8 48 144 104 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookahead_circuitry_4bit 4_bit_CLA:inst\|lookahead_circuitry_4bit:inst7 " "Info: Elaborating entity \"lookahead_circuitry_4bit\" for hierarchy \"4_bit_CLA:inst\|lookahead_circuitry_4bit:inst7\"" {  } { { "4_bit_CLA.bdf" "inst7" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/CLA/4_bit_CLA.bdf" { { 200 456 552 392 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Info: Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Info: Implemented 63 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 16:02:58 2019 " "Info: Processing ended: Fri Apr 26 16:02:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
