////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2020 Ambarella International LP
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected by intellectual
// property rights including, without limitation, U.S. and/or foreign
// copyrights. This Software is also the confidential and proprietary
// information of Ambarella International LP and its licensors. You may not use,
// reproduce, disclose, distribute, modify, or otherwise prepare derivative
// works of this Software or any portion thereof except pursuant to a signed
// license agreement or nondisclosure agreement with Ambarella International LP
// or its authorized affiliates. In the absence of such an agreement, you agree
// to promptly notify and return this Software to Ambarella International LP.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
// IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION;
// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
// OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_8_H
#define flexidag_openseg_prim_split_8_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_8_DAG_NAME 	"flexidag_openseg_prim_split_8"

/* VDG file info */
#define flexidag_openseg_prim_split_8_vdg_name 	"flexidag_openseg_split_8.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_8_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_8_byte_size 	804	/* 0x00000324 */
#define flexidag_openseg_prim_split_8_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_8 VMEM info */
#define flexidag_openseg_prim_split_8_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_8_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_8_VMEM_end 	513372	/* 0x0007d55c */
#define flexidag_openseg_prim_split_8_image_start 	505120	/* 0x0007b520 */
#define flexidag_openseg_prim_split_8_image_size 	9056	/* 0x00002360 */
#define flexidag_openseg_prim_split_8_dagbin_start 	513372	/* 0x0007d55c */

/* flexidag_openseg_prim_split_8 DAG info */
#define flexidag_openseg_prim_split_8_estimated_cycles 	778413
#define flexidag_openseg_prim_split_8_ddi_byte_size 	0	/* 0x00000000 */

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_8' in source file 'pre_split7_flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_8 SMB_input __pvcn_631_ */
#define flexidag_openseg_prim_split_8___pvcn_631__cnngen_demangled_name 	"__pvcn_631_"
#define flexidag_openseg_prim_split_8___pvcn_631__is_constant 	1
#define flexidag_openseg_prim_split_8___pvcn_631__has_init_data 	1
#define flexidag_openseg_prim_split_8___pvcn_631__is_variable_scalar 	0
#define flexidag_openseg_prim_split_8___pvcn_631__is_bitvector 	0
#define flexidag_openseg_prim_split_8___pvcn_631__is_rlz 	0
#define flexidag_openseg_prim_split_8___pvcn_631__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8___pvcn_631__byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_8___pvcn_631__vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_8___pvcn_631__dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_8___pvcn_631__dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_8___pvcn_631__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8___pvcn_631__W 	2408
#define flexidag_openseg_prim_split_8___pvcn_631__H 	1
#define flexidag_openseg_prim_split_8___pvcn_631__D 	1
#define flexidag_openseg_prim_split_8___pvcn_631__P 	1
#define flexidag_openseg_prim_split_8___pvcn_631__data_num_bytes 	1
#define flexidag_openseg_prim_split_8___pvcn_631__denable 	1
#define flexidag_openseg_prim_split_8___pvcn_631__dpitch_num_bytes 	2432
#define flexidag_openseg_prim_split_8___pvcn_631__dram_format 	0
#define flexidag_openseg_prim_split_8___pvcn_631__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_8___pvcn_631__tile_width 	1
#define flexidag_openseg_prim_split_8___pvcn_631__tile_height 	1
#define flexidag_openseg_prim_split_8___pvcn_631__vmem_buffer_num_bytes 	2408
#define flexidag_openseg_prim_split_8___pvcn_631__dram_size_num_bytes 	2432

/* flexidag_openseg_prim_split_8 SMB_input __pvcn_632_ */
#define flexidag_openseg_prim_split_8___pvcn_632__cnngen_demangled_name 	"__pvcn_632_"
#define flexidag_openseg_prim_split_8___pvcn_632__is_constant 	1
#define flexidag_openseg_prim_split_8___pvcn_632__has_init_data 	1
#define flexidag_openseg_prim_split_8___pvcn_632__is_variable_scalar 	0
#define flexidag_openseg_prim_split_8___pvcn_632__is_bitvector 	0
#define flexidag_openseg_prim_split_8___pvcn_632__is_rlz 	0
#define flexidag_openseg_prim_split_8___pvcn_632__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8___pvcn_632__byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_8___pvcn_632__vbase_byte_offset 	44	/* 0x0000002c */
#define flexidag_openseg_prim_split_8___pvcn_632__dbase_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_8___pvcn_632__dpitchm1_byte_offset 	72	/* 0x00000048 */
#define flexidag_openseg_prim_split_8___pvcn_632__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8___pvcn_632__W 	160
#define flexidag_openseg_prim_split_8___pvcn_632__H 	1
#define flexidag_openseg_prim_split_8___pvcn_632__D 	1
#define flexidag_openseg_prim_split_8___pvcn_632__P 	1
#define flexidag_openseg_prim_split_8___pvcn_632__data_num_bytes 	1
#define flexidag_openseg_prim_split_8___pvcn_632__denable 	1
#define flexidag_openseg_prim_split_8___pvcn_632__dpitch_num_bytes 	192
#define flexidag_openseg_prim_split_8___pvcn_632__dram_format 	0
#define flexidag_openseg_prim_split_8___pvcn_632__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_8___pvcn_632__tile_width 	1
#define flexidag_openseg_prim_split_8___pvcn_632__tile_height 	1
#define flexidag_openseg_prim_split_8___pvcn_632__vmem_buffer_num_bytes 	160
#define flexidag_openseg_prim_split_8___pvcn_632__dram_size_num_bytes 	192

/* flexidag_openseg_prim_split_8 SMB_input __pvcn_635_ */
#define flexidag_openseg_prim_split_8___pvcn_635__cnngen_demangled_name 	"__pvcn_635_"
#define flexidag_openseg_prim_split_8___pvcn_635__is_constant 	1
#define flexidag_openseg_prim_split_8___pvcn_635__has_init_data 	1
#define flexidag_openseg_prim_split_8___pvcn_635__is_variable_scalar 	0
#define flexidag_openseg_prim_split_8___pvcn_635__is_bitvector 	0
#define flexidag_openseg_prim_split_8___pvcn_635__is_rlz 	0
#define flexidag_openseg_prim_split_8___pvcn_635__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8___pvcn_635__byte_offset 	80	/* 0x00000050 */
#define flexidag_openseg_prim_split_8___pvcn_635__vbase_byte_offset 	84	/* 0x00000054 */
#define flexidag_openseg_prim_split_8___pvcn_635__dbase_byte_offset 	108	/* 0x0000006c */
#define flexidag_openseg_prim_split_8___pvcn_635__dpitchm1_byte_offset 	112	/* 0x00000070 */
#define flexidag_openseg_prim_split_8___pvcn_635__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8___pvcn_635__W 	1784
#define flexidag_openseg_prim_split_8___pvcn_635__H 	1
#define flexidag_openseg_prim_split_8___pvcn_635__D 	1
#define flexidag_openseg_prim_split_8___pvcn_635__P 	1
#define flexidag_openseg_prim_split_8___pvcn_635__data_num_bytes 	1
#define flexidag_openseg_prim_split_8___pvcn_635__denable 	1
#define flexidag_openseg_prim_split_8___pvcn_635__dpitch_num_bytes 	1792
#define flexidag_openseg_prim_split_8___pvcn_635__dram_format 	0
#define flexidag_openseg_prim_split_8___pvcn_635__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_8___pvcn_635__tile_width 	1
#define flexidag_openseg_prim_split_8___pvcn_635__tile_height 	1
#define flexidag_openseg_prim_split_8___pvcn_635__vmem_buffer_num_bytes 	1784
#define flexidag_openseg_prim_split_8___pvcn_635__dram_size_num_bytes 	1792

/* flexidag_openseg_prim_split_8 SMB_input __pvcn_636_ */
#define flexidag_openseg_prim_split_8___pvcn_636__cnngen_demangled_name 	"__pvcn_636_"
#define flexidag_openseg_prim_split_8___pvcn_636__is_constant 	1
#define flexidag_openseg_prim_split_8___pvcn_636__has_init_data 	1
#define flexidag_openseg_prim_split_8___pvcn_636__is_variable_scalar 	0
#define flexidag_openseg_prim_split_8___pvcn_636__is_bitvector 	0
#define flexidag_openseg_prim_split_8___pvcn_636__is_rlz 	0
#define flexidag_openseg_prim_split_8___pvcn_636__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8___pvcn_636__byte_offset 	120	/* 0x00000078 */
#define flexidag_openseg_prim_split_8___pvcn_636__vbase_byte_offset 	124	/* 0x0000007c */
#define flexidag_openseg_prim_split_8___pvcn_636__dbase_byte_offset 	148	/* 0x00000094 */
#define flexidag_openseg_prim_split_8___pvcn_636__dpitchm1_byte_offset 	152	/* 0x00000098 */
#define flexidag_openseg_prim_split_8___pvcn_636__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8___pvcn_636__W 	96
#define flexidag_openseg_prim_split_8___pvcn_636__H 	1
#define flexidag_openseg_prim_split_8___pvcn_636__D 	1
#define flexidag_openseg_prim_split_8___pvcn_636__P 	1
#define flexidag_openseg_prim_split_8___pvcn_636__data_num_bytes 	1
#define flexidag_openseg_prim_split_8___pvcn_636__denable 	1
#define flexidag_openseg_prim_split_8___pvcn_636__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_8___pvcn_636__dram_format 	0
#define flexidag_openseg_prim_split_8___pvcn_636__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_8___pvcn_636__tile_width 	1
#define flexidag_openseg_prim_split_8___pvcn_636__tile_height 	1
#define flexidag_openseg_prim_split_8___pvcn_636__vmem_buffer_num_bytes 	96
#define flexidag_openseg_prim_split_8___pvcn_636__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_8 SMB_input __pvcn_638_ */
#define flexidag_openseg_prim_split_8___pvcn_638__cnngen_demangled_name 	"__pvcn_638_"
#define flexidag_openseg_prim_split_8___pvcn_638__is_constant 	1
#define flexidag_openseg_prim_split_8___pvcn_638__has_init_data 	1
#define flexidag_openseg_prim_split_8___pvcn_638__is_variable_scalar 	0
#define flexidag_openseg_prim_split_8___pvcn_638__is_bitvector 	0
#define flexidag_openseg_prim_split_8___pvcn_638__is_rlz 	0
#define flexidag_openseg_prim_split_8___pvcn_638__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8___pvcn_638__byte_offset 	160	/* 0x000000a0 */
#define flexidag_openseg_prim_split_8___pvcn_638__vbase_byte_offset 	164	/* 0x000000a4 */
#define flexidag_openseg_prim_split_8___pvcn_638__dbase_byte_offset 	188	/* 0x000000bc */
#define flexidag_openseg_prim_split_8___pvcn_638__dpitchm1_byte_offset 	192	/* 0x000000c0 */
#define flexidag_openseg_prim_split_8___pvcn_638__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8___pvcn_638__W 	1804
#define flexidag_openseg_prim_split_8___pvcn_638__H 	1
#define flexidag_openseg_prim_split_8___pvcn_638__D 	1
#define flexidag_openseg_prim_split_8___pvcn_638__P 	1
#define flexidag_openseg_prim_split_8___pvcn_638__data_num_bytes 	1
#define flexidag_openseg_prim_split_8___pvcn_638__denable 	1
#define flexidag_openseg_prim_split_8___pvcn_638__dpitch_num_bytes 	1856
#define flexidag_openseg_prim_split_8___pvcn_638__dram_format 	0
#define flexidag_openseg_prim_split_8___pvcn_638__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_8___pvcn_638__tile_width 	1
#define flexidag_openseg_prim_split_8___pvcn_638__tile_height 	1
#define flexidag_openseg_prim_split_8___pvcn_638__vmem_buffer_num_bytes 	1804
#define flexidag_openseg_prim_split_8___pvcn_638__dram_size_num_bytes 	1856

/* flexidag_openseg_prim_split_8 SMB_input __pvcn_639_ */
#define flexidag_openseg_prim_split_8___pvcn_639__cnngen_demangled_name 	"__pvcn_639_"
#define flexidag_openseg_prim_split_8___pvcn_639__is_constant 	1
#define flexidag_openseg_prim_split_8___pvcn_639__has_init_data 	1
#define flexidag_openseg_prim_split_8___pvcn_639__is_variable_scalar 	0
#define flexidag_openseg_prim_split_8___pvcn_639__is_bitvector 	0
#define flexidag_openseg_prim_split_8___pvcn_639__is_rlz 	0
#define flexidag_openseg_prim_split_8___pvcn_639__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8___pvcn_639__byte_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_8___pvcn_639__vbase_byte_offset 	204	/* 0x000000cc */
#define flexidag_openseg_prim_split_8___pvcn_639__dbase_byte_offset 	228	/* 0x000000e4 */
#define flexidag_openseg_prim_split_8___pvcn_639__dpitchm1_byte_offset 	232	/* 0x000000e8 */
#define flexidag_openseg_prim_split_8___pvcn_639__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8___pvcn_639__W 	96
#define flexidag_openseg_prim_split_8___pvcn_639__H 	1
#define flexidag_openseg_prim_split_8___pvcn_639__D 	1
#define flexidag_openseg_prim_split_8___pvcn_639__P 	1
#define flexidag_openseg_prim_split_8___pvcn_639__data_num_bytes 	1
#define flexidag_openseg_prim_split_8___pvcn_639__denable 	1
#define flexidag_openseg_prim_split_8___pvcn_639__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_8___pvcn_639__dram_format 	0
#define flexidag_openseg_prim_split_8___pvcn_639__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_8___pvcn_639__tile_width 	1
#define flexidag_openseg_prim_split_8___pvcn_639__tile_height 	1
#define flexidag_openseg_prim_split_8___pvcn_639__vmem_buffer_num_bytes 	96
#define flexidag_openseg_prim_split_8___pvcn_639__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_8 SMB_input __pvcn_642_ */
#define flexidag_openseg_prim_split_8___pvcn_642__cnngen_demangled_name 	"__pvcn_642_"
#define flexidag_openseg_prim_split_8___pvcn_642__is_constant 	1
#define flexidag_openseg_prim_split_8___pvcn_642__has_init_data 	1
#define flexidag_openseg_prim_split_8___pvcn_642__is_variable_scalar 	0
#define flexidag_openseg_prim_split_8___pvcn_642__is_bitvector 	0
#define flexidag_openseg_prim_split_8___pvcn_642__is_rlz 	0
#define flexidag_openseg_prim_split_8___pvcn_642__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8___pvcn_642__byte_offset 	240	/* 0x000000f0 */
#define flexidag_openseg_prim_split_8___pvcn_642__vbase_byte_offset 	244	/* 0x000000f4 */
#define flexidag_openseg_prim_split_8___pvcn_642__dbase_byte_offset 	268	/* 0x0000010c */
#define flexidag_openseg_prim_split_8___pvcn_642__dpitchm1_byte_offset 	272	/* 0x00000110 */
#define flexidag_openseg_prim_split_8___pvcn_642__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8___pvcn_642__W 	1808
#define flexidag_openseg_prim_split_8___pvcn_642__H 	1
#define flexidag_openseg_prim_split_8___pvcn_642__D 	1
#define flexidag_openseg_prim_split_8___pvcn_642__P 	1
#define flexidag_openseg_prim_split_8___pvcn_642__data_num_bytes 	1
#define flexidag_openseg_prim_split_8___pvcn_642__denable 	1
#define flexidag_openseg_prim_split_8___pvcn_642__dpitch_num_bytes 	1856
#define flexidag_openseg_prim_split_8___pvcn_642__dram_format 	0
#define flexidag_openseg_prim_split_8___pvcn_642__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_8___pvcn_642__tile_width 	1
#define flexidag_openseg_prim_split_8___pvcn_642__tile_height 	1
#define flexidag_openseg_prim_split_8___pvcn_642__vmem_buffer_num_bytes 	1808
#define flexidag_openseg_prim_split_8___pvcn_642__dram_size_num_bytes 	1856

/* flexidag_openseg_prim_split_8 SMB_input __pvcn_643_ */
#define flexidag_openseg_prim_split_8___pvcn_643__cnngen_demangled_name 	"__pvcn_643_"
#define flexidag_openseg_prim_split_8___pvcn_643__is_constant 	1
#define flexidag_openseg_prim_split_8___pvcn_643__has_init_data 	1
#define flexidag_openseg_prim_split_8___pvcn_643__is_variable_scalar 	0
#define flexidag_openseg_prim_split_8___pvcn_643__is_bitvector 	0
#define flexidag_openseg_prim_split_8___pvcn_643__is_rlz 	0
#define flexidag_openseg_prim_split_8___pvcn_643__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8___pvcn_643__byte_offset 	280	/* 0x00000118 */
#define flexidag_openseg_prim_split_8___pvcn_643__vbase_byte_offset 	284	/* 0x0000011c */
#define flexidag_openseg_prim_split_8___pvcn_643__dbase_byte_offset 	308	/* 0x00000134 */
#define flexidag_openseg_prim_split_8___pvcn_643__dpitchm1_byte_offset 	312	/* 0x00000138 */
#define flexidag_openseg_prim_split_8___pvcn_643__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8___pvcn_643__W 	96
#define flexidag_openseg_prim_split_8___pvcn_643__H 	1
#define flexidag_openseg_prim_split_8___pvcn_643__D 	1
#define flexidag_openseg_prim_split_8___pvcn_643__P 	1
#define flexidag_openseg_prim_split_8___pvcn_643__data_num_bytes 	1
#define flexidag_openseg_prim_split_8___pvcn_643__denable 	1
#define flexidag_openseg_prim_split_8___pvcn_643__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_8___pvcn_643__dram_format 	0
#define flexidag_openseg_prim_split_8___pvcn_643__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_8___pvcn_643__tile_width 	1
#define flexidag_openseg_prim_split_8___pvcn_643__tile_height 	1
#define flexidag_openseg_prim_split_8___pvcn_643__vmem_buffer_num_bytes 	96
#define flexidag_openseg_prim_split_8___pvcn_643__dram_size_num_bytes 	128

/* flexidag_openseg_prim_split_8 HMB_input PeleeNet__stage_1_dense_block_1__concat______muli___450 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__concat______muli___450"
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_is_main_input_output 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_is_constant 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_has_init_data 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_is_variable_scalar 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_is_bitvector 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_is_rlz 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_byte_offset 	320	/* 0x00000140 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_vbase_byte_offset 	324	/* 0x00000144 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_dbase_byte_offset 	348	/* 0x0000015c */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_dpitchm1_byte_offset 	352	/* 0x00000160 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_vwidth_minus_one_byte_offset 	336	/* 0x00000150 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_vheight_minus_one_byte_offset 	338	/* 0x00000152 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_drotate_bit_offset 	2758	/* 0x00000ac6 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_hflip_bit_offset 	2759	/* 0x00000ac7 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_vflip_bit_offset 	2760	/* 0x00000ac8 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_dflip_bit_offset 	2761	/* 0x00000ac9 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_pflip_bit_offset 	2762	/* 0x00000aca */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_W 	320
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_H 	128
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_D 	96
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_P 	1
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_data_num_bytes 	1
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_denable 	1
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_dram_format 	3
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_tile_width 	4
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_tile_height 	1
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_vmem_buffer_num_bytes 	247296
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_dram_size_num_bytes 	3932160
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_sign 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_datasize 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_expoffset 	5
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_expbits 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_drotate 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_hflip 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_vflip 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_dflip 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_pflip 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_1__concat______muli___450_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_8 HMB_output PeleeNet__stage_1_dense_block_2__concat */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__concat"
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_is_main_input_output 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_is_rlz 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_byte_offset 	360	/* 0x00000168 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_vbase_byte_offset 	364	/* 0x0000016c */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_dbase_byte_offset 	388	/* 0x00000184 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_dpitchm1_byte_offset 	392	/* 0x00000188 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_vwidth_minus_one_byte_offset 	376	/* 0x00000178 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_vheight_minus_one_byte_offset 	378	/* 0x0000017a */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_drotate_bit_offset 	3078	/* 0x00000c06 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_hflip_bit_offset 	3079	/* 0x00000c07 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_vflip_bit_offset 	3080	/* 0x00000c08 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_dflip_bit_offset 	3081	/* 0x00000c09 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_pflip_bit_offset 	3082	/* 0x00000c0a */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_W 	320
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_H 	128
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_D 	128
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_P 	1
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_data_num_bytes 	1
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_denable 	1
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_dram_format 	3
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_tile_width 	4
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_tile_height 	1
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_vmem_buffer_num_bytes 	163840
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_dram_size_num_bytes 	5242880
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_sign 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_datasize 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_expoffset 	5
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_expbits 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_drotate 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_hflip 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_vflip 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_dflip 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_pflip 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__concat_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_8 VCB PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___451___2 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___451___2_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___451___2"
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___451___2_is_bitvector 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___451___2_is_rlz 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___451___2_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___451___2_byte_offset 	432	/* 0x000001b0 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___451___2_vbase_byte_offset 	440	/* 0x000001b8 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm___muli___451___2_vmem_buffer_num_bytes 	30720

/* flexidag_openseg_prim_split_8 VCB PeleeNet__stage_1_dense_block_2__conv_right_0__Relu */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_right_0__Relu"
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_byte_offset 	516	/* 0x00000204 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_vbase_byte_offset 	524	/* 0x0000020c */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_vmem_buffer_num_bytes 	21376

/* flexidag_openseg_prim_split_8 VCB PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	564	/* 0x00000234 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	572	/* 0x0000023c */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	16320

/* flexidag_openseg_prim_split_8 VCB PeleeNet__stage_1_dense_block_2__conv_left_0__Relu */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_left_0__Relu"
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_byte_offset 	668	/* 0x0000029c */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_vbase_byte_offset 	676	/* 0x000002a4 */
#define flexidag_openseg_prim_split_8_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_vmem_buffer_num_bytes 	21376

/* flexidag_openseg_prim_split_8 SMB_output __vas_created_terminate__v0 */
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_cnngen_demangled_name 	"__vas_created_terminate__v0"
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_is_main_input_output 	0
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_is_bitvector 	1
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_is_rlz 	0
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_byte_offset 	728	/* 0x000002d8 */
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_vbase_byte_offset 	732	/* 0x000002dc */
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_W 	256
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_H 	3
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_D 	1
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_P 	1
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_data_num_bytes 	1
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_denable 	0
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_dram_format 	0
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_vp_interleave_mode 	1
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_tile_width 	1
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_tile_height 	1
#define flexidag_openseg_prim_split_8___vas_created_terminate__v0_vmem_buffer_num_bytes 	96


#endif /* flexidag_openseg_prim_split_8_H */
