var group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g =
[
    [ "I2C_INTR_SW_SET_1_REG_s", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#struct_i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g__s", [
      [ "dma_done_rx_sw_set", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#a1a2df8f60336b0778c240cb8b593fd05", null ],
      [ "dma_done_tx_sw_set", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#a6d38bb1f8fb4d8f3a7cd7bce0011bab8", null ],
      [ "txfifo_almost_empty_intr_sw_set", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#a3276c59b3fe67aa263169fb1e09efd00", null ],
      [ "rxfifo_almost_full_intr_sw_set", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#a57821a6e7d7475d5afcc75adccc6c687", null ]
    ] ],
    [ "I2C_INTR_SW_SET_1_u", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#union_i2_c___i_n_t_r___s_w___s_e_t__1__u", [
      [ "I2C_INTR_SW_SET_1_REG_s", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#acdc4fe01f6dc2c6025c09cae293037f1", null ],
      [ "packed_byte", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#a66a996a60b8e114c71e29129d9350dcd", null ],
      [ "packed_hw", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#ae889cbea49cc8723eaaf343202418630", null ],
      [ "packed_w", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#af8a9aec24147f513cde32adf678ecaeb", null ]
    ] ]
];