// Seed: 2755062133
module module_0;
  wor id_1 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input tri0 id_4
);
  logic id_6;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input uwire id_1,
    input wor id_2,
    output wand id_3,
    output wand id_4,
    output tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri id_8
);
  always @(posedge id_8 or posedge -1) $signed(36);
  ;
  assign id_3 = -1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
