Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 58f7a85fa3f344d8ba0d53ba3474df08 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot CPU_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC_SEL_MUX
Compiling module xil_defaultlib.TWO_BITS_FSM
Compiling module xil_defaultlib.LOCAL_PREDICTION
Compiling module xil_defaultlib.GLOBAL_PREDICTION
Compiling module xil_defaultlib.COMPETITION_FSM
Compiling module xil_defaultlib.PREDICT_COMPETITION
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.BRANCH_PREDICTION
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Register(WIDTH=5)
Compiling module xil_defaultlib.Register(WIDTH=1)
Compiling module xil_defaultlib.Register(WIDTH=2)
Compiling module xil_defaultlib.Register(WIDTH=3)
Compiling module xil_defaultlib.Register(WIDTH=4)
Compiling module xil_defaultlib.SEG_REG
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Immediate
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Mux1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.Encoder
Compiling module xil_defaultlib.PC_SEL_GEN
Compiling module xil_defaultlib.Branch_Predict_Update
Compiling module xil_defaultlib.Branch_Default
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.Check_Data_SEL
Compiling module xil_defaultlib.Check_Data_SEL_HZD
Compiling module xil_defaultlib.Check_Data_SEG_SEL
Compiling module xil_defaultlib.Branch_Predict_Analyze
Compiling module xil_defaultlib.CPU
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ROM__dist_mem_gen_v8_0_13_rom
Compiling module xil_defaultlib.ROM__dist_mem_gen_v8_0_13_synth
Compiling module xil_defaultlib.ROM__dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.ROM
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b10,R...
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b10,R...
Compiling module xil_defaultlib.RAM128X1D_UNIQ_BASE_
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.RAM128X1D_HD261
Compiling module xil_defaultlib.RAM128X1D_HD262
Compiling module xil_defaultlib.RAM128X1D_HD263
Compiling module xil_defaultlib.RAM128X1D_HD264
Compiling module xil_defaultlib.RAM128X1D_HD265
Compiling module xil_defaultlib.RAM128X1D_HD266
Compiling module xil_defaultlib.RAM128X1D_HD267
Compiling module xil_defaultlib.RAM128X1D_HD268
Compiling module xil_defaultlib.RAM128X1D_HD269
Compiling module xil_defaultlib.RAM128X1D_HD270
Compiling module xil_defaultlib.RAM128X1D_HD271
Compiling module xil_defaultlib.RAM128X1D_HD272
Compiling module xil_defaultlib.RAM128X1D_HD273
Compiling module xil_defaultlib.RAM128X1D_HD274
Compiling module xil_defaultlib.RAM128X1D_HD275
Compiling module xil_defaultlib.RAM128X1D_HD276
Compiling module xil_defaultlib.RAM128X1D_HD277
Compiling module xil_defaultlib.RAM128X1D_HD278
Compiling module xil_defaultlib.RAM128X1D_HD279
Compiling module xil_defaultlib.RAM128X1D_HD280
Compiling module xil_defaultlib.RAM128X1D_HD281
Compiling module xil_defaultlib.RAM128X1D_HD282
Compiling module xil_defaultlib.RAM128X1D_HD283
Compiling module xil_defaultlib.RAM128X1D_HD284
Compiling module xil_defaultlib.RAM128X1D_HD285
Compiling module xil_defaultlib.RAM128X1D_HD286
Compiling module xil_defaultlib.RAM128X1D_HD287
Compiling module xil_defaultlib.RAM128X1D_HD288
Compiling module xil_defaultlib.RAM128X1D_HD289
Compiling module xil_defaultlib.RAM128X1D_HD290
Compiling module xil_defaultlib.RAM128X1D_HD291
Compiling module xil_defaultlib.RAM128X1D_HD292
Compiling module xil_defaultlib.RAM128X1D_HD293
Compiling module xil_defaultlib.RAM128X1D_HD294
Compiling module xil_defaultlib.RAM128X1D_HD295
Compiling module xil_defaultlib.RAM128X1D_HD296
Compiling module xil_defaultlib.RAM128X1D_HD297
Compiling module xil_defaultlib.RAM128X1D_HD298
Compiling module xil_defaultlib.RAM128X1D_HD299
Compiling module xil_defaultlib.RAM128X1D_HD300
Compiling module xil_defaultlib.RAM128X1D_HD301
Compiling module xil_defaultlib.RAM128X1D_HD302
Compiling module xil_defaultlib.RAM128X1D_HD303
Compiling module xil_defaultlib.RAM128X1D_HD304
Compiling module xil_defaultlib.RAM128X1D_HD305
Compiling module xil_defaultlib.RAM128X1D_HD306
Compiling module xil_defaultlib.RAM128X1D_HD307
Compiling module xil_defaultlib.RAM128X1D_HD308
Compiling module xil_defaultlib.RAM128X1D_HD309
Compiling module xil_defaultlib.RAM128X1D_HD310
Compiling module xil_defaultlib.RAM128X1D_HD311
Compiling module xil_defaultlib.RAM128X1D_HD312
Compiling module xil_defaultlib.RAM128X1D_HD313
Compiling module xil_defaultlib.RAM128X1D_HD314
Compiling module xil_defaultlib.RAM128X1D_HD315
Compiling module xil_defaultlib.RAM128X1D_HD316
Compiling module xil_defaultlib.RAM128X1D_HD317
Compiling module xil_defaultlib.RAM128X1D_HD318
Compiling module xil_defaultlib.RAM128X1D_HD319
Compiling module xil_defaultlib.RAM128X1D_HD320
Compiling module xil_defaultlib.RAM128X1D_HD321
Compiling module xil_defaultlib.RAM128X1D_HD322
Compiling module xil_defaultlib.RAM128X1D_HD323
Compiling module xil_defaultlib.DPRAM__dist_mem_gen_v8_0_13_dpra...
Compiling module xil_defaultlib.DPRAM__dist_mem_gen_v8_0_13_synt...
Compiling module xil_defaultlib.DPRAM__dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.DPRAM
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_time_synth
