{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524247097894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524247097895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 14:58:17 2018 " "Processing started: Fri Apr 20 14:58:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524247097895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524247097895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524247097895 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524247098318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524247098387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524247098387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica21 " "Found entity 1: pratica21" {  } { { "pratica2.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/pratica2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524247098391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524247098391 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "processor.v(123) " "Verilog HDL information at processor.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524247098396 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux processor.v " "Entity \"mux\" obtained from \"processor.v\" instead of from Quartus II megafunction library" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 145 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1524247098398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 6 6 " "Found 6 design units, including 6 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524247098398 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcount " "Found entity 2: upcount" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524247098398 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524247098398 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524247098398 ""} { "Info" "ISGN_ENTITY_NAME" "5 Ula " "Found entity 5: Ula" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524247098398 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux " "Found entity 6: mux" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524247098398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524247098398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Done pratica2.v(27) " "Verilog HDL Implicit Net warning at pratica2.v(27): created implicit net for \"Done\"" {  } { { "pratica2.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/pratica2.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRin processor.v(11) " "Verilog HDL Implicit Net warning at processor.v(11): created implicit net for \"IRin\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Tstep_Q processor.v(13) " "Verilog HDL Implicit Net warning at processor.v(13): created implicit net for \"Tstep_Q\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I processor.v(15) " "Verilog HDL Implicit Net warning at processor.v(15): created implicit net for \"I\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Xreg processor.v(17) " "Verilog HDL Implicit Net warning at processor.v(17): created implicit net for \"Xreg\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yreg processor.v(18) " "Verilog HDL Implicit Net warning at processor.v(18): created implicit net for \"Yreg\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0 processor.v(41) " "Verilog HDL Implicit Net warning at processor.v(41): created implicit net for \"R0\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 processor.v(42) " "Verilog HDL Implicit Net warning at processor.v(42): created implicit net for \"R1\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 processor.v(43) " "Verilog HDL Implicit Net warning at processor.v(43): created implicit net for \"R2\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 processor.v(44) " "Verilog HDL Implicit Net warning at processor.v(44): created implicit net for \"R3\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4 processor.v(45) " "Verilog HDL Implicit Net warning at processor.v(45): created implicit net for \"R4\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 processor.v(46) " "Verilog HDL Implicit Net warning at processor.v(46): created implicit net for \"R5\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6 processor.v(47) " "Verilog HDL Implicit Net warning at processor.v(47): created implicit net for \"R6\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7 processor.v(48) " "Verilog HDL Implicit Net warning at processor.v(48): created implicit net for \"R7\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gin processor.v(50) " "Verilog HDL Implicit Net warning at processor.v(50): created implicit net for \"Gin\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G processor.v(50) " "Verilog HDL Implicit Net warning at processor.v(50): created implicit net for \"G\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusWire processor.v(52) " "Verilog HDL Implicit Net warning at processor.v(52): created implicit net for \"BusWire\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ain processor.v(52) " "Verilog HDL Implicit Net warning at processor.v(52): created implicit net for \"Ain\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098400 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A processor.v(52) " "Verilog HDL Implicit Net warning at processor.v(52): created implicit net for \"A\"" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524247098400 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "IRin processor.v(26) " "Verilog HDL Procedural Assignment error at processor.v(26): object \"IRin\" on left-hand side of assignment must have a variable data type" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1524247098403 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rin processor.v(41) " "Verilog HDL error at processor.v(41): object \"Rin\" is not declared" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524247098403 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rin processor.v(42) " "Verilog HDL error at processor.v(42): object \"Rin\" is not declared" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524247098403 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rin processor.v(43) " "Verilog HDL error at processor.v(43): object \"Rin\" is not declared" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524247098403 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rin processor.v(44) " "Verilog HDL error at processor.v(44): object \"Rin\" is not declared" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 44 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524247098404 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rin processor.v(45) " "Verilog HDL error at processor.v(45): object \"Rin\" is not declared" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524247098404 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rin processor.v(46) " "Verilog HDL error at processor.v(46): object \"Rin\" is not declared" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524247098404 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rin processor.v(47) " "Verilog HDL error at processor.v(47): object \"Rin\" is not declared" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524247098404 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rin processor.v(48) " "Verilog HDL error at processor.v(48): object \"Rin\" is not declared" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/processor.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1524247098404 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/Users/Aluno/Downloads/LAOC2-pratica2-master/pratica2/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524247098443 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 9 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524247098568 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 20 14:58:18 2018 " "Processing ended: Fri Apr 20 14:58:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524247098568 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524247098568 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524247098568 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524247098568 ""}
