#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5572c03e7900 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5572c03bfd90 .scope module, "tb_cache_system" "tb_cache_system" 3 6;
 .timescale -9 -12;
v0x5572c043d370_0 .var "clk", 0 0;
v0x5572c043d4c0_0 .var "cpu_addr", 31 0;
v0x5572c043d580_0 .var "cpu_read", 0 0;
v0x5572c043d620_0 .var "cpu_wdata", 31 0;
v0x5572c043d710_0 .var "cpu_write", 0 0;
v0x5572c043d850_0 .net "dm_cpu_rdata", 31 0, v0x5572c0431ad0_0;  1 drivers
v0x5572c043d910_0 .net "dm_cpu_ready", 0 0, v0x5572c0431c70_0;  1 drivers
v0x5572c043d9b0_0 .net "dm_dirty", 0 0, L_0x5572c0440d10;  1 drivers
v0x5572c043da50_0 .net "dm_dirty_evict", 0 0, L_0x5572c04404c0;  1 drivers
v0x5572c043db80_0 .net "dm_hit", 0 0, L_0x5572c03b7360;  1 drivers
v0x5572c043dc50_0 .var/i "dm_hits", 31 0;
v0x5572c043dcf0_0 .net "dm_index", 4 0, L_0x5572c0440620;  1 drivers
v0x5572c043ddc0_0 .net "dm_mem_addr", 31 0, v0x5572c04329f0_0;  1 drivers
v0x5572c043de60_0 .net "dm_mem_rdata", 255 0, v0x5572c0434b40_0;  1 drivers
v0x5572c043df50_0 .net "dm_mem_read", 0 0, v0x5572c0432bb0_0;  1 drivers
v0x5572c043e040_0 .net "dm_mem_ready", 0 0, v0x5572c0434cd0_0;  1 drivers
v0x5572c043e130_0 .net "dm_mem_wdata", 255 0, v0x5572c0432d30_0;  1 drivers
v0x5572c043e220_0 .net "dm_mem_write", 0 0, v0x5572c0432e10_0;  1 drivers
v0x5572c043e310_0 .net "dm_miss", 0 0, L_0x5572c03b7930;  1 drivers
v0x5572c043e3b0_0 .var/i "dm_misses", 31 0;
v0x5572c043e470_0 .net "dm_tag", 21 0, L_0x5572c04406e0;  1 drivers
v0x5572c043e530_0 .net "dm_valid", 0 0, L_0x5572c0440100;  1 drivers
v0x5572c043e5d0_0 .var "rst_n", 0 0;
v0x5572c043e670_0 .net "sa_cpu_rdata", 31 0, v0x5572c0438de0_0;  1 drivers
v0x5572c043e710_0 .net "sa_cpu_ready", 0 0, v0x5572c0438f40_0;  1 drivers
v0x5572c043e7b0_0 .net "sa_dirty_evict", 0 0, L_0x5572c0453fd0;  1 drivers
v0x5572c043e850_0 .net "sa_hit", 0 0, L_0x5572c0453d90;  1 drivers
v0x5572c043e920_0 .net "sa_hit_way", 1 0, L_0x5572c0453ec0;  1 drivers
v0x5572c043e9f0_0 .var/i "sa_hits", 31 0;
v0x5572c043ea90_0 .net "sa_index", 3 0, L_0x5572c0454040;  1 drivers
v0x5572c043eb60_0 .net "sa_lru_way", 1 0, L_0x5572c04543a0;  1 drivers
v0x5572c043ec30_0 .net "sa_mem_addr", 31 0, v0x5572c043a5e0_0;  1 drivers
v0x5572c043ecd0_0 .net "sa_mem_rdata", 255 0, v0x5572c043ce50_0;  1 drivers
v0x5572c043edc0_0 .net "sa_mem_read", 0 0, v0x5572c043a7a0_0;  1 drivers
v0x5572c043eeb0_0 .net "sa_mem_ready", 0 0, v0x5572c043cfe0_0;  1 drivers
v0x5572c043efa0_0 .net "sa_mem_wdata", 255 0, v0x5572c043a920_0;  1 drivers
v0x5572c043f090_0 .net "sa_mem_write", 0 0, v0x5572c043aa00_0;  1 drivers
v0x5572c043f180_0 .net "sa_miss", 0 0, L_0x5572c0453e50;  1 drivers
v0x5572c043f220_0 .var/i "sa_misses", 31 0;
v0x5572c043f2e0_0 .net "sa_tag", 22 0, L_0x5572c0454100;  1 drivers
S_0x5572c03c0110 .scope task, "cache_read" "cache_read" 3 140, 3 140 0, S_0x5572c03bfd90;
 .timescale -9 -12;
v0x5572c03b91b0_0 .var "addr", 31 0;
E_0x5572c034c000 .event posedge, v0x5572c0431930_0;
E_0x5572c0352880 .event anyedge, v0x5572c0438f40_0;
E_0x5572c0352e10 .event anyedge, v0x5572c0431c70_0;
TD_tb_cache_system.cache_read ;
    %wait E_0x5572c034c000;
    %load/vec4 v0x5572c03b91b0_0;
    %assign/vec4 v0x5572c043d4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572c043d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043d710_0, 0;
    %wait E_0x5572c034c000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043d580_0, 0;
    %fork t_1, S_0x5572c03c0110;
    %fork t_2, S_0x5572c03c0110;
    %join;
    %join;
    %jmp t_0;
t_1 ;
T_0.0 ;
    %load/vec4 v0x5572c043d910_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5572c0352e10;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x5572c043db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5572c043dc50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5572c043dc50_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5572c043e3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5572c043e3b0_0, 0, 32;
T_0.3 ;
    %end;
t_2 ;
T_0.4 ;
    %load/vec4 v0x5572c043e710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.5, 6;
    %wait E_0x5572c0352880;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x5572c043e850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5572c043e9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5572c043e9f0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5572c043f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5572c043f220_0, 0, 32;
T_0.7 ;
    %end;
    .scope S_0x5572c03c0110;
t_0 ;
    %wait E_0x5572c034c000;
    %end;
S_0x5572c03c0490 .scope task, "cache_write" "cache_write" 3 170, 3 170 0, S_0x5572c03bfd90;
 .timescale -9 -12;
v0x5572c03b9800_0 .var "addr", 31 0;
v0x5572c03b9c60_0 .var "data", 31 0;
TD_tb_cache_system.cache_write ;
    %wait E_0x5572c034c000;
    %load/vec4 v0x5572c03b9800_0;
    %assign/vec4 v0x5572c043d4c0_0, 0;
    %load/vec4 v0x5572c03b9c60_0;
    %assign/vec4 v0x5572c043d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043d580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572c043d710_0, 0;
    %wait E_0x5572c034c000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043d710_0, 0;
    %fork t_4, S_0x5572c03c0490;
    %fork t_5, S_0x5572c03c0490;
    %join;
    %join;
    %jmp t_3;
t_4 ;
T_1.8 ;
    %load/vec4 v0x5572c043d910_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.9, 6;
    %wait E_0x5572c0352e10;
    %jmp T_1.8;
T_1.9 ;
    %end;
t_5 ;
T_1.10 ;
    %load/vec4 v0x5572c043e710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.11, 6;
    %wait E_0x5572c0352880;
    %jmp T_1.10;
T_1.11 ;
    %end;
    .scope S_0x5572c03c0490;
t_3 ;
    %wait E_0x5572c034c000;
    %end;
S_0x5572c03e7c80 .scope module, "dm_cache" "direct_mapped_cache" 3 60, 4 6 0, S_0x5572c03bfd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 32 "cpu_wdata";
    .port_info 4 /INPUT 1 "cpu_read";
    .port_info 5 /INPUT 1 "cpu_write";
    .port_info 6 /OUTPUT 32 "cpu_rdata";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /OUTPUT 256 "mem_wdata";
    .port_info 10 /OUTPUT 1 "mem_read";
    .port_info 11 /OUTPUT 1 "mem_write";
    .port_info 12 /INPUT 256 "mem_rdata";
    .port_info 13 /INPUT 1 "mem_ready";
    .port_info 14 /OUTPUT 1 "hit";
    .port_info 15 /OUTPUT 1 "miss";
    .port_info 16 /OUTPUT 1 "dirty_evict";
    .port_info 17 /OUTPUT 5 "current_index";
    .port_info 18 /OUTPUT 22 "current_tag";
    .port_info 19 /OUTPUT 1 "valid_bit";
    .port_info 20 /OUTPUT 1 "dirty_bit";
P_0x5572c042fc20 .param/l "ALLOCATE" 1 4 71, C4<011>;
P_0x5572c042fc60 .param/l "COMPARE" 1 4 69, C4<001>;
P_0x5572c042fca0 .param/l "IDLE" 1 4 68, C4<000>;
P_0x5572c042fce0 .param/l "UPDATE" 1 4 72, C4<100>;
P_0x5572c042fd20 .param/l "WRITEBACK" 1 4 70, C4<010>;
L_0x5572c03b9090 .functor AND 1, L_0x5572c043f9d0, L_0x5572c043f850, C4<1>, C4<1>;
L_0x5572c03b96a0 .functor OR 1, v0x5572c043d580_0, v0x5572c043d710_0, C4<0>, C4<0>;
L_0x5572c03b9ae0 .functor AND 1, L_0x5572c043fca0, L_0x5572c03b96a0, C4<1>, C4<1>;
L_0x5572c03b9ee0 .functor AND 1, L_0x5572c043fe30, L_0x5572c0440060, C4<1>, C4<1>;
L_0x5572c03ba1c0 .functor AND 1, L_0x5572c03b9ee0, L_0x5572c03b9ae0, C4<1>, C4<1>;
L_0x5572c03b7360 .functor BUFZ 1, L_0x5572c03b9090, C4<0>, C4<0>, C4<0>;
L_0x5572c03b7930 .functor BUFZ 1, L_0x5572c03b9ae0, C4<0>, C4<0>, C4<0>;
L_0x5572c04404c0 .functor BUFZ 1, L_0x5572c03ba1c0, C4<0>, C4<0>, C4<0>;
L_0x5572c0440620 .functor BUFZ 5, L_0x5572c043f440, C4<00000>, C4<00000>, C4<00000>;
L_0x5572c04406e0 .functor BUFZ 22, L_0x5572c043f570, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x5572c0440100 .functor BUFZ 1, L_0x5572c04407a0, C4<0>, C4<0>, C4<0>;
L_0x5572c0440d10 .functor BUFZ 1, L_0x5572c0440aa0, C4<0>, C4<0>, C4<0>;
L_0x7f3240db7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c03ba010_0 .net *"_ivl_11", 1 0, L_0x7f3240db7018;  1 drivers
v0x5572c03ba360_0 .net *"_ivl_14", 0 0, L_0x5572c043f9d0;  1 drivers
v0x5572c03b7500_0 .net *"_ivl_16", 6 0, L_0x5572c043fa70;  1 drivers
L_0x7f3240db7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c03b7a90_0 .net *"_ivl_19", 1 0, L_0x7f3240db7060;  1 drivers
v0x5572c04302c0_0 .net *"_ivl_23", 0 0, L_0x5572c043fca0;  1 drivers
v0x5572c04303d0_0 .net *"_ivl_25", 0 0, L_0x5572c03b96a0;  1 drivers
v0x5572c0430490_0 .net *"_ivl_28", 0 0, L_0x5572c043fe30;  1 drivers
v0x5572c0430570_0 .net *"_ivl_30", 6 0, L_0x5572c043ff30;  1 drivers
L_0x7f3240db70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0430650_0 .net *"_ivl_33", 1 0, L_0x7f3240db70a8;  1 drivers
v0x5572c0430730_0 .net *"_ivl_34", 0 0, L_0x5572c0440060;  1 drivers
v0x5572c0430810_0 .net *"_ivl_36", 6 0, L_0x5572c0440170;  1 drivers
L_0x7f3240db70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c04308f0_0 .net *"_ivl_39", 1 0, L_0x7f3240db70f0;  1 drivers
v0x5572c04309d0_0 .net *"_ivl_41", 0 0, L_0x5572c03b9ee0;  1 drivers
v0x5572c0430a90_0 .net *"_ivl_54", 0 0, L_0x5572c04407a0;  1 drivers
v0x5572c0430b70_0 .net *"_ivl_56", 6 0, L_0x5572c04408c0;  1 drivers
L_0x7f3240db7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0430c50_0 .net *"_ivl_59", 1 0, L_0x7f3240db7138;  1 drivers
v0x5572c0430d30_0 .net *"_ivl_6", 21 0, L_0x5572c043f610;  1 drivers
v0x5572c0430e10_0 .net *"_ivl_62", 0 0, L_0x5572c0440aa0;  1 drivers
v0x5572c0430ef0_0 .net *"_ivl_64", 6 0, L_0x5572c0440bd0;  1 drivers
L_0x7f3240db7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0430fd0_0 .net *"_ivl_67", 1 0, L_0x7f3240db7180;  1 drivers
v0x5572c04310b0_0 .net *"_ivl_72", 255 0, L_0x5572c0441020;  1 drivers
v0x5572c0431190_0 .net *"_ivl_74", 6 0, L_0x5572c04410c0;  1 drivers
L_0x7f3240db71c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0431270_0 .net *"_ivl_77", 1 0, L_0x7f3240db71c8;  1 drivers
v0x5572c0431350_0 .net *"_ivl_78", 31 0, L_0x5572c0441210;  1 drivers
v0x5572c0431430_0 .net *"_ivl_8", 6 0, L_0x5572c043f710;  1 drivers
L_0x7f3240db7210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572c0431510_0 .net *"_ivl_81", 28 0, L_0x7f3240db7210;  1 drivers
L_0x7f3240db7258 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5572c04315f0_0 .net/2u *"_ivl_82", 31 0, L_0x7f3240db7258;  1 drivers
v0x5572c04316d0_0 .net *"_ivl_85", 31 0, L_0x5572c04512c0;  1 drivers
v0x5572c04317b0_0 .net "cache_hit", 0 0, L_0x5572c03b9090;  1 drivers
v0x5572c0431870_0 .net "cache_miss", 0 0, L_0x5572c03b9ae0;  1 drivers
v0x5572c0431930_0 .net "clk", 0 0, v0x5572c043d370_0;  1 drivers
v0x5572c04319f0_0 .net "cpu_addr", 31 0, v0x5572c043d4c0_0;  1 drivers
v0x5572c0431ad0_0 .var "cpu_rdata", 31 0;
v0x5572c0431bb0_0 .net "cpu_read", 0 0, v0x5572c043d580_0;  1 drivers
v0x5572c0431c70_0 .var "cpu_ready", 0 0;
v0x5572c0431d30_0 .net "cpu_wdata", 31 0, v0x5572c043d620_0;  1 drivers
v0x5572c0431e10_0 .net "cpu_write", 0 0, v0x5572c043d710_0;  1 drivers
v0x5572c0431ed0_0 .net "current_index", 4 0, L_0x5572c0440620;  alias, 1 drivers
v0x5572c0431fb0_0 .net "current_tag", 21 0, L_0x5572c04406e0;  alias, 1 drivers
v0x5572c0432090 .array "data", 31 0, 255 0;
v0x5572c0432550 .array "dirty", 31 0, 0 0;
v0x5572c04325f0_0 .net "dirty_bit", 0 0, L_0x5572c0440d10;  alias, 1 drivers
v0x5572c04326b0_0 .net "dirty_evict", 0 0, L_0x5572c04404c0;  alias, 1 drivers
v0x5572c0432770_0 .net "hit", 0 0, L_0x5572c03b7360;  alias, 1 drivers
v0x5572c0432830_0 .var/i "i", 31 0;
v0x5572c0432910_0 .net "index", 4 0, L_0x5572c043f440;  1 drivers
v0x5572c04329f0_0 .var "mem_addr", 31 0;
v0x5572c0432ad0_0 .net "mem_rdata", 255 0, v0x5572c0434b40_0;  alias, 1 drivers
v0x5572c0432bb0_0 .var "mem_read", 0 0;
v0x5572c0432c70_0 .net "mem_ready", 0 0, v0x5572c0434cd0_0;  alias, 1 drivers
v0x5572c0432d30_0 .var "mem_wdata", 255 0;
v0x5572c0432e10_0 .var "mem_write", 0 0;
v0x5572c0432ed0_0 .net "miss", 0 0, L_0x5572c03b7930;  alias, 1 drivers
v0x5572c0432f90_0 .net "needs_writeback", 0 0, L_0x5572c03ba1c0;  1 drivers
v0x5572c0433050_0 .var "next_state", 2 0;
v0x5572c0433130_0 .net "offset", 4 0, L_0x5572c043f3a0;  1 drivers
v0x5572c0433210_0 .net "rst_n", 0 0, v0x5572c043e5d0_0;  1 drivers
v0x5572c04332d0_0 .var "saved_addr", 31 0;
v0x5572c04333b0_0 .var "saved_wdata", 31 0;
v0x5572c0433490_0 .var "saved_write", 0 0;
v0x5572c0433550_0 .var "state", 2 0;
v0x5572c0433630_0 .net "tag", 21 0, L_0x5572c043f570;  1 drivers
v0x5572c0433710_0 .net "tag_match", 0 0, L_0x5572c043f850;  1 drivers
v0x5572c04337d0 .array "tags", 31 0, 21 0;
v0x5572c0433c90 .array "valid", 31 0, 0 0;
v0x5572c0433d30_0 .net "valid_bit", 0 0, L_0x5572c0440100;  alias, 1 drivers
v0x5572c0433df0_0 .net "word_from_block", 31 0, L_0x5572c0441160;  1 drivers
v0x5572c0433ed0_0 .net "word_select", 2 0, L_0x5572c0440e90;  1 drivers
E_0x5572c0333990/0 .event anyedge, v0x5572c0433550_0, v0x5572c0431bb0_0, v0x5572c0431e10_0, v0x5572c04317b0_0;
E_0x5572c0333990/1 .event anyedge, v0x5572c0433490_0, v0x5572c0433df0_0, v0x5572c0432f90_0, v0x5572c0432910_0;
v0x5572c04337d0_0 .array/port v0x5572c04337d0, 0;
v0x5572c04337d0_1 .array/port v0x5572c04337d0, 1;
v0x5572c04337d0_2 .array/port v0x5572c04337d0, 2;
v0x5572c04337d0_3 .array/port v0x5572c04337d0, 3;
E_0x5572c0333990/2 .event anyedge, v0x5572c04337d0_0, v0x5572c04337d0_1, v0x5572c04337d0_2, v0x5572c04337d0_3;
v0x5572c04337d0_4 .array/port v0x5572c04337d0, 4;
v0x5572c04337d0_5 .array/port v0x5572c04337d0, 5;
v0x5572c04337d0_6 .array/port v0x5572c04337d0, 6;
v0x5572c04337d0_7 .array/port v0x5572c04337d0, 7;
E_0x5572c0333990/3 .event anyedge, v0x5572c04337d0_4, v0x5572c04337d0_5, v0x5572c04337d0_6, v0x5572c04337d0_7;
v0x5572c04337d0_8 .array/port v0x5572c04337d0, 8;
v0x5572c04337d0_9 .array/port v0x5572c04337d0, 9;
v0x5572c04337d0_10 .array/port v0x5572c04337d0, 10;
v0x5572c04337d0_11 .array/port v0x5572c04337d0, 11;
E_0x5572c0333990/4 .event anyedge, v0x5572c04337d0_8, v0x5572c04337d0_9, v0x5572c04337d0_10, v0x5572c04337d0_11;
v0x5572c04337d0_12 .array/port v0x5572c04337d0, 12;
v0x5572c04337d0_13 .array/port v0x5572c04337d0, 13;
v0x5572c04337d0_14 .array/port v0x5572c04337d0, 14;
v0x5572c04337d0_15 .array/port v0x5572c04337d0, 15;
E_0x5572c0333990/5 .event anyedge, v0x5572c04337d0_12, v0x5572c04337d0_13, v0x5572c04337d0_14, v0x5572c04337d0_15;
v0x5572c04337d0_16 .array/port v0x5572c04337d0, 16;
v0x5572c04337d0_17 .array/port v0x5572c04337d0, 17;
v0x5572c04337d0_18 .array/port v0x5572c04337d0, 18;
v0x5572c04337d0_19 .array/port v0x5572c04337d0, 19;
E_0x5572c0333990/6 .event anyedge, v0x5572c04337d0_16, v0x5572c04337d0_17, v0x5572c04337d0_18, v0x5572c04337d0_19;
v0x5572c04337d0_20 .array/port v0x5572c04337d0, 20;
v0x5572c04337d0_21 .array/port v0x5572c04337d0, 21;
v0x5572c04337d0_22 .array/port v0x5572c04337d0, 22;
v0x5572c04337d0_23 .array/port v0x5572c04337d0, 23;
E_0x5572c0333990/7 .event anyedge, v0x5572c04337d0_20, v0x5572c04337d0_21, v0x5572c04337d0_22, v0x5572c04337d0_23;
v0x5572c04337d0_24 .array/port v0x5572c04337d0, 24;
v0x5572c04337d0_25 .array/port v0x5572c04337d0, 25;
v0x5572c04337d0_26 .array/port v0x5572c04337d0, 26;
v0x5572c04337d0_27 .array/port v0x5572c04337d0, 27;
E_0x5572c0333990/8 .event anyedge, v0x5572c04337d0_24, v0x5572c04337d0_25, v0x5572c04337d0_26, v0x5572c04337d0_27;
v0x5572c04337d0_28 .array/port v0x5572c04337d0, 28;
v0x5572c04337d0_29 .array/port v0x5572c04337d0, 29;
v0x5572c04337d0_30 .array/port v0x5572c04337d0, 30;
v0x5572c04337d0_31 .array/port v0x5572c04337d0, 31;
E_0x5572c0333990/9 .event anyedge, v0x5572c04337d0_28, v0x5572c04337d0_29, v0x5572c04337d0_30, v0x5572c04337d0_31;
v0x5572c0432090_0 .array/port v0x5572c0432090, 0;
v0x5572c0432090_1 .array/port v0x5572c0432090, 1;
v0x5572c0432090_2 .array/port v0x5572c0432090, 2;
v0x5572c0432090_3 .array/port v0x5572c0432090, 3;
E_0x5572c0333990/10 .event anyedge, v0x5572c0432090_0, v0x5572c0432090_1, v0x5572c0432090_2, v0x5572c0432090_3;
v0x5572c0432090_4 .array/port v0x5572c0432090, 4;
v0x5572c0432090_5 .array/port v0x5572c0432090, 5;
v0x5572c0432090_6 .array/port v0x5572c0432090, 6;
v0x5572c0432090_7 .array/port v0x5572c0432090, 7;
E_0x5572c0333990/11 .event anyedge, v0x5572c0432090_4, v0x5572c0432090_5, v0x5572c0432090_6, v0x5572c0432090_7;
v0x5572c0432090_8 .array/port v0x5572c0432090, 8;
v0x5572c0432090_9 .array/port v0x5572c0432090, 9;
v0x5572c0432090_10 .array/port v0x5572c0432090, 10;
v0x5572c0432090_11 .array/port v0x5572c0432090, 11;
E_0x5572c0333990/12 .event anyedge, v0x5572c0432090_8, v0x5572c0432090_9, v0x5572c0432090_10, v0x5572c0432090_11;
v0x5572c0432090_12 .array/port v0x5572c0432090, 12;
v0x5572c0432090_13 .array/port v0x5572c0432090, 13;
v0x5572c0432090_14 .array/port v0x5572c0432090, 14;
v0x5572c0432090_15 .array/port v0x5572c0432090, 15;
E_0x5572c0333990/13 .event anyedge, v0x5572c0432090_12, v0x5572c0432090_13, v0x5572c0432090_14, v0x5572c0432090_15;
v0x5572c0432090_16 .array/port v0x5572c0432090, 16;
v0x5572c0432090_17 .array/port v0x5572c0432090, 17;
v0x5572c0432090_18 .array/port v0x5572c0432090, 18;
v0x5572c0432090_19 .array/port v0x5572c0432090, 19;
E_0x5572c0333990/14 .event anyedge, v0x5572c0432090_16, v0x5572c0432090_17, v0x5572c0432090_18, v0x5572c0432090_19;
v0x5572c0432090_20 .array/port v0x5572c0432090, 20;
v0x5572c0432090_21 .array/port v0x5572c0432090, 21;
v0x5572c0432090_22 .array/port v0x5572c0432090, 22;
v0x5572c0432090_23 .array/port v0x5572c0432090, 23;
E_0x5572c0333990/15 .event anyedge, v0x5572c0432090_20, v0x5572c0432090_21, v0x5572c0432090_22, v0x5572c0432090_23;
v0x5572c0432090_24 .array/port v0x5572c0432090, 24;
v0x5572c0432090_25 .array/port v0x5572c0432090, 25;
v0x5572c0432090_26 .array/port v0x5572c0432090, 26;
v0x5572c0432090_27 .array/port v0x5572c0432090, 27;
E_0x5572c0333990/16 .event anyedge, v0x5572c0432090_24, v0x5572c0432090_25, v0x5572c0432090_26, v0x5572c0432090_27;
v0x5572c0432090_28 .array/port v0x5572c0432090, 28;
v0x5572c0432090_29 .array/port v0x5572c0432090, 29;
v0x5572c0432090_30 .array/port v0x5572c0432090, 30;
v0x5572c0432090_31 .array/port v0x5572c0432090, 31;
E_0x5572c0333990/17 .event anyedge, v0x5572c0432090_28, v0x5572c0432090_29, v0x5572c0432090_30, v0x5572c0432090_31;
E_0x5572c0333990/18 .event anyedge, v0x5572c0432c70_0, v0x5572c04332d0_0, v0x5572c0433ed0_0, v0x5572c0432ad0_0;
E_0x5572c0333990 .event/or E_0x5572c0333990/0, E_0x5572c0333990/1, E_0x5572c0333990/2, E_0x5572c0333990/3, E_0x5572c0333990/4, E_0x5572c0333990/5, E_0x5572c0333990/6, E_0x5572c0333990/7, E_0x5572c0333990/8, E_0x5572c0333990/9, E_0x5572c0333990/10, E_0x5572c0333990/11, E_0x5572c0333990/12, E_0x5572c0333990/13, E_0x5572c0333990/14, E_0x5572c0333990/15, E_0x5572c0333990/16, E_0x5572c0333990/17, E_0x5572c0333990/18;
E_0x5572c0418580/0 .event negedge, v0x5572c0433210_0;
E_0x5572c0418580/1 .event posedge, v0x5572c0431930_0;
E_0x5572c0418580 .event/or E_0x5572c0418580/0, E_0x5572c0418580/1;
L_0x5572c043f3a0 .part v0x5572c043d4c0_0, 0, 5;
L_0x5572c043f440 .part v0x5572c043d4c0_0, 5, 5;
L_0x5572c043f570 .part v0x5572c043d4c0_0, 10, 22;
L_0x5572c043f610 .array/port v0x5572c04337d0, L_0x5572c043f710;
L_0x5572c043f710 .concat [ 5 2 0 0], L_0x5572c043f440, L_0x7f3240db7018;
L_0x5572c043f850 .cmp/eq 22, L_0x5572c043f610, L_0x5572c043f570;
L_0x5572c043f9d0 .array/port v0x5572c0433c90, L_0x5572c043fa70;
L_0x5572c043fa70 .concat [ 5 2 0 0], L_0x5572c043f440, L_0x7f3240db7060;
L_0x5572c043fca0 .reduce/nor L_0x5572c03b9090;
L_0x5572c043fe30 .array/port v0x5572c0433c90, L_0x5572c043ff30;
L_0x5572c043ff30 .concat [ 5 2 0 0], L_0x5572c043f440, L_0x7f3240db70a8;
L_0x5572c0440060 .array/port v0x5572c0432550, L_0x5572c0440170;
L_0x5572c0440170 .concat [ 5 2 0 0], L_0x5572c043f440, L_0x7f3240db70f0;
L_0x5572c04407a0 .array/port v0x5572c0433c90, L_0x5572c04408c0;
L_0x5572c04408c0 .concat [ 5 2 0 0], L_0x5572c043f440, L_0x7f3240db7138;
L_0x5572c0440aa0 .array/port v0x5572c0432550, L_0x5572c0440bd0;
L_0x5572c0440bd0 .concat [ 5 2 0 0], L_0x5572c043f440, L_0x7f3240db7180;
L_0x5572c0440e90 .part L_0x5572c043f3a0, 2, 3;
L_0x5572c0441020 .array/port v0x5572c0432090, L_0x5572c04410c0;
L_0x5572c04410c0 .concat [ 5 2 0 0], L_0x5572c043f440, L_0x7f3240db71c8;
L_0x5572c0441210 .concat [ 3 29 0 0], L_0x5572c0440e90, L_0x7f3240db7210;
L_0x5572c04512c0 .arith/mult 32, L_0x5572c0441210, L_0x7f3240db7258;
L_0x5572c0441160 .part/v L_0x5572c0441020, L_0x5572c04512c0, 32;
S_0x5572c03e8000 .scope module, "dm_mem" "main_memory" 3 85, 5 6 0, S_0x5572c03bfd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 256 "wdata";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /OUTPUT 256 "rdata";
    .port_info 7 /OUTPUT 1 "ready";
P_0x5572c0434250 .param/l "LATENCY" 0 5 19, +C4<00000000000000000000000000001010>;
v0x5572c0434410_0 .net "addr", 31 0, v0x5572c04329f0_0;  alias, 1 drivers
v0x5572c04344f0_0 .net "clk", 0 0, v0x5572c043d370_0;  alias, 1 drivers
v0x5572c0434590_0 .var "counter", 3 0;
v0x5572c0434630_0 .var/i "i", 31 0;
v0x5572c04346f0_0 .var "is_read", 0 0;
v0x5572c0434800 .array "mem", 4095 0, 7 0;
v0x5572c04348c0_0 .var "pending", 0 0;
v0x5572c0434980_0 .var "pending_addr", 31 0;
v0x5572c0434a60_0 .var "pending_wdata", 255 0;
v0x5572c0434b40_0 .var "rdata", 255 0;
v0x5572c0434c00_0 .net "read", 0 0, v0x5572c0432bb0_0;  alias, 1 drivers
v0x5572c0434cd0_0 .var "ready", 0 0;
v0x5572c0434da0_0 .net "rst_n", 0 0, v0x5572c043e5d0_0;  alias, 1 drivers
v0x5572c0434e70_0 .net "wdata", 255 0, v0x5572c0432d30_0;  alias, 1 drivers
v0x5572c0434f40_0 .net "write", 0 0, v0x5572c0432e10_0;  alias, 1 drivers
S_0x5572c03e8380 .scope module, "sa_cache" "set_associative_cache" 3 97, 6 6 0, S_0x5572c03bfd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 32 "cpu_wdata";
    .port_info 4 /INPUT 1 "cpu_read";
    .port_info 5 /INPUT 1 "cpu_write";
    .port_info 6 /OUTPUT 32 "cpu_rdata";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /OUTPUT 256 "mem_wdata";
    .port_info 10 /OUTPUT 1 "mem_read";
    .port_info 11 /OUTPUT 1 "mem_write";
    .port_info 12 /INPUT 256 "mem_rdata";
    .port_info 13 /INPUT 1 "mem_ready";
    .port_info 14 /OUTPUT 1 "hit";
    .port_info 15 /OUTPUT 1 "miss";
    .port_info 16 /OUTPUT 2 "hit_way";
    .port_info 17 /OUTPUT 4 "current_index";
    .port_info 18 /OUTPUT 23 "current_tag";
    .port_info 19 /OUTPUT 2 "lru_way";
    .port_info 20 /OUTPUT 1 "dirty_evict";
P_0x5572c04350c0 .param/l "ALLOCATE" 1 6 88, C4<011>;
P_0x5572c0435100 .param/l "COMPARE" 1 6 86, C4<001>;
P_0x5572c0435140 .param/l "IDLE" 1 6 85, C4<000>;
P_0x5572c0435180 .param/l "UPDATE" 1 6 89, C4<100>;
P_0x5572c04351c0 .param/l "WRITEBACK" 1 6 87, C4<010>;
L_0x5572c0451d50 .functor AND 1, L_0x5572c04517b0, L_0x5572c0451bc0, C4<1>, C4<1>;
L_0x5572c0452340 .functor AND 1, L_0x5572c0451e60, L_0x5572c0452250, C4<1>, C4<1>;
L_0x5572c0452450 .functor OR 1, L_0x5572c0451d50, L_0x5572c0452340, C4<0>, C4<0>;
L_0x5572c0452190 .functor OR 1, v0x5572c043d580_0, v0x5572c043d710_0, C4<0>, C4<0>;
L_0x5572c04527f0 .functor AND 1, L_0x5572c0452560, L_0x5572c0452190, C4<1>, C4<1>;
L_0x5572c0452eb0 .functor BUFZ 1, L_0x5572c0452b70, C4<0>, C4<0>, C4<0>;
L_0x5572c04534c0 .functor AND 1, L_0x5572c0452f70, L_0x5572c04531b0, C4<1>, C4<1>;
L_0x5572c0453760 .functor AND 1, L_0x5572c0453580, L_0x5572c04537e0, C4<1>, C4<1>;
L_0x5572c0453c80 .functor AND 1, L_0x5572c04527f0, L_0x5572c0453af0, C4<1>, C4<1>;
L_0x5572c0453d90 .functor BUFZ 1, L_0x5572c0452450, C4<0>, C4<0>, C4<0>;
L_0x5572c0453e50 .functor BUFZ 1, L_0x5572c04527f0, C4<0>, C4<0>, C4<0>;
L_0x5572c0453ec0 .functor BUFZ 2, L_0x5572c04529a0, C4<00>, C4<00>, C4<00>;
L_0x5572c0454040 .functor BUFZ 4, L_0x5572c0451560, C4<0000>, C4<0000>, C4<0000>;
L_0x5572c0454100 .functor BUFZ 23, L_0x5572c0451600, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x5572c0453fd0 .functor BUFZ 1, L_0x5572c0453c80, C4<0>, C4<0>, C4<0>;
L_0x7f3240db7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5572c04358d0_0 .net/2u *"_ivl_106", 0 0, L_0x7f3240db7600;  1 drivers
v0x5572c04359d0_0 .net *"_ivl_108", 0 0, L_0x5572c04541c0;  1 drivers
L_0x7f3240db72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0435ab0_0 .net *"_ivl_11", 1 0, L_0x7f3240db72a0;  1 drivers
v0x5572c0435b70_0 .net *"_ivl_110", 5 0, L_0x5572c0453920;  1 drivers
L_0x7f3240db7648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0435c50_0 .net *"_ivl_113", 1 0, L_0x7f3240db7648;  1 drivers
v0x5572c0435d80_0 .net *"_ivl_12", 22 0, L_0x5572c04519e0;  1 drivers
v0x5572c0435e60_0 .net *"_ivl_120", 255 0, L_0x5572c04546d0;  1 drivers
v0x5572c0435f40_0 .net *"_ivl_122", 5 0, L_0x5572c0454530;  1 drivers
L_0x7f3240db7690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0436020_0 .net *"_ivl_125", 1 0, L_0x7f3240db7690;  1 drivers
v0x5572c0436190_0 .net *"_ivl_126", 31 0, L_0x5572c04548d0;  1 drivers
L_0x7f3240db76d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572c0436270_0 .net *"_ivl_129", 28 0, L_0x7f3240db76d8;  1 drivers
L_0x7f3240db7720 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5572c0436350_0 .net/2u *"_ivl_130", 31 0, L_0x7f3240db7720;  1 drivers
v0x5572c0436430_0 .net *"_ivl_133", 31 0, L_0x5572c04547c0;  1 drivers
v0x5572c0436510_0 .net *"_ivl_136", 255 0, L_0x5572c04549c0;  1 drivers
v0x5572c04365f0_0 .net *"_ivl_138", 5 0, L_0x5572c0454df0;  1 drivers
v0x5572c04366d0_0 .net *"_ivl_14", 5 0, L_0x5572c0451a80;  1 drivers
L_0x7f3240db7768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c04367b0_0 .net *"_ivl_141", 1 0, L_0x7f3240db7768;  1 drivers
v0x5572c04369a0_0 .net *"_ivl_142", 31 0, L_0x5572c0454d10;  1 drivers
L_0x7f3240db77b0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5572c0436a80_0 .net *"_ivl_145", 28 0, L_0x7f3240db77b0;  1 drivers
L_0x7f3240db77f8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5572c0436b60_0 .net/2u *"_ivl_146", 31 0, L_0x7f3240db77f8;  1 drivers
v0x5572c0436c40_0 .net *"_ivl_149", 31 0, L_0x5572c0455020;  1 drivers
L_0x7f3240db72e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0436d20_0 .net *"_ivl_17", 1 0, L_0x7f3240db72e8;  1 drivers
v0x5572c0436e00_0 .net *"_ivl_18", 0 0, L_0x5572c0451bc0;  1 drivers
v0x5572c0436ec0_0 .net *"_ivl_22", 0 0, L_0x5572c0451e60;  1 drivers
v0x5572c0436fa0_0 .net *"_ivl_24", 5 0, L_0x5572c0451f00;  1 drivers
L_0x7f3240db7330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0437080_0 .net *"_ivl_27", 1 0, L_0x7f3240db7330;  1 drivers
v0x5572c0437160_0 .net *"_ivl_28", 22 0, L_0x5572c0452050;  1 drivers
v0x5572c0437240_0 .net *"_ivl_30", 5 0, L_0x5572c04520f0;  1 drivers
L_0x7f3240db7378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0437320_0 .net *"_ivl_33", 1 0, L_0x7f3240db7378;  1 drivers
v0x5572c0437400_0 .net *"_ivl_34", 0 0, L_0x5572c0452250;  1 drivers
v0x5572c04374c0_0 .net *"_ivl_41", 0 0, L_0x5572c0452560;  1 drivers
v0x5572c0437580_0 .net *"_ivl_43", 0 0, L_0x5572c0452190;  1 drivers
L_0x7f3240db73c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0437640_0 .net/2u *"_ivl_46", 1 0, L_0x7f3240db73c0;  1 drivers
L_0x7f3240db7408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5572c0437720_0 .net/2u *"_ivl_48", 1 0, L_0x7f3240db7408;  1 drivers
L_0x7f3240db7450 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5572c0437800_0 .net/2u *"_ivl_50", 1 0, L_0x7f3240db7450;  1 drivers
v0x5572c04378e0_0 .net *"_ivl_52", 1 0, L_0x5572c0452860;  1 drivers
v0x5572c04379c0_0 .net *"_ivl_56", 0 0, L_0x5572c0452b70;  1 drivers
v0x5572c0437aa0_0 .net *"_ivl_58", 5 0, L_0x5572c0452c10;  1 drivers
v0x5572c0437b80_0 .net *"_ivl_6", 0 0, L_0x5572c04517b0;  1 drivers
L_0x7f3240db7498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0437c60_0 .net *"_ivl_61", 1 0, L_0x7f3240db7498;  1 drivers
v0x5572c0437d40_0 .net *"_ivl_64", 0 0, L_0x5572c0452f70;  1 drivers
v0x5572c0437e20_0 .net *"_ivl_66", 5 0, L_0x5572c0453010;  1 drivers
L_0x7f3240db74e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0437f00_0 .net *"_ivl_69", 1 0, L_0x7f3240db74e0;  1 drivers
v0x5572c0437fe0_0 .net *"_ivl_70", 0 0, L_0x5572c04531b0;  1 drivers
v0x5572c04380c0_0 .net *"_ivl_72", 5 0, L_0x5572c0453250;  1 drivers
L_0x7f3240db7528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c04381a0_0 .net *"_ivl_75", 1 0, L_0x7f3240db7528;  1 drivers
v0x5572c0438280_0 .net *"_ivl_77", 0 0, L_0x5572c04534c0;  1 drivers
v0x5572c0438340_0 .net *"_ivl_78", 0 0, L_0x5572c0453580;  1 drivers
v0x5572c0438420_0 .net *"_ivl_8", 5 0, L_0x5572c0451850;  1 drivers
v0x5572c0438500_0 .net *"_ivl_80", 5 0, L_0x5572c0453620;  1 drivers
L_0x7f3240db7570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c04385e0_0 .net *"_ivl_83", 1 0, L_0x7f3240db7570;  1 drivers
v0x5572c04386c0_0 .net *"_ivl_84", 0 0, L_0x5572c04537e0;  1 drivers
v0x5572c04387a0_0 .net *"_ivl_86", 5 0, L_0x5572c0453880;  1 drivers
L_0x7f3240db75b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5572c0438880_0 .net *"_ivl_89", 1 0, L_0x7f3240db75b8;  1 drivers
v0x5572c0438960_0 .net *"_ivl_91", 0 0, L_0x5572c0453760;  1 drivers
v0x5572c0438a20_0 .net *"_ivl_92", 0 0, L_0x5572c0453af0;  1 drivers
v0x5572c0438b00_0 .net "cache_hit", 0 0, L_0x5572c0452450;  1 drivers
v0x5572c0438bc0_0 .net "cache_miss", 0 0, L_0x5572c04527f0;  1 drivers
v0x5572c0438c80_0 .net "clk", 0 0, v0x5572c043d370_0;  alias, 1 drivers
v0x5572c0438d20_0 .net "cpu_addr", 31 0, v0x5572c043d4c0_0;  alias, 1 drivers
v0x5572c0438de0_0 .var "cpu_rdata", 31 0;
v0x5572c0438ea0_0 .net "cpu_read", 0 0, v0x5572c043d580_0;  alias, 1 drivers
v0x5572c0438f40_0 .var "cpu_ready", 0 0;
v0x5572c0438fe0_0 .net "cpu_wdata", 31 0, v0x5572c043d620_0;  alias, 1 drivers
v0x5572c04390d0_0 .net "cpu_write", 0 0, v0x5572c043d710_0;  alias, 1 drivers
v0x5572c04395b0_0 .net "current_index", 3 0, L_0x5572c0454040;  alias, 1 drivers
v0x5572c0439650_0 .net "current_tag", 22 0, L_0x5572c0454100;  alias, 1 drivers
v0x5572c0439730 .array "data_0", 15 0, 255 0;
v0x5572c04399f0 .array "data_1", 15 0, 255 0;
v0x5572c0439d40 .array "dirty_0", 15 0, 0 0;
v0x5572c0439de0 .array "dirty_1", 15 0, 0 0;
v0x5572c0439e80_0 .net "dirty_evict", 0 0, L_0x5572c0453fd0;  alias, 1 drivers
v0x5572c0439f40_0 .net "hit", 0 0, L_0x5572c0453d90;  alias, 1 drivers
v0x5572c043a000_0 .net "hit_data", 31 0, L_0x5572c04552b0;  1 drivers
v0x5572c043a0e0_0 .net "hit_way", 1 0, L_0x5572c0453ec0;  alias, 1 drivers
v0x5572c043a1c0_0 .net "hit_way_int", 1 0, L_0x5572c04529a0;  1 drivers
v0x5572c043a2a0_0 .var/i "i", 31 0;
v0x5572c043a380_0 .net "index", 3 0, L_0x5572c0451560;  1 drivers
v0x5572c043a460 .array "lru", 15 0, 0 0;
v0x5572c043a500_0 .net "lru_way", 1 0, L_0x5572c04543a0;  alias, 1 drivers
v0x5572c043a5e0_0 .var "mem_addr", 31 0;
v0x5572c043a6c0_0 .net "mem_rdata", 255 0, v0x5572c043ce50_0;  alias, 1 drivers
v0x5572c043a7a0_0 .var "mem_read", 0 0;
v0x5572c043a860_0 .net "mem_ready", 0 0, v0x5572c043cfe0_0;  alias, 1 drivers
v0x5572c043a920_0 .var "mem_wdata", 255 0;
v0x5572c043aa00_0 .var "mem_write", 0 0;
v0x5572c043aac0_0 .net "miss", 0 0, L_0x5572c0453e50;  alias, 1 drivers
v0x5572c043ab80_0 .net "needs_writeback", 0 0, L_0x5572c0453c80;  1 drivers
v0x5572c043ac40_0 .var "next_state", 2 0;
v0x5572c043ad20_0 .net "offset", 4 0, L_0x5572c04514c0;  1 drivers
v0x5572c043ae00_0 .net "replace_way", 0 0, L_0x5572c0452eb0;  1 drivers
v0x5572c043aec0_0 .net "rst_n", 0 0, v0x5572c043e5d0_0;  alias, 1 drivers
v0x5572c043afb0_0 .var "saved_addr", 31 0;
v0x5572c043b090_0 .var "saved_replace_way", 0 0;
v0x5572c043b150_0 .var "saved_wdata", 31 0;
v0x5572c043b230_0 .var "saved_write", 0 0;
v0x5572c043b2f0_0 .var "state", 2 0;
v0x5572c043b3d0_0 .net "tag", 22 0, L_0x5572c0451600;  1 drivers
v0x5572c043b4b0 .array "tags_0", 15 0, 22 0;
v0x5572c043b800 .array "tags_1", 15 0, 22 0;
v0x5572c043bb50 .array "valid_0", 15 0, 0 0;
v0x5572c043bbf0 .array "valid_1", 15 0, 0 0;
v0x5572c043bc90_0 .net "way0_hit", 0 0, L_0x5572c0451d50;  1 drivers
v0x5572c043bd50_0 .net "way1_hit", 0 0, L_0x5572c0452340;  1 drivers
v0x5572c043be10_0 .net "word_select", 2 0, L_0x5572c0454630;  1 drivers
v0x5572c043bef0_0 .net "word_way0", 31 0, L_0x5572c0454b80;  1 drivers
v0x5572c043bfd0_0 .net "word_way1", 31 0, L_0x5572c0454e90;  1 drivers
E_0x5572c04185c0/0 .event anyedge, v0x5572c043b2f0_0, v0x5572c0431bb0_0, v0x5572c0431e10_0, v0x5572c0438b00_0;
E_0x5572c04185c0/1 .event anyedge, v0x5572c043b230_0, v0x5572c043a000_0, v0x5572c043ab80_0, v0x5572c043b090_0;
v0x5572c043b800_0 .array/port v0x5572c043b800, 0;
v0x5572c043b800_1 .array/port v0x5572c043b800, 1;
v0x5572c043b800_2 .array/port v0x5572c043b800, 2;
E_0x5572c04185c0/2 .event anyedge, v0x5572c043a380_0, v0x5572c043b800_0, v0x5572c043b800_1, v0x5572c043b800_2;
v0x5572c043b800_3 .array/port v0x5572c043b800, 3;
v0x5572c043b800_4 .array/port v0x5572c043b800, 4;
v0x5572c043b800_5 .array/port v0x5572c043b800, 5;
v0x5572c043b800_6 .array/port v0x5572c043b800, 6;
E_0x5572c04185c0/3 .event anyedge, v0x5572c043b800_3, v0x5572c043b800_4, v0x5572c043b800_5, v0x5572c043b800_6;
v0x5572c043b800_7 .array/port v0x5572c043b800, 7;
v0x5572c043b800_8 .array/port v0x5572c043b800, 8;
v0x5572c043b800_9 .array/port v0x5572c043b800, 9;
v0x5572c043b800_10 .array/port v0x5572c043b800, 10;
E_0x5572c04185c0/4 .event anyedge, v0x5572c043b800_7, v0x5572c043b800_8, v0x5572c043b800_9, v0x5572c043b800_10;
v0x5572c043b800_11 .array/port v0x5572c043b800, 11;
v0x5572c043b800_12 .array/port v0x5572c043b800, 12;
v0x5572c043b800_13 .array/port v0x5572c043b800, 13;
v0x5572c043b800_14 .array/port v0x5572c043b800, 14;
E_0x5572c04185c0/5 .event anyedge, v0x5572c043b800_11, v0x5572c043b800_12, v0x5572c043b800_13, v0x5572c043b800_14;
v0x5572c043b800_15 .array/port v0x5572c043b800, 15;
v0x5572c04399f0_0 .array/port v0x5572c04399f0, 0;
v0x5572c04399f0_1 .array/port v0x5572c04399f0, 1;
v0x5572c04399f0_2 .array/port v0x5572c04399f0, 2;
E_0x5572c04185c0/6 .event anyedge, v0x5572c043b800_15, v0x5572c04399f0_0, v0x5572c04399f0_1, v0x5572c04399f0_2;
v0x5572c04399f0_3 .array/port v0x5572c04399f0, 3;
v0x5572c04399f0_4 .array/port v0x5572c04399f0, 4;
v0x5572c04399f0_5 .array/port v0x5572c04399f0, 5;
v0x5572c04399f0_6 .array/port v0x5572c04399f0, 6;
E_0x5572c04185c0/7 .event anyedge, v0x5572c04399f0_3, v0x5572c04399f0_4, v0x5572c04399f0_5, v0x5572c04399f0_6;
v0x5572c04399f0_7 .array/port v0x5572c04399f0, 7;
v0x5572c04399f0_8 .array/port v0x5572c04399f0, 8;
v0x5572c04399f0_9 .array/port v0x5572c04399f0, 9;
v0x5572c04399f0_10 .array/port v0x5572c04399f0, 10;
E_0x5572c04185c0/8 .event anyedge, v0x5572c04399f0_7, v0x5572c04399f0_8, v0x5572c04399f0_9, v0x5572c04399f0_10;
v0x5572c04399f0_11 .array/port v0x5572c04399f0, 11;
v0x5572c04399f0_12 .array/port v0x5572c04399f0, 12;
v0x5572c04399f0_13 .array/port v0x5572c04399f0, 13;
v0x5572c04399f0_14 .array/port v0x5572c04399f0, 14;
E_0x5572c04185c0/9 .event anyedge, v0x5572c04399f0_11, v0x5572c04399f0_12, v0x5572c04399f0_13, v0x5572c04399f0_14;
v0x5572c04399f0_15 .array/port v0x5572c04399f0, 15;
v0x5572c043b4b0_0 .array/port v0x5572c043b4b0, 0;
v0x5572c043b4b0_1 .array/port v0x5572c043b4b0, 1;
v0x5572c043b4b0_2 .array/port v0x5572c043b4b0, 2;
E_0x5572c04185c0/10 .event anyedge, v0x5572c04399f0_15, v0x5572c043b4b0_0, v0x5572c043b4b0_1, v0x5572c043b4b0_2;
v0x5572c043b4b0_3 .array/port v0x5572c043b4b0, 3;
v0x5572c043b4b0_4 .array/port v0x5572c043b4b0, 4;
v0x5572c043b4b0_5 .array/port v0x5572c043b4b0, 5;
v0x5572c043b4b0_6 .array/port v0x5572c043b4b0, 6;
E_0x5572c04185c0/11 .event anyedge, v0x5572c043b4b0_3, v0x5572c043b4b0_4, v0x5572c043b4b0_5, v0x5572c043b4b0_6;
v0x5572c043b4b0_7 .array/port v0x5572c043b4b0, 7;
v0x5572c043b4b0_8 .array/port v0x5572c043b4b0, 8;
v0x5572c043b4b0_9 .array/port v0x5572c043b4b0, 9;
v0x5572c043b4b0_10 .array/port v0x5572c043b4b0, 10;
E_0x5572c04185c0/12 .event anyedge, v0x5572c043b4b0_7, v0x5572c043b4b0_8, v0x5572c043b4b0_9, v0x5572c043b4b0_10;
v0x5572c043b4b0_11 .array/port v0x5572c043b4b0, 11;
v0x5572c043b4b0_12 .array/port v0x5572c043b4b0, 12;
v0x5572c043b4b0_13 .array/port v0x5572c043b4b0, 13;
v0x5572c043b4b0_14 .array/port v0x5572c043b4b0, 14;
E_0x5572c04185c0/13 .event anyedge, v0x5572c043b4b0_11, v0x5572c043b4b0_12, v0x5572c043b4b0_13, v0x5572c043b4b0_14;
v0x5572c043b4b0_15 .array/port v0x5572c043b4b0, 15;
v0x5572c0439730_0 .array/port v0x5572c0439730, 0;
v0x5572c0439730_1 .array/port v0x5572c0439730, 1;
v0x5572c0439730_2 .array/port v0x5572c0439730, 2;
E_0x5572c04185c0/14 .event anyedge, v0x5572c043b4b0_15, v0x5572c0439730_0, v0x5572c0439730_1, v0x5572c0439730_2;
v0x5572c0439730_3 .array/port v0x5572c0439730, 3;
v0x5572c0439730_4 .array/port v0x5572c0439730, 4;
v0x5572c0439730_5 .array/port v0x5572c0439730, 5;
v0x5572c0439730_6 .array/port v0x5572c0439730, 6;
E_0x5572c04185c0/15 .event anyedge, v0x5572c0439730_3, v0x5572c0439730_4, v0x5572c0439730_5, v0x5572c0439730_6;
v0x5572c0439730_7 .array/port v0x5572c0439730, 7;
v0x5572c0439730_8 .array/port v0x5572c0439730, 8;
v0x5572c0439730_9 .array/port v0x5572c0439730, 9;
v0x5572c0439730_10 .array/port v0x5572c0439730, 10;
E_0x5572c04185c0/16 .event anyedge, v0x5572c0439730_7, v0x5572c0439730_8, v0x5572c0439730_9, v0x5572c0439730_10;
v0x5572c0439730_11 .array/port v0x5572c0439730, 11;
v0x5572c0439730_12 .array/port v0x5572c0439730, 12;
v0x5572c0439730_13 .array/port v0x5572c0439730, 13;
v0x5572c0439730_14 .array/port v0x5572c0439730, 14;
E_0x5572c04185c0/17 .event anyedge, v0x5572c0439730_11, v0x5572c0439730_12, v0x5572c0439730_13, v0x5572c0439730_14;
v0x5572c0439730_15 .array/port v0x5572c0439730, 15;
E_0x5572c04185c0/18 .event anyedge, v0x5572c0439730_15, v0x5572c043a860_0, v0x5572c043afb0_0, v0x5572c043be10_0;
E_0x5572c04185c0/19 .event anyedge, v0x5572c043a6c0_0;
E_0x5572c04185c0 .event/or E_0x5572c04185c0/0, E_0x5572c04185c0/1, E_0x5572c04185c0/2, E_0x5572c04185c0/3, E_0x5572c04185c0/4, E_0x5572c04185c0/5, E_0x5572c04185c0/6, E_0x5572c04185c0/7, E_0x5572c04185c0/8, E_0x5572c04185c0/9, E_0x5572c04185c0/10, E_0x5572c04185c0/11, E_0x5572c04185c0/12, E_0x5572c04185c0/13, E_0x5572c04185c0/14, E_0x5572c04185c0/15, E_0x5572c04185c0/16, E_0x5572c04185c0/17, E_0x5572c04185c0/18, E_0x5572c04185c0/19;
L_0x5572c04514c0 .part v0x5572c043d4c0_0, 0, 5;
L_0x5572c0451560 .part v0x5572c043d4c0_0, 5, 4;
L_0x5572c0451600 .part v0x5572c043d4c0_0, 9, 23;
L_0x5572c04517b0 .array/port v0x5572c043bb50, L_0x5572c0451850;
L_0x5572c0451850 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db72a0;
L_0x5572c04519e0 .array/port v0x5572c043b4b0, L_0x5572c0451a80;
L_0x5572c0451a80 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db72e8;
L_0x5572c0451bc0 .cmp/eq 23, L_0x5572c04519e0, L_0x5572c0451600;
L_0x5572c0451e60 .array/port v0x5572c043bbf0, L_0x5572c0451f00;
L_0x5572c0451f00 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db7330;
L_0x5572c0452050 .array/port v0x5572c043b800, L_0x5572c04520f0;
L_0x5572c04520f0 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db7378;
L_0x5572c0452250 .cmp/eq 23, L_0x5572c0452050, L_0x5572c0451600;
L_0x5572c0452560 .reduce/nor L_0x5572c0452450;
L_0x5572c0452860 .functor MUXZ 2, L_0x7f3240db7450, L_0x7f3240db7408, L_0x5572c0452340, C4<>;
L_0x5572c04529a0 .functor MUXZ 2, L_0x5572c0452860, L_0x7f3240db73c0, L_0x5572c0451d50, C4<>;
L_0x5572c0452b70 .array/port v0x5572c043a460, L_0x5572c0452c10;
L_0x5572c0452c10 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db7498;
L_0x5572c0452f70 .array/port v0x5572c043bbf0, L_0x5572c0453010;
L_0x5572c0453010 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db74e0;
L_0x5572c04531b0 .array/port v0x5572c0439de0, L_0x5572c0453250;
L_0x5572c0453250 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db7528;
L_0x5572c0453580 .array/port v0x5572c043bb50, L_0x5572c0453620;
L_0x5572c0453620 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db7570;
L_0x5572c04537e0 .array/port v0x5572c0439d40, L_0x5572c0453880;
L_0x5572c0453880 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db75b8;
L_0x5572c0453af0 .functor MUXZ 1, L_0x5572c0453760, L_0x5572c04534c0, L_0x5572c0452eb0, C4<>;
L_0x5572c04541c0 .array/port v0x5572c043a460, L_0x5572c0453920;
L_0x5572c0453920 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db7648;
L_0x5572c04543a0 .concat [ 1 1 0 0], L_0x5572c04541c0, L_0x7f3240db7600;
L_0x5572c0454630 .part L_0x5572c04514c0, 2, 3;
L_0x5572c04546d0 .array/port v0x5572c0439730, L_0x5572c0454530;
L_0x5572c0454530 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db7690;
L_0x5572c04548d0 .concat [ 3 29 0 0], L_0x5572c0454630, L_0x7f3240db76d8;
L_0x5572c04547c0 .arith/mult 32, L_0x5572c04548d0, L_0x7f3240db7720;
L_0x5572c0454b80 .part/v L_0x5572c04546d0, L_0x5572c04547c0, 32;
L_0x5572c04549c0 .array/port v0x5572c04399f0, L_0x5572c0454df0;
L_0x5572c0454df0 .concat [ 4 2 0 0], L_0x5572c0451560, L_0x7f3240db7768;
L_0x5572c0454d10 .concat [ 3 29 0 0], L_0x5572c0454630, L_0x7f3240db77b0;
L_0x5572c0455020 .arith/mult 32, L_0x5572c0454d10, L_0x7f3240db77f8;
L_0x5572c0454e90 .part/v L_0x5572c04549c0, L_0x5572c0455020, 32;
L_0x5572c04552b0 .functor MUXZ 32, L_0x5572c0454e90, L_0x5572c0454b80, L_0x5572c0451d50, C4<>;
S_0x5572c03e9920 .scope module, "sa_mem" "main_memory" 3 122, 5 6 0, S_0x5572c03bfd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 256 "wdata";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /OUTPUT 256 "rdata";
    .port_info 7 /OUTPUT 1 "ready";
P_0x5572c043c450 .param/l "LATENCY" 0 5 19, +C4<00000000000000000000000000001010>;
v0x5572c043c6a0_0 .net "addr", 31 0, v0x5572c043a5e0_0;  alias, 1 drivers
v0x5572c043c7b0_0 .net "clk", 0 0, v0x5572c043d370_0;  alias, 1 drivers
v0x5572c043c850_0 .var "counter", 3 0;
v0x5572c043c920_0 .var/i "i", 31 0;
v0x5572c043ca00_0 .var "is_read", 0 0;
v0x5572c043cb10 .array "mem", 4095 0, 7 0;
v0x5572c043cbd0_0 .var "pending", 0 0;
v0x5572c043cc90_0 .var "pending_addr", 31 0;
v0x5572c043cd70_0 .var "pending_wdata", 255 0;
v0x5572c043ce50_0 .var "rdata", 255 0;
v0x5572c043cf10_0 .net "read", 0 0, v0x5572c043a7a0_0;  alias, 1 drivers
v0x5572c043cfe0_0 .var "ready", 0 0;
v0x5572c043d0b0_0 .net "rst_n", 0 0, v0x5572c043e5d0_0;  alias, 1 drivers
v0x5572c043d150_0 .net "wdata", 255 0, v0x5572c043a920_0;  alias, 1 drivers
v0x5572c043d220_0 .net "write", 0 0, v0x5572c043aa00_0;  alias, 1 drivers
    .scope S_0x5572c03e7c80;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c0432830_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5572c0432830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5572c0432830_0;
    %store/vec4a v0x5572c0433c90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5572c0432830_0;
    %store/vec4a v0x5572c0432550, 4, 0;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 4, v0x5572c0432830_0;
    %store/vec4a v0x5572c04337d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x5572c0432830_0;
    %store/vec4a v0x5572c0432090, 4, 0;
    %load/vec4 v0x5572c0432830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5572c0432830_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x5572c03e7c80;
T_3 ;
    %wait E_0x5572c0418580;
    %load/vec4 v0x5572c0433210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5572c0433550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572c04332d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572c04333b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c0433490_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5572c0433050_0;
    %assign/vec4 v0x5572c0433550_0, 0;
    %load/vec4 v0x5572c0433550_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v0x5572c0431bb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_3.5, 9;
    %load/vec4 v0x5572c0431e10_0;
    %or;
T_3.5;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5572c04319f0_0;
    %assign/vec4 v0x5572c04332d0_0, 0;
    %load/vec4 v0x5572c0431d30_0;
    %assign/vec4 v0x5572c04333b0_0, 0;
    %load/vec4 v0x5572c0431e10_0;
    %assign/vec4 v0x5572c0433490_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5572c03e7c80;
T_4 ;
    %wait E_0x5572c0333990;
    %load/vec4 v0x5572c0433550_0;
    %store/vec4 v0x5572c0433050_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572c0431c70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c0431ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c04329f0_0, 0, 32;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5572c0432d30_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572c0432bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572c0432e10_0, 0, 1;
    %load/vec4 v0x5572c0433550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5572c0433050_0, 0, 3;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x5572c0431bb0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.9, 8;
    %load/vec4 v0x5572c0431e10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.9;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5572c0433050_0, 0, 3;
T_4.7 ;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x5572c04317b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572c0431c70_0, 0, 1;
    %load/vec4 v0x5572c0433490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x5572c0433df0_0;
    %store/vec4 v0x5572c0431ad0_0, 0, 32;
T_4.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5572c0433050_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x5572c0432f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5572c0433050_0, 0, 3;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5572c0433050_0, 0, 3;
T_4.15 ;
T_4.11 ;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5572c04337d0, 4;
    %load/vec4 v0x5572c0432910_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %store/vec4 v0x5572c04329f0_0, 0, 32;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5572c0432090, 4;
    %store/vec4 v0x5572c0432d30_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572c0432e10_0, 0, 1;
    %load/vec4 v0x5572c0432c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5572c0433050_0, 0, 3;
T_4.16 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x5572c04332d0_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %store/vec4 v0x5572c04329f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572c0432bb0_0, 0, 1;
    %load/vec4 v0x5572c0432c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5572c0433050_0, 0, 3;
T_4.18 ;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572c0431c70_0, 0, 1;
    %load/vec4 v0x5572c0433490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %load/vec4 v0x5572c0432ad0_0;
    %load/vec4 v0x5572c0433ed0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v0x5572c0431ad0_0, 0, 32;
T_4.20 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5572c0433050_0, 0, 3;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5572c03e7c80;
T_5 ;
    %wait E_0x5572c034c000;
    %load/vec4 v0x5572c0433550_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0x5572c04317b0_0;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x5572c0433490_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5572c04333b0_0;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5572c0433ed0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x5572c0432090, 5, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0432550, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5572c0433550_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0433c90, 0, 4;
    %load/vec4 v0x5572c04332d0_0;
    %parti/s 22, 10, 5;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c04337d0, 0, 4;
    %load/vec4 v0x5572c0433490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x5572c0432ad0_0;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0432090, 0, 4;
    %load/vec4 v0x5572c04333b0_0;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5572c0433ed0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x5572c0432090, 5, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0432550, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x5572c0432ad0_0;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0432090, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5572c0432910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0432550, 0, 4;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5572c03e8000;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c0434630_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5572c0434630_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x5572c0434630_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 4, v0x5572c0434630_0;
    %store/vec4a v0x5572c0434800, 4, 0;
    %load/vec4 v0x5572c0434630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5572c0434630_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5572c03e8000;
T_7 ;
    %wait E_0x5572c0418580;
    %load/vec4 v0x5572c0434da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5572c0434590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c04348c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c0434cd0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5572c0434b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c04346f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572c0434980_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5572c0434a60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c0434cd0_0, 0;
    %load/vec4 v0x5572c04348c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x5572c0434c00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_7.5, 9;
    %load/vec4 v0x5572c0434f40_0;
    %or;
T_7.5;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572c04348c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5572c0434590_0, 0;
    %load/vec4 v0x5572c0434c00_0;
    %assign/vec4 v0x5572c04346f0_0, 0;
    %load/vec4 v0x5572c0434410_0;
    %assign/vec4 v0x5572c0434980_0, 0;
    %load/vec4 v0x5572c0434e70_0;
    %assign/vec4 v0x5572c0434a60_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5572c04348c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5572c0434590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c04348c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572c0434cd0_0, 0;
    %load/vec4 v0x5572c04346f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 31, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 30, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 29, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 28, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 27, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 26, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 25, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 24, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 23, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 22, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 21, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 20, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 19, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 18, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 17, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c0434800, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572c0434b40_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x5572c0434a60_0;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 6, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 7, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 8, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 9, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 10, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 11, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 12, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 13, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 14, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 15, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 17, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 18, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 19, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 20, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 21, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 22, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 23, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 24, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 25, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 26, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 27, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 28, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 29, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 30, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
    %load/vec4 v0x5572c0434980_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 31, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0434800, 0, 4;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x5572c0434590_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5572c0434590_0, 0;
T_7.9 ;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5572c03e8380;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c043a2a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5572c043a2a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5572c043a2a0_0;
    %store/vec4a v0x5572c043bb50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5572c043a2a0_0;
    %store/vec4a v0x5572c0439d40, 4, 0;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 4, v0x5572c043a2a0_0;
    %store/vec4a v0x5572c043b4b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x5572c043a2a0_0;
    %store/vec4a v0x5572c0439730, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5572c043a2a0_0;
    %store/vec4a v0x5572c043bbf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5572c043a2a0_0;
    %store/vec4a v0x5572c0439de0, 4, 0;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 4, v0x5572c043a2a0_0;
    %store/vec4a v0x5572c043b800, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x5572c043a2a0_0;
    %store/vec4a v0x5572c04399f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5572c043a2a0_0;
    %store/vec4a v0x5572c043a460, 4, 0;
    %load/vec4 v0x5572c043a2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5572c043a2a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x5572c03e8380;
T_9 ;
    %wait E_0x5572c0418580;
    %load/vec4 v0x5572c043aec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5572c043b2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572c043afb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572c043b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043b090_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5572c043ac40_0;
    %assign/vec4 v0x5572c043b2f0_0, 0;
    %load/vec4 v0x5572c043b2f0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_9.4, 4;
    %load/vec4 v0x5572c0438ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_9.5, 9;
    %load/vec4 v0x5572c04390d0_0;
    %or;
T_9.5;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5572c0438d20_0;
    %assign/vec4 v0x5572c043afb0_0, 0;
    %load/vec4 v0x5572c0438fe0_0;
    %assign/vec4 v0x5572c043b150_0, 0;
    %load/vec4 v0x5572c04390d0_0;
    %assign/vec4 v0x5572c043b230_0, 0;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5572c043a460, 4;
    %assign/vec4 v0x5572c043b090_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5572c03e8380;
T_10 ;
    %wait E_0x5572c04185c0;
    %load/vec4 v0x5572c043b2f0_0;
    %store/vec4 v0x5572c043ac40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572c0438f40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c0438de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c043a5e0_0, 0, 32;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5572c043a920_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572c043a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572c043aa00_0, 0, 1;
    %load/vec4 v0x5572c043b2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5572c043ac40_0, 0, 3;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x5572c0438ea0_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.9, 8;
    %load/vec4 v0x5572c04390d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.9;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5572c043ac40_0, 0, 3;
T_10.7 ;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x5572c0438b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572c0438f40_0, 0, 1;
    %load/vec4 v0x5572c043b230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x5572c043a000_0;
    %store/vec4 v0x5572c0438de0_0, 0, 32;
T_10.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5572c043ac40_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x5572c043ab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5572c043ac40_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5572c043ac40_0, 0, 3;
T_10.15 ;
T_10.11 ;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x5572c043b090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5572c043b800, 4;
    %load/vec4 v0x5572c043a380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %store/vec4 v0x5572c043a5e0_0, 0, 32;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5572c04399f0, 4;
    %store/vec4 v0x5572c043a920_0, 0, 256;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5572c043b4b0, 4;
    %load/vec4 v0x5572c043a380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %store/vec4 v0x5572c043a5e0_0, 0, 32;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5572c0439730, 4;
    %store/vec4 v0x5572c043a920_0, 0, 256;
T_10.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572c043aa00_0, 0, 1;
    %load/vec4 v0x5572c043a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5572c043ac40_0, 0, 3;
T_10.18 ;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x5572c043afb0_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %store/vec4 v0x5572c043a5e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572c043a7a0_0, 0, 1;
    %load/vec4 v0x5572c043a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5572c043ac40_0, 0, 3;
T_10.20 ;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572c0438f40_0, 0, 1;
    %load/vec4 v0x5572c043b230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0x5572c043a6c0_0;
    %load/vec4 v0x5572c043be10_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v0x5572c0438de0_0, 0, 32;
T_10.22 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5572c043ac40_0, 0, 3;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5572c03e8380;
T_11 ;
    %wait E_0x5572c034c000;
    %load/vec4 v0x5572c043b2f0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_11.2, 4;
    %load/vec4 v0x5572c0438b00_0;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5572c043bc90_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.4, 8;
T_11.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.4, 8;
 ; End of false expr.
    %blend;
T_11.4;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043a460, 0, 4;
    %load/vec4 v0x5572c043b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0x5572c043bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x5572c043b150_0;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5572c043be10_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x5572c0439730, 5, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0439d40, 0, 4;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x5572c043b150_0;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5572c043be10_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x5572c04399f0, 5, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0439de0, 0, 4;
T_11.8 ;
T_11.5 ;
T_11.0 ;
    %load/vec4 v0x5572c043b2f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.9, 4;
    %load/vec4 v0x5572c043b090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043bbf0, 0, 4;
    %load/vec4 v0x5572c043afb0_0;
    %parti/s 23, 9, 5;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043b800, 0, 4;
    %load/vec4 v0x5572c043b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x5572c043a6c0_0;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c04399f0, 0, 4;
    %load/vec4 v0x5572c043b150_0;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5572c043be10_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x5572c04399f0, 5, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0439de0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x5572c043a6c0_0;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c04399f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0439de0, 0, 4;
T_11.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043a460, 0, 4;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043bb50, 0, 4;
    %load/vec4 v0x5572c043afb0_0;
    %parti/s 23, 9, 5;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043b4b0, 0, 4;
    %load/vec4 v0x5572c043b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x5572c043a6c0_0;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0439730, 0, 4;
    %load/vec4 v0x5572c043b150_0;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5572c043be10_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x5572c0439730, 5, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0439d40, 0, 4;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x5572c043a6c0_0;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0439730, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c0439d40, 0, 4;
T_11.16 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5572c043a380_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043a460, 0, 4;
T_11.12 ;
T_11.9 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5572c03e9920;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c043c920_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5572c043c920_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0x5572c043c920_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 4, v0x5572c043c920_0;
    %store/vec4a v0x5572c043cb10, 4, 0;
    %load/vec4 v0x5572c043c920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5572c043c920_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x5572c03e9920;
T_13 ;
    %wait E_0x5572c0418580;
    %load/vec4 v0x5572c043d0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5572c043c850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043cbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043cfe0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5572c043ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043ca00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572c043cc90_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5572c043cd70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043cfe0_0, 0;
    %load/vec4 v0x5572c043cbd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x5572c043cf10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.5, 9;
    %load/vec4 v0x5572c043d220_0;
    %or;
T_13.5;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572c043cbd0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5572c043c850_0, 0;
    %load/vec4 v0x5572c043cf10_0;
    %assign/vec4 v0x5572c043ca00_0, 0;
    %load/vec4 v0x5572c043c6a0_0;
    %assign/vec4 v0x5572c043cc90_0, 0;
    %load/vec4 v0x5572c043d150_0;
    %assign/vec4 v0x5572c043cd70_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5572c043cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x5572c043c850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572c043cbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572c043cfe0_0, 0;
    %load/vec4 v0x5572c043ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 31, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 30, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 29, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 28, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 27, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 26, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 25, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 24, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 23, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 22, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 21, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 20, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 19, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 18, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 17, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5572c043cb10, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572c043ce50_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x5572c043cd70_0;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 6, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 7, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 8, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 9, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 10, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 11, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 12, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 13, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 14, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 15, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 17, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 18, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 19, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 20, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 21, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 22, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 23, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 24, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 25, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 26, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 27, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 28, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 29, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 30, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
    %load/vec4 v0x5572c043cc90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %addi 31, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572c043cb10, 0, 4;
T_13.11 ;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x5572c043c850_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5572c043c850_0, 0;
T_13.9 ;
T_13.6 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5572c03bfd90;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572c043d370_0, 0, 1;
T_14.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5572c043d370_0;
    %inv;
    %store/vec4 v0x5572c043d370_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x5572c03bfd90;
T_15 ;
    %vpi_call/w 3 135 "$dumpfile", "cache_system.vcd" {0 0 0};
    %vpi_call/w 3 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5572c03bfd90 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5572c03bfd90;
T_16 ;
    %vpi_call/w 3 194 "$display", "===========================================" {0 0 0};
    %vpi_call/w 3 195 "$display", "Cache Memory System Testbench" {0 0 0};
    %vpi_call/w 3 196 "$display", "===========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572c043e5d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c043d4c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c043d620_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572c043d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572c043d710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c043dc50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c043e3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c043e9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c043f220_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5572c034c000;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572c043e5d0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_16.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.3, 5;
    %jmp/1 T_16.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5572c034c000;
    %jmp T_16.2;
T_16.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 213 "$display", "Test 1: Sequential reads (cold cache)" {0 0 0};
    %vpi_call/w 3 214 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c03b91b0_0, 0, 32;
    %fork TD_tb_cache_system.cache_read, S_0x5572c03c0110;
    %join;
    %vpi_call/w 3 216 "$display", "Read 0x00000000: DM_rdata=%h, SA_rdata=%h", v0x5572c043d850_0, v0x5572c043e670_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5572c03b91b0_0, 0, 32;
    %fork TD_tb_cache_system.cache_read, S_0x5572c03c0110;
    %join;
    %vpi_call/w 3 219 "$display", "Read 0x00000004: DM_rdata=%h, SA_rdata=%h (same block - hit)", v0x5572c043d850_0, v0x5572c043e670_0 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5572c03b91b0_0, 0, 32;
    %fork TD_tb_cache_system.cache_read, S_0x5572c03c0110;
    %join;
    %vpi_call/w 3 222 "$display", "Read 0x00000020: DM_rdata=%h, SA_rdata=%h (new block)", v0x5572c043d850_0, v0x5572c043e670_0 {0 0 0};
    %vpi_call/w 3 224 "$display", "\012Test 2: Write and read back" {0 0 0};
    %vpi_call/w 3 225 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c03b9800_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5572c03b9c60_0, 0, 32;
    %fork TD_tb_cache_system.cache_write, S_0x5572c03c0490;
    %join;
    %vpi_call/w 3 227 "$display", "Write 0xDEADBEEF to 0x00000000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c03b91b0_0, 0, 32;
    %fork TD_tb_cache_system.cache_read, S_0x5572c03c0110;
    %join;
    %vpi_call/w 3 230 "$display", "Read 0x00000000: DM_rdata=%h, SA_rdata=%h", v0x5572c043d850_0, v0x5572c043e670_0 {0 0 0};
    %vpi_call/w 3 232 "$display", "\012Test 3: Conflict misses (same index, different tag)" {0 0 0};
    %vpi_call/w 3 233 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5572c03b91b0_0, 0, 32;
    %fork TD_tb_cache_system.cache_read, S_0x5572c03c0110;
    %join;
    %vpi_call/w 3 235 "$display", "Read 0x00000400 (conflicts with 0x0 in DM)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c03b91b0_0, 0, 32;
    %fork TD_tb_cache_system.cache_read, S_0x5572c03c0110;
    %join;
    %vpi_call/w 3 238 "$display", "Read 0x00000000 again" {0 0 0};
    %vpi_call/w 3 240 "$display", "\012Test 4: LRU replacement test" {0 0 0};
    %vpi_call/w 3 241 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5572c03b91b0_0, 0, 32;
    %fork TD_tb_cache_system.cache_read, S_0x5572c03c0110;
    %join;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x5572c03b91b0_0, 0, 32;
    %fork TD_tb_cache_system.cache_read, S_0x5572c03c0110;
    %join;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5572c03b91b0_0, 0, 32;
    %fork TD_tb_cache_system.cache_read, S_0x5572c03c0110;
    %join;
    %vpi_call/w 3 246 "$display", "Accessed 0x000, 0x200, 0x400 to test LRU" {0 0 0};
    %vpi_call/w 3 248 "$display", "\012Test 5: Dirty writeback" {0 0 0};
    %vpi_call/w 3 249 "$display", "-------------------------------------------" {0 0 0};
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x5572c03b9800_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x5572c03b9c60_0, 0, 32;
    %fork TD_tb_cache_system.cache_write, S_0x5572c03c0490;
    %join;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5572c03b9800_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5572c03b9c60_0, 0, 32;
    %fork TD_tb_cache_system.cache_write, S_0x5572c03c0490;
    %join;
    %vpi_call/w 3 252 "$display", "Wrote to 0x800 and 0xA00" {0 0 0};
    %pushi/vec4 20, 0, 32;
T_16.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.5, 5;
    %jmp/1 T_16.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5572c034c000;
    %jmp T_16.4;
T_16.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 257 "$display", "\012===========================================" {0 0 0};
    %vpi_call/w 3 258 "$display", "Cache Statistics" {0 0 0};
    %vpi_call/w 3 259 "$display", "===========================================" {0 0 0};
    %vpi_call/w 3 260 "$display", "Direct-Mapped Cache:" {0 0 0};
    %vpi_call/w 3 261 "$display", "  Hits:   %0d", v0x5572c043dc50_0 {0 0 0};
    %vpi_call/w 3 262 "$display", "  Misses: %0d", v0x5572c043e3b0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x5572c043dc50_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x5572c043dc50_0;
    %load/vec4 v0x5572c043e3b0_0;
    %add;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 263 "$display", "  Hit Rate: %0.1f%%", W<0,r> {0 1 0};
    %vpi_call/w 3 264 "$display", "\000" {0 0 0};
    %vpi_call/w 3 265 "$display", "Set-Associative Cache:" {0 0 0};
    %vpi_call/w 3 266 "$display", "  Hits:   %0d", v0x5572c043e9f0_0 {0 0 0};
    %vpi_call/w 3 267 "$display", "  Misses: %0d", v0x5572c043f220_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x5572c043e9f0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x5572c043e9f0_0;
    %load/vec4 v0x5572c043f220_0;
    %add;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 268 "$display", "  Hit Rate: %0.1f%%", W<0,r> {0 1 0};
    %vpi_call/w 3 269 "$display", "\000" {0 0 0};
    %vpi_call/w 3 270 "$display", "View waveforms: gtkwave cache_system.vcd" {0 0 0};
    %vpi_call/w 3 271 "$display", "===========================================" {0 0 0};
    %vpi_call/w 3 273 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_cache_system.v";
    "rtl/direct_mapped_cache.v";
    "rtl/main_memory.v";
    "rtl/set_associative_cache.v";
