{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555952209526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555952209541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 10:56:49 2019 " "Processing started: Mon Apr 22 10:56:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555952209541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555952209541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D_FlipFlop -c D_FlipFlop " "Command: quartus_map --read_settings_files=on --write_settings_files=off D_FlipFlop -c D_FlipFlop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555952209541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555952209916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555952209916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_behavior.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_behavior.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_ff_behavior " "Found entity 1: D_ff_behavior" {  } { { "D_ff_behavior.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/D_ff_behavior.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555952221698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555952221698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch_behaviour.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch_behaviour.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch_behaviour " "Found entity 1: D_latch_behaviour" {  } { { "D_latch_behaviour.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/D_latch_behaviour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555952221698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555952221698 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flipflop.v 1 1 " "Using design file d_flipflop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop " "Found entity 1: D_FlipFlop" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555952221729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1555952221729 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "d_flipflop.v(30) " "Verilog HDL Instantiation warning at d_flipflop.v(30): instance has no name" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555952221729 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "d_flipflop.v(31) " "Verilog HDL Instantiation warning at d_flipflop.v(31): instance has no name" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555952221729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D_FlipFlop " "Elaborating entity \"D_FlipFlop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555952221729 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] d_flipflop.v(15) " "Output port \"LEDR\[9..3\]\" at d_flipflop.v(15) has no driver" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555952221729 "|D_FlipFlop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch_behaviour D_latch_behaviour:comb_5 " "Elaborating entity \"D_latch_behaviour\" for hierarchy \"D_latch_behaviour:comb_5\"" {  } { { "d_flipflop.v" "comb_5" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555952221760 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q D_latch_behaviour.v(2) " "Verilog HDL Always Construct warning at D_latch_behaviour.v(2): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "D_latch_behaviour.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/D_latch_behaviour.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555952221760 "|D_FlipFlop|D_latch_behaviour:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Qbar D_latch_behaviour.v(2) " "Verilog HDL Always Construct warning at D_latch_behaviour.v(2): inferring latch(es) for variable \"Qbar\", which holds its previous value in one or more paths through the always construct" {  } { { "D_latch_behaviour.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/D_latch_behaviour.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555952221760 "|D_FlipFlop|D_latch_behaviour:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qbar D_latch_behaviour.v(2) " "Inferred latch for \"Qbar\" at D_latch_behaviour.v(2)" {  } { { "D_latch_behaviour.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/D_latch_behaviour.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555952221760 "|D_FlipFlop|D_latch_behaviour:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q D_latch_behaviour.v(2) " "Inferred latch for \"Q\" at D_latch_behaviour.v(2)" {  } { { "D_latch_behaviour.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/D_latch_behaviour.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555952221760 "|D_FlipFlop|D_latch_behaviour:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_ff_behavior D_ff_behavior:comb_6 " "Elaborating entity \"D_ff_behavior\" for hierarchy \"D_ff_behavior:comb_6\"" {  } { { "d_flipflop.v" "comb_6" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555952221760 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1555952222198 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1555952222198 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555952222198 "|D_FlipFlop|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555952222198 "|D_FlipFlop|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555952222198 "|D_FlipFlop|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555952222198 "|D_FlipFlop|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555952222198 "|D_FlipFlop|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555952222198 "|D_FlipFlop|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555952222198 "|D_FlipFlop|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555952222198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555952222260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555952222588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555952222588 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555952222682 "|D_FlipFlop|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555952222682 "|D_FlipFlop|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555952222682 "|D_FlipFlop|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555952222682 "|D_FlipFlop|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555952222682 "|D_FlipFlop|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555952222682 "|D_FlipFlop|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555952222682 "|D_FlipFlop|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555952222682 "|D_FlipFlop|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555952222682 "|D_FlipFlop|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "d_flipflop.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab14/d_flipflop.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555952222682 "|D_FlipFlop|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555952222682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555952222682 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555952222682 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1555952222682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555952222682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555952222682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555952222729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 10:57:02 2019 " "Processing ended: Mon Apr 22 10:57:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555952222729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555952222729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555952222729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555952222729 ""}
