#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001df2c63cf10 .scope module, "tb_traffic_light" "tb_traffic_light" 2 3;
 .timescale -9 -12;
v000001df2c682990_0 .var "clk", 0 0;
v000001df2c682ad0_0 .var/i "cycle_count", 31 0;
v000001df2c682350_0 .net "ew_g", 0 0, v000001df2c63d2e0_0;  1 drivers
v000001df2c6825d0_0 .net "ew_r", 0 0, v000001df2c691650_0;  1 drivers
v000001df2c682210_0 .net "ew_y", 0 0, v000001df2c6916f0_0;  1 drivers
v000001df2c682170_0 .net "ns_g", 0 0, v000001df2c691790_0;  1 drivers
v000001df2c6823f0_0 .net "ns_r", 0 0, v000001df2c678fd0_0;  1 drivers
v000001df2c682c10_0 .net "ns_y", 0 0, v000001df2c679070_0;  1 drivers
v000001df2c6822b0_0 .var "rst", 0 0;
v000001df2c682670_0 .var "tick", 0 0;
S_000001df2c6913d0 .scope module, "dut" "traffic_light" 2 12, 3 27 0, S_000001df2c63cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /OUTPUT 1 "ns_g";
    .port_info 4 /OUTPUT 1 "ns_y";
    .port_info 5 /OUTPUT 1 "ns_r";
    .port_info 6 /OUTPUT 1 "ew_g";
    .port_info 7 /OUTPUT 1 "ew_y";
    .port_info 8 /OUTPUT 1 "ew_r";
P_000001df2c691560 .param/l "EW_GREEN" 0 3 35, C4<10>;
P_000001df2c691598 .param/l "EW_YELLOW" 0 3 36, C4<11>;
P_000001df2c6915d0 .param/l "NS_GREEN" 0 3 33, C4<00>;
P_000001df2c691608 .param/l "NS_YELLOW" 0 3 34, C4<01>;
v000001df2c652e50_0 .net "clk", 0 0, v000001df2c682990_0;  1 drivers
v000001df2c6528d0_0 .var "count", 2 0;
v000001df2c63d2e0_0 .var "ew_g", 0 0;
v000001df2c691650_0 .var "ew_r", 0 0;
v000001df2c6916f0_0 .var "ew_y", 0 0;
v000001df2c691790_0 .var "ns_g", 0 0;
v000001df2c678fd0_0 .var "ns_r", 0 0;
v000001df2c679070_0 .var "ns_y", 0 0;
v000001df2c679110_0 .net "rst", 0 0, v000001df2c6822b0_0;  1 drivers
v000001df2c6791b0_0 .var "state", 1 0;
v000001df2c679250_0 .net "tick", 0 0, v000001df2c682670_0;  1 drivers
E_000001df2c67b230 .event anyedge, v000001df2c6791b0_0;
E_000001df2c67b1b0 .event posedge, v000001df2c652e50_0;
S_000001df2c63d0a0 .scope module, "tick_prescaler" "tick_prescaler" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tick";
P_000001df2c63d230 .param/l "CLK_FREQ_HZ" 0 3 3, +C4<00000010111110101111000010000000>;
P_000001df2c63d268 .param/l "TERMINAL" 1 3 9, +C4<000000010111110101111000001111111>;
P_000001df2c63d2a0 .param/l "TICK_HZ" 0 3 4, +C4<00000000000000000000000000000001>;
o000001df2c699388 .functor BUFZ 1, C4<z>; HiZ drive
v000001df2c682850_0 .net "clk", 0 0, o000001df2c699388;  0 drivers
v000001df2c682b70_0 .var "counter", 26 0;
o000001df2c6993e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001df2c682490_0 .net "rst", 0 0, o000001df2c6993e8;  0 drivers
v000001df2c682d50_0 .var "tick", 0 0;
E_000001df2c67b5f0 .event posedge, v000001df2c682850_0;
    .scope S_000001df2c6913d0;
T_0 ;
    %wait E_000001df2c67b1b0;
    %load/vec4 v000001df2c679110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df2c6791b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df2c6528d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001df2c679250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001df2c6791b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000001df2c6528d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001df2c6791b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df2c6528d0_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v000001df2c6528d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001df2c6528d0_0, 0;
T_0.10 ;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000001df2c6528d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001df2c6791b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df2c6528d0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v000001df2c6528d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001df2c6528d0_0, 0;
T_0.12 ;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000001df2c6528d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001df2c6791b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df2c6528d0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v000001df2c6528d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001df2c6528d0_0, 0;
T_0.14 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000001df2c6528d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df2c6791b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df2c6528d0_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v000001df2c6528d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001df2c6528d0_0, 0;
T_0.16 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001df2c6913d0;
T_1 ;
    %wait E_000001df2c67b230;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df2c691790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df2c679070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df2c678fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df2c63d2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df2c6916f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df2c691650_0, 0, 1;
    %load/vec4 v000001df2c6791b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2c691790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2c691650_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2c679070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2c691650_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2c678fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2c63d2e0_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2c678fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2c6916f0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001df2c63cf10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df2c682ad0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_000001df2c63cf10;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001df2c682990_0;
    %inv;
    %store/vec4 v000001df2c682990_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001df2c63cf10;
T_4 ;
    %wait E_000001df2c67b1b0;
    %load/vec4 v000001df2c682ad0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001df2c682ad0_0, 0;
    %load/vec4 v000001df2c682ad0_0;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001df2c682670_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001df2c63cf10;
T_5 ;
    %vpi_call 2 29 "$dumpfile", "traffic_light.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001df2c63cf10 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001df2c63cf10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df2c682990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2c6822b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df2c6822b0_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001df2c63cf10;
T_7 ;
    %vpi_call 2 46 "$monitor", "Time=%0t rst=%b tick=%b | NS: G%b Y%b R%b | EW: G%b Y%b R%b", $time, v000001df2c6822b0_0, v000001df2c682670_0, v000001df2c682170_0, v000001df2c682c10_0, v000001df2c6823f0_0, v000001df2c682350_0, v000001df2c682210_0, v000001df2c6825d0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001df2c63d0a0;
T_8 ;
    %wait E_000001df2c67b5f0;
    %load/vec4 v000001df2c682490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v000001df2c682b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2c682d50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001df2c682b70_0;
    %pad/u 33;
    %cmpi/e 49999999, 0, 33;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v000001df2c682b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df2c682d50_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001df2c682b70_0;
    %addi 1, 0, 27;
    %assign/vec4 v000001df2c682b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2c682d50_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_traffic_light.v";
    "traffic_light.v";
