// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Linear_layer_ds1_Pipeline_l_j31 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_inp2_load,
        max_inp2_address0,
        max_inp2_ce0,
        max_inp2_we0,
        max_inp2_d0,
        zext_ln662,
        sub_ln664,
        v385_address0,
        v385_ce0,
        v385_q0,
        grp_fu_644_p_din0,
        grp_fu_644_p_din1,
        grp_fu_644_p_opcode,
        grp_fu_644_p_dout0,
        grp_fu_644_p_ce,
        grp_fu_648_p_din0,
        grp_fu_648_p_din1,
        grp_fu_648_p_opcode,
        grp_fu_648_p_dout0,
        grp_fu_648_p_ce,
        grp_fu_652_p_din0,
        grp_fu_652_p_din1,
        grp_fu_652_p_opcode,
        grp_fu_652_p_dout0,
        grp_fu_652_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] max_inp2_load;
output  [3:0] max_inp2_address0;
output   max_inp2_ce0;
output   max_inp2_we0;
output  [31:0] max_inp2_d0;
input  [3:0] zext_ln662;
input  [13:0] sub_ln664;
output  [13:0] v385_address0;
output   v385_ce0;
input  [31:0] v385_q0;
output  [31:0] grp_fu_644_p_din0;
output  [31:0] grp_fu_644_p_din1;
output  [4:0] grp_fu_644_p_opcode;
input  [0:0] grp_fu_644_p_dout0;
output   grp_fu_644_p_ce;
output  [31:0] grp_fu_648_p_din0;
output  [31:0] grp_fu_648_p_din1;
output  [4:0] grp_fu_648_p_opcode;
input  [0:0] grp_fu_648_p_dout0;
output   grp_fu_648_p_ce;
output  [31:0] grp_fu_652_p_din0;
output  [31:0] grp_fu_652_p_din1;
output  [4:0] grp_fu_652_p_opcode;
input  [0:0] grp_fu_652_p_dout0;
output   grp_fu_652_p_ce;

reg ap_idle;
reg max_inp2_ce0;
reg max_inp2_we0;
reg v385_ce0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln663_reg_350;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] max_inp2_addr_reg_345;
reg   [3:0] max_inp2_addr_reg_345_pp0_iter1_reg;
wire   [0:0] icmp_ln663_fu_138_p2;
wire   [9:0] add_ln663_fu_144_p2;
reg   [9:0] add_ln663_reg_354;
wire   [0:0] ifzero_fu_165_p2;
reg   [0:0] ifzero_reg_364;
reg   [0:0] ifzero_reg_364_pp0_iter1_reg;
reg   [31:0] v400_reg_368;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] v402_load_reg_376;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln665_fu_193_p2;
reg   [0:0] icmp_ln665_reg_385;
wire   [0:0] icmp_ln665_1_fu_199_p2;
reg   [0:0] icmp_ln665_1_reg_390;
wire   [31:0] v408_fu_211_p1;
reg   [31:0] v408_reg_396;
wire   [0:0] icmp_ln678_2_fu_226_p2;
reg   [0:0] icmp_ln678_2_reg_402;
wire   [0:0] or_ln665_fu_236_p2;
reg   [0:0] or_ln665_reg_407;
reg   [0:0] tmp_27_reg_412;
wire   [31:0] select_ln679_fu_291_p3;
reg   [31:0] select_ln679_reg_417;
wire   [31:0] select_ln670_fu_309_p3;
reg   [31:0] select_ln670_reg_422;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln662_cast_fu_120_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln664_1_fu_160_p1;
reg   [31:0] v402_fu_56;
wire   [31:0] select_ln665_fu_319_p3;
wire    ap_loop_init;
wire    ap_block_pp0_stage2;
reg   [9:0] j31_fu_60;
reg   [9:0] ap_sig_allocacmp_j31_1;
wire    ap_block_pp0_stage1;
wire   [13:0] zext_ln664_fu_150_p1;
wire   [13:0] add_ln664_fu_154_p2;
wire   [31:0] bitcast_ln665_fu_176_p1;
wire   [7:0] tmp_26_fu_179_p4;
wire   [22:0] trunc_ln665_fu_189_p1;
wire   [31:0] xor_ln677_fu_205_p2;
wire   [7:0] tmp_29_fu_216_p4;
wire   [31:0] bitcast_ln678_fu_240_p1;
wire   [7:0] tmp_28_fu_243_p4;
wire   [22:0] trunc_ln678_fu_253_p1;
wire   [0:0] icmp_ln678_1_fu_263_p2;
wire   [0:0] icmp_ln678_fu_257_p2;
wire   [0:0] or_ln678_fu_269_p2;
wire   [0:0] and_ln678_fu_279_p2;
wire   [0:0] or_ln678_1_fu_275_p2;
wire   [0:0] v409_fu_285_p2;
wire   [0:0] and_ln669_fu_297_p2;
wire   [0:0] v404_fu_303_p2;
wire   [0:0] and_ln665_fu_315_p2;
wire    ap_block_pp0_stage2_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        j31_fu_60 <= 10'd0;
    end else if (((icmp_ln663_reg_350 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        j31_fu_60 <= add_ln663_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        v402_fu_56 <= max_inp2_load;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v402_fu_56 <= select_ln665_fu_319_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln663_reg_354 <= add_ln663_fu_144_p2;
        icmp_ln663_reg_350 <= icmp_ln663_fu_138_p2;
        ifzero_reg_364_pp0_iter1_reg <= ifzero_reg_364;
        max_inp2_addr_reg_345 <= zext_ln662_cast_fu_120_p1;
        max_inp2_addr_reg_345_pp0_iter1_reg <= max_inp2_addr_reg_345;
        or_ln665_reg_407 <= or_ln665_fu_236_p2;
        select_ln670_reg_422 <= select_ln670_fu_309_p3;
        select_ln679_reg_417 <= select_ln679_fu_291_p3;
        tmp_27_reg_412 <= grp_fu_644_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln663_reg_350 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln665_1_reg_390 <= icmp_ln665_1_fu_199_p2;
        icmp_ln665_reg_385 <= icmp_ln665_fu_193_p2;
        icmp_ln678_2_reg_402 <= icmp_ln678_2_fu_226_p2;
        v402_load_reg_376 <= v402_fu_56;
        v408_reg_396 <= v408_fu_211_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln663_fu_138_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ifzero_reg_364 <= ifzero_fu_165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln663_reg_350 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v400_reg_368 <= v385_q0;
    end
end

always @ (*) begin
    if (((icmp_ln663_reg_350 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j31_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_j31_1 = j31_fu_60;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_inp2_ce0 = 1'b1;
    end else begin
        max_inp2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ifzero_reg_364_pp0_iter1_reg == 1'd1))) begin
        max_inp2_we0 = 1'b1;
    end else begin
        max_inp2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v385_ce0 = 1'b1;
    end else begin
        v385_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln663_fu_144_p2 = (ap_sig_allocacmp_j31_1 + 10'd1);

assign add_ln664_fu_154_p2 = (sub_ln664 + zext_ln664_fu_150_p1);

assign and_ln665_fu_315_p2 = (tmp_27_reg_412 & or_ln665_reg_407);

assign and_ln669_fu_297_p2 = (or_ln678_fu_269_p2 & or_ln665_fu_236_p2);

assign and_ln678_fu_279_p2 = (or_ln678_fu_269_p2 & grp_fu_648_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign bitcast_ln665_fu_176_p1 = v400_reg_368;

assign bitcast_ln678_fu_240_p1 = v402_load_reg_376;

assign grp_fu_644_p_ce = 1'b1;

assign grp_fu_644_p_din0 = v400_reg_368;

assign grp_fu_644_p_din1 = 32'd0;

assign grp_fu_644_p_opcode = 5'd3;

assign grp_fu_648_p_ce = 1'b1;

assign grp_fu_648_p_din0 = v402_fu_56;

assign grp_fu_648_p_din1 = v408_fu_211_p1;

assign grp_fu_648_p_opcode = 5'd4;

assign grp_fu_652_p_ce = 1'b1;

assign grp_fu_652_p_din0 = v402_fu_56;

assign grp_fu_652_p_din1 = v400_reg_368;

assign grp_fu_652_p_opcode = 5'd4;

assign icmp_ln663_fu_138_p2 = ((ap_sig_allocacmp_j31_1 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln665_1_fu_199_p2 = ((trunc_ln665_fu_189_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln665_fu_193_p2 = ((tmp_26_fu_179_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln678_1_fu_263_p2 = ((trunc_ln678_fu_253_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln678_2_fu_226_p2 = ((tmp_29_fu_216_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln678_fu_257_p2 = ((tmp_28_fu_243_p4 != 8'd255) ? 1'b1 : 1'b0);

assign ifzero_fu_165_p2 = ((add_ln663_fu_144_p2 == 10'd768) ? 1'b1 : 1'b0);

assign max_inp2_address0 = max_inp2_addr_reg_345_pp0_iter1_reg;

assign max_inp2_d0 = ((and_ln665_fu_315_p2[0:0] == 1'b1) ? select_ln670_reg_422 : select_ln679_reg_417);

assign or_ln665_fu_236_p2 = (icmp_ln665_reg_385 | icmp_ln665_1_reg_390);

assign or_ln678_1_fu_275_p2 = (icmp_ln678_2_reg_402 | icmp_ln665_1_reg_390);

assign or_ln678_fu_269_p2 = (icmp_ln678_fu_257_p2 | icmp_ln678_1_fu_263_p2);

assign select_ln665_fu_319_p3 = ((and_ln665_fu_315_p2[0:0] == 1'b1) ? select_ln670_reg_422 : select_ln679_reg_417);

assign select_ln670_fu_309_p3 = ((v404_fu_303_p2[0:0] == 1'b1) ? v400_reg_368 : v402_load_reg_376);

assign select_ln679_fu_291_p3 = ((v409_fu_285_p2[0:0] == 1'b1) ? v408_reg_396 : v402_load_reg_376);

assign tmp_26_fu_179_p4 = {{bitcast_ln665_fu_176_p1[30:23]}};

assign tmp_28_fu_243_p4 = {{bitcast_ln678_fu_240_p1[30:23]}};

assign tmp_29_fu_216_p4 = {{xor_ln677_fu_205_p2[30:23]}};

assign trunc_ln665_fu_189_p1 = bitcast_ln665_fu_176_p1[22:0];

assign trunc_ln678_fu_253_p1 = bitcast_ln678_fu_240_p1[22:0];

assign v385_address0 = zext_ln664_1_fu_160_p1;

assign v404_fu_303_p2 = (grp_fu_652_p_dout0 & and_ln669_fu_297_p2);

assign v408_fu_211_p1 = xor_ln677_fu_205_p2;

assign v409_fu_285_p2 = (or_ln678_1_fu_275_p2 & and_ln678_fu_279_p2);

assign xor_ln677_fu_205_p2 = (bitcast_ln665_fu_176_p1 ^ 32'd2147483648);

assign zext_ln662_cast_fu_120_p1 = zext_ln662;

assign zext_ln664_1_fu_160_p1 = add_ln664_fu_154_p2;

assign zext_ln664_fu_150_p1 = ap_sig_allocacmp_j31_1;

endmodule //Bert_layer_Linear_layer_ds1_Pipeline_l_j31
