// Seed: 1137443096
module module_0 (
    input wire id_0,
    inout tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    output supply1 id_6,
    output wire id_7,
    input wire id_8,
    input wire id_9,
    output tri0 id_10
);
  assign id_1 = 1;
  always_ff @(posedge 1'b0);
  assign id_1 = id_9 - id_0;
  wire id_12;
  assign id_7 = 1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    output logic id_4,
    input tri1 id_5
);
  initial begin : LABEL_0
    id_4 <= 1 && id_1;
    id_2 = 1;
    $display;
  end
  tri  id_7;
  wire id_8;
  assign id_7 = id_1;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_5,
      id_1,
      id_7,
      id_7,
      id_7,
      id_7,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.type_3 = 0;
  wire id_9;
endmodule
