$date
	Sun Oct 23 05:37:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#532026
b10110 &
b10110 %
1$
b10110 !
1"
#532027
0"
#532030
b1011 &
b1011 %
#532034
b100010 &
b100010 %
#532038
b10001 &
b10001 %
#532042
b110100 &
b110100 %
#532046
b11010 &
b11010 %
#532050
b1101 &
b1101 %
#532054
b101000 &
b101000 %
#532058
b10100 &
b10100 %
#532062
b1010 &
b1010 %
#532066
b101 &
b101 %
#532070
b10000 &
b10000 %
#532074
b1000 &
b1000 %
#532078
b100 &
b100 %
#532082
b10 &
b10 %
#532086
b1 &
1#
b1 %
#532090
b0 &
b0 %
0#
0$
#1509301
b1010 !
1"
#1509302
b1010 &
b1010 %
1$
#1509303
0"
#1509306
b101 &
b101 %
#1509310
b10000 &
b10000 %
#1509314
b1000 &
b1000 %
#1509318
b100 &
b100 %
#1509322
b10 &
b10 %
#1509326
b1 &
1#
b1 %
#1509330
b0 &
b0 %
0#
0$
#2523423
1"
#2523426
b1010 &
b1010 %
1$
#2523427
0"
#2523430
b101 &
b101 %
#2523434
b10000 &
b10000 %
#2523438
b1000 &
b1000 %
#2523442
b100 &
b100 %
#2523446
b10 &
b10 %
#2523450
b1 &
b1 %
1#
#2523454
b0 &
0#
b0 %
0$
#4500012
