 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mip_reg
Version: T-2022.03-SP4
Date   : Sat Aug 30 03:27:56 2025
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: meip_reg (rising edge-triggered flip-flop)
  Endpoint: meip_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  meip_reg/CP (FD1)                        0.00       0.00 r
  meip_reg/Q (FD1)                         1.37       1.37 f
  meip_out (out)                           0.00       1.37 f
  data arrival time                                   1.37
  -----------------------------------------------------------
  (Path is unconstrained)


1
