Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May 25 21:06:21 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file Prj_ClockStopWatch_timing_summary_routed.rpt -pb Prj_ClockStopWatch_timing_summary_routed.pb -rpx Prj_ClockStopWatch_timing_summary_routed.rpx -warn_on_violation
| Design       : Prj_ClockStopWatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_fndController/U_ClkDiv_clock/r_tick_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: U_fndController/U_ClkDiv_stop/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.735        0.000                      0                  457        0.121        0.000                      0                  457        3.750        0.000                       0                   266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.735        0.000                      0                  457        0.121        0.000                      0                  457        3.750        0.000                       0                   266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch/U_prjStopWatch/counter_h_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.952ns (23.662%)  route 3.071ns (76.338%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.637     5.158    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X58Y44         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/Q
                         net (fo=8, routed)           0.909     6.523    U_stopWatch/U_prjStopWatch/counter_ms_reg[1]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5/O
                         net (fo=1, routed)           0.295     6.942    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3/O
                         net (fo=4, routed)           0.454     7.520    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.644 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_1/O
                         net (fo=9, routed)           0.690     8.334    U_stopWatch/U_prjStopWatch/counter_s_next
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  U_stopWatch/U_prjStopWatch/counter_h_reg[6]_i_1/O
                         net (fo=7, routed)           0.724     9.182    U_stopWatch/U_prjStopWatch/counter_h_next
    SLICE_X64Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.520    14.861    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X64Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[0]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y49         FDCE (Setup_fdce_C_CE)      -0.169    14.917    U_stopWatch/U_prjStopWatch/counter_h_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch/U_prjStopWatch/counter_h_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.952ns (23.662%)  route 3.071ns (76.338%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.637     5.158    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X58Y44         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/Q
                         net (fo=8, routed)           0.909     6.523    U_stopWatch/U_prjStopWatch/counter_ms_reg[1]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5/O
                         net (fo=1, routed)           0.295     6.942    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3/O
                         net (fo=4, routed)           0.454     7.520    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.644 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_1/O
                         net (fo=9, routed)           0.690     8.334    U_stopWatch/U_prjStopWatch/counter_s_next
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  U_stopWatch/U_prjStopWatch/counter_h_reg[6]_i_1/O
                         net (fo=7, routed)           0.724     9.182    U_stopWatch/U_prjStopWatch/counter_h_next
    SLICE_X64Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.520    14.861    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X64Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[5]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y49         FDCE (Setup_fdce_C_CE)      -0.169    14.917    U_stopWatch/U_prjStopWatch/counter_h_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch/U_prjStopWatch/counter_h_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.952ns (23.662%)  route 3.071ns (76.338%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.637     5.158    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X58Y44         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/Q
                         net (fo=8, routed)           0.909     6.523    U_stopWatch/U_prjStopWatch/counter_ms_reg[1]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5/O
                         net (fo=1, routed)           0.295     6.942    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3/O
                         net (fo=4, routed)           0.454     7.520    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.644 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_1/O
                         net (fo=9, routed)           0.690     8.334    U_stopWatch/U_prjStopWatch/counter_s_next
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  U_stopWatch/U_prjStopWatch/counter_h_reg[6]_i_1/O
                         net (fo=7, routed)           0.724     9.182    U_stopWatch/U_prjStopWatch/counter_h_next
    SLICE_X64Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.520    14.861    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X64Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[6]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y49         FDCE (Setup_fdce_C_CE)      -0.169    14.917    U_stopWatch/U_prjStopWatch/counter_h_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 U_prjClock/U_ClkDiv/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_prjClock/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.964ns (23.948%)  route 3.061ns (76.052%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.568     5.089    U_prjClock/U_ClkDiv/CLK
    SLICE_X55Y38         FDCE                                         r  U_prjClock/U_ClkDiv/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  U_prjClock/U_ClkDiv/counter_reg[8]/Q
                         net (fo=2, routed)           0.820     6.329    U_prjClock/U_ClkDiv/counter_reg_n_0_[8]
    SLICE_X55Y39         LUT4 (Prop_lut4_I1_O)        0.297     6.626 f  U_prjClock/U_ClkDiv/counter[19]_i_6__0/O
                         net (fo=1, routed)           0.446     7.072    U_prjClock/U_ClkDiv/counter[19]_i_6__0_n_0
    SLICE_X55Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.196 f  U_prjClock/U_ClkDiv/counter[19]_i_4__0/O
                         net (fo=1, routed)           0.403     7.599    U_prjClock/U_ClkDiv/counter[19]_i_4__0_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.723 r  U_prjClock/U_ClkDiv/counter[19]_i_2__0/O
                         net (fo=20, routed)          1.392     9.115    U_prjClock/U_ClkDiv/r_tick
    SLICE_X59Y40         FDRE                                         r  U_prjClock/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.516    14.857    U_prjClock/U_ClkDiv/CLK
    SLICE_X59Y40         FDRE                                         r  U_prjClock/U_ClkDiv/r_tick_reg/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y40         FDRE (Setup_fdre_C_D)       -0.103    14.979    U_prjClock/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch/U_prjStopWatch/counter_h_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.952ns (24.830%)  route 2.882ns (75.170%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.637     5.158    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X58Y44         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/Q
                         net (fo=8, routed)           0.909     6.523    U_stopWatch/U_prjStopWatch/counter_ms_reg[1]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5/O
                         net (fo=1, routed)           0.295     6.942    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3/O
                         net (fo=4, routed)           0.454     7.520    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.644 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_1/O
                         net (fo=9, routed)           0.690     8.334    U_stopWatch/U_prjStopWatch/counter_s_next
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  U_stopWatch/U_prjStopWatch/counter_h_reg[6]_i_1/O
                         net (fo=7, routed)           0.535     8.992    U_stopWatch/U_prjStopWatch/counter_h_next
    SLICE_X65Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.520    14.861    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X65Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[1]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y49         FDCE (Setup_fdce_C_CE)      -0.205    14.881    U_stopWatch/U_prjStopWatch/counter_h_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch/U_prjStopWatch/counter_h_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.952ns (24.830%)  route 2.882ns (75.170%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.637     5.158    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X58Y44         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/Q
                         net (fo=8, routed)           0.909     6.523    U_stopWatch/U_prjStopWatch/counter_ms_reg[1]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5/O
                         net (fo=1, routed)           0.295     6.942    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3/O
                         net (fo=4, routed)           0.454     7.520    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.644 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_1/O
                         net (fo=9, routed)           0.690     8.334    U_stopWatch/U_prjStopWatch/counter_s_next
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  U_stopWatch/U_prjStopWatch/counter_h_reg[6]_i_1/O
                         net (fo=7, routed)           0.535     8.992    U_stopWatch/U_prjStopWatch/counter_h_next
    SLICE_X65Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.520    14.861    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X65Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[2]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y49         FDCE (Setup_fdce_C_CE)      -0.205    14.881    U_stopWatch/U_prjStopWatch/counter_h_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch/U_prjStopWatch/counter_h_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.952ns (24.830%)  route 2.882ns (75.170%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.637     5.158    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X58Y44         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/Q
                         net (fo=8, routed)           0.909     6.523    U_stopWatch/U_prjStopWatch/counter_ms_reg[1]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5/O
                         net (fo=1, routed)           0.295     6.942    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3/O
                         net (fo=4, routed)           0.454     7.520    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.644 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_1/O
                         net (fo=9, routed)           0.690     8.334    U_stopWatch/U_prjStopWatch/counter_s_next
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  U_stopWatch/U_prjStopWatch/counter_h_reg[6]_i_1/O
                         net (fo=7, routed)           0.535     8.992    U_stopWatch/U_prjStopWatch/counter_h_next
    SLICE_X65Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.520    14.861    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X65Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[3]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y49         FDCE (Setup_fdce_C_CE)      -0.205    14.881    U_stopWatch/U_prjStopWatch/counter_h_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch/U_prjStopWatch/counter_h_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.952ns (24.830%)  route 2.882ns (75.170%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.637     5.158    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X58Y44         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_stopWatch/U_prjStopWatch/counter_ms_reg_reg[1]/Q
                         net (fo=8, routed)           0.909     6.523    U_stopWatch/U_prjStopWatch/counter_ms_reg[1]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5/O
                         net (fo=1, routed)           0.295     6.942    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_5_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.066 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3/O
                         net (fo=4, routed)           0.454     7.520    U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_3_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.644 r  U_stopWatch/U_prjStopWatch/counter_s_reg[6]_i_1/O
                         net (fo=9, routed)           0.690     8.334    U_stopWatch/U_prjStopWatch/counter_s_next
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  U_stopWatch/U_prjStopWatch/counter_h_reg[6]_i_1/O
                         net (fo=7, routed)           0.535     8.992    U_stopWatch/U_prjStopWatch/counter_h_next
    SLICE_X65Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.520    14.861    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X65Y49         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_h_reg_reg[4]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y49         FDCE (Setup_fdce_C_CE)      -0.205    14.881    U_stopWatch/U_prjStopWatch/counter_h_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 U_stopWatch/U_ClkDiv_100hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch/U_ClkDiv_100hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.090ns (27.197%)  route 2.918ns (72.803%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.636     5.157    U_stopWatch/U_ClkDiv_100hz/CLK
    SLICE_X58Y41         FDCE                                         r  U_stopWatch/U_ClkDiv_100hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDCE (Prop_fdce_C_Q)         0.419     5.576 f  U_stopWatch/U_ClkDiv_100hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.817     6.393    U_stopWatch/U_ClkDiv_100hz/counter_reg_n_0_[19]
    SLICE_X58Y40         LUT4 (Prop_lut4_I2_O)        0.299     6.692 r  U_stopWatch/U_ClkDiv_100hz/counter[19]_i_5/O
                         net (fo=1, routed)           0.280     6.972    U_stopWatch/U_ClkDiv_100hz/counter[19]_i_5_n_0
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.096 r  U_stopWatch/U_ClkDiv_100hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.716     7.811    U_stopWatch/U_ClkDiv_100hz/counter[19]_i_3_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.935 f  U_stopWatch/U_ClkDiv_100hz/counter[19]_i_2/O
                         net (fo=20, routed)          1.106     9.041    U_stopWatch/U_ClkDiv_100hz/r_tick
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.165 r  U_stopWatch/U_ClkDiv_100hz/counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.165    U_stopWatch/U_ClkDiv_100hz/counter[18]
    SLICE_X58Y41         FDCE                                         r  U_stopWatch/U_ClkDiv_100hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.517    14.858    U_stopWatch/U_ClkDiv_100hz/CLK
    SLICE_X58Y41         FDCE                                         r  U_stopWatch/U_ClkDiv_100hz/counter_reg[18]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X58Y41         FDCE (Setup_fdce_C_D)        0.029    15.151    U_stopWatch/U_ClkDiv_100hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 U_stopWatch/U_ClkDiv_100hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch/U_ClkDiv_100hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.116ns (27.667%)  route 2.918ns (72.333%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.636     5.157    U_stopWatch/U_ClkDiv_100hz/CLK
    SLICE_X58Y41         FDCE                                         r  U_stopWatch/U_ClkDiv_100hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDCE (Prop_fdce_C_Q)         0.419     5.576 f  U_stopWatch/U_ClkDiv_100hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.817     6.393    U_stopWatch/U_ClkDiv_100hz/counter_reg_n_0_[19]
    SLICE_X58Y40         LUT4 (Prop_lut4_I2_O)        0.299     6.692 r  U_stopWatch/U_ClkDiv_100hz/counter[19]_i_5/O
                         net (fo=1, routed)           0.280     6.972    U_stopWatch/U_ClkDiv_100hz/counter[19]_i_5_n_0
    SLICE_X58Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.096 r  U_stopWatch/U_ClkDiv_100hz/counter[19]_i_3/O
                         net (fo=1, routed)           0.716     7.811    U_stopWatch/U_ClkDiv_100hz/counter[19]_i_3_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.935 f  U_stopWatch/U_ClkDiv_100hz/counter[19]_i_2/O
                         net (fo=20, routed)          1.106     9.041    U_stopWatch/U_ClkDiv_100hz/r_tick
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.150     9.191 r  U_stopWatch/U_ClkDiv_100hz/counter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.191    U_stopWatch/U_ClkDiv_100hz/counter[19]
    SLICE_X58Y41         FDCE                                         r  U_stopWatch/U_ClkDiv_100hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.517    14.858    U_stopWatch/U_ClkDiv_100hz/CLK
    SLICE_X58Y41         FDCE                                         r  U_stopWatch/U_ClkDiv_100hz/counter_reg[19]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X58Y41         FDCE (Setup_fdce_C_D)        0.075    15.197    U_stopWatch/U_ClkDiv_100hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  6.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_controlUnit/U_controlFSM/rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_controlUnit/U_controlFSM/modeState_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.568     1.451    U_controlUnit/U_controlFSM/clk_IBUF_BUFG
    SLICE_X57Y45         FDCE                                         r  U_controlUnit/U_controlFSM/rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  U_controlUnit/U_controlFSM/rx_data_reg_reg[2]/Q
                         net (fo=2, routed)           0.068     1.660    U_controlUnit/U_controlFSM/rx_data_reg[2]
    SLICE_X56Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.705 r  U_controlUnit/U_controlFSM/modeState_reg_i_1/O
                         net (fo=1, routed)           0.000     1.705    U_controlUnit/U_controlFSM/modeState_reg_i_1_n_0
    SLICE_X56Y45         FDCE                                         r  U_controlUnit/U_controlFSM/modeState_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.837     1.964    U_controlUnit/U_controlFSM/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  U_controlUnit/U_controlFSM/modeState_reg_reg/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y45         FDCE (Hold_fdce_C_D)         0.120     1.584    U_controlUnit/U_controlFSM/modeState_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_controlUnit/U_controlFSM/rx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_controlUnit/U_controlFSM/rx_btn2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.568     1.451    U_controlUnit/U_controlFSM/clk_IBUF_BUFG
    SLICE_X57Y45         FDCE                                         r  U_controlUnit/U_controlFSM/rx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  U_controlUnit/U_controlFSM/rx_data_reg_reg[1]/Q
                         net (fo=3, routed)           0.076     1.668    U_controlUnit/U_controlFSM/rx_data_reg[1]
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.713 r  U_controlUnit/U_controlFSM/rx_btn2_reg_i_1/O
                         net (fo=1, routed)           0.000     1.713    U_controlUnit/U_controlFSM/rx_btn2_reg_i_1_n_0
    SLICE_X56Y45         FDCE                                         r  U_controlUnit/U_controlFSM/rx_btn2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.837     1.964    U_controlUnit/U_controlFSM/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  U_controlUnit/U_controlFSM/rx_btn2_reg_reg/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y45         FDCE (Hold_fdce_C_D)         0.121     1.585    U_controlUnit/U_controlFSM/rx_btn2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.569     1.452    U_controlUnit/U_uart_fifo/U_uart/U_Receiver/clk_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.127     1.720    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/DIB1
    SLICE_X56Y47         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.838     1.965    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/WCLK
    SLICE_X56Y47         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.497     1.468    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.592    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.569     1.452    U_controlUnit/U_uart_fifo/U_uart/U_Receiver/clk_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.128     1.722    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/DIA1
    SLICE_X56Y47         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.838     1.965    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/WCLK
    SLICE_X56Y47         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.497     1.468    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.588    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.781%)  route 0.126ns (47.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.569     1.452    U_controlUnit/U_uart_fifo/U_uart/U_Receiver/clk_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[5]/Q
                         net (fo=2, routed)           0.126     1.719    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/DIC1
    SLICE_X56Y47         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.838     1.965    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/WCLK
    SLICE_X56Y47         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.497     1.468    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.582    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.078%)  route 0.128ns (49.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.569     1.452    U_controlUnit/U_uart_fifo/U_uart/U_Receiver/clk_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.128     1.580 r  U_controlUnit/U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.128     1.708    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_6_7/DIA0
    SLICE_X56Y48         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.838     1.965    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_6_7/WCLK
    SLICE_X56Y48         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.497     1.468    
    SLICE_X56Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.562    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_controlUnit/U_controlFSM/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_controlUnit/U_controlFSM/rx_btn1_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.568     1.451    U_controlUnit/U_controlFSM/clk_IBUF_BUFG
    SLICE_X57Y45         FDCE                                         r  U_controlUnit/U_controlFSM/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  U_controlUnit/U_controlFSM/rx_data_reg_reg[0]/Q
                         net (fo=3, routed)           0.113     1.705    U_controlUnit/U_controlFSM/rx_data_reg[0]
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.750 r  U_controlUnit/U_controlFSM/rx_btn1_reg_i_1/O
                         net (fo=1, routed)           0.000     1.750    U_controlUnit/U_controlFSM/rx_btn1_reg_i_1_n_0
    SLICE_X56Y45         FDCE                                         r  U_controlUnit/U_controlFSM/rx_btn1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.837     1.964    U_controlUnit/U_controlFSM/clk_IBUF_BUFG
    SLICE_X56Y45         FDCE                                         r  U_controlUnit/U_controlFSM/rx_btn1_reg_reg/C
                         clock pessimism             -0.500     1.464    
    SLICE_X56Y45         FDCE (Hold_fdce_C_D)         0.121     1.585    U_controlUnit/U_controlFSM/rx_btn1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_stopWatch/U_prjStopWatch/counter_m_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopWatch/U_prjStopWatch/counter_m_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.594     1.477    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X58Y43         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_stopWatch/U_prjStopWatch/counter_m_reg_reg[0]/Q
                         net (fo=8, routed)           0.110     1.728    U_stopWatch/U_prjStopWatch/counter_m_reg[0]
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  U_stopWatch/U_prjStopWatch/counter_m_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    U_stopWatch/U_prjStopWatch/counter_m_reg[4]_i_1_n_0
    SLICE_X59Y43         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_m_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.864     1.991    U_stopWatch/U_prjStopWatch/CLK
    SLICE_X59Y43         FDCE                                         r  U_stopWatch/U_prjStopWatch/counter_m_reg_reg[4]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X59Y43         FDCE (Hold_fdce_C_D)         0.092     1.582    U_stopWatch/U_prjStopWatch/counter_m_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_controlUnit/U_uart_fifo/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.539%)  route 0.321ns (69.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.595     1.478    U_controlUnit/U_uart_fifo/U_rxfifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  U_controlUnit/U_uart_fifo/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_controlUnit/U_uart_fifo/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.321     1.940    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/ADDRD2
    SLICE_X56Y47         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.838     1.965    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/WCLK
    SLICE_X56Y47         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.487    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.741    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_controlUnit/U_uart_fifo/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.539%)  route 0.321ns (69.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.595     1.478    U_controlUnit/U_uart_fifo/U_rxfifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  U_controlUnit/U_uart_fifo/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_controlUnit/U_uart_fifo/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.321     1.940    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/ADDRD2
    SLICE_X56Y47         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.838     1.965    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/WCLK
    SLICE_X56Y47         RAMD32                                       r  U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.487    
    SLICE_X56Y47         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.741    U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y43   U_controlUnit/U_button1/q_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y39   U_controlUnit/U_button1/q_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y43   U_controlUnit/U_button2/q_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y43   U_controlUnit/U_button2/q_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y43   U_controlUnit/U_buttonM/q_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y43   U_controlUnit/U_buttonM/q_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y45   U_controlUnit/U_controlFSM/modeState_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y44   U_controlUnit/U_controlFSM/rd_en_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y46   U_controlUnit/U_uart_fifo/U_txfifo/U_fifo_control_unit/full_reg_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   U_controlUnit/U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC_D1/CLK



