
STM_SPI_10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022f0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002478  08002478  00003478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024b8  080024b8  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  080024b8  080024b8  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080024b8  080024b8  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024b8  080024b8  000034b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080024bc  080024bc  000034bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080024c0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  080024cc  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  080024cc  00004090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006e22  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017a3  00000000  00000000  0000ae5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000810  00000000  00000000  0000c608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005f4  00000000  00000000  0000ce18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024cb7  00000000  00000000  0000d40c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000095ab  00000000  00000000  000320c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0822  00000000  00000000  0003b66e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011be90  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ea4  00000000  00000000  0011bed4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0011dd78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002460 	.word	0x08002460

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002460 	.word	0x08002460

080001c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ce:	f107 030c 	add.w	r3, r7, #12
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001de:	4b1d      	ldr	r3, [pc, #116]	@ (8000254 <MX_GPIO_Init+0x8c>)
 80001e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001e2:	4a1c      	ldr	r2, [pc, #112]	@ (8000254 <MX_GPIO_Init+0x8c>)
 80001e4:	f043 0304 	orr.w	r3, r3, #4
 80001e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80001ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000254 <MX_GPIO_Init+0x8c>)
 80001ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001ee:	f003 0304 	and.w	r3, r3, #4
 80001f2:	60bb      	str	r3, [r7, #8]
 80001f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001f6:	4b17      	ldr	r3, [pc, #92]	@ (8000254 <MX_GPIO_Init+0x8c>)
 80001f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001fa:	4a16      	ldr	r2, [pc, #88]	@ (8000254 <MX_GPIO_Init+0x8c>)
 80001fc:	f043 0302 	orr.w	r3, r3, #2
 8000200:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000202:	4b14      	ldr	r3, [pc, #80]	@ (8000254 <MX_GPIO_Init+0x8c>)
 8000204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000206:	f003 0302 	and.w	r3, r3, #2
 800020a:	607b      	str	r3, [r7, #4]
 800020c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020e:	4b11      	ldr	r3, [pc, #68]	@ (8000254 <MX_GPIO_Init+0x8c>)
 8000210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000212:	4a10      	ldr	r2, [pc, #64]	@ (8000254 <MX_GPIO_Init+0x8c>)
 8000214:	f043 0301 	orr.w	r3, r3, #1
 8000218:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800021a:	4b0e      	ldr	r3, [pc, #56]	@ (8000254 <MX_GPIO_Init+0x8c>)
 800021c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800021e:	f003 0301 	and.w	r3, r3, #1
 8000222:	603b      	str	r3, [r7, #0]
 8000224:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IOEXP_CS_GPIO_Port, IOEXP_CS_Pin, GPIO_PIN_SET);
 8000226:	2201      	movs	r2, #1
 8000228:	2101      	movs	r1, #1
 800022a:	480b      	ldr	r0, [pc, #44]	@ (8000258 <MX_GPIO_Init+0x90>)
 800022c:	f000 fd0c 	bl	8000c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IOEXP_CS_Pin;
 8000230:	2301      	movs	r3, #1
 8000232:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000234:	2301      	movs	r3, #1
 8000236:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000238:	2300      	movs	r3, #0
 800023a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800023c:	2300      	movs	r3, #0
 800023e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IOEXP_CS_GPIO_Port, &GPIO_InitStruct);
 8000240:	f107 030c 	add.w	r3, r7, #12
 8000244:	4619      	mov	r1, r3
 8000246:	4804      	ldr	r0, [pc, #16]	@ (8000258 <MX_GPIO_Init+0x90>)
 8000248:	f000 fb54 	bl	80008f4 <HAL_GPIO_Init>

}
 800024c:	bf00      	nop
 800024e:	3720      	adds	r7, #32
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	40021000 	.word	0x40021000
 8000258:	48000800 	.word	0x48000800

0800025c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000260:	f000 f9ed 	bl	800063e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000264:	f000 f81e 	bl	80002a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000268:	f7ff ffae 	bl	80001c8 <MX_GPIO_Init>
  MX_SPI2_Init();
 800026c:	f000 f8b8 	bl	80003e0 <MX_SPI2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  
  

  MCP_Reg_Write(MCP_IODIR, 0xFE);
 8000270:	21fe      	movs	r1, #254	@ 0xfe
 8000272:	2000      	movs	r0, #0
 8000274:	f000 f862 	bl	800033c <MCP_Reg_Write>
  MCP_Reg_Write(MCP_GPPU, 0x02);
 8000278:	2102      	movs	r1, #2
 800027a:	2006      	movs	r0, #6
 800027c:	f000 f85e 	bl	800033c <MCP_Reg_Write>
  while (1)
  {
    /* USER CODE END WHILE */
      if ((MCP_Reg_Read(MCP_GPIO) & 0x02) == 0) {
 8000280:	2009      	movs	r0, #9
 8000282:	f000 f883 	bl	800038c <MCP_Reg_Read>
 8000286:	4603      	mov	r3, r0
 8000288:	f003 0302 	and.w	r3, r3, #2
 800028c:	2b00      	cmp	r3, #0
 800028e:	d104      	bne.n	800029a <main+0x3e>
          MCP_Reg_Write(MCP_OLAT, 0x01);
 8000290:	2101      	movs	r1, #1
 8000292:	200a      	movs	r0, #10
 8000294:	f000 f852 	bl	800033c <MCP_Reg_Write>
 8000298:	e7f2      	b.n	8000280 <main+0x24>
      }
      else {
          MCP_Reg_Write(MCP_OLAT, 0x00);
 800029a:	2100      	movs	r1, #0
 800029c:	200a      	movs	r0, #10
 800029e:	f000 f84d 	bl	800033c <MCP_Reg_Write>
      if ((MCP_Reg_Read(MCP_GPIO) & 0x02) == 0) {
 80002a2:	e7ed      	b.n	8000280 <main+0x24>

080002a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b096      	sub	sp, #88	@ 0x58
 80002a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002aa:	f107 0314 	add.w	r3, r7, #20
 80002ae:	2244      	movs	r2, #68	@ 0x44
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f002 f8a8 	bl	8002408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	463b      	mov	r3, r7
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
 80002c0:	609a      	str	r2, [r3, #8]
 80002c2:	60da      	str	r2, [r3, #12]
 80002c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002c6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80002ca:	f000 fce3 	bl	8000c94 <HAL_PWREx_ControlVoltageScaling>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d001      	beq.n	80002d8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002d4:	f000 f82c 	bl	8000330 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002d8:	2310      	movs	r3, #16
 80002da:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002dc:	2301      	movs	r3, #1
 80002de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002e0:	2300      	movs	r3, #0
 80002e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002e4:	2360      	movs	r3, #96	@ 0x60
 80002e6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002e8:	2300      	movs	r3, #0
 80002ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ec:	f107 0314 	add.w	r3, r7, #20
 80002f0:	4618      	mov	r0, r3
 80002f2:	f000 fd25 	bl	8000d40 <HAL_RCC_OscConfig>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80002fc:	f000 f818 	bl	8000330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000300:	230f      	movs	r3, #15
 8000302:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000304:	2300      	movs	r3, #0
 8000306:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000308:	2300      	movs	r3, #0
 800030a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800030c:	2300      	movs	r3, #0
 800030e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000310:	2300      	movs	r3, #0
 8000312:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000314:	463b      	mov	r3, r7
 8000316:	2100      	movs	r1, #0
 8000318:	4618      	mov	r0, r3
 800031a:	f001 f8ed 	bl	80014f8 <HAL_RCC_ClockConfig>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000324:	f000 f804 	bl	8000330 <Error_Handler>
  }
}
 8000328:	bf00      	nop
 800032a:	3758      	adds	r7, #88	@ 0x58
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000334:	b672      	cpsid	i
}
 8000336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000338:	bf00      	nop
 800033a:	e7fd      	b.n	8000338 <Error_Handler+0x8>

0800033c <MCP_Reg_Write>:
 */
#include "mcp23s08.h"
#include "spi.h"

void MCP_Reg_Write(uint8_t reg, uint8_t value)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	460a      	mov	r2, r1
 8000346:	71fb      	strb	r3, [r7, #7]
 8000348:	4613      	mov	r3, r2
 800034a:	71bb      	strb	r3, [r7, #6]
	uint8_t tx[3] = { 0x40, reg, value };
 800034c:	2340      	movs	r3, #64	@ 0x40
 800034e:	733b      	strb	r3, [r7, #12]
 8000350:	79fb      	ldrb	r3, [r7, #7]
 8000352:	737b      	strb	r3, [r7, #13]
 8000354:	79bb      	ldrb	r3, [r7, #6]
 8000356:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(IOEXP_CS_GPIO_Port, IOEXP_CS_Pin, GPIO_PIN_RESET);
 8000358:	2200      	movs	r2, #0
 800035a:	2101      	movs	r1, #1
 800035c:	4809      	ldr	r0, [pc, #36]	@ (8000384 <MCP_Reg_Write+0x48>)
 800035e:	f000 fc73 	bl	8000c48 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, tx, 3, HAL_MAX_DELAY);
 8000362:	f107 010c 	add.w	r1, r7, #12
 8000366:	f04f 33ff 	mov.w	r3, #4294967295
 800036a:	2203      	movs	r2, #3
 800036c:	4806      	ldr	r0, [pc, #24]	@ (8000388 <MCP_Reg_Write+0x4c>)
 800036e:	f001 fb52 	bl	8001a16 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(IOEXP_CS_GPIO_Port, IOEXP_CS_Pin, GPIO_PIN_SET);
 8000372:	2201      	movs	r2, #1
 8000374:	2101      	movs	r1, #1
 8000376:	4803      	ldr	r0, [pc, #12]	@ (8000384 <MCP_Reg_Write+0x48>)
 8000378:	f000 fc66 	bl	8000c48 <HAL_GPIO_WritePin>
}
 800037c:	bf00      	nop
 800037e:	3710      	adds	r7, #16
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	48000800 	.word	0x48000800
 8000388:	20000028 	.word	0x20000028

0800038c <MCP_Reg_Read>:


}

uint8_t MCP_Reg_Read(uint8_t reg)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b086      	sub	sp, #24
 8000390:	af02      	add	r7, sp, #8
 8000392:	4603      	mov	r3, r0
 8000394:	71fb      	strb	r3, [r7, #7]
	uint8_t txRx[3] = { 0x41, reg, 0xff};
 8000396:	2341      	movs	r3, #65	@ 0x41
 8000398:	733b      	strb	r3, [r7, #12]
 800039a:	79fb      	ldrb	r3, [r7, #7]
 800039c:	737b      	strb	r3, [r7, #13]
 800039e:	23ff      	movs	r3, #255	@ 0xff
 80003a0:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(IOEXP_CS_GPIO_Port, IOEXP_CS_Pin, GPIO_PIN_RESET);
 80003a2:	2200      	movs	r2, #0
 80003a4:	2101      	movs	r1, #1
 80003a6:	480c      	ldr	r0, [pc, #48]	@ (80003d8 <MCP_Reg_Read+0x4c>)
 80003a8:	f000 fc4e 	bl	8000c48 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, txRx, txRx, 3, HAL_MAX_DELAY);
 80003ac:	f107 020c 	add.w	r2, r7, #12
 80003b0:	f107 010c 	add.w	r1, r7, #12
 80003b4:	f04f 33ff 	mov.w	r3, #4294967295
 80003b8:	9300      	str	r3, [sp, #0]
 80003ba:	2303      	movs	r3, #3
 80003bc:	4807      	ldr	r0, [pc, #28]	@ (80003dc <MCP_Reg_Read+0x50>)
 80003be:	f001 fca0 	bl	8001d02 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(IOEXP_CS_GPIO_Port, IOEXP_CS_Pin, GPIO_PIN_SET);
 80003c2:	2201      	movs	r2, #1
 80003c4:	2101      	movs	r1, #1
 80003c6:	4804      	ldr	r0, [pc, #16]	@ (80003d8 <MCP_Reg_Read+0x4c>)
 80003c8:	f000 fc3e 	bl	8000c48 <HAL_GPIO_WritePin>

	return txRx[2];
 80003cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80003ce:	4618      	mov	r0, r3
 80003d0:	3710      	adds	r7, #16
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	48000800 	.word	0x48000800
 80003dc:	20000028 	.word	0x20000028

080003e0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80003e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000454 <MX_SPI2_Init+0x74>)
 80003e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000458 <MX_SPI2_Init+0x78>)
 80003e8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80003ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000454 <MX_SPI2_Init+0x74>)
 80003ec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80003f0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80003f2:	4b18      	ldr	r3, [pc, #96]	@ (8000454 <MX_SPI2_Init+0x74>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80003f8:	4b16      	ldr	r3, [pc, #88]	@ (8000454 <MX_SPI2_Init+0x74>)
 80003fa:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80003fe:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000400:	4b14      	ldr	r3, [pc, #80]	@ (8000454 <MX_SPI2_Init+0x74>)
 8000402:	2200      	movs	r2, #0
 8000404:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000406:	4b13      	ldr	r3, [pc, #76]	@ (8000454 <MX_SPI2_Init+0x74>)
 8000408:	2200      	movs	r2, #0
 800040a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800040c:	4b11      	ldr	r3, [pc, #68]	@ (8000454 <MX_SPI2_Init+0x74>)
 800040e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000412:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000414:	4b0f      	ldr	r3, [pc, #60]	@ (8000454 <MX_SPI2_Init+0x74>)
 8000416:	2210      	movs	r2, #16
 8000418:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800041a:	4b0e      	ldr	r3, [pc, #56]	@ (8000454 <MX_SPI2_Init+0x74>)
 800041c:	2200      	movs	r2, #0
 800041e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000420:	4b0c      	ldr	r3, [pc, #48]	@ (8000454 <MX_SPI2_Init+0x74>)
 8000422:	2200      	movs	r2, #0
 8000424:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000426:	4b0b      	ldr	r3, [pc, #44]	@ (8000454 <MX_SPI2_Init+0x74>)
 8000428:	2200      	movs	r2, #0
 800042a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800042c:	4b09      	ldr	r3, [pc, #36]	@ (8000454 <MX_SPI2_Init+0x74>)
 800042e:	2207      	movs	r2, #7
 8000430:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000432:	4b08      	ldr	r3, [pc, #32]	@ (8000454 <MX_SPI2_Init+0x74>)
 8000434:	2200      	movs	r2, #0
 8000436:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000438:	4b06      	ldr	r3, [pc, #24]	@ (8000454 <MX_SPI2_Init+0x74>)
 800043a:	2208      	movs	r2, #8
 800043c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800043e:	4805      	ldr	r0, [pc, #20]	@ (8000454 <MX_SPI2_Init+0x74>)
 8000440:	f001 fa46 	bl	80018d0 <HAL_SPI_Init>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d001      	beq.n	800044e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800044a:	f7ff ff71 	bl	8000330 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800044e:	bf00      	nop
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	20000028 	.word	0x20000028
 8000458:	40003800 	.word	0x40003800

0800045c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b08a      	sub	sp, #40	@ 0x28
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000464:	f107 0314 	add.w	r3, r7, #20
 8000468:	2200      	movs	r2, #0
 800046a:	601a      	str	r2, [r3, #0]
 800046c:	605a      	str	r2, [r3, #4]
 800046e:	609a      	str	r2, [r3, #8]
 8000470:	60da      	str	r2, [r3, #12]
 8000472:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4a25      	ldr	r2, [pc, #148]	@ (8000510 <HAL_SPI_MspInit+0xb4>)
 800047a:	4293      	cmp	r3, r2
 800047c:	d144      	bne.n	8000508 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800047e:	4b25      	ldr	r3, [pc, #148]	@ (8000514 <HAL_SPI_MspInit+0xb8>)
 8000480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000482:	4a24      	ldr	r2, [pc, #144]	@ (8000514 <HAL_SPI_MspInit+0xb8>)
 8000484:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000488:	6593      	str	r3, [r2, #88]	@ 0x58
 800048a:	4b22      	ldr	r3, [pc, #136]	@ (8000514 <HAL_SPI_MspInit+0xb8>)
 800048c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800048e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000492:	613b      	str	r3, [r7, #16]
 8000494:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000496:	4b1f      	ldr	r3, [pc, #124]	@ (8000514 <HAL_SPI_MspInit+0xb8>)
 8000498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800049a:	4a1e      	ldr	r2, [pc, #120]	@ (8000514 <HAL_SPI_MspInit+0xb8>)
 800049c:	f043 0304 	orr.w	r3, r3, #4
 80004a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000514 <HAL_SPI_MspInit+0xb8>)
 80004a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004a6:	f003 0304 	and.w	r3, r3, #4
 80004aa:	60fb      	str	r3, [r7, #12]
 80004ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004ae:	4b19      	ldr	r3, [pc, #100]	@ (8000514 <HAL_SPI_MspInit+0xb8>)
 80004b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004b2:	4a18      	ldr	r2, [pc, #96]	@ (8000514 <HAL_SPI_MspInit+0xb8>)
 80004b4:	f043 0302 	orr.w	r3, r3, #2
 80004b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004ba:	4b16      	ldr	r3, [pc, #88]	@ (8000514 <HAL_SPI_MspInit+0xb8>)
 80004bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004be:	f003 0302 	and.w	r3, r3, #2
 80004c2:	60bb      	str	r3, [r7, #8]
 80004c4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80004c6:	230c      	movs	r3, #12
 80004c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ca:	2302      	movs	r3, #2
 80004cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ce:	2300      	movs	r3, #0
 80004d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80004d2:	2303      	movs	r3, #3
 80004d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80004d6:	2305      	movs	r3, #5
 80004d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004da:	f107 0314 	add.w	r3, r7, #20
 80004de:	4619      	mov	r1, r3
 80004e0:	480d      	ldr	r0, [pc, #52]	@ (8000518 <HAL_SPI_MspInit+0xbc>)
 80004e2:	f000 fa07 	bl	80008f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80004e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ec:	2302      	movs	r3, #2
 80004ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f0:	2300      	movs	r3, #0
 80004f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80004f4:	2303      	movs	r3, #3
 80004f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80004f8:	2305      	movs	r3, #5
 80004fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004fc:	f107 0314 	add.w	r3, r7, #20
 8000500:	4619      	mov	r1, r3
 8000502:	4806      	ldr	r0, [pc, #24]	@ (800051c <HAL_SPI_MspInit+0xc0>)
 8000504:	f000 f9f6 	bl	80008f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000508:	bf00      	nop
 800050a:	3728      	adds	r7, #40	@ 0x28
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	40003800 	.word	0x40003800
 8000514:	40021000 	.word	0x40021000
 8000518:	48000800 	.word	0x48000800
 800051c:	48000400 	.word	0x48000400

08000520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000526:	4b0f      	ldr	r3, [pc, #60]	@ (8000564 <HAL_MspInit+0x44>)
 8000528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800052a:	4a0e      	ldr	r2, [pc, #56]	@ (8000564 <HAL_MspInit+0x44>)
 800052c:	f043 0301 	orr.w	r3, r3, #1
 8000530:	6613      	str	r3, [r2, #96]	@ 0x60
 8000532:	4b0c      	ldr	r3, [pc, #48]	@ (8000564 <HAL_MspInit+0x44>)
 8000534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000536:	f003 0301 	and.w	r3, r3, #1
 800053a:	607b      	str	r3, [r7, #4]
 800053c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800053e:	4b09      	ldr	r3, [pc, #36]	@ (8000564 <HAL_MspInit+0x44>)
 8000540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000542:	4a08      	ldr	r2, [pc, #32]	@ (8000564 <HAL_MspInit+0x44>)
 8000544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000548:	6593      	str	r3, [r2, #88]	@ 0x58
 800054a:	4b06      	ldr	r3, [pc, #24]	@ (8000564 <HAL_MspInit+0x44>)
 800054c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800054e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000552:	603b      	str	r3, [r7, #0]
 8000554:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000556:	bf00      	nop
 8000558:	370c      	adds	r7, #12
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	40021000 	.word	0x40021000

08000568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800056c:	bf00      	nop
 800056e:	e7fd      	b.n	800056c <NMI_Handler+0x4>

08000570 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000574:	bf00      	nop
 8000576:	e7fd      	b.n	8000574 <HardFault_Handler+0x4>

08000578 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800057c:	bf00      	nop
 800057e:	e7fd      	b.n	800057c <MemManage_Handler+0x4>

08000580 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000584:	bf00      	nop
 8000586:	e7fd      	b.n	8000584 <BusFault_Handler+0x4>

08000588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800058c:	bf00      	nop
 800058e:	e7fd      	b.n	800058c <UsageFault_Handler+0x4>

08000590 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr

0800059e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005a2:	bf00      	nop
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005b0:	bf00      	nop
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr

080005ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005ba:	b580      	push	{r7, lr}
 80005bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005be:	f000 f893 	bl	80006e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
	...

080005c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80005cc:	4b06      	ldr	r3, [pc, #24]	@ (80005e8 <SystemInit+0x20>)
 80005ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005d2:	4a05      	ldr	r2, [pc, #20]	@ (80005e8 <SystemInit+0x20>)
 80005d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80005ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000624 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005f0:	f7ff ffea 	bl	80005c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005f4:	480c      	ldr	r0, [pc, #48]	@ (8000628 <LoopForever+0x6>)
  ldr r1, =_edata
 80005f6:	490d      	ldr	r1, [pc, #52]	@ (800062c <LoopForever+0xa>)
  ldr r2, =_sidata
 80005f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000630 <LoopForever+0xe>)
  movs r3, #0
 80005fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005fc:	e002      	b.n	8000604 <LoopCopyDataInit>

080005fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000602:	3304      	adds	r3, #4

08000604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000608:	d3f9      	bcc.n	80005fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800060a:	4a0a      	ldr	r2, [pc, #40]	@ (8000634 <LoopForever+0x12>)
  ldr r4, =_ebss
 800060c:	4c0a      	ldr	r4, [pc, #40]	@ (8000638 <LoopForever+0x16>)
  movs r3, #0
 800060e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000610:	e001      	b.n	8000616 <LoopFillZerobss>

08000612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000614:	3204      	adds	r2, #4

08000616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000618:	d3fb      	bcc.n	8000612 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800061a:	f001 fefd 	bl	8002418 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800061e:	f7ff fe1d 	bl	800025c <main>

08000622 <LoopForever>:

LoopForever:
    b LoopForever
 8000622:	e7fe      	b.n	8000622 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000624:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000628:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800062c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000630:	080024c0 	.word	0x080024c0
  ldr r2, =_sbss
 8000634:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000638:	20000090 	.word	0x20000090

0800063c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800063c:	e7fe      	b.n	800063c <ADC1_2_IRQHandler>

0800063e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800063e:	b580      	push	{r7, lr}
 8000640:	b082      	sub	sp, #8
 8000642:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000644:	2300      	movs	r3, #0
 8000646:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000648:	2003      	movs	r0, #3
 800064a:	f000 f91f 	bl	800088c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800064e:	200f      	movs	r0, #15
 8000650:	f000 f80e 	bl	8000670 <HAL_InitTick>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d002      	beq.n	8000660 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800065a:	2301      	movs	r3, #1
 800065c:	71fb      	strb	r3, [r7, #7]
 800065e:	e001      	b.n	8000664 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000660:	f7ff ff5e 	bl	8000520 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000664:	79fb      	ldrb	r3, [r7, #7]
}
 8000666:	4618      	mov	r0, r3
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000678:	2300      	movs	r3, #0
 800067a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800067c:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <HAL_InitTick+0x6c>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d023      	beq.n	80006cc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000684:	4b16      	ldr	r3, [pc, #88]	@ (80006e0 <HAL_InitTick+0x70>)
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	4b14      	ldr	r3, [pc, #80]	@ (80006dc <HAL_InitTick+0x6c>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	4619      	mov	r1, r3
 800068e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000692:	fbb3 f3f1 	udiv	r3, r3, r1
 8000696:	fbb2 f3f3 	udiv	r3, r2, r3
 800069a:	4618      	mov	r0, r3
 800069c:	f000 f91d 	bl	80008da <HAL_SYSTICK_Config>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d10f      	bne.n	80006c6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2b0f      	cmp	r3, #15
 80006aa:	d809      	bhi.n	80006c0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006ac:	2200      	movs	r2, #0
 80006ae:	6879      	ldr	r1, [r7, #4]
 80006b0:	f04f 30ff 	mov.w	r0, #4294967295
 80006b4:	f000 f8f5 	bl	80008a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006b8:	4a0a      	ldr	r2, [pc, #40]	@ (80006e4 <HAL_InitTick+0x74>)
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6013      	str	r3, [r2, #0]
 80006be:	e007      	b.n	80006d0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80006c0:	2301      	movs	r3, #1
 80006c2:	73fb      	strb	r3, [r7, #15]
 80006c4:	e004      	b.n	80006d0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006c6:	2301      	movs	r3, #1
 80006c8:	73fb      	strb	r3, [r7, #15]
 80006ca:	e001      	b.n	80006d0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006cc:	2301      	movs	r3, #1
 80006ce:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80006d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	3710      	adds	r7, #16
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000008 	.word	0x20000008
 80006e0:	20000000 	.word	0x20000000
 80006e4:	20000004 	.word	0x20000004

080006e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80006ec:	4b06      	ldr	r3, [pc, #24]	@ (8000708 <HAL_IncTick+0x20>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	461a      	mov	r2, r3
 80006f2:	4b06      	ldr	r3, [pc, #24]	@ (800070c <HAL_IncTick+0x24>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4413      	add	r3, r2
 80006f8:	4a04      	ldr	r2, [pc, #16]	@ (800070c <HAL_IncTick+0x24>)
 80006fa:	6013      	str	r3, [r2, #0]
}
 80006fc:	bf00      	nop
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	20000008 	.word	0x20000008
 800070c:	2000008c 	.word	0x2000008c

08000710 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  return uwTick;
 8000714:	4b03      	ldr	r3, [pc, #12]	@ (8000724 <HAL_GetTick+0x14>)
 8000716:	681b      	ldr	r3, [r3, #0]
}
 8000718:	4618      	mov	r0, r3
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	2000008c 	.word	0x2000008c

08000728 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000728:	b480      	push	{r7}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	f003 0307 	and.w	r3, r3, #7
 8000736:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000738:	4b0c      	ldr	r3, [pc, #48]	@ (800076c <__NVIC_SetPriorityGrouping+0x44>)
 800073a:	68db      	ldr	r3, [r3, #12]
 800073c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800073e:	68ba      	ldr	r2, [r7, #8]
 8000740:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000744:	4013      	ands	r3, r2
 8000746:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000750:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000754:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000758:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800075a:	4a04      	ldr	r2, [pc, #16]	@ (800076c <__NVIC_SetPriorityGrouping+0x44>)
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	60d3      	str	r3, [r2, #12]
}
 8000760:	bf00      	nop
 8000762:	3714      	adds	r7, #20
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000774:	4b04      	ldr	r3, [pc, #16]	@ (8000788 <__NVIC_GetPriorityGrouping+0x18>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	0a1b      	lsrs	r3, r3, #8
 800077a:	f003 0307 	and.w	r3, r3, #7
}
 800077e:	4618      	mov	r0, r3
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	e000ed00 	.word	0xe000ed00

0800078c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	6039      	str	r1, [r7, #0]
 8000796:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800079c:	2b00      	cmp	r3, #0
 800079e:	db0a      	blt.n	80007b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	b2da      	uxtb	r2, r3
 80007a4:	490c      	ldr	r1, [pc, #48]	@ (80007d8 <__NVIC_SetPriority+0x4c>)
 80007a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007aa:	0112      	lsls	r2, r2, #4
 80007ac:	b2d2      	uxtb	r2, r2
 80007ae:	440b      	add	r3, r1
 80007b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007b4:	e00a      	b.n	80007cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	b2da      	uxtb	r2, r3
 80007ba:	4908      	ldr	r1, [pc, #32]	@ (80007dc <__NVIC_SetPriority+0x50>)
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	f003 030f 	and.w	r3, r3, #15
 80007c2:	3b04      	subs	r3, #4
 80007c4:	0112      	lsls	r2, r2, #4
 80007c6:	b2d2      	uxtb	r2, r2
 80007c8:	440b      	add	r3, r1
 80007ca:	761a      	strb	r2, [r3, #24]
}
 80007cc:	bf00      	nop
 80007ce:	370c      	adds	r7, #12
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	e000e100 	.word	0xe000e100
 80007dc:	e000ed00 	.word	0xe000ed00

080007e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b089      	sub	sp, #36	@ 0x24
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	60f8      	str	r0, [r7, #12]
 80007e8:	60b9      	str	r1, [r7, #8]
 80007ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	f003 0307 	and.w	r3, r3, #7
 80007f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007f4:	69fb      	ldr	r3, [r7, #28]
 80007f6:	f1c3 0307 	rsb	r3, r3, #7
 80007fa:	2b04      	cmp	r3, #4
 80007fc:	bf28      	it	cs
 80007fe:	2304      	movcs	r3, #4
 8000800:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000802:	69fb      	ldr	r3, [r7, #28]
 8000804:	3304      	adds	r3, #4
 8000806:	2b06      	cmp	r3, #6
 8000808:	d902      	bls.n	8000810 <NVIC_EncodePriority+0x30>
 800080a:	69fb      	ldr	r3, [r7, #28]
 800080c:	3b03      	subs	r3, #3
 800080e:	e000      	b.n	8000812 <NVIC_EncodePriority+0x32>
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000814:	f04f 32ff 	mov.w	r2, #4294967295
 8000818:	69bb      	ldr	r3, [r7, #24]
 800081a:	fa02 f303 	lsl.w	r3, r2, r3
 800081e:	43da      	mvns	r2, r3
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	401a      	ands	r2, r3
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000828:	f04f 31ff 	mov.w	r1, #4294967295
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	fa01 f303 	lsl.w	r3, r1, r3
 8000832:	43d9      	mvns	r1, r3
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000838:	4313      	orrs	r3, r2
         );
}
 800083a:	4618      	mov	r0, r3
 800083c:	3724      	adds	r7, #36	@ 0x24
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
	...

08000848 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	3b01      	subs	r3, #1
 8000854:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000858:	d301      	bcc.n	800085e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800085a:	2301      	movs	r3, #1
 800085c:	e00f      	b.n	800087e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800085e:	4a0a      	ldr	r2, [pc, #40]	@ (8000888 <SysTick_Config+0x40>)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	3b01      	subs	r3, #1
 8000864:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000866:	210f      	movs	r1, #15
 8000868:	f04f 30ff 	mov.w	r0, #4294967295
 800086c:	f7ff ff8e 	bl	800078c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000870:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <SysTick_Config+0x40>)
 8000872:	2200      	movs	r2, #0
 8000874:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000876:	4b04      	ldr	r3, [pc, #16]	@ (8000888 <SysTick_Config+0x40>)
 8000878:	2207      	movs	r2, #7
 800087a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800087c:	2300      	movs	r3, #0
}
 800087e:	4618      	mov	r0, r3
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	e000e010 	.word	0xe000e010

0800088c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000894:	6878      	ldr	r0, [r7, #4]
 8000896:	f7ff ff47 	bl	8000728 <__NVIC_SetPriorityGrouping>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b086      	sub	sp, #24
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	4603      	mov	r3, r0
 80008aa:	60b9      	str	r1, [r7, #8]
 80008ac:	607a      	str	r2, [r7, #4]
 80008ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008b4:	f7ff ff5c 	bl	8000770 <__NVIC_GetPriorityGrouping>
 80008b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008ba:	687a      	ldr	r2, [r7, #4]
 80008bc:	68b9      	ldr	r1, [r7, #8]
 80008be:	6978      	ldr	r0, [r7, #20]
 80008c0:	f7ff ff8e 	bl	80007e0 <NVIC_EncodePriority>
 80008c4:	4602      	mov	r2, r0
 80008c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ca:	4611      	mov	r1, r2
 80008cc:	4618      	mov	r0, r3
 80008ce:	f7ff ff5d 	bl	800078c <__NVIC_SetPriority>
}
 80008d2:	bf00      	nop
 80008d4:	3718      	adds	r7, #24
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	b082      	sub	sp, #8
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008e2:	6878      	ldr	r0, [r7, #4]
 80008e4:	f7ff ffb0 	bl	8000848 <SysTick_Config>
 80008e8:	4603      	mov	r3, r0
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
	...

080008f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b087      	sub	sp, #28
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008fe:	2300      	movs	r3, #0
 8000900:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000902:	e17f      	b.n	8000c04 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	681a      	ldr	r2, [r3, #0]
 8000908:	2101      	movs	r1, #1
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	fa01 f303 	lsl.w	r3, r1, r3
 8000910:	4013      	ands	r3, r2
 8000912:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	2b00      	cmp	r3, #0
 8000918:	f000 8171 	beq.w	8000bfe <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	f003 0303 	and.w	r3, r3, #3
 8000924:	2b01      	cmp	r3, #1
 8000926:	d005      	beq.n	8000934 <HAL_GPIO_Init+0x40>
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	685b      	ldr	r3, [r3, #4]
 800092c:	f003 0303 	and.w	r3, r3, #3
 8000930:	2b02      	cmp	r3, #2
 8000932:	d130      	bne.n	8000996 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	689b      	ldr	r3, [r3, #8]
 8000938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	2203      	movs	r2, #3
 8000940:	fa02 f303 	lsl.w	r3, r2, r3
 8000944:	43db      	mvns	r3, r3
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	4013      	ands	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	68da      	ldr	r2, [r3, #12]
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	fa02 f303 	lsl.w	r3, r2, r3
 8000958:	693a      	ldr	r2, [r7, #16]
 800095a:	4313      	orrs	r3, r2
 800095c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	693a      	ldr	r2, [r7, #16]
 8000962:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800096a:	2201      	movs	r2, #1
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43db      	mvns	r3, r3
 8000974:	693a      	ldr	r2, [r7, #16]
 8000976:	4013      	ands	r3, r2
 8000978:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	091b      	lsrs	r3, r3, #4
 8000980:	f003 0201 	and.w	r2, r3, #1
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	fa02 f303 	lsl.w	r3, r2, r3
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	4313      	orrs	r3, r2
 800098e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	f003 0303 	and.w	r3, r3, #3
 800099e:	2b03      	cmp	r3, #3
 80009a0:	d118      	bne.n	80009d4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80009a8:	2201      	movs	r2, #1
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	fa02 f303 	lsl.w	r3, r2, r3
 80009b0:	43db      	mvns	r3, r3
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	4013      	ands	r3, r2
 80009b6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	08db      	lsrs	r3, r3, #3
 80009be:	f003 0201 	and.w	r2, r3, #1
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	693a      	ldr	r2, [r7, #16]
 80009ca:	4313      	orrs	r3, r2
 80009cc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	693a      	ldr	r2, [r7, #16]
 80009d2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	f003 0303 	and.w	r3, r3, #3
 80009dc:	2b03      	cmp	r3, #3
 80009de:	d017      	beq.n	8000a10 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	2203      	movs	r2, #3
 80009ec:	fa02 f303 	lsl.w	r3, r2, r3
 80009f0:	43db      	mvns	r3, r3
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	4013      	ands	r3, r2
 80009f6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	689a      	ldr	r2, [r3, #8]
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	005b      	lsls	r3, r3, #1
 8000a00:	fa02 f303 	lsl.w	r3, r2, r3
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f003 0303 	and.w	r3, r3, #3
 8000a18:	2b02      	cmp	r3, #2
 8000a1a:	d123      	bne.n	8000a64 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	08da      	lsrs	r2, r3, #3
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	3208      	adds	r2, #8
 8000a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a28:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	f003 0307 	and.w	r3, r3, #7
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	220f      	movs	r2, #15
 8000a34:	fa02 f303 	lsl.w	r3, r2, r3
 8000a38:	43db      	mvns	r3, r3
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	691a      	ldr	r2, [r3, #16]
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	f003 0307 	and.w	r3, r3, #7
 8000a4a:	009b      	lsls	r3, r3, #2
 8000a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	08da      	lsrs	r2, r3, #3
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	3208      	adds	r2, #8
 8000a5e:	6939      	ldr	r1, [r7, #16]
 8000a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	005b      	lsls	r3, r3, #1
 8000a6e:	2203      	movs	r2, #3
 8000a70:	fa02 f303 	lsl.w	r3, r2, r3
 8000a74:	43db      	mvns	r3, r3
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	4013      	ands	r3, r2
 8000a7a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	f003 0203 	and.w	r2, r3, #3
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	005b      	lsls	r3, r3, #1
 8000a88:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	693a      	ldr	r2, [r7, #16]
 8000a96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	f000 80ac 	beq.w	8000bfe <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa6:	4b5f      	ldr	r3, [pc, #380]	@ (8000c24 <HAL_GPIO_Init+0x330>)
 8000aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aaa:	4a5e      	ldr	r2, [pc, #376]	@ (8000c24 <HAL_GPIO_Init+0x330>)
 8000aac:	f043 0301 	orr.w	r3, r3, #1
 8000ab0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ab2:	4b5c      	ldr	r3, [pc, #368]	@ (8000c24 <HAL_GPIO_Init+0x330>)
 8000ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	60bb      	str	r3, [r7, #8]
 8000abc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000abe:	4a5a      	ldr	r2, [pc, #360]	@ (8000c28 <HAL_GPIO_Init+0x334>)
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	089b      	lsrs	r3, r3, #2
 8000ac4:	3302      	adds	r3, #2
 8000ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aca:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	f003 0303 	and.w	r3, r3, #3
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	220f      	movs	r2, #15
 8000ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ada:	43db      	mvns	r3, r3
 8000adc:	693a      	ldr	r2, [r7, #16]
 8000ade:	4013      	ands	r3, r2
 8000ae0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ae8:	d025      	beq.n	8000b36 <HAL_GPIO_Init+0x242>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4a4f      	ldr	r2, [pc, #316]	@ (8000c2c <HAL_GPIO_Init+0x338>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d01f      	beq.n	8000b32 <HAL_GPIO_Init+0x23e>
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	4a4e      	ldr	r2, [pc, #312]	@ (8000c30 <HAL_GPIO_Init+0x33c>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d019      	beq.n	8000b2e <HAL_GPIO_Init+0x23a>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4a4d      	ldr	r2, [pc, #308]	@ (8000c34 <HAL_GPIO_Init+0x340>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d013      	beq.n	8000b2a <HAL_GPIO_Init+0x236>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4a4c      	ldr	r2, [pc, #304]	@ (8000c38 <HAL_GPIO_Init+0x344>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d00d      	beq.n	8000b26 <HAL_GPIO_Init+0x232>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4a4b      	ldr	r2, [pc, #300]	@ (8000c3c <HAL_GPIO_Init+0x348>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d007      	beq.n	8000b22 <HAL_GPIO_Init+0x22e>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4a4a      	ldr	r2, [pc, #296]	@ (8000c40 <HAL_GPIO_Init+0x34c>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d101      	bne.n	8000b1e <HAL_GPIO_Init+0x22a>
 8000b1a:	2306      	movs	r3, #6
 8000b1c:	e00c      	b.n	8000b38 <HAL_GPIO_Init+0x244>
 8000b1e:	2307      	movs	r3, #7
 8000b20:	e00a      	b.n	8000b38 <HAL_GPIO_Init+0x244>
 8000b22:	2305      	movs	r3, #5
 8000b24:	e008      	b.n	8000b38 <HAL_GPIO_Init+0x244>
 8000b26:	2304      	movs	r3, #4
 8000b28:	e006      	b.n	8000b38 <HAL_GPIO_Init+0x244>
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	e004      	b.n	8000b38 <HAL_GPIO_Init+0x244>
 8000b2e:	2302      	movs	r3, #2
 8000b30:	e002      	b.n	8000b38 <HAL_GPIO_Init+0x244>
 8000b32:	2301      	movs	r3, #1
 8000b34:	e000      	b.n	8000b38 <HAL_GPIO_Init+0x244>
 8000b36:	2300      	movs	r3, #0
 8000b38:	697a      	ldr	r2, [r7, #20]
 8000b3a:	f002 0203 	and.w	r2, r2, #3
 8000b3e:	0092      	lsls	r2, r2, #2
 8000b40:	4093      	lsls	r3, r2
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b48:	4937      	ldr	r1, [pc, #220]	@ (8000c28 <HAL_GPIO_Init+0x334>)
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	089b      	lsrs	r3, r3, #2
 8000b4e:	3302      	adds	r3, #2
 8000b50:	693a      	ldr	r2, [r7, #16]
 8000b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b56:	4b3b      	ldr	r3, [pc, #236]	@ (8000c44 <HAL_GPIO_Init+0x350>)
 8000b58:	689b      	ldr	r3, [r3, #8]
 8000b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	43db      	mvns	r3, r3
 8000b60:	693a      	ldr	r2, [r7, #16]
 8000b62:	4013      	ands	r3, r2
 8000b64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d003      	beq.n	8000b7a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b7a:	4a32      	ldr	r2, [pc, #200]	@ (8000c44 <HAL_GPIO_Init+0x350>)
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b80:	4b30      	ldr	r3, [pc, #192]	@ (8000c44 <HAL_GPIO_Init+0x350>)
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	43db      	mvns	r3, r3
 8000b8a:	693a      	ldr	r2, [r7, #16]
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d003      	beq.n	8000ba4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000b9c:	693a      	ldr	r2, [r7, #16]
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ba4:	4a27      	ldr	r2, [pc, #156]	@ (8000c44 <HAL_GPIO_Init+0x350>)
 8000ba6:	693b      	ldr	r3, [r7, #16]
 8000ba8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000baa:	4b26      	ldr	r3, [pc, #152]	@ (8000c44 <HAL_GPIO_Init+0x350>)
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	43db      	mvns	r3, r3
 8000bb4:	693a      	ldr	r2, [r7, #16]
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d003      	beq.n	8000bce <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000bce:	4a1d      	ldr	r2, [pc, #116]	@ (8000c44 <HAL_GPIO_Init+0x350>)
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c44 <HAL_GPIO_Init+0x350>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	43db      	mvns	r3, r3
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	4013      	ands	r3, r2
 8000be2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d003      	beq.n	8000bf8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000bf8:	4a12      	ldr	r2, [pc, #72]	@ (8000c44 <HAL_GPIO_Init+0x350>)
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	3301      	adds	r3, #1
 8000c02:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	f47f ae78 	bne.w	8000904 <HAL_GPIO_Init+0x10>
  }
}
 8000c14:	bf00      	nop
 8000c16:	bf00      	nop
 8000c18:	371c      	adds	r7, #28
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	40021000 	.word	0x40021000
 8000c28:	40010000 	.word	0x40010000
 8000c2c:	48000400 	.word	0x48000400
 8000c30:	48000800 	.word	0x48000800
 8000c34:	48000c00 	.word	0x48000c00
 8000c38:	48001000 	.word	0x48001000
 8000c3c:	48001400 	.word	0x48001400
 8000c40:	48001800 	.word	0x48001800
 8000c44:	40010400 	.word	0x40010400

08000c48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	460b      	mov	r3, r1
 8000c52:	807b      	strh	r3, [r7, #2]
 8000c54:	4613      	mov	r3, r2
 8000c56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c58:	787b      	ldrb	r3, [r7, #1]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d003      	beq.n	8000c66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c5e:	887a      	ldrh	r2, [r7, #2]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c64:	e002      	b.n	8000c6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c66:	887a      	ldrh	r2, [r7, #2]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000c7c:	4b04      	ldr	r3, [pc, #16]	@ (8000c90 <HAL_PWREx_GetVoltageRange+0x18>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	40007000 	.word	0x40007000

08000c94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ca2:	d130      	bne.n	8000d06 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ca4:	4b23      	ldr	r3, [pc, #140]	@ (8000d34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000cb0:	d038      	beq.n	8000d24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cb2:	4b20      	ldr	r3, [pc, #128]	@ (8000d34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000cba:	4a1e      	ldr	r2, [pc, #120]	@ (8000d34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cbc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cc0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8000d38 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	2232      	movs	r2, #50	@ 0x32
 8000cc8:	fb02 f303 	mul.w	r3, r2, r3
 8000ccc:	4a1b      	ldr	r2, [pc, #108]	@ (8000d3c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000cce:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd2:	0c9b      	lsrs	r3, r3, #18
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000cd8:	e002      	b.n	8000ce0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	3b01      	subs	r3, #1
 8000cde:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ce0:	4b14      	ldr	r3, [pc, #80]	@ (8000d34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ce2:	695b      	ldr	r3, [r3, #20]
 8000ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ce8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cec:	d102      	bne.n	8000cf4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d1f2      	bne.n	8000cda <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cf6:	695b      	ldr	r3, [r3, #20]
 8000cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d00:	d110      	bne.n	8000d24 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000d02:	2303      	movs	r3, #3
 8000d04:	e00f      	b.n	8000d26 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d06:	4b0b      	ldr	r3, [pc, #44]	@ (8000d34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000d0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d12:	d007      	beq.n	8000d24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d14:	4b07      	ldr	r3, [pc, #28]	@ (8000d34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000d1c:	4a05      	ldr	r2, [pc, #20]	@ (8000d34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d22:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000d24:	2300      	movs	r3, #0
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3714      	adds	r7, #20
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	40007000 	.word	0x40007000
 8000d38:	20000000 	.word	0x20000000
 8000d3c:	431bde83 	.word	0x431bde83

08000d40 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b088      	sub	sp, #32
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d101      	bne.n	8000d52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	e3ca      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d52:	4b97      	ldr	r3, [pc, #604]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	f003 030c 	and.w	r3, r3, #12
 8000d5a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d5c:	4b94      	ldr	r3, [pc, #592]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	f003 0303 	and.w	r3, r3, #3
 8000d64:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 0310 	and.w	r3, r3, #16
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f000 80e4 	beq.w	8000f3c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000d74:	69bb      	ldr	r3, [r7, #24]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d007      	beq.n	8000d8a <HAL_RCC_OscConfig+0x4a>
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	2b0c      	cmp	r3, #12
 8000d7e:	f040 808b 	bne.w	8000e98 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	f040 8087 	bne.w	8000e98 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d8a:	4b89      	ldr	r3, [pc, #548]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f003 0302 	and.w	r3, r3, #2
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d005      	beq.n	8000da2 <HAL_RCC_OscConfig+0x62>
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	699b      	ldr	r3, [r3, #24]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d101      	bne.n	8000da2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e3a2      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6a1a      	ldr	r2, [r3, #32]
 8000da6:	4b82      	ldr	r3, [pc, #520]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f003 0308 	and.w	r3, r3, #8
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d004      	beq.n	8000dbc <HAL_RCC_OscConfig+0x7c>
 8000db2:	4b7f      	ldr	r3, [pc, #508]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000dba:	e005      	b.n	8000dc8 <HAL_RCC_OscConfig+0x88>
 8000dbc:	4b7c      	ldr	r3, [pc, #496]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000dbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000dc2:	091b      	lsrs	r3, r3, #4
 8000dc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d223      	bcs.n	8000e14 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6a1b      	ldr	r3, [r3, #32]
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f000 fd1d 	bl	8001810 <RCC_SetFlashLatencyFromMSIRange>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	e383      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000de0:	4b73      	ldr	r3, [pc, #460]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a72      	ldr	r2, [pc, #456]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000de6:	f043 0308 	orr.w	r3, r3, #8
 8000dea:	6013      	str	r3, [r2, #0]
 8000dec:	4b70      	ldr	r3, [pc, #448]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6a1b      	ldr	r3, [r3, #32]
 8000df8:	496d      	ldr	r1, [pc, #436]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dfe:	4b6c      	ldr	r3, [pc, #432]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	69db      	ldr	r3, [r3, #28]
 8000e0a:	021b      	lsls	r3, r3, #8
 8000e0c:	4968      	ldr	r1, [pc, #416]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	604b      	str	r3, [r1, #4]
 8000e12:	e025      	b.n	8000e60 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e14:	4b66      	ldr	r3, [pc, #408]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a65      	ldr	r2, [pc, #404]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000e1a:	f043 0308 	orr.w	r3, r3, #8
 8000e1e:	6013      	str	r3, [r2, #0]
 8000e20:	4b63      	ldr	r3, [pc, #396]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6a1b      	ldr	r3, [r3, #32]
 8000e2c:	4960      	ldr	r1, [pc, #384]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e32:	4b5f      	ldr	r3, [pc, #380]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	69db      	ldr	r3, [r3, #28]
 8000e3e:	021b      	lsls	r3, r3, #8
 8000e40:	495b      	ldr	r1, [pc, #364]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000e42:	4313      	orrs	r3, r2
 8000e44:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000e46:	69bb      	ldr	r3, [r7, #24]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d109      	bne.n	8000e60 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6a1b      	ldr	r3, [r3, #32]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f000 fcdd 	bl	8001810 <RCC_SetFlashLatencyFromMSIRange>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	e343      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000e60:	f000 fc4a 	bl	80016f8 <HAL_RCC_GetSysClockFreq>
 8000e64:	4602      	mov	r2, r0
 8000e66:	4b52      	ldr	r3, [pc, #328]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	091b      	lsrs	r3, r3, #4
 8000e6c:	f003 030f 	and.w	r3, r3, #15
 8000e70:	4950      	ldr	r1, [pc, #320]	@ (8000fb4 <HAL_RCC_OscConfig+0x274>)
 8000e72:	5ccb      	ldrb	r3, [r1, r3]
 8000e74:	f003 031f 	and.w	r3, r3, #31
 8000e78:	fa22 f303 	lsr.w	r3, r2, r3
 8000e7c:	4a4e      	ldr	r2, [pc, #312]	@ (8000fb8 <HAL_RCC_OscConfig+0x278>)
 8000e7e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000e80:	4b4e      	ldr	r3, [pc, #312]	@ (8000fbc <HAL_RCC_OscConfig+0x27c>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff fbf3 	bl	8000670 <HAL_InitTick>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000e8e:	7bfb      	ldrb	r3, [r7, #15]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d052      	beq.n	8000f3a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000e94:	7bfb      	ldrb	r3, [r7, #15]
 8000e96:	e327      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	699b      	ldr	r3, [r3, #24]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d032      	beq.n	8000f06 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000ea0:	4b43      	ldr	r3, [pc, #268]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a42      	ldr	r2, [pc, #264]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000ea6:	f043 0301 	orr.w	r3, r3, #1
 8000eaa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000eac:	f7ff fc30 	bl	8000710 <HAL_GetTick>
 8000eb0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000eb2:	e008      	b.n	8000ec6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000eb4:	f7ff fc2c 	bl	8000710 <HAL_GetTick>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d901      	bls.n	8000ec6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	e310      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ec6:	4b3a      	ldr	r3, [pc, #232]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f003 0302 	and.w	r3, r3, #2
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d0f0      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ed2:	4b37      	ldr	r3, [pc, #220]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a36      	ldr	r2, [pc, #216]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000ed8:	f043 0308 	orr.w	r3, r3, #8
 8000edc:	6013      	str	r3, [r2, #0]
 8000ede:	4b34      	ldr	r3, [pc, #208]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6a1b      	ldr	r3, [r3, #32]
 8000eea:	4931      	ldr	r1, [pc, #196]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000eec:	4313      	orrs	r3, r2
 8000eee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ef0:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	69db      	ldr	r3, [r3, #28]
 8000efc:	021b      	lsls	r3, r3, #8
 8000efe:	492c      	ldr	r1, [pc, #176]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000f00:	4313      	orrs	r3, r2
 8000f02:	604b      	str	r3, [r1, #4]
 8000f04:	e01a      	b.n	8000f3c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000f06:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a29      	ldr	r2, [pc, #164]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000f0c:	f023 0301 	bic.w	r3, r3, #1
 8000f10:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f12:	f7ff fbfd 	bl	8000710 <HAL_GetTick>
 8000f16:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f18:	e008      	b.n	8000f2c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f1a:	f7ff fbf9 	bl	8000710 <HAL_GetTick>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d901      	bls.n	8000f2c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	e2dd      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f2c:	4b20      	ldr	r3, [pc, #128]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f003 0302 	and.w	r3, r3, #2
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d1f0      	bne.n	8000f1a <HAL_RCC_OscConfig+0x1da>
 8000f38:	e000      	b.n	8000f3c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f3a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d074      	beq.n	8001032 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	2b08      	cmp	r3, #8
 8000f4c:	d005      	beq.n	8000f5a <HAL_RCC_OscConfig+0x21a>
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	2b0c      	cmp	r3, #12
 8000f52:	d10e      	bne.n	8000f72 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	2b03      	cmp	r3, #3
 8000f58:	d10b      	bne.n	8000f72 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f5a:	4b15      	ldr	r3, [pc, #84]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d064      	beq.n	8001030 <HAL_RCC_OscConfig+0x2f0>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d160      	bne.n	8001030 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e2ba      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f7a:	d106      	bne.n	8000f8a <HAL_RCC_OscConfig+0x24a>
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a0b      	ldr	r2, [pc, #44]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000f82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f86:	6013      	str	r3, [r2, #0]
 8000f88:	e026      	b.n	8000fd8 <HAL_RCC_OscConfig+0x298>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f92:	d115      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x280>
 8000f94:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a05      	ldr	r2, [pc, #20]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000f9a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f9e:	6013      	str	r3, [r2, #0]
 8000fa0:	4b03      	ldr	r3, [pc, #12]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a02      	ldr	r2, [pc, #8]	@ (8000fb0 <HAL_RCC_OscConfig+0x270>)
 8000fa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000faa:	6013      	str	r3, [r2, #0]
 8000fac:	e014      	b.n	8000fd8 <HAL_RCC_OscConfig+0x298>
 8000fae:	bf00      	nop
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	08002478 	.word	0x08002478
 8000fb8:	20000000 	.word	0x20000000
 8000fbc:	20000004 	.word	0x20000004
 8000fc0:	4ba0      	ldr	r3, [pc, #640]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a9f      	ldr	r2, [pc, #636]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8000fc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fca:	6013      	str	r3, [r2, #0]
 8000fcc:	4b9d      	ldr	r3, [pc, #628]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a9c      	ldr	r2, [pc, #624]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8000fd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d013      	beq.n	8001008 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fe0:	f7ff fb96 	bl	8000710 <HAL_GetTick>
 8000fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fe6:	e008      	b.n	8000ffa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe8:	f7ff fb92 	bl	8000710 <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	2b64      	cmp	r3, #100	@ 0x64
 8000ff4:	d901      	bls.n	8000ffa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	e276      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ffa:	4b92      	ldr	r3, [pc, #584]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d0f0      	beq.n	8000fe8 <HAL_RCC_OscConfig+0x2a8>
 8001006:	e014      	b.n	8001032 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001008:	f7ff fb82 	bl	8000710 <HAL_GetTick>
 800100c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800100e:	e008      	b.n	8001022 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001010:	f7ff fb7e 	bl	8000710 <HAL_GetTick>
 8001014:	4602      	mov	r2, r0
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	2b64      	cmp	r3, #100	@ 0x64
 800101c:	d901      	bls.n	8001022 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800101e:	2303      	movs	r3, #3
 8001020:	e262      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001022:	4b88      	ldr	r3, [pc, #544]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1f0      	bne.n	8001010 <HAL_RCC_OscConfig+0x2d0>
 800102e:	e000      	b.n	8001032 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d060      	beq.n	8001100 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800103e:	69bb      	ldr	r3, [r7, #24]
 8001040:	2b04      	cmp	r3, #4
 8001042:	d005      	beq.n	8001050 <HAL_RCC_OscConfig+0x310>
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	2b0c      	cmp	r3, #12
 8001048:	d119      	bne.n	800107e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	2b02      	cmp	r3, #2
 800104e:	d116      	bne.n	800107e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001050:	4b7c      	ldr	r3, [pc, #496]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001058:	2b00      	cmp	r3, #0
 800105a:	d005      	beq.n	8001068 <HAL_RCC_OscConfig+0x328>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d101      	bne.n	8001068 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001064:	2301      	movs	r3, #1
 8001066:	e23f      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001068:	4b76      	ldr	r3, [pc, #472]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	691b      	ldr	r3, [r3, #16]
 8001074:	061b      	lsls	r3, r3, #24
 8001076:	4973      	ldr	r1, [pc, #460]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001078:	4313      	orrs	r3, r2
 800107a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800107c:	e040      	b.n	8001100 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	68db      	ldr	r3, [r3, #12]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d023      	beq.n	80010ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001086:	4b6f      	ldr	r3, [pc, #444]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a6e      	ldr	r2, [pc, #440]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 800108c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001090:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001092:	f7ff fb3d 	bl	8000710 <HAL_GetTick>
 8001096:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001098:	e008      	b.n	80010ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800109a:	f7ff fb39 	bl	8000710 <HAL_GetTick>
 800109e:	4602      	mov	r2, r0
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d901      	bls.n	80010ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e21d      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010ac:	4b65      	ldr	r3, [pc, #404]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d0f0      	beq.n	800109a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010b8:	4b62      	ldr	r3, [pc, #392]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	061b      	lsls	r3, r3, #24
 80010c6:	495f      	ldr	r1, [pc, #380]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 80010c8:	4313      	orrs	r3, r2
 80010ca:	604b      	str	r3, [r1, #4]
 80010cc:	e018      	b.n	8001100 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010ce:	4b5d      	ldr	r3, [pc, #372]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a5c      	ldr	r2, [pc, #368]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 80010d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010da:	f7ff fb19 	bl	8000710 <HAL_GetTick>
 80010de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010e0:	e008      	b.n	80010f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010e2:	f7ff fb15 	bl	8000710 <HAL_GetTick>
 80010e6:	4602      	mov	r2, r0
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e1f9      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010f4:	4b53      	ldr	r3, [pc, #332]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d1f0      	bne.n	80010e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f003 0308 	and.w	r3, r3, #8
 8001108:	2b00      	cmp	r3, #0
 800110a:	d03c      	beq.n	8001186 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d01c      	beq.n	800114e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001114:	4b4b      	ldr	r3, [pc, #300]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001116:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800111a:	4a4a      	ldr	r2, [pc, #296]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001124:	f7ff faf4 	bl	8000710 <HAL_GetTick>
 8001128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800112a:	e008      	b.n	800113e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800112c:	f7ff faf0 	bl	8000710 <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b02      	cmp	r3, #2
 8001138:	d901      	bls.n	800113e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e1d4      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800113e:	4b41      	ldr	r3, [pc, #260]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001140:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001144:	f003 0302 	and.w	r3, r3, #2
 8001148:	2b00      	cmp	r3, #0
 800114a:	d0ef      	beq.n	800112c <HAL_RCC_OscConfig+0x3ec>
 800114c:	e01b      	b.n	8001186 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800114e:	4b3d      	ldr	r3, [pc, #244]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001150:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001154:	4a3b      	ldr	r2, [pc, #236]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001156:	f023 0301 	bic.w	r3, r3, #1
 800115a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800115e:	f7ff fad7 	bl	8000710 <HAL_GetTick>
 8001162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001164:	e008      	b.n	8001178 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001166:	f7ff fad3 	bl	8000710 <HAL_GetTick>
 800116a:	4602      	mov	r2, r0
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	2b02      	cmp	r3, #2
 8001172:	d901      	bls.n	8001178 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001174:	2303      	movs	r3, #3
 8001176:	e1b7      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001178:	4b32      	ldr	r3, [pc, #200]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 800117a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1ef      	bne.n	8001166 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	2b00      	cmp	r3, #0
 8001190:	f000 80a6 	beq.w	80012e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001194:	2300      	movs	r3, #0
 8001196:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001198:	4b2a      	ldr	r3, [pc, #168]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 800119a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800119c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d10d      	bne.n	80011c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011a4:	4b27      	ldr	r3, [pc, #156]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 80011a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a8:	4a26      	ldr	r2, [pc, #152]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 80011aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80011b0:	4b24      	ldr	r3, [pc, #144]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 80011b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011bc:	2301      	movs	r3, #1
 80011be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011c0:	4b21      	ldr	r3, [pc, #132]	@ (8001248 <HAL_RCC_OscConfig+0x508>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d118      	bne.n	80011fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80011cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001248 <HAL_RCC_OscConfig+0x508>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001248 <HAL_RCC_OscConfig+0x508>)
 80011d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011d8:	f7ff fa9a 	bl	8000710 <HAL_GetTick>
 80011dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011de:	e008      	b.n	80011f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011e0:	f7ff fa96 	bl	8000710 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d901      	bls.n	80011f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80011ee:	2303      	movs	r3, #3
 80011f0:	e17a      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <HAL_RCC_OscConfig+0x508>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d0f0      	beq.n	80011e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d108      	bne.n	8001218 <HAL_RCC_OscConfig+0x4d8>
 8001206:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800120c:	4a0d      	ldr	r2, [pc, #52]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001216:	e029      	b.n	800126c <HAL_RCC_OscConfig+0x52c>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	2b05      	cmp	r3, #5
 800121e:	d115      	bne.n	800124c <HAL_RCC_OscConfig+0x50c>
 8001220:	4b08      	ldr	r3, [pc, #32]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001226:	4a07      	ldr	r2, [pc, #28]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001228:	f043 0304 	orr.w	r3, r3, #4
 800122c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001230:	4b04      	ldr	r3, [pc, #16]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001236:	4a03      	ldr	r2, [pc, #12]	@ (8001244 <HAL_RCC_OscConfig+0x504>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001240:	e014      	b.n	800126c <HAL_RCC_OscConfig+0x52c>
 8001242:	bf00      	nop
 8001244:	40021000 	.word	0x40021000
 8001248:	40007000 	.word	0x40007000
 800124c:	4b9c      	ldr	r3, [pc, #624]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 800124e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001252:	4a9b      	ldr	r2, [pc, #620]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001254:	f023 0301 	bic.w	r3, r3, #1
 8001258:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800125c:	4b98      	ldr	r3, [pc, #608]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 800125e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001262:	4a97      	ldr	r2, [pc, #604]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001264:	f023 0304 	bic.w	r3, r3, #4
 8001268:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d016      	beq.n	80012a2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001274:	f7ff fa4c 	bl	8000710 <HAL_GetTick>
 8001278:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800127a:	e00a      	b.n	8001292 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800127c:	f7ff fa48 	bl	8000710 <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	f241 3288 	movw	r2, #5000	@ 0x1388
 800128a:	4293      	cmp	r3, r2
 800128c:	d901      	bls.n	8001292 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e12a      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001292:	4b8b      	ldr	r3, [pc, #556]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	2b00      	cmp	r3, #0
 800129e:	d0ed      	beq.n	800127c <HAL_RCC_OscConfig+0x53c>
 80012a0:	e015      	b.n	80012ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012a2:	f7ff fa35 	bl	8000710 <HAL_GetTick>
 80012a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012a8:	e00a      	b.n	80012c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012aa:	f7ff fa31 	bl	8000710 <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d901      	bls.n	80012c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e113      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012c0:	4b7f      	ldr	r3, [pc, #508]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 80012c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d1ed      	bne.n	80012aa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80012ce:	7ffb      	ldrb	r3, [r7, #31]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d105      	bne.n	80012e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012d4:	4b7a      	ldr	r3, [pc, #488]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 80012d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012d8:	4a79      	ldr	r2, [pc, #484]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 80012da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012de:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	f000 80fe 	beq.w	80014e6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	f040 80d0 	bne.w	8001494 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80012f4:	4b72      	ldr	r3, [pc, #456]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	f003 0203 	and.w	r2, r3, #3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001304:	429a      	cmp	r2, r3
 8001306:	d130      	bne.n	800136a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	3b01      	subs	r3, #1
 8001314:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001316:	429a      	cmp	r2, r3
 8001318:	d127      	bne.n	800136a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001324:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001326:	429a      	cmp	r2, r3
 8001328:	d11f      	bne.n	800136a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001334:	2a07      	cmp	r2, #7
 8001336:	bf14      	ite	ne
 8001338:	2201      	movne	r2, #1
 800133a:	2200      	moveq	r2, #0
 800133c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800133e:	4293      	cmp	r3, r2
 8001340:	d113      	bne.n	800136a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800134c:	085b      	lsrs	r3, r3, #1
 800134e:	3b01      	subs	r3, #1
 8001350:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001352:	429a      	cmp	r2, r3
 8001354:	d109      	bne.n	800136a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001360:	085b      	lsrs	r3, r3, #1
 8001362:	3b01      	subs	r3, #1
 8001364:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001366:	429a      	cmp	r2, r3
 8001368:	d06e      	beq.n	8001448 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	2b0c      	cmp	r3, #12
 800136e:	d069      	beq.n	8001444 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001370:	4b53      	ldr	r3, [pc, #332]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d105      	bne.n	8001388 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800137c:	4b50      	ldr	r3, [pc, #320]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e0ad      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800138c:	4b4c      	ldr	r3, [pc, #304]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a4b      	ldr	r2, [pc, #300]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001392:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001396:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001398:	f7ff f9ba 	bl	8000710 <HAL_GetTick>
 800139c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800139e:	e008      	b.n	80013b2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013a0:	f7ff f9b6 	bl	8000710 <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d901      	bls.n	80013b2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80013ae:	2303      	movs	r3, #3
 80013b0:	e09a      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013b2:	4b43      	ldr	r3, [pc, #268]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1f0      	bne.n	80013a0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013be:	4b40      	ldr	r3, [pc, #256]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 80013c0:	68da      	ldr	r2, [r3, #12]
 80013c2:	4b40      	ldr	r3, [pc, #256]	@ (80014c4 <HAL_RCC_OscConfig+0x784>)
 80013c4:	4013      	ands	r3, r2
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80013ce:	3a01      	subs	r2, #1
 80013d0:	0112      	lsls	r2, r2, #4
 80013d2:	4311      	orrs	r1, r2
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80013d8:	0212      	lsls	r2, r2, #8
 80013da:	4311      	orrs	r1, r2
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80013e0:	0852      	lsrs	r2, r2, #1
 80013e2:	3a01      	subs	r2, #1
 80013e4:	0552      	lsls	r2, r2, #21
 80013e6:	4311      	orrs	r1, r2
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80013ec:	0852      	lsrs	r2, r2, #1
 80013ee:	3a01      	subs	r2, #1
 80013f0:	0652      	lsls	r2, r2, #25
 80013f2:	4311      	orrs	r1, r2
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80013f8:	0912      	lsrs	r2, r2, #4
 80013fa:	0452      	lsls	r2, r2, #17
 80013fc:	430a      	orrs	r2, r1
 80013fe:	4930      	ldr	r1, [pc, #192]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001400:	4313      	orrs	r3, r2
 8001402:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001404:	4b2e      	ldr	r3, [pc, #184]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a2d      	ldr	r2, [pc, #180]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 800140a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800140e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001410:	4b2b      	ldr	r3, [pc, #172]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	4a2a      	ldr	r2, [pc, #168]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001416:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800141a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800141c:	f7ff f978 	bl	8000710 <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001424:	f7ff f974 	bl	8000710 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b02      	cmp	r3, #2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e058      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001436:	4b22      	ldr	r3, [pc, #136]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d0f0      	beq.n	8001424 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001442:	e050      	b.n	80014e6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e04f      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001448:	4b1d      	ldr	r3, [pc, #116]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001450:	2b00      	cmp	r3, #0
 8001452:	d148      	bne.n	80014e6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001454:	4b1a      	ldr	r3, [pc, #104]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a19      	ldr	r2, [pc, #100]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 800145a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800145e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001460:	4b17      	ldr	r3, [pc, #92]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	4a16      	ldr	r2, [pc, #88]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001466:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800146a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800146c:	f7ff f950 	bl	8000710 <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001472:	e008      	b.n	8001486 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001474:	f7ff f94c 	bl	8000710 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b02      	cmp	r3, #2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e030      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001486:	4b0e      	ldr	r3, [pc, #56]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d0f0      	beq.n	8001474 <HAL_RCC_OscConfig+0x734>
 8001492:	e028      	b.n	80014e6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	2b0c      	cmp	r3, #12
 8001498:	d023      	beq.n	80014e2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800149a:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a08      	ldr	r2, [pc, #32]	@ (80014c0 <HAL_RCC_OscConfig+0x780>)
 80014a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80014a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a6:	f7ff f933 	bl	8000710 <HAL_GetTick>
 80014aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014ac:	e00c      	b.n	80014c8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ae:	f7ff f92f 	bl	8000710 <HAL_GetTick>
 80014b2:	4602      	mov	r2, r0
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d905      	bls.n	80014c8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e013      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
 80014c0:	40021000 	.word	0x40021000
 80014c4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014c8:	4b09      	ldr	r3, [pc, #36]	@ (80014f0 <HAL_RCC_OscConfig+0x7b0>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1ec      	bne.n	80014ae <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80014d4:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <HAL_RCC_OscConfig+0x7b0>)
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	4905      	ldr	r1, [pc, #20]	@ (80014f0 <HAL_RCC_OscConfig+0x7b0>)
 80014da:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <HAL_RCC_OscConfig+0x7b4>)
 80014dc:	4013      	ands	r3, r2
 80014de:	60cb      	str	r3, [r1, #12]
 80014e0:	e001      	b.n	80014e6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e000      	b.n	80014e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80014e6:	2300      	movs	r3, #0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3720      	adds	r7, #32
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40021000 	.word	0x40021000
 80014f4:	feeefffc 	.word	0xfeeefffc

080014f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e0e7      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800150c:	4b75      	ldr	r3, [pc, #468]	@ (80016e4 <HAL_RCC_ClockConfig+0x1ec>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	429a      	cmp	r2, r3
 8001518:	d910      	bls.n	800153c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800151a:	4b72      	ldr	r3, [pc, #456]	@ (80016e4 <HAL_RCC_ClockConfig+0x1ec>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f023 0207 	bic.w	r2, r3, #7
 8001522:	4970      	ldr	r1, [pc, #448]	@ (80016e4 <HAL_RCC_ClockConfig+0x1ec>)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	4313      	orrs	r3, r2
 8001528:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800152a:	4b6e      	ldr	r3, [pc, #440]	@ (80016e4 <HAL_RCC_ClockConfig+0x1ec>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0307 	and.w	r3, r3, #7
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	429a      	cmp	r2, r3
 8001536:	d001      	beq.n	800153c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e0cf      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d010      	beq.n	800156a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	689a      	ldr	r2, [r3, #8]
 800154c:	4b66      	ldr	r3, [pc, #408]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001554:	429a      	cmp	r2, r3
 8001556:	d908      	bls.n	800156a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001558:	4b63      	ldr	r3, [pc, #396]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	4960      	ldr	r1, [pc, #384]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 8001566:	4313      	orrs	r3, r2
 8001568:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	2b00      	cmp	r3, #0
 8001574:	d04c      	beq.n	8001610 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	2b03      	cmp	r3, #3
 800157c:	d107      	bne.n	800158e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800157e:	4b5a      	ldr	r3, [pc, #360]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d121      	bne.n	80015ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e0a6      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	2b02      	cmp	r3, #2
 8001594:	d107      	bne.n	80015a6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001596:	4b54      	ldr	r3, [pc, #336]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d115      	bne.n	80015ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e09a      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d107      	bne.n	80015be <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80015ae:	4b4e      	ldr	r3, [pc, #312]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d109      	bne.n	80015ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e08e      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015be:	4b4a      	ldr	r3, [pc, #296]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e086      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80015ce:	4b46      	ldr	r3, [pc, #280]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f023 0203 	bic.w	r2, r3, #3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	4943      	ldr	r1, [pc, #268]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 80015dc:	4313      	orrs	r3, r2
 80015de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80015e0:	f7ff f896 	bl	8000710 <HAL_GetTick>
 80015e4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015e6:	e00a      	b.n	80015fe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015e8:	f7ff f892 	bl	8000710 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d901      	bls.n	80015fe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e06e      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015fe:	4b3a      	ldr	r3, [pc, #232]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f003 020c 	and.w	r2, r3, #12
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	429a      	cmp	r2, r3
 800160e:	d1eb      	bne.n	80015e8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d010      	beq.n	800163e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	4b31      	ldr	r3, [pc, #196]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001628:	429a      	cmp	r2, r3
 800162a:	d208      	bcs.n	800163e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800162c:	4b2e      	ldr	r3, [pc, #184]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	492b      	ldr	r1, [pc, #172]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 800163a:	4313      	orrs	r3, r2
 800163c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800163e:	4b29      	ldr	r3, [pc, #164]	@ (80016e4 <HAL_RCC_ClockConfig+0x1ec>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	429a      	cmp	r2, r3
 800164a:	d210      	bcs.n	800166e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800164c:	4b25      	ldr	r3, [pc, #148]	@ (80016e4 <HAL_RCC_ClockConfig+0x1ec>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f023 0207 	bic.w	r2, r3, #7
 8001654:	4923      	ldr	r1, [pc, #140]	@ (80016e4 <HAL_RCC_ClockConfig+0x1ec>)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	4313      	orrs	r3, r2
 800165a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800165c:	4b21      	ldr	r3, [pc, #132]	@ (80016e4 <HAL_RCC_ClockConfig+0x1ec>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f003 0307 	and.w	r3, r3, #7
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	429a      	cmp	r2, r3
 8001668:	d001      	beq.n	800166e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e036      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0304 	and.w	r3, r3, #4
 8001676:	2b00      	cmp	r3, #0
 8001678:	d008      	beq.n	800168c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800167a:	4b1b      	ldr	r3, [pc, #108]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	4918      	ldr	r1, [pc, #96]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 8001688:	4313      	orrs	r3, r2
 800168a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0308 	and.w	r3, r3, #8
 8001694:	2b00      	cmp	r3, #0
 8001696:	d009      	beq.n	80016ac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001698:	4b13      	ldr	r3, [pc, #76]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	691b      	ldr	r3, [r3, #16]
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	4910      	ldr	r1, [pc, #64]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 80016a8:	4313      	orrs	r3, r2
 80016aa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80016ac:	f000 f824 	bl	80016f8 <HAL_RCC_GetSysClockFreq>
 80016b0:	4602      	mov	r2, r0
 80016b2:	4b0d      	ldr	r3, [pc, #52]	@ (80016e8 <HAL_RCC_ClockConfig+0x1f0>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	091b      	lsrs	r3, r3, #4
 80016b8:	f003 030f 	and.w	r3, r3, #15
 80016bc:	490b      	ldr	r1, [pc, #44]	@ (80016ec <HAL_RCC_ClockConfig+0x1f4>)
 80016be:	5ccb      	ldrb	r3, [r1, r3]
 80016c0:	f003 031f 	and.w	r3, r3, #31
 80016c4:	fa22 f303 	lsr.w	r3, r2, r3
 80016c8:	4a09      	ldr	r2, [pc, #36]	@ (80016f0 <HAL_RCC_ClockConfig+0x1f8>)
 80016ca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80016cc:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <HAL_RCC_ClockConfig+0x1fc>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7fe ffcd 	bl	8000670 <HAL_InitTick>
 80016d6:	4603      	mov	r3, r0
 80016d8:	72fb      	strb	r3, [r7, #11]

  return status;
 80016da:	7afb      	ldrb	r3, [r7, #11]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40022000 	.word	0x40022000
 80016e8:	40021000 	.word	0x40021000
 80016ec:	08002478 	.word	0x08002478
 80016f0:	20000000 	.word	0x20000000
 80016f4:	20000004 	.word	0x20000004

080016f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b089      	sub	sp, #36	@ 0x24
 80016fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
 8001702:	2300      	movs	r3, #0
 8001704:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001706:	4b3e      	ldr	r3, [pc, #248]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x108>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	f003 030c 	and.w	r3, r3, #12
 800170e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001710:	4b3b      	ldr	r3, [pc, #236]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x108>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	f003 0303 	and.w	r3, r3, #3
 8001718:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d005      	beq.n	800172c <HAL_RCC_GetSysClockFreq+0x34>
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	2b0c      	cmp	r3, #12
 8001724:	d121      	bne.n	800176a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d11e      	bne.n	800176a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800172c:	4b34      	ldr	r3, [pc, #208]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x108>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 0308 	and.w	r3, r3, #8
 8001734:	2b00      	cmp	r3, #0
 8001736:	d107      	bne.n	8001748 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001738:	4b31      	ldr	r3, [pc, #196]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x108>)
 800173a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800173e:	0a1b      	lsrs	r3, r3, #8
 8001740:	f003 030f 	and.w	r3, r3, #15
 8001744:	61fb      	str	r3, [r7, #28]
 8001746:	e005      	b.n	8001754 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001748:	4b2d      	ldr	r3, [pc, #180]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x108>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	091b      	lsrs	r3, r3, #4
 800174e:	f003 030f 	and.w	r3, r3, #15
 8001752:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001754:	4a2b      	ldr	r2, [pc, #172]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800175c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d10d      	bne.n	8001780 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001768:	e00a      	b.n	8001780 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	2b04      	cmp	r3, #4
 800176e:	d102      	bne.n	8001776 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001770:	4b25      	ldr	r3, [pc, #148]	@ (8001808 <HAL_RCC_GetSysClockFreq+0x110>)
 8001772:	61bb      	str	r3, [r7, #24]
 8001774:	e004      	b.n	8001780 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	2b08      	cmp	r3, #8
 800177a:	d101      	bne.n	8001780 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800177c:	4b23      	ldr	r3, [pc, #140]	@ (800180c <HAL_RCC_GetSysClockFreq+0x114>)
 800177e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	2b0c      	cmp	r3, #12
 8001784:	d134      	bne.n	80017f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001786:	4b1e      	ldr	r3, [pc, #120]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x108>)
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	f003 0303 	and.w	r3, r3, #3
 800178e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d003      	beq.n	800179e <HAL_RCC_GetSysClockFreq+0xa6>
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	2b03      	cmp	r3, #3
 800179a:	d003      	beq.n	80017a4 <HAL_RCC_GetSysClockFreq+0xac>
 800179c:	e005      	b.n	80017aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800179e:	4b1a      	ldr	r3, [pc, #104]	@ (8001808 <HAL_RCC_GetSysClockFreq+0x110>)
 80017a0:	617b      	str	r3, [r7, #20]
      break;
 80017a2:	e005      	b.n	80017b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80017a4:	4b19      	ldr	r3, [pc, #100]	@ (800180c <HAL_RCC_GetSysClockFreq+0x114>)
 80017a6:	617b      	str	r3, [r7, #20]
      break;
 80017a8:	e002      	b.n	80017b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	617b      	str	r3, [r7, #20]
      break;
 80017ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80017b0:	4b13      	ldr	r3, [pc, #76]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x108>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	091b      	lsrs	r3, r3, #4
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	3301      	adds	r3, #1
 80017bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80017be:	4b10      	ldr	r3, [pc, #64]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x108>)
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	0a1b      	lsrs	r3, r3, #8
 80017c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017c8:	697a      	ldr	r2, [r7, #20]
 80017ca:	fb03 f202 	mul.w	r2, r3, r2
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80017d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x108>)
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	0e5b      	lsrs	r3, r3, #25
 80017dc:	f003 0303 	and.w	r3, r3, #3
 80017e0:	3301      	adds	r3, #1
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80017e6:	697a      	ldr	r2, [r7, #20]
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80017f0:	69bb      	ldr	r3, [r7, #24]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3724      	adds	r7, #36	@ 0x24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	40021000 	.word	0x40021000
 8001804:	08002488 	.word	0x08002488
 8001808:	00f42400 	.word	0x00f42400
 800180c:	007a1200 	.word	0x007a1200

08001810 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001818:	2300      	movs	r3, #0
 800181a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800181c:	4b2a      	ldr	r3, [pc, #168]	@ (80018c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800181e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001824:	2b00      	cmp	r3, #0
 8001826:	d003      	beq.n	8001830 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001828:	f7ff fa26 	bl	8000c78 <HAL_PWREx_GetVoltageRange>
 800182c:	6178      	str	r0, [r7, #20]
 800182e:	e014      	b.n	800185a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001830:	4b25      	ldr	r3, [pc, #148]	@ (80018c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001834:	4a24      	ldr	r2, [pc, #144]	@ (80018c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800183a:	6593      	str	r3, [r2, #88]	@ 0x58
 800183c:	4b22      	ldr	r3, [pc, #136]	@ (80018c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800183e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001840:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001848:	f7ff fa16 	bl	8000c78 <HAL_PWREx_GetVoltageRange>
 800184c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800184e:	4b1e      	ldr	r3, [pc, #120]	@ (80018c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001852:	4a1d      	ldr	r2, [pc, #116]	@ (80018c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001854:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001858:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001860:	d10b      	bne.n	800187a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2b80      	cmp	r3, #128	@ 0x80
 8001866:	d919      	bls.n	800189c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2ba0      	cmp	r3, #160	@ 0xa0
 800186c:	d902      	bls.n	8001874 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800186e:	2302      	movs	r3, #2
 8001870:	613b      	str	r3, [r7, #16]
 8001872:	e013      	b.n	800189c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001874:	2301      	movs	r3, #1
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	e010      	b.n	800189c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b80      	cmp	r3, #128	@ 0x80
 800187e:	d902      	bls.n	8001886 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001880:	2303      	movs	r3, #3
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	e00a      	b.n	800189c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b80      	cmp	r3, #128	@ 0x80
 800188a:	d102      	bne.n	8001892 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800188c:	2302      	movs	r3, #2
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	e004      	b.n	800189c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b70      	cmp	r3, #112	@ 0x70
 8001896:	d101      	bne.n	800189c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001898:	2301      	movs	r3, #1
 800189a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800189c:	4b0b      	ldr	r3, [pc, #44]	@ (80018cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f023 0207 	bic.w	r2, r3, #7
 80018a4:	4909      	ldr	r1, [pc, #36]	@ (80018cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80018ac:	4b07      	ldr	r3, [pc, #28]	@ (80018cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0307 	and.w	r3, r3, #7
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d001      	beq.n	80018be <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e000      	b.n	80018c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40021000 	.word	0x40021000
 80018cc:	40022000 	.word	0x40022000

080018d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e095      	b.n	8001a0e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d108      	bne.n	80018fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80018f2:	d009      	beq.n	8001908 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	61da      	str	r2, [r3, #28]
 80018fa:	e005      	b.n	8001908 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001914:	b2db      	uxtb	r3, r3
 8001916:	2b00      	cmp	r3, #0
 8001918:	d106      	bne.n	8001928 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7fe fd9a 	bl	800045c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2202      	movs	r2, #2
 800192c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800193e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001948:	d902      	bls.n	8001950 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	e002      	b.n	8001956 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001950:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001954:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	68db      	ldr	r3, [r3, #12]
 800195a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800195e:	d007      	beq.n	8001970 <HAL_SPI_Init+0xa0>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001968:	d002      	beq.n	8001970 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001980:	431a      	orrs	r2, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	691b      	ldr	r3, [r3, #16]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	431a      	orrs	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	695b      	ldr	r3, [r3, #20]
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	431a      	orrs	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800199e:	431a      	orrs	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	69db      	ldr	r3, [r3, #28]
 80019a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80019a8:	431a      	orrs	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019b2:	ea42 0103 	orr.w	r1, r2, r3
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	430a      	orrs	r2, r1
 80019c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	0c1b      	lsrs	r3, r3, #16
 80019cc:	f003 0204 	and.w	r2, r3, #4
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d4:	f003 0310 	and.w	r3, r3, #16
 80019d8:	431a      	orrs	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019de:	f003 0308 	and.w	r3, r3, #8
 80019e2:	431a      	orrs	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80019ec:	ea42 0103 	orr.w	r1, r2, r3
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	430a      	orrs	r2, r1
 80019fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2201      	movs	r2, #1
 8001a08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b088      	sub	sp, #32
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	60f8      	str	r0, [r7, #12]
 8001a1e:	60b9      	str	r1, [r7, #8]
 8001a20:	603b      	str	r3, [r7, #0]
 8001a22:	4613      	mov	r3, r2
 8001a24:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001a26:	f7fe fe73 	bl	8000710 <HAL_GetTick>
 8001a2a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001a2c:	88fb      	ldrh	r3, [r7, #6]
 8001a2e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d001      	beq.n	8001a40 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	e15c      	b.n	8001cfa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <HAL_SPI_Transmit+0x36>
 8001a46:	88fb      	ldrh	r3, [r7, #6]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d101      	bne.n	8001a50 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e154      	b.n	8001cfa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d101      	bne.n	8001a5e <HAL_SPI_Transmit+0x48>
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	e14d      	b.n	8001cfa <HAL_SPI_Transmit+0x2e4>
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	2201      	movs	r2, #1
 8001a62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2203      	movs	r2, #3
 8001a6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2200      	movs	r2, #0
 8001a72:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	68ba      	ldr	r2, [r7, #8]
 8001a78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	88fa      	ldrh	r2, [r7, #6]
 8001a7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	88fa      	ldrh	r2, [r7, #6]
 8001a84:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ab0:	d10f      	bne.n	8001ad2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001ac0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001ad0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001adc:	2b40      	cmp	r3, #64	@ 0x40
 8001ade:	d007      	beq.n	8001af0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001aee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001af8:	d952      	bls.n	8001ba0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d002      	beq.n	8001b08 <HAL_SPI_Transmit+0xf2>
 8001b02:	8b7b      	ldrh	r3, [r7, #26]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d145      	bne.n	8001b94 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b0c:	881a      	ldrh	r2, [r3, #0]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b18:	1c9a      	adds	r2, r3, #2
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	3b01      	subs	r3, #1
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001b2c:	e032      	b.n	8001b94 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f003 0302 	and.w	r3, r3, #2
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d112      	bne.n	8001b62 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b40:	881a      	ldrh	r2, [r3, #0]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b4c:	1c9a      	adds	r2, r3, #2
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	3b01      	subs	r3, #1
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001b60:	e018      	b.n	8001b94 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001b62:	f7fe fdd5 	bl	8000710 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d803      	bhi.n	8001b7a <HAL_SPI_Transmit+0x164>
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b78:	d102      	bne.n	8001b80 <HAL_SPI_Transmit+0x16a>
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d109      	bne.n	8001b94 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e0b2      	b.n	8001cfa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1c7      	bne.n	8001b2e <HAL_SPI_Transmit+0x118>
 8001b9e:	e083      	b.n	8001ca8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d002      	beq.n	8001bae <HAL_SPI_Transmit+0x198>
 8001ba8:	8b7b      	ldrh	r3, [r7, #26]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d177      	bne.n	8001c9e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d912      	bls.n	8001bde <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bbc:	881a      	ldrh	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bc8:	1c9a      	adds	r2, r3, #2
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	3b02      	subs	r3, #2
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001bdc:	e05f      	b.n	8001c9e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	330c      	adds	r3, #12
 8001be8:	7812      	ldrb	r2, [r2, #0]
 8001bea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bf0:	1c5a      	adds	r2, r3, #1
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	3b01      	subs	r3, #1
 8001bfe:	b29a      	uxth	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8001c04:	e04b      	b.n	8001c9e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d12b      	bne.n	8001c6c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d912      	bls.n	8001c44 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c22:	881a      	ldrh	r2, [r3, #0]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c2e:	1c9a      	adds	r2, r3, #2
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	3b02      	subs	r3, #2
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001c42:	e02c      	b.n	8001c9e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	330c      	adds	r3, #12
 8001c4e:	7812      	ldrb	r2, [r2, #0]
 8001c50:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c56:	1c5a      	adds	r2, r3, #1
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	3b01      	subs	r3, #1
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001c6a:	e018      	b.n	8001c9e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c6c:	f7fe fd50 	bl	8000710 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	683a      	ldr	r2, [r7, #0]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d803      	bhi.n	8001c84 <HAL_SPI_Transmit+0x26e>
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c82:	d102      	bne.n	8001c8a <HAL_SPI_Transmit+0x274>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d109      	bne.n	8001c9e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2200      	movs	r2, #0
 8001c96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e02d      	b.n	8001cfa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1ae      	bne.n	8001c06 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ca8:	69fa      	ldr	r2, [r7, #28]
 8001caa:	6839      	ldr	r1, [r7, #0]
 8001cac:	68f8      	ldr	r0, [r7, #12]
 8001cae:	f000 fb65 	bl	800237c <SPI_EndRxTxTransaction>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d002      	beq.n	8001cbe <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2220      	movs	r2, #32
 8001cbc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d10a      	bne.n	8001cdc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	617b      	str	r3, [r7, #20]
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e000      	b.n	8001cfa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
  }
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3720      	adds	r7, #32
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b08a      	sub	sp, #40	@ 0x28
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	60f8      	str	r0, [r7, #12]
 8001d0a:	60b9      	str	r1, [r7, #8]
 8001d0c:	607a      	str	r2, [r7, #4]
 8001d0e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001d10:	2301      	movs	r3, #1
 8001d12:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001d14:	f7fe fcfc 	bl	8000710 <HAL_GetTick>
 8001d18:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001d20:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001d28:	887b      	ldrh	r3, [r7, #2]
 8001d2a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8001d2c:	887b      	ldrh	r3, [r7, #2]
 8001d2e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001d30:	7ffb      	ldrb	r3, [r7, #31]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d00c      	beq.n	8001d50 <HAL_SPI_TransmitReceive+0x4e>
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001d3c:	d106      	bne.n	8001d4c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d102      	bne.n	8001d4c <HAL_SPI_TransmitReceive+0x4a>
 8001d46:	7ffb      	ldrb	r3, [r7, #31]
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d001      	beq.n	8001d50 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	e1f3      	b.n	8002138 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d005      	beq.n	8001d62 <HAL_SPI_TransmitReceive+0x60>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d002      	beq.n	8001d62 <HAL_SPI_TransmitReceive+0x60>
 8001d5c:	887b      	ldrh	r3, [r7, #2]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e1e8      	b.n	8002138 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d101      	bne.n	8001d74 <HAL_SPI_TransmitReceive+0x72>
 8001d70:	2302      	movs	r3, #2
 8001d72:	e1e1      	b.n	8002138 <HAL_SPI_TransmitReceive+0x436>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	2b04      	cmp	r3, #4
 8001d86:	d003      	beq.n	8001d90 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2205      	movs	r2, #5
 8001d8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2200      	movs	r2, #0
 8001d94:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	887a      	ldrh	r2, [r7, #2]
 8001da0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	887a      	ldrh	r2, [r7, #2]
 8001da8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	68ba      	ldr	r2, [r7, #8]
 8001db0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	887a      	ldrh	r2, [r7, #2]
 8001db6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	887a      	ldrh	r2, [r7, #2]
 8001dbc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001dd2:	d802      	bhi.n	8001dda <HAL_SPI_TransmitReceive+0xd8>
 8001dd4:	8abb      	ldrh	r3, [r7, #20]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d908      	bls.n	8001dec <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	685a      	ldr	r2, [r3, #4]
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	e007      	b.n	8001dfc <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	685a      	ldr	r2, [r3, #4]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001dfa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e06:	2b40      	cmp	r3, #64	@ 0x40
 8001e08:	d007      	beq.n	8001e1a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e18:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001e22:	f240 8083 	bls.w	8001f2c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d002      	beq.n	8001e34 <HAL_SPI_TransmitReceive+0x132>
 8001e2e:	8afb      	ldrh	r3, [r7, #22]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d16f      	bne.n	8001f14 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e38:	881a      	ldrh	r2, [r3, #0]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e44:	1c9a      	adds	r2, r3, #2
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	3b01      	subs	r3, #1
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e58:	e05c      	b.n	8001f14 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d11b      	bne.n	8001ea0 <HAL_SPI_TransmitReceive+0x19e>
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d016      	beq.n	8001ea0 <HAL_SPI_TransmitReceive+0x19e>
 8001e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d113      	bne.n	8001ea0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e7c:	881a      	ldrh	r2, [r3, #0]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e88:	1c9a      	adds	r2, r3, #2
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	3b01      	subs	r3, #1
 8001e96:	b29a      	uxth	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d11c      	bne.n	8001ee8 <HAL_SPI_TransmitReceive+0x1e6>
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d016      	beq.n	8001ee8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68da      	ldr	r2, [r3, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec4:	b292      	uxth	r2, r2
 8001ec6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ecc:	1c9a      	adds	r2, r3, #2
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	3b01      	subs	r3, #1
 8001edc:	b29a      	uxth	r2, r3
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001ee8:	f7fe fc12 	bl	8000710 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	6a3b      	ldr	r3, [r7, #32]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d80d      	bhi.n	8001f14 <HAL_SPI_TransmitReceive+0x212>
 8001ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001efe:	d009      	beq.n	8001f14 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e111      	b.n	8002138 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d19d      	bne.n	8001e5a <HAL_SPI_TransmitReceive+0x158>
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d197      	bne.n	8001e5a <HAL_SPI_TransmitReceive+0x158>
 8001f2a:	e0e5      	b.n	80020f8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d003      	beq.n	8001f3c <HAL_SPI_TransmitReceive+0x23a>
 8001f34:	8afb      	ldrh	r3, [r7, #22]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	f040 80d1 	bne.w	80020de <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d912      	bls.n	8001f6c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f4a:	881a      	ldrh	r2, [r3, #0]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f56:	1c9a      	adds	r2, r3, #2
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	3b02      	subs	r3, #2
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001f6a:	e0b8      	b.n	80020de <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	330c      	adds	r3, #12
 8001f76:	7812      	ldrb	r2, [r2, #0]
 8001f78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f7e:	1c5a      	adds	r2, r3, #1
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	b29a      	uxth	r2, r3
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f92:	e0a4      	b.n	80020de <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d134      	bne.n	800200c <HAL_SPI_TransmitReceive+0x30a>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d02f      	beq.n	800200c <HAL_SPI_TransmitReceive+0x30a>
 8001fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d12c      	bne.n	800200c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d912      	bls.n	8001fe2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fc0:	881a      	ldrh	r2, [r3, #0]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fcc:	1c9a      	adds	r2, r3, #2
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	3b02      	subs	r3, #2
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001fe0:	e012      	b.n	8002008 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	330c      	adds	r3, #12
 8001fec:	7812      	ldrb	r2, [r2, #0]
 8001fee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ff4:	1c5a      	adds	r2, r3, #1
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	3b01      	subs	r3, #1
 8002002:	b29a      	uxth	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002008:	2300      	movs	r3, #0
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b01      	cmp	r3, #1
 8002018:	d148      	bne.n	80020ac <HAL_SPI_TransmitReceive+0x3aa>
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002020:	b29b      	uxth	r3, r3
 8002022:	2b00      	cmp	r3, #0
 8002024:	d042      	beq.n	80020ac <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800202c:	b29b      	uxth	r3, r3
 800202e:	2b01      	cmp	r3, #1
 8002030:	d923      	bls.n	800207a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68da      	ldr	r2, [r3, #12]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203c:	b292      	uxth	r2, r2
 800203e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002044:	1c9a      	adds	r2, r3, #2
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002050:	b29b      	uxth	r3, r3
 8002052:	3b02      	subs	r3, #2
 8002054:	b29a      	uxth	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002062:	b29b      	uxth	r3, r3
 8002064:	2b01      	cmp	r3, #1
 8002066:	d81f      	bhi.n	80020a8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002076:	605a      	str	r2, [r3, #4]
 8002078:	e016      	b.n	80020a8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f103 020c 	add.w	r2, r3, #12
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002086:	7812      	ldrb	r2, [r2, #0]
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002090:	1c5a      	adds	r2, r3, #1
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800209c:	b29b      	uxth	r3, r3
 800209e:	3b01      	subs	r3, #1
 80020a0:	b29a      	uxth	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80020a8:	2301      	movs	r3, #1
 80020aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80020ac:	f7fe fb30 	bl	8000710 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	6a3b      	ldr	r3, [r7, #32]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d803      	bhi.n	80020c4 <HAL_SPI_TransmitReceive+0x3c2>
 80020bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020c2:	d102      	bne.n	80020ca <HAL_SPI_TransmitReceive+0x3c8>
 80020c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d109      	bne.n	80020de <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e02c      	b.n	8002138 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f47f af55 	bne.w	8001f94 <HAL_SPI_TransmitReceive+0x292>
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f47f af4e 	bne.w	8001f94 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020f8:	6a3a      	ldr	r2, [r7, #32]
 80020fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80020fc:	68f8      	ldr	r0, [r7, #12]
 80020fe:	f000 f93d 	bl	800237c <SPI_EndRxTxTransaction>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d008      	beq.n	800211a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2220      	movs	r2, #32
 800210c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e00e      	b.n	8002138 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2201      	movs	r2, #1
 800211e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e000      	b.n	8002138 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8002136:	2300      	movs	r3, #0
  }
}
 8002138:	4618      	mov	r0, r3
 800213a:	3728      	adds	r7, #40	@ 0x28
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b088      	sub	sp, #32
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	603b      	str	r3, [r7, #0]
 800214c:	4613      	mov	r3, r2
 800214e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002150:	f7fe fade 	bl	8000710 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002158:	1a9b      	subs	r3, r3, r2
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	4413      	add	r3, r2
 800215e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002160:	f7fe fad6 	bl	8000710 <HAL_GetTick>
 8002164:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002166:	4b39      	ldr	r3, [pc, #228]	@ (800224c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	015b      	lsls	r3, r3, #5
 800216c:	0d1b      	lsrs	r3, r3, #20
 800216e:	69fa      	ldr	r2, [r7, #28]
 8002170:	fb02 f303 	mul.w	r3, r2, r3
 8002174:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002176:	e054      	b.n	8002222 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800217e:	d050      	beq.n	8002222 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002180:	f7fe fac6 	bl	8000710 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	69fa      	ldr	r2, [r7, #28]
 800218c:	429a      	cmp	r2, r3
 800218e:	d902      	bls.n	8002196 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d13d      	bne.n	8002212 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80021a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80021ae:	d111      	bne.n	80021d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021b8:	d004      	beq.n	80021c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021c2:	d107      	bne.n	80021d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021dc:	d10f      	bne.n	80021fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80021fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2201      	movs	r2, #1
 8002202:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e017      	b.n	8002242 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002218:	2300      	movs	r3, #0
 800221a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	3b01      	subs	r3, #1
 8002220:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	4013      	ands	r3, r2
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	429a      	cmp	r2, r3
 8002230:	bf0c      	ite	eq
 8002232:	2301      	moveq	r3, #1
 8002234:	2300      	movne	r3, #0
 8002236:	b2db      	uxtb	r3, r3
 8002238:	461a      	mov	r2, r3
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	429a      	cmp	r2, r3
 800223e:	d19b      	bne.n	8002178 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3720      	adds	r7, #32
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000000 	.word	0x20000000

08002250 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08a      	sub	sp, #40	@ 0x28
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
 800225c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800225e:	2300      	movs	r3, #0
 8002260:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002262:	f7fe fa55 	bl	8000710 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800226a:	1a9b      	subs	r3, r3, r2
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	4413      	add	r3, r2
 8002270:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002272:	f7fe fa4d 	bl	8000710 <HAL_GetTick>
 8002276:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	330c      	adds	r3, #12
 800227e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002280:	4b3d      	ldr	r3, [pc, #244]	@ (8002378 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4613      	mov	r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	4413      	add	r3, r2
 800228a:	00da      	lsls	r2, r3, #3
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	0d1b      	lsrs	r3, r3, #20
 8002290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002292:	fb02 f303 	mul.w	r3, r2, r3
 8002296:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002298:	e060      	b.n	800235c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80022a0:	d107      	bne.n	80022b2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d104      	bne.n	80022b2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80022b0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b8:	d050      	beq.n	800235c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80022ba:	f7fe fa29 	bl	8000710 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	6a3b      	ldr	r3, [r7, #32]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d902      	bls.n	80022d0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80022ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d13d      	bne.n	800234c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80022de:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80022e8:	d111      	bne.n	800230e <SPI_WaitFifoStateUntilTimeout+0xbe>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022f2:	d004      	beq.n	80022fe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022fc:	d107      	bne.n	800230e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800230c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002312:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002316:	d10f      	bne.n	8002338 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002336:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2200      	movs	r2, #0
 8002344:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e010      	b.n	800236e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d101      	bne.n	8002356 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8002352:	2300      	movs	r3, #0
 8002354:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	3b01      	subs	r3, #1
 800235a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	689a      	ldr	r2, [r3, #8]
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	4013      	ands	r3, r2
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	429a      	cmp	r2, r3
 800236a:	d196      	bne.n	800229a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3728      	adds	r7, #40	@ 0x28
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000000 	.word	0x20000000

0800237c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af02      	add	r7, sp, #8
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	2200      	movs	r2, #0
 8002390:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f7ff ff5b 	bl	8002250 <SPI_WaitFifoStateUntilTimeout>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d007      	beq.n	80023b0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023a4:	f043 0220 	orr.w	r2, r3, #32
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e027      	b.n	8002400 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2200      	movs	r2, #0
 80023b8:	2180      	movs	r1, #128	@ 0x80
 80023ba:	68f8      	ldr	r0, [r7, #12]
 80023bc:	f7ff fec0 	bl	8002140 <SPI_WaitFlagStateUntilTimeout>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d007      	beq.n	80023d6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ca:	f043 0220 	orr.w	r2, r3, #32
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e014      	b.n	8002400 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	2200      	movs	r2, #0
 80023de:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f7ff ff34 	bl	8002250 <SPI_WaitFifoStateUntilTimeout>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d007      	beq.n	80023fe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023f2:	f043 0220 	orr.w	r2, r3, #32
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e000      	b.n	8002400 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <memset>:
 8002408:	4402      	add	r2, r0
 800240a:	4603      	mov	r3, r0
 800240c:	4293      	cmp	r3, r2
 800240e:	d100      	bne.n	8002412 <memset+0xa>
 8002410:	4770      	bx	lr
 8002412:	f803 1b01 	strb.w	r1, [r3], #1
 8002416:	e7f9      	b.n	800240c <memset+0x4>

08002418 <__libc_init_array>:
 8002418:	b570      	push	{r4, r5, r6, lr}
 800241a:	4d0d      	ldr	r5, [pc, #52]	@ (8002450 <__libc_init_array+0x38>)
 800241c:	4c0d      	ldr	r4, [pc, #52]	@ (8002454 <__libc_init_array+0x3c>)
 800241e:	1b64      	subs	r4, r4, r5
 8002420:	10a4      	asrs	r4, r4, #2
 8002422:	2600      	movs	r6, #0
 8002424:	42a6      	cmp	r6, r4
 8002426:	d109      	bne.n	800243c <__libc_init_array+0x24>
 8002428:	4d0b      	ldr	r5, [pc, #44]	@ (8002458 <__libc_init_array+0x40>)
 800242a:	4c0c      	ldr	r4, [pc, #48]	@ (800245c <__libc_init_array+0x44>)
 800242c:	f000 f818 	bl	8002460 <_init>
 8002430:	1b64      	subs	r4, r4, r5
 8002432:	10a4      	asrs	r4, r4, #2
 8002434:	2600      	movs	r6, #0
 8002436:	42a6      	cmp	r6, r4
 8002438:	d105      	bne.n	8002446 <__libc_init_array+0x2e>
 800243a:	bd70      	pop	{r4, r5, r6, pc}
 800243c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002440:	4798      	blx	r3
 8002442:	3601      	adds	r6, #1
 8002444:	e7ee      	b.n	8002424 <__libc_init_array+0xc>
 8002446:	f855 3b04 	ldr.w	r3, [r5], #4
 800244a:	4798      	blx	r3
 800244c:	3601      	adds	r6, #1
 800244e:	e7f2      	b.n	8002436 <__libc_init_array+0x1e>
 8002450:	080024b8 	.word	0x080024b8
 8002454:	080024b8 	.word	0x080024b8
 8002458:	080024b8 	.word	0x080024b8
 800245c:	080024bc 	.word	0x080024bc

08002460 <_init>:
 8002460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002462:	bf00      	nop
 8002464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002466:	bc08      	pop	{r3}
 8002468:	469e      	mov	lr, r3
 800246a:	4770      	bx	lr

0800246c <_fini>:
 800246c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800246e:	bf00      	nop
 8002470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002472:	bc08      	pop	{r3}
 8002474:	469e      	mov	lr, r3
 8002476:	4770      	bx	lr
