INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:24:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 buffer93/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.065ns period=6.130ns})
  Destination:            buffer261/fifo/Memory_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.065ns period=6.130ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.130ns  (clk rise@6.130ns - clk rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.283ns (22.580%)  route 4.399ns (77.420%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.613 - 6.130 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2367, unset)         0.508     0.508    buffer93/control/clk
    SLICE_X23Y172        FDRE                                         r  buffer93/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer93/control/fullReg_reg/Q
                         net (fo=101, routed)         0.338     1.062    buffer93/control/fullReg_reg_0
    SLICE_X21Y172        LUT3 (Prop_lut3_I1_O)        0.043     1.105 r  buffer93/control/Memory[0][0]_i_1__13/O
                         net (fo=17, routed)          0.235     1.341    buffer93/control/dataReg_reg[0]
    SLICE_X21Y172        LUT6 (Prop_lut6_I2_O)        0.043     1.384 r  buffer93/control/Memory[0][4]_i_2/O
                         net (fo=2, routed)           0.092     1.476    buffer93/control/Memory[0][4]_i_2_n_0
    SLICE_X21Y172        LUT6 (Prop_lut6_I2_O)        0.043     1.519 r  buffer93/control/Memory[0][6]_i_2__1/O
                         net (fo=2, routed)           0.173     1.692    buffer93/control/Memory[0][6]_i_2__1_n_0
    SLICE_X23Y172        LUT6 (Prop_lut6_I2_O)        0.043     1.735 r  buffer93/control/Memory[0][7]_i_5__0/O
                         net (fo=3, routed)           0.090     1.825    buffer93/control/Memory[0][7]_i_5__0_n_0
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.043     1.868 f  buffer93/control/Memory[0][7]_i_2__7/O
                         net (fo=5, routed)           0.325     2.193    buffer261/fifo/ins[7]
    SLICE_X22Y172        LUT5 (Prop_lut5_I4_O)        0.043     2.236 r  buffer261/fifo/outputValid_i_9/O
                         net (fo=1, routed)           0.000     2.236    cmpi1/S[2]
    SLICE_X22Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.409 r  cmpi1/outputValid_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.409    cmpi1/outputValid_reg_i_4_n_0
    SLICE_X22Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     2.531 r  cmpi1/outputValid_reg_i_3/CO[0]
                         net (fo=95, routed)          0.356     2.887    fork80/control/generateBlocks[0].regblock/result[0]
    SLICE_X22Y181        LUT5 (Prop_lut5_I3_O)        0.127     3.014 f  fork80/control/generateBlocks[0].regblock/transmitValue_i_3__95/O
                         net (fo=3, routed)           0.174     3.188    buffer105/control/transmitValue_reg_8
    SLICE_X23Y182        LUT5 (Prop_lut5_I4_O)        0.043     3.231 f  buffer105/control/outputValid_i_5__5/O
                         net (fo=3, routed)           0.139     3.370    buffer105/control/cond_br261_trueOut_valid
    SLICE_X23Y182        LUT4 (Prop_lut4_I3_O)        0.043     3.413 f  buffer105/control/transmitValue_i_3__4/O
                         net (fo=12, routed)          0.300     3.713    buffer105/control/p_2_in_6
    SLICE_X23Y181        LUT5 (Prop_lut5_I1_O)        0.043     3.756 r  buffer105/control/transmitValue_i_4__52/O
                         net (fo=1, routed)           0.210     3.967    buffer105/control/transmitValue_i_4__52_n_0
    SLICE_X23Y180        LUT5 (Prop_lut5_I4_O)        0.043     4.010 r  buffer105/control/transmitValue_i_3__35/O
                         net (fo=2, routed)           0.350     4.359    fork94/control/generateBlocks[6].regblock/transmitValue_reg_3
    SLICE_X22Y185        LUT6 (Prop_lut6_I1_O)        0.043     4.402 r  fork94/control/generateBlocks[6].regblock/transmitValue_i_2__59/O
                         net (fo=2, routed)           0.561     4.964    fork94/control/generateBlocks[6].regblock/transmitValue_i_2__59_n_0
    SLICE_X21Y174        LUT6 (Prop_lut6_I0_O)        0.043     5.007 r  fork94/control/generateBlocks[6].regblock/Empty_i_6/O
                         net (fo=1, routed)           0.299     5.306    fork94/control/generateBlocks[21].regblock/Full_reg_0
    SLICE_X21Y175        LUT6 (Prop_lut6_I2_O)        0.043     5.349 r  fork94/control/generateBlocks[21].regblock/Empty_i_2/O
                         net (fo=7, routed)           0.354     5.703    fork94/control/generateBlocks[21].regblock/fullReg_reg
    SLICE_X19Y172        LUT2 (Prop_lut2_I0_O)        0.043     5.746 r  fork94/control/generateBlocks[21].regblock/Memory[0][8]_i_3__1/O
                         net (fo=1, routed)           0.137     5.883    fork94/control/generateBlocks[21].regblock/Memory[0][8]_i_3__1_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I0_O)        0.043     5.926 r  fork94/control/generateBlocks[21].regblock/Memory[0][8]_i_1__8/O
                         net (fo=9, routed)           0.264     6.190    buffer261/fifo/E[0]
    SLICE_X19Y173        FDRE                                         r  buffer261/fifo/Memory_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.130     6.130 r  
                                                      0.000     6.130 r  clk (IN)
                         net (fo=2367, unset)         0.483     6.613    buffer261/fifo/clk
    SLICE_X19Y173        FDRE                                         r  buffer261/fifo/Memory_reg[0][2]/C
                         clock pessimism              0.000     6.613    
                         clock uncertainty           -0.035     6.577    
    SLICE_X19Y173        FDRE (Setup_fdre_C_CE)      -0.194     6.383    buffer261/fifo/Memory_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  0.193    




