
Microphone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba60  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800bcac  0800bcac  0000ccac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd7c  0800bd7c  0000d468  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bd7c  0800bd7c  0000cd7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd84  0800bd84  0000d468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd84  0800bd84  0000cd84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bd88  0800bd88  0000cd88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000468  20000000  0800bd8c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000398  20000468  0800c1f4  0000d468  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000800  0800c1f4  0000d800  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000d468  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ae1  00000000  00000000  0000d49e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002195  00000000  00000000  0001df7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ca8  00000000  00000000  00020118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009bb  00000000  00000000  00020dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032aba  00000000  00000000  0002177b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b02  00000000  00000000  00054235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013acc3  00000000  00000000  00065d37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  001a09fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d68  00000000  00000000  001a0ab8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  001a4820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	20000468 	.word	0x20000468
 8000268:	00000000 	.word	0x00000000
 800026c:	0800bc94 	.word	0x0800bc94

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	2000046c 	.word	0x2000046c
 8000288:	0800bc94 	.word	0x0800bc94

0800028c <__aeabi_uldivmod>:
 800028c:	b953      	cbnz	r3, 80002a4 <__aeabi_uldivmod+0x18>
 800028e:	b94a      	cbnz	r2, 80002a4 <__aeabi_uldivmod+0x18>
 8000290:	2900      	cmp	r1, #0
 8000292:	bf08      	it	eq
 8000294:	2800      	cmpeq	r0, #0
 8000296:	bf1c      	itt	ne
 8000298:	f04f 31ff 	movne.w	r1, #4294967295
 800029c:	f04f 30ff 	movne.w	r0, #4294967295
 80002a0:	f000 b9b0 	b.w	8000604 <__aeabi_idiv0>
 80002a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ac:	f000 f806 	bl	80002bc <__udivmoddi4>
 80002b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b8:	b004      	add	sp, #16
 80002ba:	4770      	bx	lr

080002bc <__udivmoddi4>:
 80002bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002c2:	4688      	mov	r8, r1
 80002c4:	4604      	mov	r4, r0
 80002c6:	468e      	mov	lr, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14a      	bne.n	8000362 <__udivmoddi4+0xa6>
 80002cc:	428a      	cmp	r2, r1
 80002ce:	4617      	mov	r7, r2
 80002d0:	d95f      	bls.n	8000392 <__udivmoddi4+0xd6>
 80002d2:	fab2 f682 	clz	r6, r2
 80002d6:	b14e      	cbz	r6, 80002ec <__udivmoddi4+0x30>
 80002d8:	f1c6 0320 	rsb	r3, r6, #32
 80002dc:	fa01 fe06 	lsl.w	lr, r1, r6
 80002e0:	40b7      	lsls	r7, r6
 80002e2:	40b4      	lsls	r4, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	ea43 0e0e 	orr.w	lr, r3, lr
 80002ec:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f0:	fa1f fc87 	uxth.w	ip, r7
 80002f4:	0c23      	lsrs	r3, r4, #16
 80002f6:	fbbe f1f8 	udiv	r1, lr, r8
 80002fa:	fb08 ee11 	mls	lr, r8, r1, lr
 80002fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000302:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000306:	429a      	cmp	r2, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x5e>
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x5c>
 8000312:	429a      	cmp	r2, r3
 8000314:	f200 8154 	bhi.w	80005c0 <__udivmoddi4+0x304>
 8000318:	4601      	mov	r1, r0
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	b2a2      	uxth	r2, r4
 800031e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000322:	fb08 3310 	mls	r3, r8, r0, r3
 8000326:	fb00 fc0c 	mul.w	ip, r0, ip
 800032a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800032e:	4594      	cmp	ip, r2
 8000330:	d90b      	bls.n	800034a <__udivmoddi4+0x8e>
 8000332:	18ba      	adds	r2, r7, r2
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295
 8000338:	bf2c      	ite	cs
 800033a:	2401      	movcs	r4, #1
 800033c:	2400      	movcc	r4, #0
 800033e:	4594      	cmp	ip, r2
 8000340:	d902      	bls.n	8000348 <__udivmoddi4+0x8c>
 8000342:	2c00      	cmp	r4, #0
 8000344:	f000 813f 	beq.w	80005c6 <__udivmoddi4+0x30a>
 8000348:	4618      	mov	r0, r3
 800034a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800034e:	eba2 020c 	sub.w	r2, r2, ip
 8000352:	2100      	movs	r1, #0
 8000354:	b11d      	cbz	r5, 800035e <__udivmoddi4+0xa2>
 8000356:	40f2      	lsrs	r2, r6
 8000358:	2300      	movs	r3, #0
 800035a:	e9c5 2300 	strd	r2, r3, [r5]
 800035e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000362:	428b      	cmp	r3, r1
 8000364:	d905      	bls.n	8000372 <__udivmoddi4+0xb6>
 8000366:	b10d      	cbz	r5, 800036c <__udivmoddi4+0xb0>
 8000368:	e9c5 0100 	strd	r0, r1, [r5]
 800036c:	2100      	movs	r1, #0
 800036e:	4608      	mov	r0, r1
 8000370:	e7f5      	b.n	800035e <__udivmoddi4+0xa2>
 8000372:	fab3 f183 	clz	r1, r3
 8000376:	2900      	cmp	r1, #0
 8000378:	d14e      	bne.n	8000418 <__udivmoddi4+0x15c>
 800037a:	4543      	cmp	r3, r8
 800037c:	f0c0 8112 	bcc.w	80005a4 <__udivmoddi4+0x2e8>
 8000380:	4282      	cmp	r2, r0
 8000382:	f240 810f 	bls.w	80005a4 <__udivmoddi4+0x2e8>
 8000386:	4608      	mov	r0, r1
 8000388:	2d00      	cmp	r5, #0
 800038a:	d0e8      	beq.n	800035e <__udivmoddi4+0xa2>
 800038c:	e9c5 4e00 	strd	r4, lr, [r5]
 8000390:	e7e5      	b.n	800035e <__udivmoddi4+0xa2>
 8000392:	2a00      	cmp	r2, #0
 8000394:	f000 80ac 	beq.w	80004f0 <__udivmoddi4+0x234>
 8000398:	fab2 f682 	clz	r6, r2
 800039c:	2e00      	cmp	r6, #0
 800039e:	f040 80bb 	bne.w	8000518 <__udivmoddi4+0x25c>
 80003a2:	1a8b      	subs	r3, r1, r2
 80003a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003a8:	b2bc      	uxth	r4, r7
 80003aa:	2101      	movs	r1, #1
 80003ac:	0c02      	lsrs	r2, r0, #16
 80003ae:	b280      	uxth	r0, r0
 80003b0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003bc:	fb04 f20c 	mul.w	r2, r4, ip
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d90e      	bls.n	80003e2 <__udivmoddi4+0x126>
 80003c4:	18fb      	adds	r3, r7, r3
 80003c6:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003ca:	bf2c      	ite	cs
 80003cc:	f04f 0901 	movcs.w	r9, #1
 80003d0:	f04f 0900 	movcc.w	r9, #0
 80003d4:	429a      	cmp	r2, r3
 80003d6:	d903      	bls.n	80003e0 <__udivmoddi4+0x124>
 80003d8:	f1b9 0f00 	cmp.w	r9, #0
 80003dc:	f000 80ec 	beq.w	80005b8 <__udivmoddi4+0x2fc>
 80003e0:	46c4      	mov	ip, r8
 80003e2:	1a9b      	subs	r3, r3, r2
 80003e4:	fbb3 f8fe 	udiv	r8, r3, lr
 80003e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003ec:	fb04 f408 	mul.w	r4, r4, r8
 80003f0:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003f4:	4294      	cmp	r4, r2
 80003f6:	d90b      	bls.n	8000410 <__udivmoddi4+0x154>
 80003f8:	18ba      	adds	r2, r7, r2
 80003fa:	f108 33ff 	add.w	r3, r8, #4294967295
 80003fe:	bf2c      	ite	cs
 8000400:	2001      	movcs	r0, #1
 8000402:	2000      	movcc	r0, #0
 8000404:	4294      	cmp	r4, r2
 8000406:	d902      	bls.n	800040e <__udivmoddi4+0x152>
 8000408:	2800      	cmp	r0, #0
 800040a:	f000 80d1 	beq.w	80005b0 <__udivmoddi4+0x2f4>
 800040e:	4698      	mov	r8, r3
 8000410:	1b12      	subs	r2, r2, r4
 8000412:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000416:	e79d      	b.n	8000354 <__udivmoddi4+0x98>
 8000418:	f1c1 0620 	rsb	r6, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa08 f401 	lsl.w	r4, r8, r1
 8000422:	fa00 f901 	lsl.w	r9, r0, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	fa28 f806 	lsr.w	r8, r8, r6
 800042e:	408a      	lsls	r2, r1
 8000430:	431f      	orrs	r7, r3
 8000432:	fa20 f306 	lsr.w	r3, r0, r6
 8000436:	0c38      	lsrs	r0, r7, #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa1f fc87 	uxth.w	ip, r7
 800043e:	0c1c      	lsrs	r4, r3, #16
 8000440:	fbb8 fef0 	udiv	lr, r8, r0
 8000444:	fb00 881e 	mls	r8, r0, lr, r8
 8000448:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800044c:	fb0e f80c 	mul.w	r8, lr, ip
 8000450:	45a0      	cmp	r8, r4
 8000452:	d90e      	bls.n	8000472 <__udivmoddi4+0x1b6>
 8000454:	193c      	adds	r4, r7, r4
 8000456:	f10e 3aff 	add.w	sl, lr, #4294967295
 800045a:	bf2c      	ite	cs
 800045c:	f04f 0b01 	movcs.w	fp, #1
 8000460:	f04f 0b00 	movcc.w	fp, #0
 8000464:	45a0      	cmp	r8, r4
 8000466:	d903      	bls.n	8000470 <__udivmoddi4+0x1b4>
 8000468:	f1bb 0f00 	cmp.w	fp, #0
 800046c:	f000 80b8 	beq.w	80005e0 <__udivmoddi4+0x324>
 8000470:	46d6      	mov	lr, sl
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fa1f f883 	uxth.w	r8, r3
 800047a:	fbb4 f3f0 	udiv	r3, r4, r0
 800047e:	fb00 4413 	mls	r4, r0, r3, r4
 8000482:	fb03 fc0c 	mul.w	ip, r3, ip
 8000486:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800048a:	45a4      	cmp	ip, r4
 800048c:	d90e      	bls.n	80004ac <__udivmoddi4+0x1f0>
 800048e:	193c      	adds	r4, r7, r4
 8000490:	f103 30ff 	add.w	r0, r3, #4294967295
 8000494:	bf2c      	ite	cs
 8000496:	f04f 0801 	movcs.w	r8, #1
 800049a:	f04f 0800 	movcc.w	r8, #0
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d903      	bls.n	80004aa <__udivmoddi4+0x1ee>
 80004a2:	f1b8 0f00 	cmp.w	r8, #0
 80004a6:	f000 809f 	beq.w	80005e8 <__udivmoddi4+0x32c>
 80004aa:	4603      	mov	r3, r0
 80004ac:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004b8:	4564      	cmp	r4, ip
 80004ba:	4673      	mov	r3, lr
 80004bc:	46e0      	mov	r8, ip
 80004be:	d302      	bcc.n	80004c6 <__udivmoddi4+0x20a>
 80004c0:	d107      	bne.n	80004d2 <__udivmoddi4+0x216>
 80004c2:	45f1      	cmp	r9, lr
 80004c4:	d205      	bcs.n	80004d2 <__udivmoddi4+0x216>
 80004c6:	ebbe 0302 	subs.w	r3, lr, r2
 80004ca:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ce:	3801      	subs	r0, #1
 80004d0:	46e0      	mov	r8, ip
 80004d2:	b15d      	cbz	r5, 80004ec <__udivmoddi4+0x230>
 80004d4:	ebb9 0203 	subs.w	r2, r9, r3
 80004d8:	eb64 0408 	sbc.w	r4, r4, r8
 80004dc:	fa04 f606 	lsl.w	r6, r4, r6
 80004e0:	fa22 f301 	lsr.w	r3, r2, r1
 80004e4:	40cc      	lsrs	r4, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	e9c5 6400 	strd	r6, r4, [r5]
 80004ec:	2100      	movs	r1, #0
 80004ee:	e736      	b.n	800035e <__udivmoddi4+0xa2>
 80004f0:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f4:	0c01      	lsrs	r1, r0, #16
 80004f6:	4614      	mov	r4, r2
 80004f8:	b280      	uxth	r0, r0
 80004fa:	4696      	mov	lr, r2
 80004fc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000500:	2620      	movs	r6, #32
 8000502:	4690      	mov	r8, r2
 8000504:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000508:	4610      	mov	r0, r2
 800050a:	fbb1 f1f2 	udiv	r1, r1, r2
 800050e:	eba3 0308 	sub.w	r3, r3, r8
 8000512:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000516:	e74b      	b.n	80003b0 <__udivmoddi4+0xf4>
 8000518:	40b7      	lsls	r7, r6
 800051a:	f1c6 0320 	rsb	r3, r6, #32
 800051e:	fa01 f206 	lsl.w	r2, r1, r6
 8000522:	fa21 f803 	lsr.w	r8, r1, r3
 8000526:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800052a:	fa20 f303 	lsr.w	r3, r0, r3
 800052e:	b2bc      	uxth	r4, r7
 8000530:	40b0      	lsls	r0, r6
 8000532:	4313      	orrs	r3, r2
 8000534:	0c02      	lsrs	r2, r0, #16
 8000536:	0c19      	lsrs	r1, r3, #16
 8000538:	b280      	uxth	r0, r0
 800053a:	fbb8 f9fe 	udiv	r9, r8, lr
 800053e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000542:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000546:	fb09 f804 	mul.w	r8, r9, r4
 800054a:	4588      	cmp	r8, r1
 800054c:	d951      	bls.n	80005f2 <__udivmoddi4+0x336>
 800054e:	1879      	adds	r1, r7, r1
 8000550:	f109 3cff 	add.w	ip, r9, #4294967295
 8000554:	bf2c      	ite	cs
 8000556:	f04f 0a01 	movcs.w	sl, #1
 800055a:	f04f 0a00 	movcc.w	sl, #0
 800055e:	4588      	cmp	r8, r1
 8000560:	d902      	bls.n	8000568 <__udivmoddi4+0x2ac>
 8000562:	f1ba 0f00 	cmp.w	sl, #0
 8000566:	d031      	beq.n	80005cc <__udivmoddi4+0x310>
 8000568:	eba1 0108 	sub.w	r1, r1, r8
 800056c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000570:	fb09 f804 	mul.w	r8, r9, r4
 8000574:	fb0e 1119 	mls	r1, lr, r9, r1
 8000578:	b29b      	uxth	r3, r3
 800057a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800057e:	4543      	cmp	r3, r8
 8000580:	d235      	bcs.n	80005ee <__udivmoddi4+0x332>
 8000582:	18fb      	adds	r3, r7, r3
 8000584:	f109 31ff 	add.w	r1, r9, #4294967295
 8000588:	bf2c      	ite	cs
 800058a:	f04f 0a01 	movcs.w	sl, #1
 800058e:	f04f 0a00 	movcc.w	sl, #0
 8000592:	4543      	cmp	r3, r8
 8000594:	d2bb      	bcs.n	800050e <__udivmoddi4+0x252>
 8000596:	f1ba 0f00 	cmp.w	sl, #0
 800059a:	d1b8      	bne.n	800050e <__udivmoddi4+0x252>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e7b4      	b.n	800050e <__udivmoddi4+0x252>
 80005a4:	1a84      	subs	r4, r0, r2
 80005a6:	eb68 0203 	sbc.w	r2, r8, r3
 80005aa:	2001      	movs	r0, #1
 80005ac:	4696      	mov	lr, r2
 80005ae:	e6eb      	b.n	8000388 <__udivmoddi4+0xcc>
 80005b0:	443a      	add	r2, r7
 80005b2:	f1a8 0802 	sub.w	r8, r8, #2
 80005b6:	e72b      	b.n	8000410 <__udivmoddi4+0x154>
 80005b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005bc:	443b      	add	r3, r7
 80005be:	e710      	b.n	80003e2 <__udivmoddi4+0x126>
 80005c0:	3902      	subs	r1, #2
 80005c2:	443b      	add	r3, r7
 80005c4:	e6a9      	b.n	800031a <__udivmoddi4+0x5e>
 80005c6:	443a      	add	r2, r7
 80005c8:	3802      	subs	r0, #2
 80005ca:	e6be      	b.n	800034a <__udivmoddi4+0x8e>
 80005cc:	eba7 0808 	sub.w	r8, r7, r8
 80005d0:	f1a9 0c02 	sub.w	ip, r9, #2
 80005d4:	4441      	add	r1, r8
 80005d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005da:	fb09 f804 	mul.w	r8, r9, r4
 80005de:	e7c9      	b.n	8000574 <__udivmoddi4+0x2b8>
 80005e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005e4:	443c      	add	r4, r7
 80005e6:	e744      	b.n	8000472 <__udivmoddi4+0x1b6>
 80005e8:	3b02      	subs	r3, #2
 80005ea:	443c      	add	r4, r7
 80005ec:	e75e      	b.n	80004ac <__udivmoddi4+0x1f0>
 80005ee:	4649      	mov	r1, r9
 80005f0:	e78d      	b.n	800050e <__udivmoddi4+0x252>
 80005f2:	eba1 0108 	sub.w	r1, r1, r8
 80005f6:	46cc      	mov	ip, r9
 80005f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fc:	fb09 f804 	mul.w	r8, r9, r4
 8000600:	e7b8      	b.n	8000574 <__udivmoddi4+0x2b8>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000610:	1d39      	adds	r1, r7, #4
 8000612:	f04f 33ff 	mov.w	r3, #4294967295
 8000616:	2201      	movs	r2, #1
 8000618:	4803      	ldr	r0, [pc, #12]	@ (8000628 <__io_putchar+0x20>)
 800061a:	f007 fb65 	bl	8007ce8 <HAL_UART_Transmit>
	return ch;
 800061e:	687b      	ldr	r3, [r7, #4]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	2000051c 	.word	0x2000051c

0800062c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000630:	f000 fc54 	bl	8000edc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000634:	f000 f830 	bl	8000698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000638:	f000 f94a 	bl	80008d0 <MX_GPIO_Init>
  MX_ICACHE_Init();
 800063c:	f000 f88e 	bl	800075c <MX_ICACHE_Init>
  MX_SAI1_Init();
 8000640:	f000 f898 	bl	8000774 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 8000644:	f000 f8f8 	bl	8000838 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_SAI_Init(&hsai_BlockA1);
 8000648:	480e      	ldr	r0, [pc, #56]	@ (8000684 <main+0x58>)
 800064a:	f006 ffcd 	bl	80075e8 <HAL_SAI_Init>
  MX_PDM2PCM_Init();
 800064e:	f008 f8f9 	bl	8008844 <MX_PDM2PCM_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	    if (HAL_SAI_Receive(&hsai_BlockA1, pdm_raw, sizeof(pdm_raw), HAL_MAX_DELAY) == HAL_OK)
 8000652:	f04f 33ff 	mov.w	r3, #4294967295
 8000656:	2280      	movs	r2, #128	@ 0x80
 8000658:	490b      	ldr	r1, [pc, #44]	@ (8000688 <main+0x5c>)
 800065a:	480a      	ldr	r0, [pc, #40]	@ (8000684 <main+0x58>)
 800065c:	f007 f9b8 	bl	80079d0 <HAL_SAI_Receive>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d10a      	bne.n	800067c <main+0x50>
	    {
	        PDM_Filter(pdm_raw, pcm_out, &PDM1_filter_handler);
 8000666:	4a09      	ldr	r2, [pc, #36]	@ (800068c <main+0x60>)
 8000668:	4909      	ldr	r1, [pc, #36]	@ (8000690 <main+0x64>)
 800066a:	4807      	ldr	r0, [pc, #28]	@ (8000688 <main+0x5c>)
 800066c:	f009 fff0 	bl	800a650 <PDM_Filter>
	        printf("PCM: %d\r\n", pcm_out[0]);
 8000670:	4b07      	ldr	r3, [pc, #28]	@ (8000690 <main+0x64>)
 8000672:	881b      	ldrh	r3, [r3, #0]
 8000674:	4619      	mov	r1, r3
 8000676:	4807      	ldr	r0, [pc, #28]	@ (8000694 <main+0x68>)
 8000678:	f00a f8c6 	bl	800a808 <iprintf>
	    }

	    HAL_Delay(20);
 800067c:	2014      	movs	r0, #20
 800067e:	f000 fceb 	bl	8001058 <HAL_Delay>
	    if (HAL_SAI_Receive(&hsai_BlockA1, pdm_raw, sizeof(pdm_raw), HAL_MAX_DELAY) == HAL_OK)
 8000682:	e7e6      	b.n	8000652 <main+0x26>
 8000684:	20000484 	.word	0x20000484
 8000688:	20000604 	.word	0x20000604
 800068c:	200005b0 	.word	0x200005b0
 8000690:	20000684 	.word	0x20000684
 8000694:	0800bcac 	.word	0x0800bcac

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b09c      	sub	sp, #112	@ 0x70
 800069c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069e:	f107 0320 	add.w	r3, r7, #32
 80006a2:	2250      	movs	r2, #80	@ 0x50
 80006a4:	2100      	movs	r1, #0
 80006a6:	4618      	mov	r0, r3
 80006a8:	f00a f903 	bl	800a8b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ac:	f107 0308 	add.w	r3, r7, #8
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
 80006b4:	605a      	str	r2, [r3, #4]
 80006b6:	609a      	str	r2, [r3, #8]
 80006b8:	60da      	str	r2, [r3, #12]
 80006ba:	611a      	str	r2, [r3, #16]
 80006bc:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006be:	4b25      	ldr	r3, [pc, #148]	@ (8000754 <SystemClock_Config+0xbc>)
 80006c0:	691b      	ldr	r3, [r3, #16]
 80006c2:	4a24      	ldr	r2, [pc, #144]	@ (8000754 <SystemClock_Config+0xbc>)
 80006c4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80006c8:	6113      	str	r3, [r2, #16]
 80006ca:	4b22      	ldr	r3, [pc, #136]	@ (8000754 <SystemClock_Config+0xbc>)
 80006cc:	691b      	ldr	r3, [r3, #16]
 80006ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006d6:	bf00      	nop
 80006d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000754 <SystemClock_Config+0xbc>)
 80006da:	695b      	ldr	r3, [r3, #20]
 80006dc:	f003 0308 	and.w	r3, r3, #8
 80006e0:	2b08      	cmp	r3, #8
 80006e2:	d1f9      	bne.n	80006d8 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80006e4:	2303      	movs	r3, #3
 80006e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ee:	2301      	movs	r3, #1
 80006f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 80006f2:	2308      	movs	r3, #8
 80006f4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f6:	2340      	movs	r3, #64	@ 0x40
 80006f8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006fa:	2300      	movs	r3, #0
 80006fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fe:	f107 0320 	add.w	r3, r7, #32
 8000702:	4618      	mov	r0, r3
 8000704:	f000 ff9e 	bl	8001644 <HAL_RCC_OscConfig>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800070e:	f000 f917 	bl	8000940 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000712:	231f      	movs	r3, #31
 8000714:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000716:	2300      	movs	r3, #0
 8000718:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071a:	2300      	movs	r3, #0
 800071c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000722:	2300      	movs	r3, #0
 8000724:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800072a:	f107 0308 	add.w	r3, r7, #8
 800072e:	2101      	movs	r1, #1
 8000730:	4618      	mov	r0, r3
 8000732:	f001 fbbf 	bl	8001eb4 <HAL_RCC_ClockConfig>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800073c:	f000 f900 	bl	8000940 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 8000740:	4b05      	ldr	r3, [pc, #20]	@ (8000758 <SystemClock_Config+0xc0>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a04      	ldr	r2, [pc, #16]	@ (8000758 <SystemClock_Config+0xc0>)
 8000746:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800074a:	6013      	str	r3, [r2, #0]
}
 800074c:	bf00      	nop
 800074e:	3770      	adds	r7, #112	@ 0x70
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	44020800 	.word	0x44020800
 8000758:	40022000 	.word	0x40022000

0800075c <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000760:	f000 ff60 	bl	8001624 <HAL_ICACHE_Enable>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 800076a:	f000 f8e9 	bl	8000940 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
	...

08000774 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000778:	4b2d      	ldr	r3, [pc, #180]	@ (8000830 <MX_SAI1_Init+0xbc>)
 800077a:	4a2e      	ldr	r2, [pc, #184]	@ (8000834 <MX_SAI1_Init+0xc0>)
 800077c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800077e:	4b2c      	ldr	r3, [pc, #176]	@ (8000830 <MX_SAI1_Init+0xbc>)
 8000780:	2200      	movs	r2, #0
 8000782:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 8000784:	4b2a      	ldr	r3, [pc, #168]	@ (8000830 <MX_SAI1_Init+0xbc>)
 8000786:	2201      	movs	r2, #1
 8000788:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_32;
 800078a:	4b29      	ldr	r3, [pc, #164]	@ (8000830 <MX_SAI1_Init+0xbc>)
 800078c:	22e0      	movs	r2, #224	@ 0xe0
 800078e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000790:	4b27      	ldr	r3, [pc, #156]	@ (8000830 <MX_SAI1_Init+0xbc>)
 8000792:	2200      	movs	r2, #0
 8000794:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000796:	4b26      	ldr	r3, [pc, #152]	@ (8000830 <MX_SAI1_Init+0xbc>)
 8000798:	2200      	movs	r2, #0
 800079a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800079c:	4b24      	ldr	r3, [pc, #144]	@ (8000830 <MX_SAI1_Init+0xbc>)
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80007a2:	4b23      	ldr	r3, [pc, #140]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80007a8:	4b21      	ldr	r3, [pc, #132]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80007ae:	4b20      	ldr	r3, [pc, #128]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 80007b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007b6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80007ba:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.MckOutput = SAI_MCK_OUTPUT_DISABLE;
 80007bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007be:	2200      	movs	r2, #0
 80007c0:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80007c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80007c8:	4b19      	ldr	r3, [pc, #100]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.PdmInit.Activation = ENABLE;
 80007ce:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007d0:	2201      	movs	r2, #1
 80007d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 80007d6:	4b16      	ldr	r3, [pc, #88]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007d8:	2201      	movs	r2, #1
 80007da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80007dc:	4b14      	ldr	r3, [pc, #80]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 32;
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007e6:	2220      	movs	r2, #32
 80007e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80007ea:	4b11      	ldr	r3, [pc, #68]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80007f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80007f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80007fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <MX_SAI1_Init+0xbc>)
 80007fe:	2200      	movs	r2, #0
 8000800:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000802:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <MX_SAI1_Init+0xbc>)
 8000804:	2200      	movs	r2, #0
 8000806:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000808:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <MX_SAI1_Init+0xbc>)
 800080a:	2200      	movs	r2, #0
 800080c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 800080e:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <MX_SAI1_Init+0xbc>)
 8000810:	2201      	movs	r2, #1
 8000812:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = SAI_SLOTACTIVE_0;
 8000814:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <MX_SAI1_Init+0xbc>)
 8000816:	2201      	movs	r2, #1
 8000818:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800081a:	4805      	ldr	r0, [pc, #20]	@ (8000830 <MX_SAI1_Init+0xbc>)
 800081c:	f006 fee4 	bl	80075e8 <HAL_SAI_Init>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_SAI1_Init+0xb6>
  {
    Error_Handler();
 8000826:	f000 f88b 	bl	8000940 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800082a:	bf00      	nop
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20000484 	.word	0x20000484
 8000834:	40015404 	.word	0x40015404

08000838 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800083c:	4b22      	ldr	r3, [pc, #136]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 800083e:	4a23      	ldr	r2, [pc, #140]	@ (80008cc <MX_USART1_UART_Init+0x94>)
 8000840:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000842:	4b21      	ldr	r3, [pc, #132]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 8000844:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000848:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800084a:	4b1f      	ldr	r3, [pc, #124]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000850:	4b1d      	ldr	r3, [pc, #116]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000856:	4b1c      	ldr	r3, [pc, #112]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800085c:	4b1a      	ldr	r3, [pc, #104]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 800085e:	220c      	movs	r2, #12
 8000860:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000862:	4b19      	ldr	r3, [pc, #100]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000868:	4b17      	ldr	r3, [pc, #92]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086e:	4b16      	ldr	r3, [pc, #88]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000874:	4b14      	ldr	r3, [pc, #80]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 8000876:	2200      	movs	r2, #0
 8000878:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800087a:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 800087c:	2200      	movs	r2, #0
 800087e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000880:	4811      	ldr	r0, [pc, #68]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 8000882:	f007 f9e1 	bl	8007c48 <HAL_UART_Init>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800088c:	f000 f858 	bl	8000940 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000890:	2100      	movs	r1, #0
 8000892:	480d      	ldr	r0, [pc, #52]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 8000894:	f007 ff0c 	bl	80086b0 <HAL_UARTEx_SetTxFifoThreshold>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800089e:	f000 f84f 	bl	8000940 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a2:	2100      	movs	r1, #0
 80008a4:	4808      	ldr	r0, [pc, #32]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 80008a6:	f007 ff41 	bl	800872c <HAL_UARTEx_SetRxFifoThreshold>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008b0:	f000 f846 	bl	8000940 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008b4:	4804      	ldr	r0, [pc, #16]	@ (80008c8 <MX_USART1_UART_Init+0x90>)
 80008b6:	f007 fec2 	bl	800863e <HAL_UARTEx_DisableFifoMode>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008c0:	f000 f83e 	bl	8000940 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	2000051c 	.word	0x2000051c
 80008cc:	40013800 	.word	0x40013800

080008d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d6:	4b19      	ldr	r3, [pc, #100]	@ (800093c <MX_GPIO_Init+0x6c>)
 80008d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008dc:	4a17      	ldr	r2, [pc, #92]	@ (800093c <MX_GPIO_Init+0x6c>)
 80008de:	f043 0308 	orr.w	r3, r3, #8
 80008e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008e6:	4b15      	ldr	r3, [pc, #84]	@ (800093c <MX_GPIO_Init+0x6c>)
 80008e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008ec:	f003 0308 	and.w	r3, r3, #8
 80008f0:	60fb      	str	r3, [r7, #12]
 80008f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f4:	4b11      	ldr	r3, [pc, #68]	@ (800093c <MX_GPIO_Init+0x6c>)
 80008f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008fa:	4a10      	ldr	r2, [pc, #64]	@ (800093c <MX_GPIO_Init+0x6c>)
 80008fc:	f043 0301 	orr.w	r3, r3, #1
 8000900:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000904:	4b0d      	ldr	r3, [pc, #52]	@ (800093c <MX_GPIO_Init+0x6c>)
 8000906:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	60bb      	str	r3, [r7, #8]
 8000910:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000912:	4b0a      	ldr	r3, [pc, #40]	@ (800093c <MX_GPIO_Init+0x6c>)
 8000914:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000918:	4a08      	ldr	r2, [pc, #32]	@ (800093c <MX_GPIO_Init+0x6c>)
 800091a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800091e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000922:	4b06      	ldr	r3, [pc, #24]	@ (800093c <MX_GPIO_Init+0x6c>)
 8000924:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000928:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000930:	bf00      	nop
 8000932:	3714      	adds	r7, #20
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr
 800093c:	44020c00 	.word	0x44020c00

08000940 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000944:	b672      	cpsid	i
}
 8000946:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <Error_Handler+0x8>

0800094c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000950:	bf00      	nop
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
	...

0800095c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b0cc      	sub	sp, #304	@ 0x130
 8000960:	af00      	add	r7, sp, #0
 8000962:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000966:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800096a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
 800097a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800097c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000980:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000984:	4618      	mov	r0, r3
 8000986:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800098a:	461a      	mov	r2, r3
 800098c:	2100      	movs	r1, #0
 800098e:	f009 ff90 	bl	800a8b2 <memset>
  if(huart->Instance==USART1)
 8000992:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000996:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a33      	ldr	r2, [pc, #204]	@ (8000a6c <HAL_UART_MspInit+0x110>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d15d      	bne.n	8000a60 <HAL_UART_MspInit+0x104>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009a8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80009ac:	f04f 0201 	mov.w	r2, #1
 80009b0:	f04f 0300 	mov.w	r3, #0
 80009b4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80009b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009bc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80009c0:	2200      	movs	r2, #0
 80009c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009c4:	f107 0310 	add.w	r3, r7, #16
 80009c8:	4618      	mov	r0, r3
 80009ca:	f001 fdb5 	bl	8002538 <HAL_RCCEx_PeriphCLKConfig>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 80009d4:	f7ff ffb4 	bl	8000940 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009d8:	4b25      	ldr	r3, [pc, #148]	@ (8000a70 <HAL_UART_MspInit+0x114>)
 80009da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80009de:	4a24      	ldr	r2, [pc, #144]	@ (8000a70 <HAL_UART_MspInit+0x114>)
 80009e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009e4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80009e8:	4b21      	ldr	r3, [pc, #132]	@ (8000a70 <HAL_UART_MspInit+0x114>)
 80009ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80009ee:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 80009f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009f6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a00:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000a04:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a06:	4b1a      	ldr	r3, [pc, #104]	@ (8000a70 <HAL_UART_MspInit+0x114>)
 8000a08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a0c:	4a18      	ldr	r2, [pc, #96]	@ (8000a70 <HAL_UART_MspInit+0x114>)
 8000a0e:	f043 0301 	orr.w	r3, r3, #1
 8000a12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a16:	4b16      	ldr	r3, [pc, #88]	@ (8000a70 <HAL_UART_MspInit+0x114>)
 8000a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a1c:	f003 0201 	and.w	r2, r3, #1
 8000a20:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a24:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a2e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000a32:	681b      	ldr	r3, [r3, #0]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8000a34:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000a38:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a4e:	2307      	movs	r3, #7
 8000a50:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a54:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4806      	ldr	r0, [pc, #24]	@ (8000a74 <HAL_UART_MspInit+0x118>)
 8000a5c:	f000 fc84 	bl	8001368 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000a60:	bf00      	nop
 8000a62:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40013800 	.word	0x40013800
 8000a70:	44020c00 	.word	0x44020c00
 8000a74:	42020000 	.word	0x42020000

08000a78 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b0cc      	sub	sp, #304	@ 0x130
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000a86:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a88:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a8c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000a90:	4618      	mov	r0, r3
 8000a92:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000a96:	461a      	mov	r2, r3
 8000a98:	2100      	movs	r1, #0
 8000a9a:	f009 ff0a 	bl	800a8b2 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8000a9e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000aa2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a4c      	ldr	r2, [pc, #304]	@ (8000bdc <HAL_SAI_MspInit+0x164>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	f040 808f 	bne.w	8000bd0 <HAL_SAI_MspInit+0x158>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8000ab2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ab6:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000aba:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000abe:	f04f 0300 	mov.w	r3, #0
 8000ac2:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 8000ac6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000aca:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000ace:	2203      	movs	r2, #3
 8000ad0:	609a      	str	r2, [r3, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000ad2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ad6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000ada:	2202      	movs	r2, #2
 8000adc:	60da      	str	r2, [r3, #12]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 8000ade:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ae2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000ae6:	220c      	movs	r2, #12
 8000ae8:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000aea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000aee:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000af2:	2202      	movs	r2, #2
 8000af4:	615a      	str	r2, [r3, #20]
    PeriphClkInitStruct.PLL2.PLL2Q = 4;
 8000af6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000afa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000afe:	2204      	movs	r2, #4
 8000b00:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000b02:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b06:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000b0a:	2202      	movs	r2, #2
 8000b0c:	61da      	str	r2, [r3, #28]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_3;
 8000b0e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b12:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000b16:	220c      	movs	r2, #12
 8000b18:	621a      	str	r2, [r3, #32]
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8000b1a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b1e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000b22:	2200      	movs	r2, #0
 8000b24:	625a      	str	r2, [r3, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 8000b26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b2a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000b2e:	2200      	movs	r2, #0
 8000b30:	629a      	str	r2, [r3, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVP;
 8000b32:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b36:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000b3a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b3e:	62da      	str	r2, [r3, #44]	@ 0x2c
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2P;
 8000b40:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b44:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000b48:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b4c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b50:	f107 0310 	add.w	r3, r7, #16
 8000b54:	4618      	mov	r0, r3
 8000b56:	f001 fcef 	bl	8002538 <HAL_RCCEx_PeriphCLKConfig>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <HAL_SAI_MspInit+0xec>
    {
      Error_Handler();
 8000b60:	f7ff feee 	bl	8000940 <Error_Handler>
    }

    if (SAI1_client == 0)
 8000b64:	4b1e      	ldr	r3, [pc, #120]	@ (8000be0 <HAL_SAI_MspInit+0x168>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d116      	bne.n	8000b9a <HAL_SAI_MspInit+0x122>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8000be4 <HAL_SAI_MspInit+0x16c>)
 8000b6e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000b72:	4a1c      	ldr	r2, [pc, #112]	@ (8000be4 <HAL_SAI_MspInit+0x16c>)
 8000b74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b78:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000b7c:	4b19      	ldr	r3, [pc, #100]	@ (8000be4 <HAL_SAI_MspInit+0x16c>)
 8000b7e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000b82:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8000b86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b8a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b94:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000b98:	681b      	ldr	r3, [r3, #0]
    }
    SAI1_client ++;
 8000b9a:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <HAL_SAI_MspInit+0x168>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	4a0f      	ldr	r2, [pc, #60]	@ (8000be0 <HAL_SAI_MspInit+0x168>)
 8000ba2:	6013      	str	r3, [r2, #0]

    /**SAI1_A_Block_A GPIO Configuration
    PD6     ------> SAI1_D1
    PD11     ------> SAI1_CK1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_11;
 8000ba4:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 8000ba8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bac:	2302      	movs	r3, #2
 8000bae:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bc4:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4807      	ldr	r0, [pc, #28]	@ (8000be8 <HAL_SAI_MspInit+0x170>)
 8000bcc:	f000 fbcc 	bl	8001368 <HAL_GPIO_Init>

    }
}
 8000bd0:	bf00      	nop
 8000bd2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40015404 	.word	0x40015404
 8000be0:	200006a4 	.word	0x200006a4
 8000be4:	44020c00 	.word	0x44020c00
 8000be8:	42020c00 	.word	0x42020c00

08000bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bf0:	bf00      	nop
 8000bf2:	e7fd      	b.n	8000bf0 <NMI_Handler+0x4>

08000bf4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf8:	bf00      	nop
 8000bfa:	e7fd      	b.n	8000bf8 <HardFault_Handler+0x4>

08000bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c00:	bf00      	nop
 8000c02:	e7fd      	b.n	8000c00 <MemManage_Handler+0x4>

08000c04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <BusFault_Handler+0x4>

08000c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <UsageFault_Handler+0x4>

08000c14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c42:	f000 f9e9 	bl	8001018 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b086      	sub	sp, #24
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	60f8      	str	r0, [r7, #12]
 8000c52:	60b9      	str	r1, [r7, #8]
 8000c54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c56:	2300      	movs	r3, #0
 8000c58:	617b      	str	r3, [r7, #20]
 8000c5a:	e00a      	b.n	8000c72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c5c:	f3af 8000 	nop.w
 8000c60:	4601      	mov	r1, r0
 8000c62:	68bb      	ldr	r3, [r7, #8]
 8000c64:	1c5a      	adds	r2, r3, #1
 8000c66:	60ba      	str	r2, [r7, #8]
 8000c68:	b2ca      	uxtb	r2, r1
 8000c6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	617b      	str	r3, [r7, #20]
 8000c72:	697a      	ldr	r2, [r7, #20]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	dbf0      	blt.n	8000c5c <_read+0x12>
  }

  return len;
 8000c7a:	687b      	ldr	r3, [r7, #4]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3718      	adds	r7, #24
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c90:	2300      	movs	r3, #0
 8000c92:	617b      	str	r3, [r7, #20]
 8000c94:	e009      	b.n	8000caa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	1c5a      	adds	r2, r3, #1
 8000c9a:	60ba      	str	r2, [r7, #8]
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fcb2 	bl	8000608 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	617b      	str	r3, [r7, #20]
 8000caa:	697a      	ldr	r2, [r7, #20]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	dbf1      	blt.n	8000c96 <_write+0x12>
  }
  return len;
 8000cb2:	687b      	ldr	r3, [r7, #4]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3718      	adds	r7, #24
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <_close>:

int _close(int file)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ce4:	605a      	str	r2, [r3, #4]
  return 0;
 8000ce6:	2300      	movs	r3, #0
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr

08000cf4 <_isatty>:

int _isatty(int file)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cfc:	2301      	movs	r3, #1
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	370c      	adds	r7, #12
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr

08000d0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	b085      	sub	sp, #20
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	60f8      	str	r0, [r7, #12]
 8000d12:	60b9      	str	r1, [r7, #8]
 8000d14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d16:	2300      	movs	r3, #0
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3714      	adds	r7, #20
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d2c:	4a14      	ldr	r2, [pc, #80]	@ (8000d80 <_sbrk+0x5c>)
 8000d2e:	4b15      	ldr	r3, [pc, #84]	@ (8000d84 <_sbrk+0x60>)
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d38:	4b13      	ldr	r3, [pc, #76]	@ (8000d88 <_sbrk+0x64>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d102      	bne.n	8000d46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d40:	4b11      	ldr	r3, [pc, #68]	@ (8000d88 <_sbrk+0x64>)
 8000d42:	4a12      	ldr	r2, [pc, #72]	@ (8000d8c <_sbrk+0x68>)
 8000d44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d46:	4b10      	ldr	r3, [pc, #64]	@ (8000d88 <_sbrk+0x64>)
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d207      	bcs.n	8000d64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d54:	f009 fdfc 	bl	800a950 <__errno>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	220c      	movs	r2, #12
 8000d5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d62:	e009      	b.n	8000d78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d64:	4b08      	ldr	r3, [pc, #32]	@ (8000d88 <_sbrk+0x64>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d6a:	4b07      	ldr	r3, [pc, #28]	@ (8000d88 <_sbrk+0x64>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4413      	add	r3, r2
 8000d72:	4a05      	ldr	r2, [pc, #20]	@ (8000d88 <_sbrk+0x64>)
 8000d74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d76:	68fb      	ldr	r3, [r7, #12]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3718      	adds	r7, #24
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	200a0000 	.word	0x200a0000
 8000d84:	00000400 	.word	0x00000400
 8000d88:	200006a8 	.word	0x200006a8
 8000d8c:	20000800 	.word	0x20000800

08000d90 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d96:	4b35      	ldr	r3, [pc, #212]	@ (8000e6c <SystemInit+0xdc>)
 8000d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d9c:	4a33      	ldr	r2, [pc, #204]	@ (8000e6c <SystemInit+0xdc>)
 8000d9e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000da2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000da6:	4b32      	ldr	r3, [pc, #200]	@ (8000e70 <SystemInit+0xe0>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000dac:	4b30      	ldr	r3, [pc, #192]	@ (8000e70 <SystemInit+0xe0>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000db2:	4b2f      	ldr	r3, [pc, #188]	@ (8000e70 <SystemInit+0xe0>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000db8:	4b2d      	ldr	r3, [pc, #180]	@ (8000e70 <SystemInit+0xe0>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	492c      	ldr	r1, [pc, #176]	@ (8000e70 <SystemInit+0xe0>)
 8000dbe:	4b2d      	ldr	r3, [pc, #180]	@ (8000e74 <SystemInit+0xe4>)
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e70 <SystemInit+0xe0>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000dca:	4b29      	ldr	r3, [pc, #164]	@ (8000e70 <SystemInit+0xe0>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000dd0:	4b27      	ldr	r3, [pc, #156]	@ (8000e70 <SystemInit+0xe0>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000dd6:	4b26      	ldr	r3, [pc, #152]	@ (8000e70 <SystemInit+0xe0>)
 8000dd8:	4a27      	ldr	r2, [pc, #156]	@ (8000e78 <SystemInit+0xe8>)
 8000dda:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000ddc:	4b24      	ldr	r3, [pc, #144]	@ (8000e70 <SystemInit+0xe0>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000de2:	4b23      	ldr	r3, [pc, #140]	@ (8000e70 <SystemInit+0xe0>)
 8000de4:	4a24      	ldr	r2, [pc, #144]	@ (8000e78 <SystemInit+0xe8>)
 8000de6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000de8:	4b21      	ldr	r3, [pc, #132]	@ (8000e70 <SystemInit+0xe0>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000dee:	4b20      	ldr	r3, [pc, #128]	@ (8000e70 <SystemInit+0xe0>)
 8000df0:	4a21      	ldr	r2, [pc, #132]	@ (8000e78 <SystemInit+0xe8>)
 8000df2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000df4:	4b1e      	ldr	r3, [pc, #120]	@ (8000e70 <SystemInit+0xe0>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000dfa:	4b1d      	ldr	r3, [pc, #116]	@ (8000e70 <SystemInit+0xe0>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a1c      	ldr	r2, [pc, #112]	@ (8000e70 <SystemInit+0xe0>)
 8000e00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e04:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000e06:	4b1a      	ldr	r3, [pc, #104]	@ (8000e70 <SystemInit+0xe0>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e0c:	4b17      	ldr	r3, [pc, #92]	@ (8000e6c <SystemInit+0xdc>)
 8000e0e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000e12:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000e14:	4b19      	ldr	r3, [pc, #100]	@ (8000e7c <SystemInit+0xec>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000e1c:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000e24:	d003      	beq.n	8000e2e <SystemInit+0x9e>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000e2c:	d117      	bne.n	8000e5e <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000e2e:	4b13      	ldr	r3, [pc, #76]	@ (8000e7c <SystemInit+0xec>)
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d005      	beq.n	8000e46 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000e3a:	4b10      	ldr	r3, [pc, #64]	@ (8000e7c <SystemInit+0xec>)
 8000e3c:	4a10      	ldr	r2, [pc, #64]	@ (8000e80 <SystemInit+0xf0>)
 8000e3e:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000e40:	4b0e      	ldr	r3, [pc, #56]	@ (8000e7c <SystemInit+0xec>)
 8000e42:	4a10      	ldr	r2, [pc, #64]	@ (8000e84 <SystemInit+0xf4>)
 8000e44:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000e46:	4b0d      	ldr	r3, [pc, #52]	@ (8000e7c <SystemInit+0xec>)
 8000e48:	69db      	ldr	r3, [r3, #28]
 8000e4a:	4a0c      	ldr	r2, [pc, #48]	@ (8000e7c <SystemInit+0xec>)
 8000e4c:	f043 0302 	orr.w	r3, r3, #2
 8000e50:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000e52:	4b0a      	ldr	r3, [pc, #40]	@ (8000e7c <SystemInit+0xec>)
 8000e54:	69db      	ldr	r3, [r3, #28]
 8000e56:	4a09      	ldr	r2, [pc, #36]	@ (8000e7c <SystemInit+0xec>)
 8000e58:	f043 0301 	orr.w	r3, r3, #1
 8000e5c:	61d3      	str	r3, [r2, #28]
  }
}
 8000e5e:	bf00      	nop
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	e000ed00 	.word	0xe000ed00
 8000e70:	44020c00 	.word	0x44020c00
 8000e74:	eae2eae3 	.word	0xeae2eae3
 8000e78:	01010280 	.word	0x01010280
 8000e7c:	40022000 	.word	0x40022000
 8000e80:	08192a3b 	.word	0x08192a3b
 8000e84:	4c5d6e7f 	.word	0x4c5d6e7f

08000e88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e88:	480d      	ldr	r0, [pc, #52]	@ (8000ec0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e8a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e8c:	f7ff ff80 	bl	8000d90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e90:	480c      	ldr	r0, [pc, #48]	@ (8000ec4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e92:	490d      	ldr	r1, [pc, #52]	@ (8000ec8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e94:	4a0d      	ldr	r2, [pc, #52]	@ (8000ecc <LoopForever+0xe>)
  movs r3, #0
 8000e96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e98:	e002      	b.n	8000ea0 <LoopCopyDataInit>

08000e9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e9e:	3304      	adds	r3, #4

08000ea0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ea0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ea2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea4:	d3f9      	bcc.n	8000e9a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ea8:	4c0a      	ldr	r4, [pc, #40]	@ (8000ed4 <LoopForever+0x16>)
  movs r3, #0
 8000eaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eac:	e001      	b.n	8000eb2 <LoopFillZerobss>

08000eae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eb0:	3204      	adds	r2, #4

08000eb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb4:	d3fb      	bcc.n	8000eae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000eb6:	f009 fd51 	bl	800a95c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eba:	f7ff fbb7 	bl	800062c <main>

08000ebe <LoopForever>:

LoopForever:
    b LoopForever
 8000ebe:	e7fe      	b.n	8000ebe <LoopForever>
  ldr   r0, =_estack
 8000ec0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000ec4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec8:	20000468 	.word	0x20000468
  ldr r2, =_sidata
 8000ecc:	0800bd8c 	.word	0x0800bd8c
  ldr r2, =_sbss
 8000ed0:	20000468 	.word	0x20000468
  ldr r4, =_ebss
 8000ed4:	20000800 	.word	0x20000800

08000ed8 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ed8:	e7fe      	b.n	8000ed8 <ADC1_IRQHandler>
	...

08000edc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	f000 f96c 	bl	80011be <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000ee6:	f001 f99d 	bl	8002224 <HAL_RCC_GetSysClockFreq>
 8000eea:	4602      	mov	r2, r0
 8000eec:	4b0c      	ldr	r3, [pc, #48]	@ (8000f20 <HAL_Init+0x44>)
 8000eee:	6a1b      	ldr	r3, [r3, #32]
 8000ef0:	f003 030f 	and.w	r3, r3, #15
 8000ef4:	490b      	ldr	r1, [pc, #44]	@ (8000f24 <HAL_Init+0x48>)
 8000ef6:	5ccb      	ldrb	r3, [r1, r3]
 8000ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8000efc:	4a0a      	ldr	r2, [pc, #40]	@ (8000f28 <HAL_Init+0x4c>)
 8000efe:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000f00:	2004      	movs	r0, #4
 8000f02:	f000 f9a3 	bl	800124c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f06:	200f      	movs	r0, #15
 8000f08:	f000 f810 	bl	8000f2c <HAL_InitTick>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e002      	b.n	8000f1c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f16:	f7ff fd19 	bl	800094c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f1a:	2300      	movs	r3, #0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	44020c00 	.word	0x44020c00
 8000f24:	0800bcb8 	.word	0x0800bcb8
 8000f28:	20000000 	.word	0x20000000

08000f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000f34:	2300      	movs	r3, #0
 8000f36:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000f38:	4b33      	ldr	r3, [pc, #204]	@ (8001008 <HAL_InitTick+0xdc>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d101      	bne.n	8000f44 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000f40:	2301      	movs	r3, #1
 8000f42:	e05c      	b.n	8000ffe <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000f44:	4b31      	ldr	r3, [pc, #196]	@ (800100c <HAL_InitTick+0xe0>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f003 0304 	and.w	r3, r3, #4
 8000f4c:	2b04      	cmp	r3, #4
 8000f4e:	d10c      	bne.n	8000f6a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000f50:	4b2f      	ldr	r3, [pc, #188]	@ (8001010 <HAL_InitTick+0xe4>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4b2c      	ldr	r3, [pc, #176]	@ (8001008 <HAL_InitTick+0xdc>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	e037      	b.n	8000fda <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000f6a:	f000 f9c7 	bl	80012fc <HAL_SYSTICK_GetCLKSourceConfig>
 8000f6e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d023      	beq.n	8000fbe <HAL_InitTick+0x92>
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d82d      	bhi.n	8000fd8 <HAL_InitTick+0xac>
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d003      	beq.n	8000f8a <HAL_InitTick+0x5e>
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d00d      	beq.n	8000fa4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000f88:	e026      	b.n	8000fd8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000f8a:	4b21      	ldr	r3, [pc, #132]	@ (8001010 <HAL_InitTick+0xe4>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001008 <HAL_InitTick+0xdc>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	4619      	mov	r1, r3
 8000f94:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000f98:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa0:	60fb      	str	r3, [r7, #12]
        break;
 8000fa2:	e01a      	b.n	8000fda <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000fa4:	4b18      	ldr	r3, [pc, #96]	@ (8001008 <HAL_InitTick+0xdc>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fae:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fb2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fba:	60fb      	str	r3, [r7, #12]
        break;
 8000fbc:	e00d      	b.n	8000fda <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000fbe:	4b12      	ldr	r3, [pc, #72]	@ (8001008 <HAL_InitTick+0xdc>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fcc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fd4:	60fb      	str	r3, [r7, #12]
        break;
 8000fd6:	e000      	b.n	8000fda <HAL_InitTick+0xae>
        break;
 8000fd8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000fda:	68f8      	ldr	r0, [r7, #12]
 8000fdc:	f000 f914 	bl	8001208 <HAL_SYSTICK_Config>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e009      	b.n	8000ffe <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fea:	2200      	movs	r2, #0
 8000fec:	6879      	ldr	r1, [r7, #4]
 8000fee:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff2:	f000 f8ef 	bl	80011d4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000ff6:	4a07      	ldr	r2, [pc, #28]	@ (8001014 <HAL_InitTick+0xe8>)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000008 	.word	0x20000008
 800100c:	e000e010 	.word	0xe000e010
 8001010:	20000000 	.word	0x20000000
 8001014:	20000004 	.word	0x20000004

08001018 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800101c:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <HAL_IncTick+0x20>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	461a      	mov	r2, r3
 8001022:	4b06      	ldr	r3, [pc, #24]	@ (800103c <HAL_IncTick+0x24>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4413      	add	r3, r2
 8001028:	4a04      	ldr	r2, [pc, #16]	@ (800103c <HAL_IncTick+0x24>)
 800102a:	6013      	str	r3, [r2, #0]
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	20000008 	.word	0x20000008
 800103c:	200006ac 	.word	0x200006ac

08001040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  return uwTick;
 8001044:	4b03      	ldr	r3, [pc, #12]	@ (8001054 <HAL_GetTick+0x14>)
 8001046:	681b      	ldr	r3, [r3, #0]
}
 8001048:	4618      	mov	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	200006ac 	.word	0x200006ac

08001058 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001060:	f7ff ffee 	bl	8001040 <HAL_GetTick>
 8001064:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001070:	d005      	beq.n	800107e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001072:	4b0a      	ldr	r3, [pc, #40]	@ (800109c <HAL_Delay+0x44>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	461a      	mov	r2, r3
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	4413      	add	r3, r2
 800107c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800107e:	bf00      	nop
 8001080:	f7ff ffde 	bl	8001040 <HAL_GetTick>
 8001084:	4602      	mov	r2, r0
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	68fa      	ldr	r2, [r7, #12]
 800108c:	429a      	cmp	r2, r3
 800108e:	d8f7      	bhi.n	8001080 <HAL_Delay+0x28>
  {
  }
}
 8001090:	bf00      	nop
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000008 	.word	0x20000008

080010a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f003 0307 	and.w	r3, r3, #7
 80010ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010b0:	4b0c      	ldr	r3, [pc, #48]	@ (80010e4 <__NVIC_SetPriorityGrouping+0x44>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010bc:	4013      	ands	r3, r2
 80010be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010d2:	4a04      	ldr	r2, [pc, #16]	@ (80010e4 <__NVIC_SetPriorityGrouping+0x44>)
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	60d3      	str	r3, [r2, #12]
}
 80010d8:	bf00      	nop
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010ec:	4b04      	ldr	r3, [pc, #16]	@ (8001100 <__NVIC_GetPriorityGrouping+0x18>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	0a1b      	lsrs	r3, r3, #8
 80010f2:	f003 0307 	and.w	r3, r3, #7
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	6039      	str	r1, [r7, #0]
 800110e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001110:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001114:	2b00      	cmp	r3, #0
 8001116:	db0a      	blt.n	800112e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	b2da      	uxtb	r2, r3
 800111c:	490c      	ldr	r1, [pc, #48]	@ (8001150 <__NVIC_SetPriority+0x4c>)
 800111e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001122:	0112      	lsls	r2, r2, #4
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	440b      	add	r3, r1
 8001128:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800112c:	e00a      	b.n	8001144 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	b2da      	uxtb	r2, r3
 8001132:	4908      	ldr	r1, [pc, #32]	@ (8001154 <__NVIC_SetPriority+0x50>)
 8001134:	88fb      	ldrh	r3, [r7, #6]
 8001136:	f003 030f 	and.w	r3, r3, #15
 800113a:	3b04      	subs	r3, #4
 800113c:	0112      	lsls	r2, r2, #4
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	440b      	add	r3, r1
 8001142:	761a      	strb	r2, [r3, #24]
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	e000e100 	.word	0xe000e100
 8001154:	e000ed00 	.word	0xe000ed00

08001158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001158:	b480      	push	{r7}
 800115a:	b089      	sub	sp, #36	@ 0x24
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	f1c3 0307 	rsb	r3, r3, #7
 8001172:	2b04      	cmp	r3, #4
 8001174:	bf28      	it	cs
 8001176:	2304      	movcs	r3, #4
 8001178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	3304      	adds	r3, #4
 800117e:	2b06      	cmp	r3, #6
 8001180:	d902      	bls.n	8001188 <NVIC_EncodePriority+0x30>
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	3b03      	subs	r3, #3
 8001186:	e000      	b.n	800118a <NVIC_EncodePriority+0x32>
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118c:	f04f 32ff 	mov.w	r2, #4294967295
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	43da      	mvns	r2, r3
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	401a      	ands	r2, r3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011a0:	f04f 31ff 	mov.w	r1, #4294967295
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	fa01 f303 	lsl.w	r3, r1, r3
 80011aa:	43d9      	mvns	r1, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b0:	4313      	orrs	r3, r2
         );
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3724      	adds	r7, #36	@ 0x24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr

080011be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	b082      	sub	sp, #8
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f7ff ff6a 	bl	80010a0 <__NVIC_SetPriorityGrouping>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
 80011e0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011e2:	f7ff ff81 	bl	80010e8 <__NVIC_GetPriorityGrouping>
 80011e6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	68b9      	ldr	r1, [r7, #8]
 80011ec:	6978      	ldr	r0, [r7, #20]
 80011ee:	f7ff ffb3 	bl	8001158 <NVIC_EncodePriority>
 80011f2:	4602      	mov	r2, r0
 80011f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011f8:	4611      	mov	r1, r2
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff ff82 	bl	8001104 <__NVIC_SetPriority>
}
 8001200:	bf00      	nop
 8001202:	3718      	adds	r7, #24
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3b01      	subs	r3, #1
 8001214:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001218:	d301      	bcc.n	800121e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800121a:	2301      	movs	r3, #1
 800121c:	e00d      	b.n	800123a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800121e:	4a0a      	ldr	r2, [pc, #40]	@ (8001248 <HAL_SYSTICK_Config+0x40>)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3b01      	subs	r3, #1
 8001224:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001226:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <HAL_SYSTICK_Config+0x40>)
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800122c:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <HAL_SYSTICK_Config+0x40>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a05      	ldr	r2, [pc, #20]	@ (8001248 <HAL_SYSTICK_Config+0x40>)
 8001232:	f043 0303 	orr.w	r3, r3, #3
 8001236:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001238:	2300      	movs	r3, #0
}
 800123a:	4618      	mov	r0, r3
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	e000e010 	.word	0xe000e010

0800124c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b04      	cmp	r3, #4
 8001258:	d844      	bhi.n	80012e4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800125a:	a201      	add	r2, pc, #4	@ (adr r2, 8001260 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800125c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001260:	08001283 	.word	0x08001283
 8001264:	080012a1 	.word	0x080012a1
 8001268:	080012c3 	.word	0x080012c3
 800126c:	080012e5 	.word	0x080012e5
 8001270:	08001275 	.word	0x08001275
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001274:	4b1f      	ldr	r3, [pc, #124]	@ (80012f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a1e      	ldr	r2, [pc, #120]	@ (80012f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800127a:	f043 0304 	orr.w	r3, r3, #4
 800127e:	6013      	str	r3, [r2, #0]
      break;
 8001280:	e031      	b.n	80012e6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001282:	4b1c      	ldr	r3, [pc, #112]	@ (80012f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a1b      	ldr	r2, [pc, #108]	@ (80012f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001288:	f023 0304 	bic.w	r3, r3, #4
 800128c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800128e:	4b1a      	ldr	r3, [pc, #104]	@ (80012f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001290:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001294:	4a18      	ldr	r2, [pc, #96]	@ (80012f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001296:	f023 030c 	bic.w	r3, r3, #12
 800129a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800129e:	e022      	b.n	80012e6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80012a0:	4b14      	ldr	r3, [pc, #80]	@ (80012f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a13      	ldr	r2, [pc, #76]	@ (80012f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80012a6:	f023 0304 	bic.w	r3, r3, #4
 80012aa:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80012ac:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80012ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80012b2:	f023 030c 	bic.w	r3, r3, #12
 80012b6:	4a10      	ldr	r2, [pc, #64]	@ (80012f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80012b8:	f043 0304 	orr.w	r3, r3, #4
 80012bc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80012c0:	e011      	b.n	80012e6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80012c2:	4b0c      	ldr	r3, [pc, #48]	@ (80012f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a0b      	ldr	r2, [pc, #44]	@ (80012f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80012c8:	f023 0304 	bic.w	r3, r3, #4
 80012cc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80012ce:	4b0a      	ldr	r3, [pc, #40]	@ (80012f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80012d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80012d4:	f023 030c 	bic.w	r3, r3, #12
 80012d8:	4a07      	ldr	r2, [pc, #28]	@ (80012f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80012da:	f043 0308 	orr.w	r3, r3, #8
 80012de:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80012e2:	e000      	b.n	80012e6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80012e4:	bf00      	nop
  }
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	e000e010 	.word	0xe000e010
 80012f8:	44020c00 	.word	0x44020c00

080012fc <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001302:	4b17      	ldr	r3, [pc, #92]	@ (8001360 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0304 	and.w	r3, r3, #4
 800130a:	2b00      	cmp	r3, #0
 800130c:	d002      	beq.n	8001314 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800130e:	2304      	movs	r3, #4
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	e01e      	b.n	8001352 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001314:	4b13      	ldr	r3, [pc, #76]	@ (8001364 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8001316:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800131a:	f003 030c 	and.w	r3, r3, #12
 800131e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	2b08      	cmp	r3, #8
 8001324:	d00f      	beq.n	8001346 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	2b08      	cmp	r3, #8
 800132a:	d80f      	bhi.n	800134c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d003      	beq.n	800133a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	2b04      	cmp	r3, #4
 8001336:	d003      	beq.n	8001340 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001338:	e008      	b.n	800134c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800133a:	2300      	movs	r3, #0
 800133c:	607b      	str	r3, [r7, #4]
        break;
 800133e:	e008      	b.n	8001352 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001340:	2301      	movs	r3, #1
 8001342:	607b      	str	r3, [r7, #4]
        break;
 8001344:	e005      	b.n	8001352 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001346:	2302      	movs	r3, #2
 8001348:	607b      	str	r3, [r7, #4]
        break;
 800134a:	e002      	b.n	8001352 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800134c:	2300      	movs	r3, #0
 800134e:	607b      	str	r3, [r7, #4]
        break;
 8001350:	bf00      	nop
    }
  }
  return systick_source;
 8001352:	687b      	ldr	r3, [r7, #4]
}
 8001354:	4618      	mov	r0, r3
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	e000e010 	.word	0xe000e010
 8001364:	44020c00 	.word	0x44020c00

08001368 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001368:	b480      	push	{r7}
 800136a:	b087      	sub	sp, #28
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001372:	2300      	movs	r3, #0
 8001374:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001376:	e142      	b.n	80015fe <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	2101      	movs	r1, #1
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	fa01 f303 	lsl.w	r3, r1, r3
 8001384:	4013      	ands	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	f000 8134 	beq.w	80015f8 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b02      	cmp	r3, #2
 8001396:	d003      	beq.n	80013a0 <HAL_GPIO_Init+0x38>
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	2b12      	cmp	r3, #18
 800139e:	d125      	bne.n	80013ec <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	08da      	lsrs	r2, r3, #3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3208      	adds	r2, #8
 80013a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013ac:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	220f      	movs	r2, #15
 80013b8:	fa02 f303 	lsl.w	r3, r2, r3
 80013bc:	43db      	mvns	r3, r3
 80013be:	697a      	ldr	r2, [r7, #20]
 80013c0:	4013      	ands	r3, r2
 80013c2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	691b      	ldr	r3, [r3, #16]
 80013c8:	f003 020f 	and.w	r2, r3, #15
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	697a      	ldr	r2, [r7, #20]
 80013da:	4313      	orrs	r3, r2
 80013dc:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	08da      	lsrs	r2, r3, #3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3208      	adds	r2, #8
 80013e6:	6979      	ldr	r1, [r7, #20]
 80013e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	2203      	movs	r2, #3
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	43db      	mvns	r3, r3
 80013fe:	697a      	ldr	r2, [r7, #20]
 8001400:	4013      	ands	r3, r2
 8001402:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f003 0203 	and.w	r2, r3, #3
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	4313      	orrs	r3, r2
 8001418:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	697a      	ldr	r2, [r7, #20]
 800141e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d00b      	beq.n	8001440 <HAL_GPIO_Init+0xd8>
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b02      	cmp	r3, #2
 800142e:	d007      	beq.n	8001440 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001434:	2b11      	cmp	r3, #17
 8001436:	d003      	beq.n	8001440 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2b12      	cmp	r3, #18
 800143e:	d130      	bne.n	80014a2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	2203      	movs	r2, #3
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	43db      	mvns	r3, r3
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	4013      	ands	r3, r2
 8001456:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	68da      	ldr	r2, [r3, #12]
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	697a      	ldr	r2, [r7, #20]
 8001466:	4313      	orrs	r3, r2
 8001468:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	697a      	ldr	r2, [r7, #20]
 800146e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001476:	2201      	movs	r2, #1
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	43db      	mvns	r3, r3
 8001480:	697a      	ldr	r2, [r7, #20]
 8001482:	4013      	ands	r3, r2
 8001484:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	091b      	lsrs	r3, r3, #4
 800148c:	f003 0201 	and.w	r2, r3, #1
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	4313      	orrs	r3, r2
 800149a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	697a      	ldr	r2, [r7, #20]
 80014a0:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f003 0303 	and.w	r3, r3, #3
 80014aa:	2b03      	cmp	r3, #3
 80014ac:	d109      	bne.n	80014c2 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80014b6:	2b03      	cmp	r3, #3
 80014b8:	d11b      	bne.n	80014f2 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d017      	beq.n	80014f2 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	2203      	movs	r2, #3
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	43db      	mvns	r3, r3
 80014d4:	697a      	ldr	r2, [r7, #20]
 80014d6:	4013      	ands	r3, r2
 80014d8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	697a      	ldr	r2, [r7, #20]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	697a      	ldr	r2, [r7, #20]
 80014f0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d07c      	beq.n	80015f8 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80014fe:	4a47      	ldr	r2, [pc, #284]	@ (800161c <HAL_GPIO_Init+0x2b4>)
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	089b      	lsrs	r3, r3, #2
 8001504:	3318      	adds	r3, #24
 8001506:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800150a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	f003 0303 	and.w	r3, r3, #3
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	220f      	movs	r2, #15
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	43db      	mvns	r3, r3
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	4013      	ands	r3, r2
 8001520:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	0a9a      	lsrs	r2, r3, #10
 8001526:	4b3e      	ldr	r3, [pc, #248]	@ (8001620 <HAL_GPIO_Init+0x2b8>)
 8001528:	4013      	ands	r3, r2
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	f002 0203 	and.w	r2, r2, #3
 8001530:	00d2      	lsls	r2, r2, #3
 8001532:	4093      	lsls	r3, r2
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	4313      	orrs	r3, r2
 8001538:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800153a:	4938      	ldr	r1, [pc, #224]	@ (800161c <HAL_GPIO_Init+0x2b4>)
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	089b      	lsrs	r3, r3, #2
 8001540:	3318      	adds	r3, #24
 8001542:	697a      	ldr	r2, [r7, #20]
 8001544:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001548:	4b34      	ldr	r3, [pc, #208]	@ (800161c <HAL_GPIO_Init+0x2b4>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	43db      	mvns	r3, r3
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	4013      	ands	r3, r2
 8001556:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001560:	2b00      	cmp	r3, #0
 8001562:	d003      	beq.n	800156c <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	4313      	orrs	r3, r2
 800156a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800156c:	4a2b      	ldr	r2, [pc, #172]	@ (800161c <HAL_GPIO_Init+0x2b4>)
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001572:	4b2a      	ldr	r3, [pc, #168]	@ (800161c <HAL_GPIO_Init+0x2b4>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	43db      	mvns	r3, r3
 800157c:	697a      	ldr	r2, [r7, #20]
 800157e:	4013      	ands	r3, r2
 8001580:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d003      	beq.n	8001596 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	4313      	orrs	r3, r2
 8001594:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001596:	4a21      	ldr	r2, [pc, #132]	@ (800161c <HAL_GPIO_Init+0x2b4>)
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800159c:	4b1f      	ldr	r3, [pc, #124]	@ (800161c <HAL_GPIO_Init+0x2b4>)
 800159e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80015a2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	43db      	mvns	r3, r3
 80015a8:	697a      	ldr	r2, [r7, #20]
 80015aa:	4013      	ands	r3, r2
 80015ac:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d003      	beq.n	80015c2 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	4313      	orrs	r3, r2
 80015c0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80015c2:	4a16      	ldr	r2, [pc, #88]	@ (800161c <HAL_GPIO_Init+0x2b4>)
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80015ca:	4b14      	ldr	r3, [pc, #80]	@ (800161c <HAL_GPIO_Init+0x2b4>)
 80015cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015d0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	43db      	mvns	r3, r3
 80015d6:	697a      	ldr	r2, [r7, #20]
 80015d8:	4013      	ands	r3, r2
 80015da:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d003      	beq.n	80015f0 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 80015e8:	697a      	ldr	r2, [r7, #20]
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80015f0:	4a0a      	ldr	r2, [pc, #40]	@ (800161c <HAL_GPIO_Init+0x2b4>)
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	3301      	adds	r3, #1
 80015fc:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	fa22 f303 	lsr.w	r3, r2, r3
 8001608:	2b00      	cmp	r3, #0
 800160a:	f47f aeb5 	bne.w	8001378 <HAL_GPIO_Init+0x10>
  }
}
 800160e:	bf00      	nop
 8001610:	bf00      	nop
 8001612:	371c      	adds	r7, #28
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	44022000 	.word	0x44022000
 8001620:	002f7f7f 	.word	0x002f7f7f

08001624 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001628:	4b05      	ldr	r3, [pc, #20]	@ (8001640 <HAL_ICACHE_Enable+0x1c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a04      	ldr	r2, [pc, #16]	@ (8001640 <HAL_ICACHE_Enable+0x1c>)
 800162e:	f043 0301 	orr.w	r3, r3, #1
 8001632:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr
 8001640:	40030400 	.word	0x40030400

08001644 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b088      	sub	sp, #32
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d102      	bne.n	8001658 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	f000 bc28 	b.w	8001ea8 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001658:	4b94      	ldr	r3, [pc, #592]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 800165a:	69db      	ldr	r3, [r3, #28]
 800165c:	f003 0318 	and.w	r3, r3, #24
 8001660:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001662:	4b92      	ldr	r3, [pc, #584]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001666:	f003 0303 	and.w	r3, r3, #3
 800166a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0310 	and.w	r3, r3, #16
 8001674:	2b00      	cmp	r3, #0
 8001676:	d05b      	beq.n	8001730 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	2b08      	cmp	r3, #8
 800167c:	d005      	beq.n	800168a <HAL_RCC_OscConfig+0x46>
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	2b18      	cmp	r3, #24
 8001682:	d114      	bne.n	80016ae <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d111      	bne.n	80016ae <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d102      	bne.n	8001698 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	f000 bc08 	b.w	8001ea8 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001698:	4b84      	ldr	r3, [pc, #528]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6a1b      	ldr	r3, [r3, #32]
 80016a4:	041b      	lsls	r3, r3, #16
 80016a6:	4981      	ldr	r1, [pc, #516]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80016a8:	4313      	orrs	r3, r2
 80016aa:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80016ac:	e040      	b.n	8001730 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d023      	beq.n	80016fe <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80016b6:	4b7d      	ldr	r3, [pc, #500]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a7c      	ldr	r2, [pc, #496]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80016bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c2:	f7ff fcbd 	bl	8001040 <HAL_GetTick>
 80016c6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80016ca:	f7ff fcb9 	bl	8001040 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e3e5      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80016dc:	4b73      	ldr	r3, [pc, #460]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d0f0      	beq.n	80016ca <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80016e8:	4b70      	ldr	r3, [pc, #448]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6a1b      	ldr	r3, [r3, #32]
 80016f4:	041b      	lsls	r3, r3, #16
 80016f6:	496d      	ldr	r1, [pc, #436]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80016f8:	4313      	orrs	r3, r2
 80016fa:	618b      	str	r3, [r1, #24]
 80016fc:	e018      	b.n	8001730 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80016fe:	4b6b      	ldr	r3, [pc, #428]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a6a      	ldr	r2, [pc, #424]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001708:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800170a:	f7ff fc99 	bl	8001040 <HAL_GetTick>
 800170e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001710:	e008      	b.n	8001724 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001712:	f7ff fc95 	bl	8001040 <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e3c1      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001724:	4b61      	ldr	r3, [pc, #388]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800172c:	2b00      	cmp	r3, #0
 800172e:	d1f0      	bne.n	8001712 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0301 	and.w	r3, r3, #1
 8001738:	2b00      	cmp	r3, #0
 800173a:	f000 80a0 	beq.w	800187e <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	2b10      	cmp	r3, #16
 8001742:	d005      	beq.n	8001750 <HAL_RCC_OscConfig+0x10c>
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	2b18      	cmp	r3, #24
 8001748:	d109      	bne.n	800175e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	2b03      	cmp	r3, #3
 800174e:	d106      	bne.n	800175e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	f040 8092 	bne.w	800187e <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e3a4      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001766:	d106      	bne.n	8001776 <HAL_RCC_OscConfig+0x132>
 8001768:	4b50      	ldr	r3, [pc, #320]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a4f      	ldr	r2, [pc, #316]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 800176e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001772:	6013      	str	r3, [r2, #0]
 8001774:	e058      	b.n	8001828 <HAL_RCC_OscConfig+0x1e4>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d112      	bne.n	80017a4 <HAL_RCC_OscConfig+0x160>
 800177e:	4b4b      	ldr	r3, [pc, #300]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a4a      	ldr	r2, [pc, #296]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001784:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001788:	6013      	str	r3, [r2, #0]
 800178a:	4b48      	ldr	r3, [pc, #288]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a47      	ldr	r2, [pc, #284]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001790:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001794:	6013      	str	r3, [r2, #0]
 8001796:	4b45      	ldr	r3, [pc, #276]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a44      	ldr	r2, [pc, #272]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 800179c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017a0:	6013      	str	r3, [r2, #0]
 80017a2:	e041      	b.n	8001828 <HAL_RCC_OscConfig+0x1e4>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017ac:	d112      	bne.n	80017d4 <HAL_RCC_OscConfig+0x190>
 80017ae:	4b3f      	ldr	r3, [pc, #252]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a3e      	ldr	r2, [pc, #248]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017b8:	6013      	str	r3, [r2, #0]
 80017ba:	4b3c      	ldr	r3, [pc, #240]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a3b      	ldr	r2, [pc, #236]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017c0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	4b39      	ldr	r3, [pc, #228]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a38      	ldr	r2, [pc, #224]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d0:	6013      	str	r3, [r2, #0]
 80017d2:	e029      	b.n	8001828 <HAL_RCC_OscConfig+0x1e4>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80017dc:	d112      	bne.n	8001804 <HAL_RCC_OscConfig+0x1c0>
 80017de:	4b33      	ldr	r3, [pc, #204]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a32      	ldr	r2, [pc, #200]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	4b30      	ldr	r3, [pc, #192]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a2f      	ldr	r2, [pc, #188]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	4b2d      	ldr	r3, [pc, #180]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a2c      	ldr	r2, [pc, #176]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 80017fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001800:	6013      	str	r3, [r2, #0]
 8001802:	e011      	b.n	8001828 <HAL_RCC_OscConfig+0x1e4>
 8001804:	4b29      	ldr	r3, [pc, #164]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a28      	ldr	r2, [pc, #160]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 800180a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800180e:	6013      	str	r3, [r2, #0]
 8001810:	4b26      	ldr	r3, [pc, #152]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a25      	ldr	r2, [pc, #148]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001816:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800181a:	6013      	str	r3, [r2, #0]
 800181c:	4b23      	ldr	r3, [pc, #140]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a22      	ldr	r2, [pc, #136]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001822:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001826:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d013      	beq.n	8001858 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001830:	f7ff fc06 	bl	8001040 <HAL_GetTick>
 8001834:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001836:	e008      	b.n	800184a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001838:	f7ff fc02 	bl	8001040 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	2b64      	cmp	r3, #100	@ 0x64
 8001844:	d901      	bls.n	800184a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e32e      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800184a:	4b18      	ldr	r3, [pc, #96]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d0f0      	beq.n	8001838 <HAL_RCC_OscConfig+0x1f4>
 8001856:	e012      	b.n	800187e <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001858:	f7ff fbf2 	bl	8001040 <HAL_GetTick>
 800185c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800185e:	e008      	b.n	8001872 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001860:	f7ff fbee 	bl	8001040 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b64      	cmp	r3, #100	@ 0x64
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e31a      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001872:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <HAL_RCC_OscConfig+0x268>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1f0      	bne.n	8001860 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 809a 	beq.w	80019c0 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d005      	beq.n	800189e <HAL_RCC_OscConfig+0x25a>
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	2b18      	cmp	r3, #24
 8001896:	d149      	bne.n	800192c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d146      	bne.n	800192c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d104      	bne.n	80018b0 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e2fe      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
 80018aa:	bf00      	nop
 80018ac:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d11c      	bne.n	80018f0 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80018b6:	4b9a      	ldr	r3, [pc, #616]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0218 	and.w	r2, r3, #24
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	691b      	ldr	r3, [r3, #16]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d014      	beq.n	80018f0 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80018c6:	4b96      	ldr	r3, [pc, #600]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f023 0218 	bic.w	r2, r3, #24
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	4993      	ldr	r1, [pc, #588]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 80018d4:	4313      	orrs	r3, r2
 80018d6:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80018d8:	f000 fdd0 	bl	800247c <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80018dc:	4b91      	ldr	r3, [pc, #580]	@ (8001b24 <HAL_RCC_OscConfig+0x4e0>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff fb23 	bl	8000f2c <HAL_InitTick>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e2db      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f0:	f7ff fba6 	bl	8001040 <HAL_GetTick>
 80018f4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80018f8:	f7ff fba2 	bl	8001040 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b02      	cmp	r3, #2
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e2ce      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800190a:	4b85      	ldr	r3, [pc, #532]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d0f0      	beq.n	80018f8 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001916:	4b82      	ldr	r3, [pc, #520]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	695b      	ldr	r3, [r3, #20]
 8001922:	041b      	lsls	r3, r3, #16
 8001924:	497e      	ldr	r1, [pc, #504]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001926:	4313      	orrs	r3, r2
 8001928:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800192a:	e049      	b.n	80019c0 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d02c      	beq.n	800198e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001934:	4b7a      	ldr	r3, [pc, #488]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f023 0218 	bic.w	r2, r3, #24
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	4977      	ldr	r1, [pc, #476]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001942:	4313      	orrs	r3, r2
 8001944:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001946:	4b76      	ldr	r3, [pc, #472]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a75      	ldr	r2, [pc, #468]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 800194c:	f043 0301 	orr.w	r3, r3, #1
 8001950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001952:	f7ff fb75 	bl	8001040 <HAL_GetTick>
 8001956:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001958:	e008      	b.n	800196c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800195a:	f7ff fb71 	bl	8001040 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e29d      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800196c:	4b6c      	ldr	r3, [pc, #432]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d0f0      	beq.n	800195a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001978:	4b69      	ldr	r3, [pc, #420]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 800197a:	691b      	ldr	r3, [r3, #16]
 800197c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	695b      	ldr	r3, [r3, #20]
 8001984:	041b      	lsls	r3, r3, #16
 8001986:	4966      	ldr	r1, [pc, #408]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001988:	4313      	orrs	r3, r2
 800198a:	610b      	str	r3, [r1, #16]
 800198c:	e018      	b.n	80019c0 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800198e:	4b64      	ldr	r3, [pc, #400]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a63      	ldr	r2, [pc, #396]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001994:	f023 0301 	bic.w	r3, r3, #1
 8001998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800199a:	f7ff fb51 	bl	8001040 <HAL_GetTick>
 800199e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80019a2:	f7ff fb4d 	bl	8001040 <HAL_GetTick>
 80019a6:	4602      	mov	r2, r0
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e279      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019b4:	4b5a      	ldr	r3, [pc, #360]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0302 	and.w	r3, r3, #2
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d1f0      	bne.n	80019a2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0308 	and.w	r3, r3, #8
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d03c      	beq.n	8001a46 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d01c      	beq.n	8001a0e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019d4:	4b52      	ldr	r3, [pc, #328]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 80019d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019da:	4a51      	ldr	r2, [pc, #324]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 80019dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80019e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019e4:	f7ff fb2c 	bl	8001040 <HAL_GetTick>
 80019e8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80019ea:	e008      	b.n	80019fe <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80019ec:	f7ff fb28 	bl	8001040 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e254      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80019fe:	4b48      	ldr	r3, [pc, #288]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001a00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d0ef      	beq.n	80019ec <HAL_RCC_OscConfig+0x3a8>
 8001a0c:	e01b      	b.n	8001a46 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a0e:	4b44      	ldr	r3, [pc, #272]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001a10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a14:	4a42      	ldr	r2, [pc, #264]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001a16:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001a1a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a1e:	f7ff fb0f 	bl	8001040 <HAL_GetTick>
 8001a22:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001a26:	f7ff fb0b 	bl	8001040 <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e237      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001a38:	4b39      	ldr	r3, [pc, #228]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001a3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1ef      	bne.n	8001a26 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0304 	and.w	r3, r3, #4
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	f000 80d2 	beq.w	8001bf8 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001a54:	4b34      	ldr	r3, [pc, #208]	@ (8001b28 <HAL_RCC_OscConfig+0x4e4>)
 8001a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d118      	bne.n	8001a92 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001a60:	4b31      	ldr	r3, [pc, #196]	@ (8001b28 <HAL_RCC_OscConfig+0x4e4>)
 8001a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a64:	4a30      	ldr	r2, [pc, #192]	@ (8001b28 <HAL_RCC_OscConfig+0x4e4>)
 8001a66:	f043 0301 	orr.w	r3, r3, #1
 8001a6a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a6c:	f7ff fae8 	bl	8001040 <HAL_GetTick>
 8001a70:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001a72:	e008      	b.n	8001a86 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a74:	f7ff fae4 	bl	8001040 <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e210      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001a86:	4b28      	ldr	r3, [pc, #160]	@ (8001b28 <HAL_RCC_OscConfig+0x4e4>)
 8001a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d0f0      	beq.n	8001a74 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d108      	bne.n	8001aac <HAL_RCC_OscConfig+0x468>
 8001a9a:	4b21      	ldr	r3, [pc, #132]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001a9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001aa0:	4a1f      	ldr	r2, [pc, #124]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001aa2:	f043 0301 	orr.w	r3, r3, #1
 8001aa6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001aaa:	e074      	b.n	8001b96 <HAL_RCC_OscConfig+0x552>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d118      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x4a2>
 8001ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001ab6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001aba:	4a19      	ldr	r2, [pc, #100]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001abc:	f023 0301 	bic.w	r3, r3, #1
 8001ac0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ac4:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001ac6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001aca:	4a15      	ldr	r2, [pc, #84]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001acc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ad0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ad4:	4b12      	ldr	r3, [pc, #72]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001ad6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ada:	4a11      	ldr	r2, [pc, #68]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001adc:	f023 0304 	bic.w	r3, r3, #4
 8001ae0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ae4:	e057      	b.n	8001b96 <HAL_RCC_OscConfig+0x552>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	2b05      	cmp	r3, #5
 8001aec:	d11e      	bne.n	8001b2c <HAL_RCC_OscConfig+0x4e8>
 8001aee:	4b0c      	ldr	r3, [pc, #48]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001af0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001af4:	4a0a      	ldr	r2, [pc, #40]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001af6:	f043 0304 	orr.w	r3, r3, #4
 8001afa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001afe:	4b08      	ldr	r3, [pc, #32]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001b00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b04:	4a06      	ldr	r2, [pc, #24]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001b06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b0e:	4b04      	ldr	r3, [pc, #16]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001b10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b14:	4a02      	ldr	r2, [pc, #8]	@ (8001b20 <HAL_RCC_OscConfig+0x4dc>)
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b1e:	e03a      	b.n	8001b96 <HAL_RCC_OscConfig+0x552>
 8001b20:	44020c00 	.word	0x44020c00
 8001b24:	20000004 	.word	0x20000004
 8001b28:	44020800 	.word	0x44020800
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	2b85      	cmp	r3, #133	@ 0x85
 8001b32:	d118      	bne.n	8001b66 <HAL_RCC_OscConfig+0x522>
 8001b34:	4ba2      	ldr	r3, [pc, #648]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b3a:	4aa1      	ldr	r2, [pc, #644]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b3c:	f043 0304 	orr.w	r3, r3, #4
 8001b40:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b44:	4b9e      	ldr	r3, [pc, #632]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b4a:	4a9d      	ldr	r2, [pc, #628]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b50:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b54:	4b9a      	ldr	r3, [pc, #616]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b5a:	4a99      	ldr	r2, [pc, #612]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b64:	e017      	b.n	8001b96 <HAL_RCC_OscConfig+0x552>
 8001b66:	4b96      	ldr	r3, [pc, #600]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b6c:	4a94      	ldr	r2, [pc, #592]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b6e:	f023 0301 	bic.w	r3, r3, #1
 8001b72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b76:	4b92      	ldr	r3, [pc, #584]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b7c:	4a90      	ldr	r2, [pc, #576]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b7e:	f023 0304 	bic.w	r3, r3, #4
 8001b82:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b86:	4b8e      	ldr	r3, [pc, #568]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b8c:	4a8c      	ldr	r2, [pc, #560]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001b8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b92:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d016      	beq.n	8001bcc <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b9e:	f7ff fa4f 	bl	8001040 <HAL_GetTick>
 8001ba2:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ba4:	e00a      	b.n	8001bbc <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba6:	f7ff fa4b 	bl	8001040 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e175      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bbc:	4b80      	ldr	r3, [pc, #512]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001bbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d0ed      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x562>
 8001bca:	e015      	b.n	8001bf8 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bcc:	f7ff fa38 	bl	8001040 <HAL_GetTick>
 8001bd0:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bd2:	e00a      	b.n	8001bea <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bd4:	f7ff fa34 	bl	8001040 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e15e      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bea:	4b75      	ldr	r3, [pc, #468]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001bec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1ed      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0320 	and.w	r3, r3, #32
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d036      	beq.n	8001c72 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d019      	beq.n	8001c40 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c0c:	4b6c      	ldr	r3, [pc, #432]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a6b      	ldr	r2, [pc, #428]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001c12:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c18:	f7ff fa12 	bl	8001040 <HAL_GetTick>
 8001c1c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001c20:	f7ff fa0e 	bl	8001040 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e13a      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001c32:	4b63      	ldr	r3, [pc, #396]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0f0      	beq.n	8001c20 <HAL_RCC_OscConfig+0x5dc>
 8001c3e:	e018      	b.n	8001c72 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c40:	4b5f      	ldr	r3, [pc, #380]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a5e      	ldr	r2, [pc, #376]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001c46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c4c:	f7ff f9f8 	bl	8001040 <HAL_GetTick>
 8001c50:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001c54:	f7ff f9f4 	bl	8001040 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e120      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001c66:	4b56      	ldr	r3, [pc, #344]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1f0      	bne.n	8001c54 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f000 8115 	beq.w	8001ea6 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	2b18      	cmp	r3, #24
 8001c80:	f000 80af 	beq.w	8001de2 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	f040 8086 	bne.w	8001d9a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001c8e:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a4b      	ldr	r2, [pc, #300]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001c94:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c9a:	f7ff f9d1 	bl	8001040 <HAL_GetTick>
 8001c9e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001ca0:	e008      	b.n	8001cb4 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001ca2:	f7ff f9cd 	bl	8001040 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e0f9      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001cb4:	4b42      	ldr	r3, [pc, #264]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d1f0      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8001cc0:	4b3f      	ldr	r3, [pc, #252]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001cc8:	f023 0303 	bic.w	r3, r3, #3
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001cd4:	0212      	lsls	r2, r2, #8
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	4939      	ldr	r1, [pc, #228]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	628b      	str	r3, [r1, #40]	@ 0x28
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cec:	3b01      	subs	r3, #1
 8001cee:	025b      	lsls	r3, r3, #9
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	041b      	lsls	r3, r3, #16
 8001cfc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001d00:	431a      	orrs	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d06:	3b01      	subs	r3, #1
 8001d08:	061b      	lsls	r3, r3, #24
 8001d0a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001d0e:	492c      	ldr	r1, [pc, #176]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d10:	4313      	orrs	r3, r2
 8001d12:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001d14:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d18:	4a29      	ldr	r2, [pc, #164]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d1a:	f023 0310 	bic.w	r3, r3, #16
 8001d1e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d24:	4a26      	ldr	r2, [pc, #152]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d26:	00db      	lsls	r3, r3, #3
 8001d28:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001d2a:	4b25      	ldr	r3, [pc, #148]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d2e:	4a24      	ldr	r2, [pc, #144]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d30:	f043 0310 	orr.w	r3, r3, #16
 8001d34:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001d36:	4b22      	ldr	r3, [pc, #136]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d3a:	f023 020c 	bic.w	r2, r3, #12
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d42:	491f      	ldr	r1, [pc, #124]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d44:	4313      	orrs	r3, r2
 8001d46:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001d48:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4c:	f023 0220 	bic.w	r2, r3, #32
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d54:	491a      	ldr	r1, [pc, #104]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d56:	4313      	orrs	r3, r2
 8001d58:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001d5a:	4b19      	ldr	r3, [pc, #100]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5e:	4a18      	ldr	r2, [pc, #96]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d64:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001d66:	4b16      	ldr	r3, [pc, #88]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a15      	ldr	r2, [pc, #84]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d6c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d72:	f7ff f965 	bl	8001040 <HAL_GetTick>
 8001d76:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001d78:	e008      	b.n	8001d8c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001d7a:	f7ff f961 	bl	8001040 <HAL_GetTick>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d901      	bls.n	8001d8c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e08d      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d0f0      	beq.n	8001d7a <HAL_RCC_OscConfig+0x736>
 8001d98:	e085      	b.n	8001ea6 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001d9a:	4b09      	ldr	r3, [pc, #36]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a08      	ldr	r2, [pc, #32]	@ (8001dc0 <HAL_RCC_OscConfig+0x77c>)
 8001da0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001da4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da6:	f7ff f94b 	bl	8001040 <HAL_GetTick>
 8001daa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001dac:	e00a      	b.n	8001dc4 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001dae:	f7ff f947 	bl	8001040 <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d903      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e073      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
 8001dc0:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001dc4:	4b3a      	ldr	r3, [pc, #232]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d1ee      	bne.n	8001dae <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001dd0:	4b37      	ldr	r3, [pc, #220]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd4:	4a36      	ldr	r2, [pc, #216]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001dd6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001dda:	f023 0303 	bic.w	r3, r3, #3
 8001dde:	6293      	str	r3, [r2, #40]	@ 0x28
 8001de0:	e061      	b.n	8001ea6 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001de2:	4b33      	ldr	r3, [pc, #204]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001de8:	4b31      	ldr	r3, [pc, #196]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dec:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d031      	beq.n	8001e5a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	f003 0203 	and.w	r2, r3, #3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d12a      	bne.n	8001e5a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	0a1b      	lsrs	r3, r3, #8
 8001e08:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d122      	bne.n	8001e5a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e1e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d11a      	bne.n	8001e5a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	0a5b      	lsrs	r3, r3, #9
 8001e28:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e30:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d111      	bne.n	8001e5a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	0c1b      	lsrs	r3, r3, #16
 8001e3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e42:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d108      	bne.n	8001e5a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	0e1b      	lsrs	r3, r3, #24
 8001e4c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e54:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d001      	beq.n	8001e5e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e024      	b.n	8001ea8 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001e5e:	4b14      	ldr	r3, [pc, #80]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e62:	08db      	lsrs	r3, r3, #3
 8001e64:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d01a      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001e70:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e74:	4a0e      	ldr	r2, [pc, #56]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001e76:	f023 0310 	bic.w	r3, r3, #16
 8001e7a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7c:	f7ff f8e0 	bl	8001040 <HAL_GetTick>
 8001e80:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8001e82:	bf00      	nop
 8001e84:	f7ff f8dc 	bl	8001040 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d0f9      	beq.n	8001e84 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e94:	4a06      	ldr	r2, [pc, #24]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001e9a:	4b05      	ldr	r3, [pc, #20]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9e:	4a04      	ldr	r2, [pc, #16]	@ (8001eb0 <HAL_RCC_OscConfig+0x86c>)
 8001ea0:	f043 0310 	orr.w	r3, r3, #16
 8001ea4:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3720      	adds	r7, #32
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	44020c00 	.word	0x44020c00

08001eb4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d101      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e19e      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ec8:	4b83      	ldr	r3, [pc, #524]	@ (80020d8 <HAL_RCC_ClockConfig+0x224>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 030f 	and.w	r3, r3, #15
 8001ed0:	683a      	ldr	r2, [r7, #0]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d910      	bls.n	8001ef8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ed6:	4b80      	ldr	r3, [pc, #512]	@ (80020d8 <HAL_RCC_ClockConfig+0x224>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f023 020f 	bic.w	r2, r3, #15
 8001ede:	497e      	ldr	r1, [pc, #504]	@ (80020d8 <HAL_RCC_ClockConfig+0x224>)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ee6:	4b7c      	ldr	r3, [pc, #496]	@ (80020d8 <HAL_RCC_ClockConfig+0x224>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d001      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e186      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0310 	and.w	r3, r3, #16
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d012      	beq.n	8001f2a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	695a      	ldr	r2, [r3, #20]
 8001f08:	4b74      	ldr	r3, [pc, #464]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001f0a:	6a1b      	ldr	r3, [r3, #32]
 8001f0c:	0a1b      	lsrs	r3, r3, #8
 8001f0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d909      	bls.n	8001f2a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8001f16:	4b71      	ldr	r3, [pc, #452]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	021b      	lsls	r3, r3, #8
 8001f24:	496d      	ldr	r1, [pc, #436]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001f26:	4313      	orrs	r3, r2
 8001f28:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0308 	and.w	r3, r3, #8
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d012      	beq.n	8001f5c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	691a      	ldr	r2, [r3, #16]
 8001f3a:	4b68      	ldr	r3, [pc, #416]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001f3c:	6a1b      	ldr	r3, [r3, #32]
 8001f3e:	091b      	lsrs	r3, r3, #4
 8001f40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d909      	bls.n	8001f5c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8001f48:	4b64      	ldr	r3, [pc, #400]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	691b      	ldr	r3, [r3, #16]
 8001f54:	011b      	lsls	r3, r3, #4
 8001f56:	4961      	ldr	r1, [pc, #388]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d010      	beq.n	8001f8a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68da      	ldr	r2, [r3, #12]
 8001f6c:	4b5b      	ldr	r3, [pc, #364]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001f6e:	6a1b      	ldr	r3, [r3, #32]
 8001f70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d908      	bls.n	8001f8a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8001f78:	4b58      	ldr	r3, [pc, #352]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001f7a:	6a1b      	ldr	r3, [r3, #32]
 8001f7c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	4955      	ldr	r1, [pc, #340]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d010      	beq.n	8001fb8 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689a      	ldr	r2, [r3, #8]
 8001f9a:	4b50      	ldr	r3, [pc, #320]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d908      	bls.n	8001fb8 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8001fa6:	4b4d      	ldr	r3, [pc, #308]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001fa8:	6a1b      	ldr	r3, [r3, #32]
 8001faa:	f023 020f 	bic.w	r2, r3, #15
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	494a      	ldr	r1, [pc, #296]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0301 	and.w	r3, r3, #1
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f000 8093 	beq.w	80020ec <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b03      	cmp	r3, #3
 8001fcc:	d107      	bne.n	8001fde <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001fce:	4b43      	ldr	r3, [pc, #268]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d121      	bne.n	800201e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e113      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d107      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fe6:	4b3d      	ldr	r3, [pc, #244]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d115      	bne.n	800201e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e107      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d107      	bne.n	800200e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001ffe:	4b37      	ldr	r3, [pc, #220]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002006:	2b00      	cmp	r3, #0
 8002008:	d109      	bne.n	800201e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e0fb      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800200e:	4b33      	ldr	r3, [pc, #204]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d101      	bne.n	800201e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e0f3      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800201e:	4b2f      	ldr	r3, [pc, #188]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	f023 0203 	bic.w	r2, r3, #3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	492c      	ldr	r1, [pc, #176]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 800202c:	4313      	orrs	r3, r2
 800202e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002030:	f7ff f806 	bl	8001040 <HAL_GetTick>
 8002034:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	2b03      	cmp	r3, #3
 800203c:	d112      	bne.n	8002064 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800203e:	e00a      	b.n	8002056 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002040:	f7fe fffe 	bl	8001040 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800204e:	4293      	cmp	r3, r2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e0d7      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002056:	4b21      	ldr	r3, [pc, #132]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	f003 0318 	and.w	r3, r3, #24
 800205e:	2b18      	cmp	r3, #24
 8002060:	d1ee      	bne.n	8002040 <HAL_RCC_ClockConfig+0x18c>
 8002062:	e043      	b.n	80020ec <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b02      	cmp	r3, #2
 800206a:	d112      	bne.n	8002092 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800206c:	e00a      	b.n	8002084 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800206e:	f7fe ffe7 	bl	8001040 <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	f241 3288 	movw	r2, #5000	@ 0x1388
 800207c:	4293      	cmp	r3, r2
 800207e:	d901      	bls.n	8002084 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	e0c0      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002084:	4b15      	ldr	r3, [pc, #84]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 8002086:	69db      	ldr	r3, [r3, #28]
 8002088:	f003 0318 	and.w	r3, r3, #24
 800208c:	2b10      	cmp	r3, #16
 800208e:	d1ee      	bne.n	800206e <HAL_RCC_ClockConfig+0x1ba>
 8002090:	e02c      	b.n	80020ec <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	2b01      	cmp	r3, #1
 8002098:	d122      	bne.n	80020e0 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800209a:	e00a      	b.n	80020b2 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800209c:	f7fe ffd0 	bl	8001040 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e0a9      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80020b2:	4b0a      	ldr	r3, [pc, #40]	@ (80020dc <HAL_RCC_ClockConfig+0x228>)
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	f003 0318 	and.w	r3, r3, #24
 80020ba:	2b08      	cmp	r3, #8
 80020bc:	d1ee      	bne.n	800209c <HAL_RCC_ClockConfig+0x1e8>
 80020be:	e015      	b.n	80020ec <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80020c0:	f7fe ffbe 	bl	8001040 <HAL_GetTick>
 80020c4:	4602      	mov	r2, r0
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d906      	bls.n	80020e0 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e097      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
 80020d6:	bf00      	nop
 80020d8:	40022000 	.word	0x40022000
 80020dc:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80020e0:	4b4b      	ldr	r3, [pc, #300]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 80020e2:	69db      	ldr	r3, [r3, #28]
 80020e4:	f003 0318 	and.w	r3, r3, #24
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1e9      	bne.n	80020c0 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d010      	beq.n	800211a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	4b44      	ldr	r3, [pc, #272]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	f003 030f 	and.w	r3, r3, #15
 8002104:	429a      	cmp	r2, r3
 8002106:	d208      	bcs.n	800211a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002108:	4b41      	ldr	r3, [pc, #260]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	f023 020f 	bic.w	r2, r3, #15
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	493e      	ldr	r1, [pc, #248]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 8002116:	4313      	orrs	r3, r2
 8002118:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800211a:	4b3e      	ldr	r3, [pc, #248]	@ (8002214 <HAL_RCC_ClockConfig+0x360>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 030f 	and.w	r3, r3, #15
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	429a      	cmp	r2, r3
 8002126:	d210      	bcs.n	800214a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002128:	4b3a      	ldr	r3, [pc, #232]	@ (8002214 <HAL_RCC_ClockConfig+0x360>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f023 020f 	bic.w	r2, r3, #15
 8002130:	4938      	ldr	r1, [pc, #224]	@ (8002214 <HAL_RCC_ClockConfig+0x360>)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	4313      	orrs	r3, r2
 8002136:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002138:	4b36      	ldr	r3, [pc, #216]	@ (8002214 <HAL_RCC_ClockConfig+0x360>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 030f 	and.w	r3, r3, #15
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	d001      	beq.n	800214a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e05d      	b.n	8002206 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0304 	and.w	r3, r3, #4
 8002152:	2b00      	cmp	r3, #0
 8002154:	d010      	beq.n	8002178 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68da      	ldr	r2, [r3, #12]
 800215a:	4b2d      	ldr	r3, [pc, #180]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 800215c:	6a1b      	ldr	r3, [r3, #32]
 800215e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002162:	429a      	cmp	r2, r3
 8002164:	d208      	bcs.n	8002178 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002166:	4b2a      	ldr	r3, [pc, #168]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 8002168:	6a1b      	ldr	r3, [r3, #32]
 800216a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	4927      	ldr	r1, [pc, #156]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 8002174:	4313      	orrs	r3, r2
 8002176:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0308 	and.w	r3, r3, #8
 8002180:	2b00      	cmp	r3, #0
 8002182:	d012      	beq.n	80021aa <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	691a      	ldr	r2, [r3, #16]
 8002188:	4b21      	ldr	r3, [pc, #132]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	091b      	lsrs	r3, r3, #4
 800218e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002192:	429a      	cmp	r2, r3
 8002194:	d209      	bcs.n	80021aa <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002196:	4b1e      	ldr	r3, [pc, #120]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	011b      	lsls	r3, r3, #4
 80021a4:	491a      	ldr	r1, [pc, #104]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0310 	and.w	r3, r3, #16
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d012      	beq.n	80021dc <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	695a      	ldr	r2, [r3, #20]
 80021ba:	4b15      	ldr	r3, [pc, #84]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	0a1b      	lsrs	r3, r3, #8
 80021c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d209      	bcs.n	80021dc <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80021c8:	4b11      	ldr	r3, [pc, #68]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	695b      	ldr	r3, [r3, #20]
 80021d4:	021b      	lsls	r3, r3, #8
 80021d6:	490e      	ldr	r1, [pc, #56]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 80021d8:	4313      	orrs	r3, r2
 80021da:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80021dc:	f000 f822 	bl	8002224 <HAL_RCC_GetSysClockFreq>
 80021e0:	4602      	mov	r2, r0
 80021e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002210 <HAL_RCC_ClockConfig+0x35c>)
 80021e4:	6a1b      	ldr	r3, [r3, #32]
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	490b      	ldr	r1, [pc, #44]	@ (8002218 <HAL_RCC_ClockConfig+0x364>)
 80021ec:	5ccb      	ldrb	r3, [r1, r3]
 80021ee:	fa22 f303 	lsr.w	r3, r2, r3
 80021f2:	4a0a      	ldr	r2, [pc, #40]	@ (800221c <HAL_RCC_ClockConfig+0x368>)
 80021f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80021f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002220 <HAL_RCC_ClockConfig+0x36c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7fe fe96 	bl	8000f2c <HAL_InitTick>
 8002200:	4603      	mov	r3, r0
 8002202:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002204:	7afb      	ldrb	r3, [r7, #11]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	44020c00 	.word	0x44020c00
 8002214:	40022000 	.word	0x40022000
 8002218:	0800bcb8 	.word	0x0800bcb8
 800221c:	20000000 	.word	0x20000000
 8002220:	20000004 	.word	0x20000004

08002224 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002224:	b480      	push	{r7}
 8002226:	b089      	sub	sp, #36	@ 0x24
 8002228:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800222a:	4b8c      	ldr	r3, [pc, #560]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	f003 0318 	and.w	r3, r3, #24
 8002232:	2b08      	cmp	r3, #8
 8002234:	d102      	bne.n	800223c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002236:	4b8a      	ldr	r3, [pc, #552]	@ (8002460 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002238:	61fb      	str	r3, [r7, #28]
 800223a:	e107      	b.n	800244c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800223c:	4b87      	ldr	r3, [pc, #540]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 800223e:	69db      	ldr	r3, [r3, #28]
 8002240:	f003 0318 	and.w	r3, r3, #24
 8002244:	2b00      	cmp	r3, #0
 8002246:	d112      	bne.n	800226e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002248:	4b84      	ldr	r3, [pc, #528]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0320 	and.w	r3, r3, #32
 8002250:	2b00      	cmp	r3, #0
 8002252:	d009      	beq.n	8002268 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002254:	4b81      	ldr	r3, [pc, #516]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	08db      	lsrs	r3, r3, #3
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	4a81      	ldr	r2, [pc, #516]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x240>)
 8002260:	fa22 f303 	lsr.w	r3, r2, r3
 8002264:	61fb      	str	r3, [r7, #28]
 8002266:	e0f1      	b.n	800244c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002268:	4b7e      	ldr	r3, [pc, #504]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x240>)
 800226a:	61fb      	str	r3, [r7, #28]
 800226c:	e0ee      	b.n	800244c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800226e:	4b7b      	ldr	r3, [pc, #492]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	f003 0318 	and.w	r3, r3, #24
 8002276:	2b10      	cmp	r3, #16
 8002278:	d102      	bne.n	8002280 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800227a:	4b7b      	ldr	r3, [pc, #492]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x244>)
 800227c:	61fb      	str	r3, [r7, #28]
 800227e:	e0e5      	b.n	800244c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002280:	4b76      	ldr	r3, [pc, #472]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 8002282:	69db      	ldr	r3, [r3, #28]
 8002284:	f003 0318 	and.w	r3, r3, #24
 8002288:	2b18      	cmp	r3, #24
 800228a:	f040 80dd 	bne.w	8002448 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800228e:	4b73      	ldr	r3, [pc, #460]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 8002290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002292:	f003 0303 	and.w	r3, r3, #3
 8002296:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002298:	4b70      	ldr	r3, [pc, #448]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 800229a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800229c:	0a1b      	lsrs	r3, r3, #8
 800229e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022a2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80022a4:	4b6d      	ldr	r3, [pc, #436]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 80022a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a8:	091b      	lsrs	r3, r3, #4
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80022b0:	4b6a      	ldr	r3, [pc, #424]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 80022b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80022b4:	08db      	lsrs	r3, r3, #3
 80022b6:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	fb02 f303 	mul.w	r3, r2, r3
 80022c0:	ee07 3a90 	vmov	s15, r3
 80022c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022c8:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f000 80b7 	beq.w	8002442 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d003      	beq.n	80022e2 <HAL_RCC_GetSysClockFreq+0xbe>
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d056      	beq.n	800238e <HAL_RCC_GetSysClockFreq+0x16a>
 80022e0:	e077      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80022e2:	4b5e      	ldr	r3, [pc, #376]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0320 	and.w	r3, r3, #32
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d02d      	beq.n	800234a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80022ee:	4b5b      	ldr	r3, [pc, #364]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	08db      	lsrs	r3, r3, #3
 80022f4:	f003 0303 	and.w	r3, r3, #3
 80022f8:	4a5a      	ldr	r2, [pc, #360]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x240>)
 80022fa:	fa22 f303 	lsr.w	r3, r2, r3
 80022fe:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	ee07 3a90 	vmov	s15, r3
 8002306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	ee07 3a90 	vmov	s15, r3
 8002310:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002314:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002318:	4b50      	ldr	r3, [pc, #320]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 800231a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800231c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002320:	ee07 3a90 	vmov	s15, r3
 8002324:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002328:	ed97 6a02 	vldr	s12, [r7, #8]
 800232c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 800246c <HAL_RCC_GetSysClockFreq+0x248>
 8002330:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002334:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002338:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800233c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002340:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002344:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002348:	e065      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	ee07 3a90 	vmov	s15, r3
 8002350:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002354:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002470 <HAL_RCC_GetSysClockFreq+0x24c>
 8002358:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800235c:	4b3f      	ldr	r3, [pc, #252]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 800235e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002364:	ee07 3a90 	vmov	s15, r3
 8002368:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800236c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002370:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800246c <HAL_RCC_GetSysClockFreq+0x248>
 8002374:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002378:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800237c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002380:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002384:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002388:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800238c:	e043      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	ee07 3a90 	vmov	s15, r3
 8002394:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002398:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8002474 <HAL_RCC_GetSysClockFreq+0x250>
 800239c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023a0:	4b2e      	ldr	r3, [pc, #184]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 80023a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023a8:	ee07 3a90 	vmov	s15, r3
 80023ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80023b0:	ed97 6a02 	vldr	s12, [r7, #8]
 80023b4:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 800246c <HAL_RCC_GetSysClockFreq+0x248>
 80023b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80023bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80023c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80023c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80023c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023cc:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80023d0:	e021      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	ee07 3a90 	vmov	s15, r3
 80023d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023dc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002478 <HAL_RCC_GetSysClockFreq+0x254>
 80023e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023e4:	4b1d      	ldr	r3, [pc, #116]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 80023e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023ec:	ee07 3a90 	vmov	s15, r3
 80023f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80023f4:	ed97 6a02 	vldr	s12, [r7, #8]
 80023f8:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800246c <HAL_RCC_GetSysClockFreq+0x248>
 80023fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002400:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002404:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002408:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800240c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002410:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002414:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8002416:	4b11      	ldr	r3, [pc, #68]	@ (800245c <HAL_RCC_GetSysClockFreq+0x238>)
 8002418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800241a:	0a5b      	lsrs	r3, r3, #9
 800241c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002420:	3301      	adds	r3, #1
 8002422:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	ee07 3a90 	vmov	s15, r3
 800242a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800242e:	edd7 6a06 	vldr	s13, [r7, #24]
 8002432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800243a:	ee17 3a90 	vmov	r3, s15
 800243e:	61fb      	str	r3, [r7, #28]
 8002440:	e004      	b.n	800244c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002442:	2300      	movs	r3, #0
 8002444:	61fb      	str	r3, [r7, #28]
 8002446:	e001      	b.n	800244c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8002448:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x240>)
 800244a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800244c:	69fb      	ldr	r3, [r7, #28]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3724      	adds	r7, #36	@ 0x24
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	44020c00 	.word	0x44020c00
 8002460:	003d0900 	.word	0x003d0900
 8002464:	03d09000 	.word	0x03d09000
 8002468:	017d7840 	.word	0x017d7840
 800246c:	46000000 	.word	0x46000000
 8002470:	4c742400 	.word	0x4c742400
 8002474:	4bbebc20 	.word	0x4bbebc20
 8002478:	4a742400 	.word	0x4a742400

0800247c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002480:	f7ff fed0 	bl	8002224 <HAL_RCC_GetSysClockFreq>
 8002484:	4602      	mov	r2, r0
 8002486:	4b08      	ldr	r3, [pc, #32]	@ (80024a8 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002488:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800248a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800248e:	4907      	ldr	r1, [pc, #28]	@ (80024ac <HAL_RCC_GetHCLKFreq+0x30>)
 8002490:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002492:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002496:	fa22 f303 	lsr.w	r3, r2, r3
 800249a:	4a05      	ldr	r2, [pc, #20]	@ (80024b0 <HAL_RCC_GetHCLKFreq+0x34>)
 800249c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800249e:	4b04      	ldr	r3, [pc, #16]	@ (80024b0 <HAL_RCC_GetHCLKFreq+0x34>)
 80024a0:	681b      	ldr	r3, [r3, #0]
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	44020c00 	.word	0x44020c00
 80024ac:	0800bcb8 	.word	0x0800bcb8
 80024b0:	20000000 	.word	0x20000000

080024b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80024b8:	f7ff ffe0 	bl	800247c <HAL_RCC_GetHCLKFreq>
 80024bc:	4602      	mov	r2, r0
 80024be:	4b06      	ldr	r3, [pc, #24]	@ (80024d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	091b      	lsrs	r3, r3, #4
 80024c4:	f003 0307 	and.w	r3, r3, #7
 80024c8:	4904      	ldr	r1, [pc, #16]	@ (80024dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80024ca:	5ccb      	ldrb	r3, [r1, r3]
 80024cc:	f003 031f 	and.w	r3, r3, #31
 80024d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	44020c00 	.word	0x44020c00
 80024dc:	0800bcc8 	.word	0x0800bcc8

080024e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80024e4:	f7ff ffca 	bl	800247c <HAL_RCC_GetHCLKFreq>
 80024e8:	4602      	mov	r2, r0
 80024ea:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024ec:	6a1b      	ldr	r3, [r3, #32]
 80024ee:	0a1b      	lsrs	r3, r3, #8
 80024f0:	f003 0307 	and.w	r3, r3, #7
 80024f4:	4904      	ldr	r1, [pc, #16]	@ (8002508 <HAL_RCC_GetPCLK2Freq+0x28>)
 80024f6:	5ccb      	ldrb	r3, [r1, r3]
 80024f8:	f003 031f 	and.w	r3, r3, #31
 80024fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002500:	4618      	mov	r0, r3
 8002502:	bd80      	pop	{r7, pc}
 8002504:	44020c00 	.word	0x44020c00
 8002508:	0800bcc8 	.word	0x0800bcc8

0800250c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8002510:	f7ff ffb4 	bl	800247c <HAL_RCC_GetHCLKFreq>
 8002514:	4602      	mov	r2, r0
 8002516:	4b06      	ldr	r3, [pc, #24]	@ (8002530 <HAL_RCC_GetPCLK3Freq+0x24>)
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	0b1b      	lsrs	r3, r3, #12
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	4904      	ldr	r1, [pc, #16]	@ (8002534 <HAL_RCC_GetPCLK3Freq+0x28>)
 8002522:	5ccb      	ldrb	r3, [r1, r3]
 8002524:	f003 031f 	and.w	r3, r3, #31
 8002528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800252c:	4618      	mov	r0, r3
 800252e:	bd80      	pop	{r7, pc}
 8002530:	44020c00 	.word	0x44020c00
 8002534:	0800bcc8 	.word	0x0800bcc8

08002538 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002538:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800253c:	b0d8      	sub	sp, #352	@ 0x160
 800253e:	af00      	add	r7, sp, #0
 8002540:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002544:	2300      	movs	r3, #0
 8002546:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800254a:	2300      	movs	r3, #0
 800254c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002550:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002558:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800255c:	2500      	movs	r5, #0
 800255e:	ea54 0305 	orrs.w	r3, r4, r5
 8002562:	d00b      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8002564:	4bcd      	ldr	r3, [pc, #820]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002566:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800256a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800256e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002574:	4ac9      	ldr	r2, [pc, #804]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002576:	430b      	orrs	r3, r1
 8002578:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800257c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002584:	f002 0801 	and.w	r8, r2, #1
 8002588:	f04f 0900 	mov.w	r9, #0
 800258c:	ea58 0309 	orrs.w	r3, r8, r9
 8002590:	d042      	beq.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8002592:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002598:	2b05      	cmp	r3, #5
 800259a:	d823      	bhi.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0xac>
 800259c:	a201      	add	r2, pc, #4	@ (adr r2, 80025a4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800259e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a2:	bf00      	nop
 80025a4:	080025ed 	.word	0x080025ed
 80025a8:	080025bd 	.word	0x080025bd
 80025ac:	080025d1 	.word	0x080025d1
 80025b0:	080025ed 	.word	0x080025ed
 80025b4:	080025ed 	.word	0x080025ed
 80025b8:	080025ed 	.word	0x080025ed
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80025bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80025c0:	3308      	adds	r3, #8
 80025c2:	4618      	mov	r0, r3
 80025c4:	f004 fee0 	bl	8007388 <RCCEx_PLL2_Config>
 80025c8:	4603      	mov	r3, r0
 80025ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80025ce:	e00e      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80025d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80025d4:	3330      	adds	r3, #48	@ 0x30
 80025d6:	4618      	mov	r0, r3
 80025d8:	f004 ff6e 	bl	80074b8 <RCCEx_PLL3_Config>
 80025dc:	4603      	mov	r3, r0
 80025de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80025e2:	e004      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80025ea:	e000      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80025ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80025ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d10c      	bne.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80025f6:	4ba9      	ldr	r3, [pc, #676]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80025f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80025fc:	f023 0107 	bic.w	r1, r3, #7
 8002600:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002604:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002606:	4aa5      	ldr	r2, [pc, #660]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002608:	430b      	orrs	r3, r1
 800260a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800260e:	e003      	b.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002610:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002614:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002618:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800261c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002620:	f002 0a02 	and.w	sl, r2, #2
 8002624:	f04f 0b00 	mov.w	fp, #0
 8002628:	ea5a 030b 	orrs.w	r3, sl, fp
 800262c:	f000 8088 	beq.w	8002740 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8002630:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002634:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002636:	2b28      	cmp	r3, #40	@ 0x28
 8002638:	d868      	bhi.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800263a:	a201      	add	r2, pc, #4	@ (adr r2, 8002640 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800263c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002640:	08002715 	.word	0x08002715
 8002644:	0800270d 	.word	0x0800270d
 8002648:	0800270d 	.word	0x0800270d
 800264c:	0800270d 	.word	0x0800270d
 8002650:	0800270d 	.word	0x0800270d
 8002654:	0800270d 	.word	0x0800270d
 8002658:	0800270d 	.word	0x0800270d
 800265c:	0800270d 	.word	0x0800270d
 8002660:	080026e5 	.word	0x080026e5
 8002664:	0800270d 	.word	0x0800270d
 8002668:	0800270d 	.word	0x0800270d
 800266c:	0800270d 	.word	0x0800270d
 8002670:	0800270d 	.word	0x0800270d
 8002674:	0800270d 	.word	0x0800270d
 8002678:	0800270d 	.word	0x0800270d
 800267c:	0800270d 	.word	0x0800270d
 8002680:	080026f9 	.word	0x080026f9
 8002684:	0800270d 	.word	0x0800270d
 8002688:	0800270d 	.word	0x0800270d
 800268c:	0800270d 	.word	0x0800270d
 8002690:	0800270d 	.word	0x0800270d
 8002694:	0800270d 	.word	0x0800270d
 8002698:	0800270d 	.word	0x0800270d
 800269c:	0800270d 	.word	0x0800270d
 80026a0:	08002715 	.word	0x08002715
 80026a4:	0800270d 	.word	0x0800270d
 80026a8:	0800270d 	.word	0x0800270d
 80026ac:	0800270d 	.word	0x0800270d
 80026b0:	0800270d 	.word	0x0800270d
 80026b4:	0800270d 	.word	0x0800270d
 80026b8:	0800270d 	.word	0x0800270d
 80026bc:	0800270d 	.word	0x0800270d
 80026c0:	08002715 	.word	0x08002715
 80026c4:	0800270d 	.word	0x0800270d
 80026c8:	0800270d 	.word	0x0800270d
 80026cc:	0800270d 	.word	0x0800270d
 80026d0:	0800270d 	.word	0x0800270d
 80026d4:	0800270d 	.word	0x0800270d
 80026d8:	0800270d 	.word	0x0800270d
 80026dc:	0800270d 	.word	0x0800270d
 80026e0:	08002715 	.word	0x08002715
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80026e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80026e8:	3308      	adds	r3, #8
 80026ea:	4618      	mov	r0, r3
 80026ec:	f004 fe4c 	bl	8007388 <RCCEx_PLL2_Config>
 80026f0:	4603      	mov	r3, r0
 80026f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80026f6:	e00e      	b.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80026f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80026fc:	3330      	adds	r3, #48	@ 0x30
 80026fe:	4618      	mov	r0, r3
 8002700:	f004 feda 	bl	80074b8 <RCCEx_PLL3_Config>
 8002704:	4603      	mov	r3, r0
 8002706:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800270a:	e004      	b.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002712:	e000      	b.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8002714:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002716:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10c      	bne.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800271e:	4b5f      	ldr	r3, [pc, #380]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002720:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002724:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002728:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800272c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800272e:	4a5b      	ldr	r2, [pc, #364]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002730:	430b      	orrs	r3, r1
 8002732:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002736:	e003      	b.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002738:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800273c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002740:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002748:	f002 0304 	and.w	r3, r2, #4
 800274c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8002750:	2300      	movs	r3, #0
 8002752:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8002756:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 800275a:	460b      	mov	r3, r1
 800275c:	4313      	orrs	r3, r2
 800275e:	d04e      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8002760:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002764:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002766:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800276a:	d02c      	beq.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 800276c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002770:	d825      	bhi.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002772:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002776:	d028      	beq.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002778:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800277c:	d81f      	bhi.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x286>
 800277e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002780:	d025      	beq.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x296>
 8002782:	2bc0      	cmp	r3, #192	@ 0xc0
 8002784:	d81b      	bhi.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002786:	2b80      	cmp	r3, #128	@ 0x80
 8002788:	d00f      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x272>
 800278a:	2b80      	cmp	r3, #128	@ 0x80
 800278c:	d817      	bhi.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x286>
 800278e:	2b00      	cmp	r3, #0
 8002790:	d01f      	beq.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8002792:	2b40      	cmp	r3, #64	@ 0x40
 8002794:	d113      	bne.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002796:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800279a:	3308      	adds	r3, #8
 800279c:	4618      	mov	r0, r3
 800279e:	f004 fdf3 	bl	8007388 <RCCEx_PLL2_Config>
 80027a2:	4603      	mov	r3, r0
 80027a4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 80027a8:	e014      	b.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80027aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80027ae:	3330      	adds	r3, #48	@ 0x30
 80027b0:	4618      	mov	r0, r3
 80027b2:	f004 fe81 	bl	80074b8 <RCCEx_PLL3_Config>
 80027b6:	4603      	mov	r3, r0
 80027b8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 80027bc:	e00a      	b.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80027c4:	e006      	b.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80027c6:	bf00      	nop
 80027c8:	e004      	b.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80027ca:	bf00      	nop
 80027cc:	e002      	b.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80027ce:	bf00      	nop
 80027d0:	e000      	b.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80027d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027d4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d10c      	bne.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80027dc:	4b2f      	ldr	r3, [pc, #188]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80027de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80027e2:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80027e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80027ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027ec:	4a2b      	ldr	r2, [pc, #172]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80027ee:	430b      	orrs	r3, r1
 80027f0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80027f4:	e003      	b.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80027fa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80027fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002806:	f002 0308 	and.w	r3, r2, #8
 800280a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800280e:	2300      	movs	r3, #0
 8002810:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002814:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8002818:	460b      	mov	r3, r1
 800281a:	4313      	orrs	r3, r2
 800281c:	d056      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800281e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002822:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002824:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002828:	d031      	beq.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x356>
 800282a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800282e:	d82a      	bhi.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002830:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002834:	d02d      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002836:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800283a:	d824      	bhi.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800283c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002840:	d029      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8002842:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002846:	d81e      	bhi.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002848:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800284c:	d011      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800284e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002852:	d818      	bhi.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002854:	2b00      	cmp	r3, #0
 8002856:	d023      	beq.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8002858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800285c:	d113      	bne.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800285e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002862:	3308      	adds	r3, #8
 8002864:	4618      	mov	r0, r3
 8002866:	f004 fd8f 	bl	8007388 <RCCEx_PLL2_Config>
 800286a:	4603      	mov	r3, r0
 800286c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8002870:	e017      	b.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002872:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002876:	3330      	adds	r3, #48	@ 0x30
 8002878:	4618      	mov	r0, r3
 800287a:	f004 fe1d 	bl	80074b8 <RCCEx_PLL3_Config>
 800287e:	4603      	mov	r3, r0
 8002880:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8002884:	e00d      	b.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800288c:	e009      	b.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800288e:	bf00      	nop
 8002890:	e007      	b.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002892:	bf00      	nop
 8002894:	e005      	b.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002896:	bf00      	nop
 8002898:	e003      	b.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800289a:	bf00      	nop
 800289c:	44020c00 	.word	0x44020c00
        break;
 80028a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10c      	bne.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80028aa:	4bbb      	ldr	r3, [pc, #748]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80028ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80028b0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80028b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80028ba:	4ab7      	ldr	r2, [pc, #732]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80028bc:	430b      	orrs	r3, r1
 80028be:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80028c2:	e003      	b.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028c4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80028c8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d4:	f002 0310 	and.w	r3, r2, #16
 80028d8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80028dc:	2300      	movs	r3, #0
 80028de:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80028e2:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 80028e6:	460b      	mov	r3, r1
 80028e8:	4313      	orrs	r3, r2
 80028ea:	d053      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 80028ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028f2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80028f6:	d031      	beq.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x424>
 80028f8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80028fc:	d82a      	bhi.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80028fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002902:	d02d      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002904:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002908:	d824      	bhi.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800290a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800290e:	d029      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002910:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002914:	d81e      	bhi.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002916:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800291a:	d011      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800291c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002920:	d818      	bhi.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002922:	2b00      	cmp	r3, #0
 8002924:	d020      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8002926:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800292a:	d113      	bne.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800292c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002930:	3308      	adds	r3, #8
 8002932:	4618      	mov	r0, r3
 8002934:	f004 fd28 	bl	8007388 <RCCEx_PLL2_Config>
 8002938:	4603      	mov	r3, r0
 800293a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800293e:	e014      	b.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002940:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002944:	3330      	adds	r3, #48	@ 0x30
 8002946:	4618      	mov	r0, r3
 8002948:	f004 fdb6 	bl	80074b8 <RCCEx_PLL3_Config>
 800294c:	4603      	mov	r3, r0
 800294e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8002952:	e00a      	b.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800295a:	e006      	b.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800295c:	bf00      	nop
 800295e:	e004      	b.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002960:	bf00      	nop
 8002962:	e002      	b.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002964:	bf00      	nop
 8002966:	e000      	b.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002968:	bf00      	nop
    }

    if (ret == HAL_OK)
 800296a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10c      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002972:	4b89      	ldr	r3, [pc, #548]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002974:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002978:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800297c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002980:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002982:	4a85      	ldr	r2, [pc, #532]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002984:	430b      	orrs	r3, r1
 8002986:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800298a:	e003      	b.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800298c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002990:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002994:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299c:	f002 0320 	and.w	r3, r2, #32
 80029a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80029a4:	2300      	movs	r3, #0
 80029a6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80029aa:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 80029ae:	460b      	mov	r3, r1
 80029b0:	4313      	orrs	r3, r2
 80029b2:	d053      	beq.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 80029b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ba:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80029be:	d031      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 80029c0:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80029c4:	d82a      	bhi.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80029c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029ca:	d02d      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80029cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029d0:	d824      	bhi.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80029d2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80029d6:	d029      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80029d8:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80029dc:	d81e      	bhi.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80029de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e2:	d011      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80029e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e8:	d818      	bhi.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d020      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 80029ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029f2:	d113      	bne.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80029f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029f8:	3308      	adds	r3, #8
 80029fa:	4618      	mov	r0, r3
 80029fc:	f004 fcc4 	bl	8007388 <RCCEx_PLL2_Config>
 8002a00:	4603      	mov	r3, r0
 8002a02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8002a06:	e014      	b.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002a08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a0c:	3330      	adds	r3, #48	@ 0x30
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f004 fd52 	bl	80074b8 <RCCEx_PLL3_Config>
 8002a14:	4603      	mov	r3, r0
 8002a16:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8002a1a:	e00a      	b.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002a22:	e006      	b.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002a24:	bf00      	nop
 8002a26:	e004      	b.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002a28:	bf00      	nop
 8002a2a:	e002      	b.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002a2c:	bf00      	nop
 8002a2e:	e000      	b.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002a30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a32:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10c      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8002a3a:	4b57      	ldr	r3, [pc, #348]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002a3c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002a40:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8002a44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a4a:	4a53      	ldr	r2, [pc, #332]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002a4c:	430b      	orrs	r3, r1
 8002a4e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002a52:	e003      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a54:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002a58:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002a5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a64:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8002a68:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002a72:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8002a76:	460b      	mov	r3, r1
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	d053      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8002a7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a82:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002a86:	d031      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8002a88:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002a8c:	d82a      	bhi.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002a8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a92:	d02d      	beq.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8002a94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a98:	d824      	bhi.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002a9a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a9e:	d029      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002aa0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002aa4:	d81e      	bhi.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002aa6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002aaa:	d011      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8002aac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002ab0:	d818      	bhi.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d020      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002ab6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002aba:	d113      	bne.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002abc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ac0:	3308      	adds	r3, #8
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f004 fc60 	bl	8007388 <RCCEx_PLL2_Config>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002ace:	e014      	b.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002ad0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ad4:	3330      	adds	r3, #48	@ 0x30
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f004 fcee 	bl	80074b8 <RCCEx_PLL3_Config>
 8002adc:	4603      	mov	r3, r0
 8002ade:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002ae2:	e00a      	b.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002aea:	e006      	b.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002aec:	bf00      	nop
 8002aee:	e004      	b.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002af0:	bf00      	nop
 8002af2:	e002      	b.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002af4:	bf00      	nop
 8002af6:	e000      	b.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002af8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002afa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d10c      	bne.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8002b02:	4b25      	ldr	r3, [pc, #148]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002b04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002b08:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8002b0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b12:	4a21      	ldr	r2, [pc, #132]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002b14:	430b      	orrs	r3, r1
 8002b16:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002b1a:	e003      	b.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b1c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002b20:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002b24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8002b30:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002b34:	2300      	movs	r3, #0
 8002b36:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002b3a:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4313      	orrs	r3, r2
 8002b42:	d055      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8002b44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b4a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002b4e:	d033      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8002b50:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002b54:	d82c      	bhi.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002b56:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b5a:	d02f      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x684>
 8002b5c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b60:	d826      	bhi.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002b62:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002b66:	d02b      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8002b68:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002b6c:	d820      	bhi.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002b6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b72:	d013      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002b74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b78:	d81a      	bhi.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d022      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8002b7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b82:	d115      	bne.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b88:	3308      	adds	r3, #8
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f004 fbfc 	bl	8007388 <RCCEx_PLL2_Config>
 8002b90:	4603      	mov	r3, r0
 8002b92:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002b96:	e016      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8002b98:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002b9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ba0:	3330      	adds	r3, #48	@ 0x30
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f004 fc88 	bl	80074b8 <RCCEx_PLL3_Config>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002bae:	e00a      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002bb6:	e006      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002bb8:	bf00      	nop
 8002bba:	e004      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002bbc:	bf00      	nop
 8002bbe:	e002      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002bc0:	bf00      	nop
 8002bc2:	e000      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002bc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d10c      	bne.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8002bce:	4bbb      	ldr	r3, [pc, #748]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002bd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002bd4:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002bd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002bdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002bde:	4ab7      	ldr	r2, [pc, #732]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002be0:	430b      	orrs	r3, r1
 8002be2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002be6:	e003      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002be8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002bec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8002bf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8002bfc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002c00:	2300      	movs	r3, #0
 8002c02:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002c06:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	d053      	beq.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8002c10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c16:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002c1a:	d031      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8002c1c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002c20:	d82a      	bhi.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002c22:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c26:	d02d      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8002c28:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c2c:	d824      	bhi.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002c2e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c32:	d029      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8002c34:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c38:	d81e      	bhi.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002c3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c3e:	d011      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8002c40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c44:	d818      	bhi.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d020      	beq.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x754>
 8002c4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c4e:	d113      	bne.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c54:	3308      	adds	r3, #8
 8002c56:	4618      	mov	r0, r3
 8002c58:	f004 fb96 	bl	8007388 <RCCEx_PLL2_Config>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002c62:	e014      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002c64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c68:	3330      	adds	r3, #48	@ 0x30
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f004 fc24 	bl	80074b8 <RCCEx_PLL3_Config>
 8002c70:	4603      	mov	r3, r0
 8002c72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002c76:	e00a      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002c7e:	e006      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002c80:	bf00      	nop
 8002c82:	e004      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002c84:	bf00      	nop
 8002c86:	e002      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002c88:	bf00      	nop
 8002c8a:	e000      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002c8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10c      	bne.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8002c96:	4b89      	ldr	r3, [pc, #548]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002c98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002c9c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002ca0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ca4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ca6:	4a85      	ldr	r2, [pc, #532]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002ca8:	430b      	orrs	r3, r1
 8002caa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002cae:	e003      	b.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cb0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002cb4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8002cb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc0:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8002cc4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002cc8:	2300      	movs	r3, #0
 8002cca:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002cce:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	d055      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8002cd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ce0:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8002ce4:	d031      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x812>
 8002ce6:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8002cea:	d82a      	bhi.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002cec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cf0:	d02d      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x816>
 8002cf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cf6:	d824      	bhi.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002cf8:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002cfc:	d029      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8002cfe:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002d02:	d81e      	bhi.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002d04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d08:	d011      	beq.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8002d0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d0e:	d818      	bhi.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d020      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8002d14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d18:	d113      	bne.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d1e:	3308      	adds	r3, #8
 8002d20:	4618      	mov	r0, r3
 8002d22:	f004 fb31 	bl	8007388 <RCCEx_PLL2_Config>
 8002d26:	4603      	mov	r3, r0
 8002d28:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002d2c:	e014      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002d2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d32:	3330      	adds	r3, #48	@ 0x30
 8002d34:	4618      	mov	r0, r3
 8002d36:	f004 fbbf 	bl	80074b8 <RCCEx_PLL3_Config>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002d40:	e00a      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002d48:	e006      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002d4a:	bf00      	nop
 8002d4c:	e004      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002d4e:	bf00      	nop
 8002d50:	e002      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002d52:	bf00      	nop
 8002d54:	e000      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002d56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d58:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d10d      	bne.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8002d60:	4b56      	ldr	r3, [pc, #344]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002d62:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002d66:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8002d6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d72:	4a52      	ldr	r2, [pc, #328]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002d74:	430b      	orrs	r3, r1
 8002d76:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002d7a:	e003      	b.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d7c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002d80:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8002d84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d8c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002d90:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002d94:	2300      	movs	r3, #0
 8002d96:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002d9a:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002d9e:	460b      	mov	r3, r1
 8002da0:	4313      	orrs	r3, r2
 8002da2:	d044      	beq.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8002da4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002da8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dac:	2b05      	cmp	r3, #5
 8002dae:	d823      	bhi.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8002db0:	a201      	add	r2, pc, #4	@ (adr r2, 8002db8 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8002db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db6:	bf00      	nop
 8002db8:	08002e01 	.word	0x08002e01
 8002dbc:	08002dd1 	.word	0x08002dd1
 8002dc0:	08002de5 	.word	0x08002de5
 8002dc4:	08002e01 	.word	0x08002e01
 8002dc8:	08002e01 	.word	0x08002e01
 8002dcc:	08002e01 	.word	0x08002e01
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002dd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002dd4:	3308      	adds	r3, #8
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f004 fad6 	bl	8007388 <RCCEx_PLL2_Config>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8002de2:	e00e      	b.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002de4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002de8:	3330      	adds	r3, #48	@ 0x30
 8002dea:	4618      	mov	r0, r3
 8002dec:	f004 fb64 	bl	80074b8 <RCCEx_PLL3_Config>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8002df6:	e004      	b.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002dfe:	e000      	b.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8002e00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e02:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d10d      	bne.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8002e0a:	4b2c      	ldr	r3, [pc, #176]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002e0c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002e10:	f023 0107 	bic.w	r1, r3, #7
 8002e14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e1c:	4a27      	ldr	r2, [pc, #156]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002e1e:	430b      	orrs	r3, r1
 8002e20:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002e24:	e003      	b.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002e2a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8002e2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e36:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002e3a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002e3e:	2300      	movs	r3, #0
 8002e40:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002e44:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002e48:	460b      	mov	r3, r1
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	d04f      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8002e4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e56:	2b50      	cmp	r3, #80	@ 0x50
 8002e58:	d029      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x976>
 8002e5a:	2b50      	cmp	r3, #80	@ 0x50
 8002e5c:	d823      	bhi.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002e5e:	2b40      	cmp	r3, #64	@ 0x40
 8002e60:	d027      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8002e62:	2b40      	cmp	r3, #64	@ 0x40
 8002e64:	d81f      	bhi.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002e66:	2b30      	cmp	r3, #48	@ 0x30
 8002e68:	d025      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8002e6a:	2b30      	cmp	r3, #48	@ 0x30
 8002e6c:	d81b      	bhi.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002e6e:	2b20      	cmp	r3, #32
 8002e70:	d00f      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8002e72:	2b20      	cmp	r3, #32
 8002e74:	d817      	bhi.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d022      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8002e7a:	2b10      	cmp	r3, #16
 8002e7c:	d113      	bne.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e82:	3308      	adds	r3, #8
 8002e84:	4618      	mov	r0, r3
 8002e86:	f004 fa7f 	bl	8007388 <RCCEx_PLL2_Config>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8002e90:	e017      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002e92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e96:	3330      	adds	r3, #48	@ 0x30
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f004 fb0d 	bl	80074b8 <RCCEx_PLL3_Config>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8002ea4:	e00d      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002eac:	e009      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002eae:	bf00      	nop
 8002eb0:	e007      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002eb2:	bf00      	nop
 8002eb4:	e005      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002eb6:	bf00      	nop
 8002eb8:	e003      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8002eba:	bf00      	nop
 8002ebc:	44020c00 	.word	0x44020c00
        break;
 8002ec0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ec2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10d      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8002eca:	4baf      	ldr	r3, [pc, #700]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002ecc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002ed0:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002ed4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002edc:	4aaa      	ldr	r2, [pc, #680]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002ede:	430b      	orrs	r3, r1
 8002ee0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002ee4:	e003      	b.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ee6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002eea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002eee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002efa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002efe:	2300      	movs	r3, #0
 8002f00:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002f04:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	d055      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002f0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f16:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002f1a:	d031      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8002f1c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002f20:	d82a      	bhi.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002f22:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f26:	d02d      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8002f28:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f2c:	d824      	bhi.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002f2e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f32:	d029      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8002f34:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f38:	d81e      	bhi.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002f3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f3e:	d011      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8002f40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f44:	d818      	bhi.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d020      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8002f4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f4e:	d113      	bne.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f54:	3308      	adds	r3, #8
 8002f56:	4618      	mov	r0, r3
 8002f58:	f004 fa16 	bl	8007388 <RCCEx_PLL2_Config>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002f62:	e014      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002f64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f68:	3330      	adds	r3, #48	@ 0x30
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f004 faa4 	bl	80074b8 <RCCEx_PLL3_Config>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002f76:	e00a      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002f7e:	e006      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8002f80:	bf00      	nop
 8002f82:	e004      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8002f84:	bf00      	nop
 8002f86:	e002      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8002f88:	bf00      	nop
 8002f8a:	e000      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8002f8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10d      	bne.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002f96:	4b7c      	ldr	r3, [pc, #496]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f9c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002fa0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fa8:	4a77      	ldr	r2, [pc, #476]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002faa:	430b      	orrs	r3, r1
 8002fac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002fb0:	e003      	b.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fb2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002fb6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002fc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002fca:	2300      	movs	r3, #0
 8002fcc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002fd0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	d03d      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8002fda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002fe6:	d01b      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8002fe8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002fec:	d814      	bhi.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8002fee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ff2:	d017      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8002ff4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ff8:	d80e      	bhi.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d014      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8002ffe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003002:	d109      	bne.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003004:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003008:	3330      	adds	r3, #48	@ 0x30
 800300a:	4618      	mov	r0, r3
 800300c:	f004 fa54 	bl	80074b8 <RCCEx_PLL3_Config>
 8003010:	4603      	mov	r3, r0
 8003012:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003016:	e008      	b.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800301e:	e004      	b.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8003020:	bf00      	nop
 8003022:	e002      	b.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8003024:	bf00      	nop
 8003026:	e000      	b.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8003028:	bf00      	nop
    }

    if (ret == HAL_OK)
 800302a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10d      	bne.n	800304e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003032:	4b55      	ldr	r3, [pc, #340]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003034:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003038:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800303c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003044:	4a50      	ldr	r2, [pc, #320]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003046:	430b      	orrs	r3, r1
 8003048:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800304c:	e003      	b.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800304e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003052:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003056:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800305a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003062:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003066:	2300      	movs	r3, #0
 8003068:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800306c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003070:	460b      	mov	r3, r1
 8003072:	4313      	orrs	r3, r2
 8003074:	d03d      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003076:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800307a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800307e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003082:	d01b      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8003084:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003088:	d814      	bhi.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800308a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800308e:	d017      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8003090:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003094:	d80e      	bhi.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8003096:	2b00      	cmp	r3, #0
 8003098:	d014      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800309a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800309e:	d109      	bne.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80030a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030a4:	3330      	adds	r3, #48	@ 0x30
 80030a6:	4618      	mov	r0, r3
 80030a8:	f004 fa06 	bl	80074b8 <RCCEx_PLL3_Config>
 80030ac:	4603      	mov	r3, r0
 80030ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80030b2:	e008      	b.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80030ba:	e004      	b.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80030bc:	bf00      	nop
 80030be:	e002      	b.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80030c0:	bf00      	nop
 80030c2:	e000      	b.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80030c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d10d      	bne.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80030ce:	4b2e      	ldr	r3, [pc, #184]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80030d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030d4:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80030d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030e0:	4a29      	ldr	r2, [pc, #164]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80030e2:	430b      	orrs	r3, r1
 80030e4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80030e8:	e003      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80030ee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fa:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80030fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003102:	2300      	movs	r3, #0
 8003104:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003108:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800310c:	460b      	mov	r3, r1
 800310e:	4313      	orrs	r3, r2
 8003110:	d040      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8003112:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003116:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800311a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800311e:	d01b      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8003120:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003124:	d814      	bhi.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8003126:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800312a:	d017      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800312c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003130:	d80e      	bhi.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8003132:	2b00      	cmp	r3, #0
 8003134:	d014      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8003136:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800313a:	d109      	bne.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800313c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003140:	3330      	adds	r3, #48	@ 0x30
 8003142:	4618      	mov	r0, r3
 8003144:	f004 f9b8 	bl	80074b8 <RCCEx_PLL3_Config>
 8003148:	4603      	mov	r3, r0
 800314a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 800314e:	e008      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003156:	e004      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003158:	bf00      	nop
 800315a:	e002      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800315c:	bf00      	nop
 800315e:	e000      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003160:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003162:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003166:	2b00      	cmp	r3, #0
 8003168:	d110      	bne.n	800318c <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800316a:	4b07      	ldr	r3, [pc, #28]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800316c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003170:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003174:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003178:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800317c:	4a02      	ldr	r2, [pc, #8]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800317e:	430b      	orrs	r3, r1
 8003180:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003184:	e006      	b.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8003186:	bf00      	nop
 8003188:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800318c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003190:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003194:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800319c:	2100      	movs	r1, #0
 800319e:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80031a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80031aa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80031ae:	460b      	mov	r3, r1
 80031b0:	4313      	orrs	r3, r2
 80031b2:	d03d      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 80031b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031bc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031c0:	d01b      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 80031c2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031c6:	d814      	bhi.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80031c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80031cc:	d017      	beq.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 80031ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80031d2:	d80e      	bhi.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d014      	beq.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 80031d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031dc:	d109      	bne.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80031de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031e2:	3330      	adds	r3, #48	@ 0x30
 80031e4:	4618      	mov	r0, r3
 80031e6:	f004 f967 	bl	80074b8 <RCCEx_PLL3_Config>
 80031ea:	4603      	mov	r3, r0
 80031ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 80031f0:	e008      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80031f8:	e004      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80031fa:	bf00      	nop
 80031fc:	e002      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80031fe:	bf00      	nop
 8003200:	e000      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003202:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003204:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003208:	2b00      	cmp	r3, #0
 800320a:	d10d      	bne.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800320c:	4bbe      	ldr	r3, [pc, #760]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800320e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003212:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003216:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800321a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800321e:	4aba      	ldr	r2, [pc, #744]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003220:	430b      	orrs	r3, r1
 8003222:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003226:	e003      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003228:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800322c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003230:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003238:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800323c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003240:	2300      	movs	r3, #0
 8003242:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003246:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800324a:	460b      	mov	r3, r1
 800324c:	4313      	orrs	r3, r2
 800324e:	d035      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003250:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003254:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003258:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800325c:	d015      	beq.n	800328a <HAL_RCCEx_PeriphCLKConfig+0xd52>
 800325e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003262:	d80e      	bhi.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003264:	2b00      	cmp	r3, #0
 8003266:	d012      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8003268:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800326c:	d109      	bne.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800326e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003272:	3330      	adds	r3, #48	@ 0x30
 8003274:	4618      	mov	r0, r3
 8003276:	f004 f91f 	bl	80074b8 <RCCEx_PLL3_Config>
 800327a:	4603      	mov	r3, r0
 800327c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003280:	e006      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003288:	e002      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800328a:	bf00      	nop
 800328c:	e000      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800328e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003290:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10d      	bne.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003298:	4b9b      	ldr	r3, [pc, #620]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800329a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800329e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80032a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80032aa:	4a97      	ldr	r2, [pc, #604]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80032ac:	430b      	orrs	r3, r1
 80032ae:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80032b2:	e003      	b.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80032b8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80032bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c4:	2100      	movs	r1, #0
 80032c6:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 80032ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032ce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80032d2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4313      	orrs	r3, r2
 80032da:	d00e      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80032dc:	4b8a      	ldr	r3, [pc, #552]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	4a89      	ldr	r2, [pc, #548]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80032e2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80032e6:	61d3      	str	r3, [r2, #28]
 80032e8:	4b87      	ldr	r3, [pc, #540]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80032ea:	69d9      	ldr	r1, [r3, #28]
 80032ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032f0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80032f4:	4a84      	ldr	r2, [pc, #528]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80032f6:	430b      	orrs	r3, r1
 80032f8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003302:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003306:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800330a:	2300      	movs	r3, #0
 800330c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003310:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003314:	460b      	mov	r3, r1
 8003316:	4313      	orrs	r3, r2
 8003318:	d055      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800331a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800331e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003322:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003326:	d031      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8003328:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800332c:	d82a      	bhi.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800332e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003332:	d02d      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8003334:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003338:	d824      	bhi.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800333a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800333e:	d029      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8003340:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003344:	d81e      	bhi.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8003346:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800334a:	d011      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 800334c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003350:	d818      	bhi.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8003352:	2b00      	cmp	r3, #0
 8003354:	d020      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8003356:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800335a:	d113      	bne.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800335c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003360:	3308      	adds	r3, #8
 8003362:	4618      	mov	r0, r3
 8003364:	f004 f810 	bl	8007388 <RCCEx_PLL2_Config>
 8003368:	4603      	mov	r3, r0
 800336a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800336e:	e014      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003370:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003374:	3330      	adds	r3, #48	@ 0x30
 8003376:	4618      	mov	r0, r3
 8003378:	f004 f89e 	bl	80074b8 <RCCEx_PLL3_Config>
 800337c:	4603      	mov	r3, r0
 800337e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003382:	e00a      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800338a:	e006      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800338c:	bf00      	nop
 800338e:	e004      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003390:	bf00      	nop
 8003392:	e002      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003394:	bf00      	nop
 8003396:	e000      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800339a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d10d      	bne.n	80033be <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80033a2:	4b59      	ldr	r3, [pc, #356]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80033a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80033a8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80033ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80033b4:	4a54      	ldr	r2, [pc, #336]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80033b6:	430b      	orrs	r3, r1
 80033b8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80033bc:	e003      	b.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80033c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80033c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80033d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033d6:	2300      	movs	r3, #0
 80033d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033dc:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80033e0:	460b      	mov	r3, r1
 80033e2:	4313      	orrs	r3, r2
 80033e4:	d055      	beq.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80033e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80033ee:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80033f2:	d031      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 80033f4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80033f8:	d82a      	bhi.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80033fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033fe:	d02d      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8003400:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003404:	d824      	bhi.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8003406:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800340a:	d029      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 800340c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003410:	d81e      	bhi.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8003412:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003416:	d011      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8003418:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800341c:	d818      	bhi.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800341e:	2b00      	cmp	r3, #0
 8003420:	d020      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8003422:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003426:	d113      	bne.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003428:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800342c:	3308      	adds	r3, #8
 800342e:	4618      	mov	r0, r3
 8003430:	f003 ffaa 	bl	8007388 <RCCEx_PLL2_Config>
 8003434:	4603      	mov	r3, r0
 8003436:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800343a:	e014      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800343c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003440:	3330      	adds	r3, #48	@ 0x30
 8003442:	4618      	mov	r0, r3
 8003444:	f004 f838 	bl	80074b8 <RCCEx_PLL3_Config>
 8003448:	4603      	mov	r3, r0
 800344a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800344e:	e00a      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003456:	e006      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8003458:	bf00      	nop
 800345a:	e004      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800345c:	bf00      	nop
 800345e:	e002      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8003460:	bf00      	nop
 8003462:	e000      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8003464:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003466:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10d      	bne.n	800348a <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800346e:	4b26      	ldr	r3, [pc, #152]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003470:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003474:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003478:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800347c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003480:	4a21      	ldr	r2, [pc, #132]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003482:	430b      	orrs	r3, r1
 8003484:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003488:	e003      	b.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800348a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800348e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8003492:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349a:	2100      	movs	r1, #0
 800349c:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 80034a0:	f003 0320 	and.w	r3, r3, #32
 80034a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80034a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80034ac:	460b      	mov	r3, r1
 80034ae:	4313      	orrs	r3, r2
 80034b0:	d057      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 80034b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80034ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034be:	d033      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 80034c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034c4:	d82c      	bhi.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80034c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80034ca:	d02f      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xff4>
 80034cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80034d0:	d826      	bhi.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80034d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80034d6:	d02b      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 80034d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80034dc:	d820      	bhi.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80034de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034e2:	d013      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80034e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034e8:	d81a      	bhi.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d022      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 80034ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034f2:	d115      	bne.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80034f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034f8:	3308      	adds	r3, #8
 80034fa:	4618      	mov	r0, r3
 80034fc:	f003 ff44 	bl	8007388 <RCCEx_PLL2_Config>
 8003500:	4603      	mov	r3, r0
 8003502:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8003506:	e016      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8003508:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800350c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003510:	3330      	adds	r3, #48	@ 0x30
 8003512:	4618      	mov	r0, r3
 8003514:	f003 ffd0 	bl	80074b8 <RCCEx_PLL3_Config>
 8003518:	4603      	mov	r3, r0
 800351a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800351e:	e00a      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003526:	e006      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8003528:	bf00      	nop
 800352a:	e004      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800352c:	bf00      	nop
 800352e:	e002      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8003530:	bf00      	nop
 8003532:	e000      	b.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8003534:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003536:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10d      	bne.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 800353e:	4bbb      	ldr	r3, [pc, #748]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003540:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003544:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003548:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800354c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003550:	4ab6      	ldr	r2, [pc, #728]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003552:	430b      	orrs	r3, r1
 8003554:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003558:	e003      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800355a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800355e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8003562:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800356a:	2100      	movs	r1, #0
 800356c:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8003570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003574:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003578:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800357c:	460b      	mov	r3, r1
 800357e:	4313      	orrs	r3, r2
 8003580:	d055      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8003582:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003586:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800358a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800358e:	d031      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8003590:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003594:	d82a      	bhi.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8003596:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800359a:	d02d      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 800359c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035a0:	d824      	bhi.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80035a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035a6:	d029      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 80035a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035ac:	d81e      	bhi.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80035ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035b2:	d011      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 80035b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035b8:	d818      	bhi.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d020      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 80035be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035c2:	d113      	bne.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80035c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035c8:	3308      	adds	r3, #8
 80035ca:	4618      	mov	r0, r3
 80035cc:	f003 fedc 	bl	8007388 <RCCEx_PLL2_Config>
 80035d0:	4603      	mov	r3, r0
 80035d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80035d6:	e014      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80035d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035dc:	3330      	adds	r3, #48	@ 0x30
 80035de:	4618      	mov	r0, r3
 80035e0:	f003 ff6a 	bl	80074b8 <RCCEx_PLL3_Config>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80035ea:	e00a      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80035f2:	e006      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80035f4:	bf00      	nop
 80035f6:	e004      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80035f8:	bf00      	nop
 80035fa:	e002      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80035fc:	bf00      	nop
 80035fe:	e000      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003602:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10d      	bne.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800360a:	4b88      	ldr	r3, [pc, #544]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800360c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003610:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8003614:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003618:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800361c:	4a83      	ldr	r2, [pc, #524]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800361e:	430b      	orrs	r3, r1
 8003620:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003624:	e003      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003626:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800362a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 800362e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003636:	2100      	movs	r1, #0
 8003638:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 800363c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003640:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003644:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003648:	460b      	mov	r3, r1
 800364a:	4313      	orrs	r3, r2
 800364c:	d055      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 800364e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003652:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003656:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800365a:	d031      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 800365c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003660:	d82a      	bhi.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8003662:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003666:	d02d      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8003668:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800366c:	d824      	bhi.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800366e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003672:	d029      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8003674:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003678:	d81e      	bhi.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800367a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800367e:	d011      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8003680:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003684:	d818      	bhi.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8003686:	2b00      	cmp	r3, #0
 8003688:	d020      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800368a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800368e:	d113      	bne.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003690:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003694:	3308      	adds	r3, #8
 8003696:	4618      	mov	r0, r3
 8003698:	f003 fe76 	bl	8007388 <RCCEx_PLL2_Config>
 800369c:	4603      	mov	r3, r0
 800369e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80036a2:	e014      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80036a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036a8:	3330      	adds	r3, #48	@ 0x30
 80036aa:	4618      	mov	r0, r3
 80036ac:	f003 ff04 	bl	80074b8 <RCCEx_PLL3_Config>
 80036b0:	4603      	mov	r3, r0
 80036b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80036b6:	e00a      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80036be:	e006      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80036c0:	bf00      	nop
 80036c2:	e004      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80036c4:	bf00      	nop
 80036c6:	e002      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80036c8:	bf00      	nop
 80036ca:	e000      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80036cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10d      	bne.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 80036d6:	4b55      	ldr	r3, [pc, #340]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80036d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80036dc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80036e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80036e8:	4a50      	ldr	r2, [pc, #320]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80036ea:	430b      	orrs	r3, r1
 80036ec:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80036f0:	e003      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80036f6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80036fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003702:	2100      	movs	r1, #0
 8003704:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8003708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800370c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003710:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003714:	460b      	mov	r3, r1
 8003716:	4313      	orrs	r3, r2
 8003718:	d055      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 800371a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800371e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003722:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003726:	d031      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8003728:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800372c:	d82a      	bhi.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800372e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003732:	d02d      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8003734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003738:	d824      	bhi.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800373a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800373e:	d029      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8003740:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003744:	d81e      	bhi.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8003746:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800374a:	d011      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 800374c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003750:	d818      	bhi.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8003752:	2b00      	cmp	r3, #0
 8003754:	d020      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8003756:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800375a:	d113      	bne.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800375c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003760:	3308      	adds	r3, #8
 8003762:	4618      	mov	r0, r3
 8003764:	f003 fe10 	bl	8007388 <RCCEx_PLL2_Config>
 8003768:	4603      	mov	r3, r0
 800376a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800376e:	e014      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003770:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003774:	3330      	adds	r3, #48	@ 0x30
 8003776:	4618      	mov	r0, r3
 8003778:	f003 fe9e 	bl	80074b8 <RCCEx_PLL3_Config>
 800377c:	4603      	mov	r3, r0
 800377e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8003782:	e00a      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800378a:	e006      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800378c:	bf00      	nop
 800378e:	e004      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003790:	bf00      	nop
 8003792:	e002      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003794:	bf00      	nop
 8003796:	e000      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003798:	bf00      	nop
    }

    if (ret == HAL_OK)
 800379a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d10d      	bne.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 80037a2:	4b22      	ldr	r3, [pc, #136]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80037a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037a8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80037ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037b0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80037b4:	4a1d      	ldr	r2, [pc, #116]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80037b6:	430b      	orrs	r3, r1
 80037b8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80037bc:	e003      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80037c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80037c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ce:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80037d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80037d6:	2300      	movs	r3, #0
 80037d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80037dc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80037e0:	460b      	mov	r3, r1
 80037e2:	4313      	orrs	r3, r2
 80037e4:	d055      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80037e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037ea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80037ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037f2:	d035      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 80037f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037f8:	d82e      	bhi.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80037fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80037fe:	d031      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8003800:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003804:	d828      	bhi.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8003806:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800380a:	d01b      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 800380c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003810:	d822      	bhi.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8003812:	2b00      	cmp	r3, #0
 8003814:	d003      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8003816:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800381a:	d009      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 800381c:	e01c      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800381e:	4b03      	ldr	r3, [pc, #12]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003822:	4a02      	ldr	r2, [pc, #8]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003824:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003828:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800382a:	e01c      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 800382c:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003830:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003834:	3308      	adds	r3, #8
 8003836:	4618      	mov	r0, r3
 8003838:	f003 fda6 	bl	8007388 <RCCEx_PLL2_Config>
 800383c:	4603      	mov	r3, r0
 800383e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003842:	e010      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003844:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003848:	3330      	adds	r3, #48	@ 0x30
 800384a:	4618      	mov	r0, r3
 800384c:	f003 fe34 	bl	80074b8 <RCCEx_PLL3_Config>
 8003850:	4603      	mov	r3, r0
 8003852:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003856:	e006      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800385e:	e002      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8003860:	bf00      	nop
 8003862:	e000      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8003864:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003866:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10d      	bne.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800386e:	4bc3      	ldr	r3, [pc, #780]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003870:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003874:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003878:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800387c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003880:	4abe      	ldr	r2, [pc, #760]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003882:	430b      	orrs	r3, r1
 8003884:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003888:	e003      	b.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800388a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800388e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8003892:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389a:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800389e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038a2:	2300      	movs	r3, #0
 80038a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80038a8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80038ac:	460b      	mov	r3, r1
 80038ae:	4313      	orrs	r3, r2
 80038b0:	d051      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80038b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038b6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80038ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038be:	d033      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80038c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038c4:	d82c      	bhi.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80038c6:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80038ca:	d02d      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80038cc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80038d0:	d826      	bhi.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80038d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038d6:	d019      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 80038d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038dc:	d820      	bhi.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 80038e2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80038e6:	d007      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 80038e8:	e01a      	b.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038ea:	4ba4      	ldr	r3, [pc, #656]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80038ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ee:	4aa3      	ldr	r2, [pc, #652]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80038f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038f4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80038f6:	e018      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80038f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038fc:	3308      	adds	r3, #8
 80038fe:	4618      	mov	r0, r3
 8003900:	f003 fd42 	bl	8007388 <RCCEx_PLL2_Config>
 8003904:	4603      	mov	r3, r0
 8003906:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800390a:	e00e      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800390c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003910:	3330      	adds	r3, #48	@ 0x30
 8003912:	4618      	mov	r0, r3
 8003914:	f003 fdd0 	bl	80074b8 <RCCEx_PLL3_Config>
 8003918:	4603      	mov	r3, r0
 800391a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800391e:	e004      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003926:	e000      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8003928:	bf00      	nop
    }

    if (ret == HAL_OK)
 800392a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10d      	bne.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8003932:	4b92      	ldr	r3, [pc, #584]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003934:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003938:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 800393c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003940:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003944:	4a8d      	ldr	r2, [pc, #564]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003946:	430b      	orrs	r3, r1
 8003948:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800394c:	e003      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800394e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003952:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003956:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800395a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003962:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003964:	2300      	movs	r3, #0
 8003966:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003968:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800396c:	460b      	mov	r3, r1
 800396e:	4313      	orrs	r3, r2
 8003970:	d032      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003972:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003976:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800397a:	2b05      	cmp	r3, #5
 800397c:	d80f      	bhi.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x1466>
 800397e:	2b03      	cmp	r3, #3
 8003980:	d211      	bcs.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8003982:	2b01      	cmp	r3, #1
 8003984:	d911      	bls.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8003986:	2b02      	cmp	r3, #2
 8003988:	d109      	bne.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800398a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800398e:	3308      	adds	r3, #8
 8003990:	4618      	mov	r0, r3
 8003992:	f003 fcf9 	bl	8007388 <RCCEx_PLL2_Config>
 8003996:	4603      	mov	r3, r0
 8003998:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800399c:	e006      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80039a4:	e002      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 80039a6:	bf00      	nop
 80039a8:	e000      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 80039aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039ac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d10d      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80039b4:	4b71      	ldr	r3, [pc, #452]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80039b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80039ba:	f023 0107 	bic.w	r1, r3, #7
 80039be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80039c6:	4a6d      	ldr	r2, [pc, #436]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80039c8:	430b      	orrs	r3, r1
 80039ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80039ce:	e003      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80039d4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 80039d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e0:	2100      	movs	r1, #0
 80039e2:	6739      	str	r1, [r7, #112]	@ 0x70
 80039e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039e8:	677b      	str	r3, [r7, #116]	@ 0x74
 80039ea:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80039ee:	460b      	mov	r3, r1
 80039f0:	4313      	orrs	r3, r2
 80039f2:	d024      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80039f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d005      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8003a00:	2b08      	cmp	r3, #8
 8003a02:	d005      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003a0a:	e002      	b.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8003a0c:	bf00      	nop
 8003a0e:	e000      	b.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8003a10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10d      	bne.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003a1a:	4b58      	ldr	r3, [pc, #352]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003a1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a20:	f023 0108 	bic.w	r1, r3, #8
 8003a24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a28:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003a2c:	4a53      	ldr	r2, [pc, #332]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003a2e:	430b      	orrs	r3, r1
 8003a30:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003a34:	e003      	b.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a36:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a3a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a46:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003a4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a50:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003a54:	460b      	mov	r3, r1
 8003a56:	4313      	orrs	r3, r2
 8003a58:	f000 80b9 	beq.w	8003bce <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003a5c:	4b48      	ldr	r3, [pc, #288]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a60:	4a47      	ldr	r2, [pc, #284]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003a62:	f043 0301 	orr.w	r3, r3, #1
 8003a66:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a68:	f7fd faea 	bl	8001040 <HAL_GetTick>
 8003a6c:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003a70:	e00b      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a72:	f7fd fae5 	bl	8001040 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d903      	bls.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003a88:	e005      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003a8a:	4b3d      	ldr	r3, [pc, #244]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d0ed      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8003a96:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f040 8093 	bne.w	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003aa0:	4b36      	ldr	r3, [pc, #216]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003aa2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003aa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aaa:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003aae:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d023      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8003ab6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003aba:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8003abe:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d01b      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ac6:	4b2d      	ldr	r3, [pc, #180]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003ac8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003acc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ad0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ad4:	4b29      	ldr	r3, [pc, #164]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003ad6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ada:	4a28      	ldr	r2, [pc, #160]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ae0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ae4:	4b25      	ldr	r3, [pc, #148]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003ae6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003aea:	4a24      	ldr	r2, [pc, #144]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003aec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003af0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003af4:	4a21      	ldr	r2, [pc, #132]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003af6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003afa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003afe:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d019      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b0a:	f7fd fa99 	bl	8001040 <HAL_GetTick>
 8003b0e:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b12:	e00d      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b14:	f7fd fa94 	bl	8001040 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003b1e:	1ad2      	subs	r2, r2, r3
 8003b20:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d903      	bls.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8003b2e:	e006      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b30:	4b12      	ldr	r3, [pc, #72]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d0ea      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8003b3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d13a      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003b46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b4a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003b4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b56:	d115      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8003b58:	4b08      	ldr	r3, [pc, #32]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b5a:	69db      	ldr	r3, [r3, #28]
 8003b5c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003b60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b64:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003b68:	091b      	lsrs	r3, r3, #4
 8003b6a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003b6e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003b72:	4a02      	ldr	r2, [pc, #8]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b74:	430b      	orrs	r3, r1
 8003b76:	61d3      	str	r3, [r2, #28]
 8003b78:	e00a      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8003b7a:	bf00      	nop
 8003b7c:	44020c00 	.word	0x44020c00
 8003b80:	44020800 	.word	0x44020800
 8003b84:	4b9f      	ldr	r3, [pc, #636]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003b86:	69db      	ldr	r3, [r3, #28]
 8003b88:	4a9e      	ldr	r2, [pc, #632]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003b8a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003b8e:	61d3      	str	r3, [r2, #28]
 8003b90:	4b9c      	ldr	r3, [pc, #624]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003b92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b96:	4a9b      	ldr	r2, [pc, #620]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003b98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ba0:	4b98      	ldr	r3, [pc, #608]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ba2:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003ba6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003baa:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003bae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bb2:	4a94      	ldr	r2, [pc, #592]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003bba:	e008      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003bbc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003bc0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8003bc4:	e003      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003bca:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003bce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd6:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003bda:	663b      	str	r3, [r7, #96]	@ 0x60
 8003bdc:	2300      	movs	r3, #0
 8003bde:	667b      	str	r3, [r7, #100]	@ 0x64
 8003be0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003be4:	460b      	mov	r3, r1
 8003be6:	4313      	orrs	r3, r2
 8003be8:	d035      	beq.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003bea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003bee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003bf2:	2b30      	cmp	r3, #48	@ 0x30
 8003bf4:	d014      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8003bf6:	2b30      	cmp	r3, #48	@ 0x30
 8003bf8:	d80e      	bhi.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003bfa:	2b20      	cmp	r3, #32
 8003bfc:	d012      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8003bfe:	2b20      	cmp	r3, #32
 8003c00:	d80a      	bhi.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d010      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8003c06:	2b10      	cmp	r3, #16
 8003c08:	d106      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c0a:	4b7e      	ldr	r3, [pc, #504]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0e:	4a7d      	ldr	r2, [pc, #500]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c14:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003c16:	e008      	b.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003c1e:	e004      	b.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003c20:	bf00      	nop
 8003c22:	e002      	b.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003c24:	bf00      	nop
 8003c26:	e000      	b.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c2a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d10d      	bne.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003c32:	4b74      	ldr	r3, [pc, #464]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c38:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003c3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c40:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003c44:	4a6f      	ldr	r2, [pc, #444]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c46:	430b      	orrs	r3, r1
 8003c48:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c4c:	e003      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003c52:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003c56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5e:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003c62:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003c64:	2300      	movs	r3, #0
 8003c66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c68:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	d033      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8003c72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c76:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d002      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8003c7e:	2b40      	cmp	r3, #64	@ 0x40
 8003c80:	d007      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8003c82:	e010      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c84:	4b5f      	ldr	r3, [pc, #380]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c88:	4a5e      	ldr	r2, [pc, #376]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c8e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003c90:	e00d      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c96:	3308      	adds	r3, #8
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f003 fb75 	bl	8007388 <RCCEx_PLL2_Config>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003ca4:	e003      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003cac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10d      	bne.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8003cb6:	4b53      	ldr	r3, [pc, #332]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003cb8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003cbc:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003cc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cc4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003cc8:	4a4e      	ldr	r2, [pc, #312]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003cca:	430b      	orrs	r3, r1
 8003ccc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003cd0:	e003      	b.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cd2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003cd6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003cda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003ce6:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ce8:	2300      	movs	r3, #0
 8003cea:	657b      	str	r3, [r7, #84]	@ 0x54
 8003cec:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	d033      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8003cf6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cfa:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d002      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8003d02:	2b80      	cmp	r3, #128	@ 0x80
 8003d04:	d007      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8003d06:	e010      	b.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d08:	4b3e      	ldr	r3, [pc, #248]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d0c:	4a3d      	ldr	r2, [pc, #244]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d12:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003d14:	e00d      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d1a:	3308      	adds	r3, #8
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f003 fb33 	bl	8007388 <RCCEx_PLL2_Config>
 8003d22:	4603      	mov	r3, r0
 8003d24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003d28:	e003      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003d30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d32:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10d      	bne.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8003d3a:	4b32      	ldr	r3, [pc, #200]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003d40:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003d44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d48:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003d4c:	4a2d      	ldr	r2, [pc, #180]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d4e:	430b      	orrs	r3, r1
 8003d50:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003d54:	e003      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d56:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003d5a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003d5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d66:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d70:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003d74:	460b      	mov	r3, r1
 8003d76:	4313      	orrs	r3, r2
 8003d78:	d04a      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003d7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d82:	2b04      	cmp	r3, #4
 8003d84:	d827      	bhi.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8003d86:	a201      	add	r2, pc, #4	@ (adr r2, 8003d8c <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8003d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d8c:	08003da1 	.word	0x08003da1
 8003d90:	08003daf 	.word	0x08003daf
 8003d94:	08003dc3 	.word	0x08003dc3
 8003d98:	08003ddf 	.word	0x08003ddf
 8003d9c:	08003ddf 	.word	0x08003ddf
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003da0:	4b18      	ldr	r3, [pc, #96]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da4:	4a17      	ldr	r2, [pc, #92]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003da6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003daa:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003dac:	e018      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003dae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003db2:	3308      	adds	r3, #8
 8003db4:	4618      	mov	r0, r3
 8003db6:	f003 fae7 	bl	8007388 <RCCEx_PLL2_Config>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003dc0:	e00e      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003dc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003dc6:	3330      	adds	r3, #48	@ 0x30
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f003 fb75 	bl	80074b8 <RCCEx_PLL3_Config>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003dd4:	e004      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003ddc:	e000      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8003dde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003de0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10f      	bne.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003de8:	4b06      	ldr	r3, [pc, #24]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003dee:	f023 0107 	bic.w	r1, r3, #7
 8003df2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003df6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003dfa:	4a02      	ldr	r2, [pc, #8]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003dfc:	430b      	orrs	r3, r1
 8003dfe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e02:	e005      	b.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8003e04:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e08:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e0c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003e10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e18:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003e1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e1e:	2300      	movs	r3, #0
 8003e20:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e22:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003e26:	460b      	mov	r3, r1
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	f000 8081 	beq.w	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003e2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e32:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003e36:	2b20      	cmp	r3, #32
 8003e38:	d85f      	bhi.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8003e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8003e40 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8003e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e40:	08003ec5 	.word	0x08003ec5
 8003e44:	08003efb 	.word	0x08003efb
 8003e48:	08003efb 	.word	0x08003efb
 8003e4c:	08003efb 	.word	0x08003efb
 8003e50:	08003efb 	.word	0x08003efb
 8003e54:	08003efb 	.word	0x08003efb
 8003e58:	08003efb 	.word	0x08003efb
 8003e5c:	08003efb 	.word	0x08003efb
 8003e60:	08003ed3 	.word	0x08003ed3
 8003e64:	08003efb 	.word	0x08003efb
 8003e68:	08003efb 	.word	0x08003efb
 8003e6c:	08003efb 	.word	0x08003efb
 8003e70:	08003efb 	.word	0x08003efb
 8003e74:	08003efb 	.word	0x08003efb
 8003e78:	08003efb 	.word	0x08003efb
 8003e7c:	08003efb 	.word	0x08003efb
 8003e80:	08003ee7 	.word	0x08003ee7
 8003e84:	08003efb 	.word	0x08003efb
 8003e88:	08003efb 	.word	0x08003efb
 8003e8c:	08003efb 	.word	0x08003efb
 8003e90:	08003efb 	.word	0x08003efb
 8003e94:	08003efb 	.word	0x08003efb
 8003e98:	08003efb 	.word	0x08003efb
 8003e9c:	08003efb 	.word	0x08003efb
 8003ea0:	08003f03 	.word	0x08003f03
 8003ea4:	08003efb 	.word	0x08003efb
 8003ea8:	08003efb 	.word	0x08003efb
 8003eac:	08003efb 	.word	0x08003efb
 8003eb0:	08003efb 	.word	0x08003efb
 8003eb4:	08003efb 	.word	0x08003efb
 8003eb8:	08003efb 	.word	0x08003efb
 8003ebc:	08003efb 	.word	0x08003efb
 8003ec0:	08003f03 	.word	0x08003f03
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ec4:	4bab      	ldr	r3, [pc, #684]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec8:	4aaa      	ldr	r2, [pc, #680]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003eca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ece:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003ed0:	e018      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ed2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ed6:	3308      	adds	r3, #8
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f003 fa55 	bl	8007388 <RCCEx_PLL2_Config>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003ee4:	e00e      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ee6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003eea:	3330      	adds	r3, #48	@ 0x30
 8003eec:	4618      	mov	r0, r3
 8003eee:	f003 fae3 	bl	80074b8 <RCCEx_PLL3_Config>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003ef8:	e004      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003f00:	e000      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8003f02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f04:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10d      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003f0c:	4b99      	ldr	r3, [pc, #612]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f12:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003f16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f1a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f1e:	4a95      	ldr	r2, [pc, #596]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003f20:	430b      	orrs	r3, r1
 8003f22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003f26:	e003      	b.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f28:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f2c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003f30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f38:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f3e:	2300      	movs	r3, #0
 8003f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f42:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003f46:	460b      	mov	r3, r1
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	d04e      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003f4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f58:	d02e      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8003f5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f5e:	d827      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8003f60:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f62:	d02b      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8003f64:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f66:	d823      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8003f68:	2b80      	cmp	r3, #128	@ 0x80
 8003f6a:	d017      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8003f6c:	2b80      	cmp	r3, #128	@ 0x80
 8003f6e:	d81f      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d002      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8003f74:	2b40      	cmp	r3, #64	@ 0x40
 8003f76:	d007      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8003f78:	e01a      	b.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f7a:	4b7e      	ldr	r3, [pc, #504]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f7e:	4a7d      	ldr	r2, [pc, #500]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003f80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f84:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003f86:	e01a      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f8c:	3308      	adds	r3, #8
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f003 f9fa 	bl	8007388 <RCCEx_PLL2_Config>
 8003f94:	4603      	mov	r3, r0
 8003f96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003f9a:	e010      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003f9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fa0:	3330      	adds	r3, #48	@ 0x30
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f003 fa88 	bl	80074b8 <RCCEx_PLL3_Config>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003fae:	e006      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003fb6:	e002      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8003fb8:	bf00      	nop
 8003fba:	e000      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8003fbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fbe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10d      	bne.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003fc6:	4b6b      	ldr	r3, [pc, #428]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003fc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fcc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003fd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003fd8:	4a66      	ldr	r2, [pc, #408]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003fda:	430b      	orrs	r3, r1
 8003fdc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003fe0:	e003      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003fe6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8003fea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003ff6:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ffc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004000:	460b      	mov	r3, r1
 8004002:	4313      	orrs	r3, r2
 8004004:	d055      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8004006:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800400a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800400e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004012:	d031      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8004014:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004018:	d82a      	bhi.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800401a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800401e:	d02d      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8004020:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004024:	d824      	bhi.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8004026:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800402a:	d029      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 800402c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004030:	d81e      	bhi.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8004032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004036:	d011      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8004038:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800403c:	d818      	bhi.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800403e:	2b00      	cmp	r3, #0
 8004040:	d020      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8004042:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004046:	d113      	bne.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004048:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800404c:	3308      	adds	r3, #8
 800404e:	4618      	mov	r0, r3
 8004050:	f003 f99a 	bl	8007388 <RCCEx_PLL2_Config>
 8004054:	4603      	mov	r3, r0
 8004056:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800405a:	e014      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800405c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004060:	3330      	adds	r3, #48	@ 0x30
 8004062:	4618      	mov	r0, r3
 8004064:	f003 fa28 	bl	80074b8 <RCCEx_PLL3_Config>
 8004068:	4603      	mov	r3, r0
 800406a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800406e:	e00a      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004076:	e006      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004078:	bf00      	nop
 800407a:	e004      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800407c:	bf00      	nop
 800407e:	e002      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004080:	bf00      	nop
 8004082:	e000      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004084:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004086:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800408a:	2b00      	cmp	r3, #0
 800408c:	d10d      	bne.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800408e:	4b39      	ldr	r3, [pc, #228]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004090:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004094:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004098:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800409c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80040a0:	4a34      	ldr	r2, [pc, #208]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80040a2:	430b      	orrs	r3, r1
 80040a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040a8:	e003      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80040ae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 80040b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ba:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80040be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040c0:	2300      	movs	r3, #0
 80040c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040c4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80040c8:	460b      	mov	r3, r1
 80040ca:	4313      	orrs	r3, r2
 80040cc:	d058      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 80040ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040d6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80040da:	d031      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 80040dc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80040e0:	d82a      	bhi.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80040e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040e6:	d02d      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 80040e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040ec:	d824      	bhi.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80040ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040f2:	d029      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 80040f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040f8:	d81e      	bhi.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80040fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040fe:	d011      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8004100:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004104:	d818      	bhi.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004106:	2b00      	cmp	r3, #0
 8004108:	d020      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 800410a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800410e:	d113      	bne.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004110:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004114:	3308      	adds	r3, #8
 8004116:	4618      	mov	r0, r3
 8004118:	f003 f936 	bl	8007388 <RCCEx_PLL2_Config>
 800411c:	4603      	mov	r3, r0
 800411e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8004122:	e014      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004124:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004128:	3330      	adds	r3, #48	@ 0x30
 800412a:	4618      	mov	r0, r3
 800412c:	f003 f9c4 	bl	80074b8 <RCCEx_PLL3_Config>
 8004130:	4603      	mov	r3, r0
 8004132:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8004136:	e00a      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800413e:	e006      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8004140:	bf00      	nop
 8004142:	e004      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8004144:	bf00      	nop
 8004146:	e002      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8004148:	bf00      	nop
 800414a:	e000      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800414c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800414e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004152:	2b00      	cmp	r3, #0
 8004154:	d110      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8004156:	4b07      	ldr	r3, [pc, #28]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004158:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800415c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004160:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004164:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004168:	4902      	ldr	r1, [pc, #8]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800416a:	4313      	orrs	r3, r2
 800416c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004170:	e006      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8004172:	bf00      	nop
 8004174:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004178:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800417c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004180:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004188:	2100      	movs	r1, #0
 800418a:	6239      	str	r1, [r7, #32]
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	627b      	str	r3, [r7, #36]	@ 0x24
 8004192:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004196:	460b      	mov	r3, r1
 8004198:	4313      	orrs	r3, r2
 800419a:	d055      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 800419c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80041a4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80041a8:	d031      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 80041aa:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80041ae:	d82a      	bhi.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80041b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041b4:	d02d      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 80041b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041ba:	d824      	bhi.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80041bc:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80041c0:	d029      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 80041c2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80041c6:	d81e      	bhi.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80041c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041cc:	d011      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 80041ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041d2:	d818      	bhi.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d020      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 80041d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041dc:	d113      	bne.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80041de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041e2:	3308      	adds	r3, #8
 80041e4:	4618      	mov	r0, r3
 80041e6:	f003 f8cf 	bl	8007388 <RCCEx_PLL2_Config>
 80041ea:	4603      	mov	r3, r0
 80041ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80041f0:	e014      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80041f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041f6:	3330      	adds	r3, #48	@ 0x30
 80041f8:	4618      	mov	r0, r3
 80041fa:	f003 f95d 	bl	80074b8 <RCCEx_PLL3_Config>
 80041fe:	4603      	mov	r3, r0
 8004200:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004204:	e00a      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800420c:	e006      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800420e:	bf00      	nop
 8004210:	e004      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8004212:	bf00      	nop
 8004214:	e002      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8004216:	bf00      	nop
 8004218:	e000      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800421a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800421c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10d      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8004224:	4b88      	ldr	r3, [pc, #544]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004226:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800422a:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 800422e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004232:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004236:	4984      	ldr	r1, [pc, #528]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004238:	4313      	orrs	r3, r2
 800423a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800423e:	e003      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004240:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004244:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004248:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800424c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004250:	2100      	movs	r1, #0
 8004252:	61b9      	str	r1, [r7, #24]
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	61fb      	str	r3, [r7, #28]
 800425a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800425e:	460b      	mov	r3, r1
 8004260:	4313      	orrs	r3, r2
 8004262:	d03d      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8004264:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004268:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800426c:	2b03      	cmp	r3, #3
 800426e:	d81c      	bhi.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8004270:	a201      	add	r2, pc, #4	@ (adr r2, 8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8004272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004276:	bf00      	nop
 8004278:	080042b3 	.word	0x080042b3
 800427c:	08004289 	.word	0x08004289
 8004280:	08004297 	.word	0x08004297
 8004284:	080042b3 	.word	0x080042b3
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004288:	4b6f      	ldr	r3, [pc, #444]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800428a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800428c:	4a6e      	ldr	r2, [pc, #440]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800428e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004292:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004294:	e00e      	b.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004296:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800429a:	3308      	adds	r3, #8
 800429c:	4618      	mov	r0, r3
 800429e:	f003 f873 	bl	8007388 <RCCEx_PLL2_Config>
 80042a2:	4603      	mov	r3, r0
 80042a4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 80042a8:	e004      	b.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80042b0:	e000      	b.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 80042b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10d      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80042bc:	4b62      	ldr	r3, [pc, #392]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80042be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80042c2:	f023 0203 	bic.w	r2, r3, #3
 80042c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042ca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80042ce:	495e      	ldr	r1, [pc, #376]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80042d6:	e003      	b.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80042dc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80042e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e8:	2100      	movs	r1, #0
 80042ea:	6139      	str	r1, [r7, #16]
 80042ec:	f003 0304 	and.w	r3, r3, #4
 80042f0:	617b      	str	r3, [r7, #20]
 80042f2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80042f6:	460b      	mov	r3, r1
 80042f8:	4313      	orrs	r3, r2
 80042fa:	d03a      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80042fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004300:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004308:	d00e      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 800430a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800430e:	d815      	bhi.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8004310:	2b00      	cmp	r3, #0
 8004312:	d017      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8004314:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004318:	d110      	bne.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800431a:	4b4b      	ldr	r3, [pc, #300]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800431c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800431e:	4a4a      	ldr	r2, [pc, #296]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004320:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004324:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004326:	e00e      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004328:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800432c:	3308      	adds	r3, #8
 800432e:	4618      	mov	r0, r3
 8004330:	f003 f82a 	bl	8007388 <RCCEx_PLL2_Config>
 8004334:	4603      	mov	r3, r0
 8004336:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800433a:	e004      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004342:	e000      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8004344:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004346:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10d      	bne.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800434e:	4b3e      	ldr	r3, [pc, #248]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004350:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004354:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004358:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800435c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004360:	4939      	ldr	r1, [pc, #228]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004362:	4313      	orrs	r3, r2
 8004364:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8004368:	e003      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800436a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800436e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004372:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437a:	2100      	movs	r1, #0
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	f003 0310 	and.w	r3, r3, #16
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004388:	460b      	mov	r3, r1
 800438a:	4313      	orrs	r3, r2
 800438c:	d038      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800438e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004392:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004396:	2b30      	cmp	r3, #48	@ 0x30
 8004398:	d01b      	beq.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800439a:	2b30      	cmp	r3, #48	@ 0x30
 800439c:	d815      	bhi.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 800439e:	2b10      	cmp	r3, #16
 80043a0:	d002      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 80043a2:	2b20      	cmp	r3, #32
 80043a4:	d007      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 80043a6:	e010      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043a8:	4b27      	ldr	r3, [pc, #156]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ac:	4a26      	ldr	r2, [pc, #152]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043b2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 80043b4:	e00e      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80043b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043ba:	3330      	adds	r3, #48	@ 0x30
 80043bc:	4618      	mov	r0, r3
 80043be:	f003 f87b 	bl	80074b8 <RCCEx_PLL3_Config>
 80043c2:	4603      	mov	r3, r0
 80043c4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80043c8:	e004      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80043d0:	e000      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 80043d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043d4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10d      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80043dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043de:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80043e2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80043e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80043ee:	4916      	ldr	r1, [pc, #88]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80043f6:	e003      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80043fc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004400:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004408:	2100      	movs	r1, #0
 800440a:	6039      	str	r1, [r7, #0]
 800440c:	f003 0308 	and.w	r3, r3, #8
 8004410:	607b      	str	r3, [r7, #4]
 8004412:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004416:	460b      	mov	r3, r1
 8004418:	4313      	orrs	r3, r2
 800441a:	d00c      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 800441c:	4b0a      	ldr	r3, [pc, #40]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800441e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004422:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004426:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800442a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800442e:	4906      	ldr	r1, [pc, #24]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004430:	4313      	orrs	r3, r2
 8004432:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8004436:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 800443a:	4618      	mov	r0, r3
 800443c:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8004440:	46bd      	mov	sp, r7
 8004442:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004446:	bf00      	nop
 8004448:	44020c00 	.word	0x44020c00

0800444c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 800444c:	b480      	push	{r7}
 800444e:	b08b      	sub	sp, #44	@ 0x2c
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8004454:	4bae      	ldr	r3, [pc, #696]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004458:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800445c:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800445e:	4bac      	ldr	r3, [pc, #688]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004462:	f003 0303 	and.w	r3, r3, #3
 8004466:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004468:	4ba9      	ldr	r3, [pc, #676]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800446a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800446c:	0a1b      	lsrs	r3, r3, #8
 800446e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004472:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004474:	4ba6      	ldr	r3, [pc, #664]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004478:	091b      	lsrs	r3, r3, #4
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004480:	4ba3      	ldr	r3, [pc, #652]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004484:	08db      	lsrs	r3, r3, #3
 8004486:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	fb02 f303 	mul.w	r3, r2, r3
 8004490:	ee07 3a90 	vmov	s15, r3
 8004494:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004498:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	f000 8126 	beq.w	80046f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	2b03      	cmp	r3, #3
 80044a8:	d053      	beq.n	8004552 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	2b03      	cmp	r3, #3
 80044ae:	d86f      	bhi.n	8004590 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d003      	beq.n	80044be <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d02b      	beq.n	8004514 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80044bc:	e068      	b.n	8004590 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80044be:	4b94      	ldr	r3, [pc, #592]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	08db      	lsrs	r3, r3, #3
 80044c4:	f003 0303 	and.w	r3, r3, #3
 80044c8:	4a92      	ldr	r2, [pc, #584]	@ (8004714 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80044ca:	fa22 f303 	lsr.w	r3, r2, r3
 80044ce:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	ee07 3a90 	vmov	s15, r3
 80044d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	ee07 3a90 	vmov	s15, r3
 80044e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	ee07 3a90 	vmov	s15, r3
 80044ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044f2:	ed97 6a04 	vldr	s12, [r7, #16]
 80044f6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004718 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80044fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800450a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800450e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004512:	e068      	b.n	80045e6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	ee07 3a90 	vmov	s15, r3
 800451a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800451e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800471c <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8004522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004526:	6a3b      	ldr	r3, [r7, #32]
 8004528:	ee07 3a90 	vmov	s15, r3
 800452c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004530:	ed97 6a04 	vldr	s12, [r7, #16]
 8004534:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004718 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004538:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800453c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004540:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004544:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004548:	ee67 7a27 	vmul.f32	s15, s14, s15
 800454c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004550:	e049      	b.n	80045e6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	ee07 3a90 	vmov	s15, r3
 8004558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800455c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004720 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8004560:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004564:	6a3b      	ldr	r3, [r7, #32]
 8004566:	ee07 3a90 	vmov	s15, r3
 800456a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800456e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004572:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004718 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004576:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800457a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800457e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004582:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800458a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800458e:	e02a      	b.n	80045e6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004590:	4b5f      	ldr	r3, [pc, #380]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	08db      	lsrs	r3, r3, #3
 8004596:	f003 0303 	and.w	r3, r3, #3
 800459a:	4a5e      	ldr	r2, [pc, #376]	@ (8004714 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800459c:	fa22 f303 	lsr.w	r3, r2, r3
 80045a0:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	ee07 3a90 	vmov	s15, r3
 80045a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	ee07 3a90 	vmov	s15, r3
 80045b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045ba:	6a3b      	ldr	r3, [r7, #32]
 80045bc:	ee07 3a90 	vmov	s15, r3
 80045c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045c4:	ed97 6a04 	vldr	s12, [r7, #16]
 80045c8:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004718 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80045cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045e0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80045e4:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80045e6:	4b4a      	ldr	r3, [pc, #296]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045f2:	d121      	bne.n	8004638 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80045f4:	4b46      	ldr	r3, [pc, #280]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80045f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d017      	beq.n	8004630 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004600:	4b43      	ldr	r3, [pc, #268]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004604:	0a5b      	lsrs	r3, r3, #9
 8004606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800460a:	ee07 3a90 	vmov	s15, r3
 800460e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8004612:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004616:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800461a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800461e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004622:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004626:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	601a      	str	r2, [r3, #0]
 800462e:	e006      	b.n	800463e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	e002      	b.n	800463e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800463e:	4b34      	ldr	r3, [pc, #208]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004646:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800464a:	d121      	bne.n	8004690 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800464c:	4b30      	ldr	r3, [pc, #192]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800464e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004654:	2b00      	cmp	r3, #0
 8004656:	d017      	beq.n	8004688 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004658:	4b2d      	ldr	r3, [pc, #180]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800465a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800465c:	0c1b      	lsrs	r3, r3, #16
 800465e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004662:	ee07 3a90 	vmov	s15, r3
 8004666:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800466a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800466e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004672:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004676:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800467a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800467e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	605a      	str	r2, [r3, #4]
 8004686:	e006      	b.n	8004696 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	605a      	str	r2, [r3, #4]
 800468e:	e002      	b.n	8004696 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004696:	4b1e      	ldr	r3, [pc, #120]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800469e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046a2:	d121      	bne.n	80046e8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80046a4:	4b1a      	ldr	r3, [pc, #104]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80046a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d017      	beq.n	80046e0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80046b0:	4b17      	ldr	r3, [pc, #92]	@ (8004710 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80046b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046b4:	0e1b      	lsrs	r3, r3, #24
 80046b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046ba:	ee07 3a90 	vmov	s15, r3
 80046be:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80046c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046c6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80046ca:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80046ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046d6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80046de:	e010      	b.n	8004702 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	609a      	str	r2, [r3, #8]
}
 80046e6:	e00c      	b.n	8004702 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	609a      	str	r2, [r3, #8]
}
 80046ee:	e008      	b.n	8004702 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	609a      	str	r2, [r3, #8]
}
 8004702:	bf00      	nop
 8004704:	372c      	adds	r7, #44	@ 0x2c
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	44020c00 	.word	0x44020c00
 8004714:	03d09000 	.word	0x03d09000
 8004718:	46000000 	.word	0x46000000
 800471c:	4a742400 	.word	0x4a742400
 8004720:	4bbebc20 	.word	0x4bbebc20

08004724 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8004724:	b480      	push	{r7}
 8004726:	b08b      	sub	sp, #44	@ 0x2c
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800472c:	4bae      	ldr	r3, [pc, #696]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800472e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004734:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8004736:	4bac      	ldr	r3, [pc, #688]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473a:	f003 0303 	and.w	r3, r3, #3
 800473e:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8004740:	4ba9      	ldr	r3, [pc, #676]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004744:	0a1b      	lsrs	r3, r3, #8
 8004746:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800474a:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800474c:	4ba6      	ldr	r3, [pc, #664]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800474e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004750:	091b      	lsrs	r3, r3, #4
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8004758:	4ba3      	ldr	r3, [pc, #652]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800475a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475c:	08db      	lsrs	r3, r3, #3
 800475e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	fb02 f303 	mul.w	r3, r2, r3
 8004768:	ee07 3a90 	vmov	s15, r3
 800476c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004770:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	2b00      	cmp	r3, #0
 8004778:	f000 8126 	beq.w	80049c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	2b03      	cmp	r3, #3
 8004780:	d053      	beq.n	800482a <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	2b03      	cmp	r3, #3
 8004786:	d86f      	bhi.n	8004868 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d003      	beq.n	8004796 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	2b02      	cmp	r3, #2
 8004792:	d02b      	beq.n	80047ec <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004794:	e068      	b.n	8004868 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004796:	4b94      	ldr	r3, [pc, #592]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	08db      	lsrs	r3, r3, #3
 800479c:	f003 0303 	and.w	r3, r3, #3
 80047a0:	4a92      	ldr	r2, [pc, #584]	@ (80049ec <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80047a2:	fa22 f303 	lsr.w	r3, r2, r3
 80047a6:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	ee07 3a90 	vmov	s15, r3
 80047ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	ee07 3a90 	vmov	s15, r3
 80047b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047c0:	6a3b      	ldr	r3, [r7, #32]
 80047c2:	ee07 3a90 	vmov	s15, r3
 80047c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047ca:	ed97 6a04 	vldr	s12, [r7, #16]
 80047ce:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80049f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80047d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047e6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80047ea:	e068      	b.n	80048be <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	ee07 3a90 	vmov	s15, r3
 80047f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047f6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80049f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80047fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047fe:	6a3b      	ldr	r3, [r7, #32]
 8004800:	ee07 3a90 	vmov	s15, r3
 8004804:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004808:	ed97 6a04 	vldr	s12, [r7, #16]
 800480c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80049f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004810:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004814:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004818:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800481c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004824:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004828:	e049      	b.n	80048be <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	ee07 3a90 	vmov	s15, r3
 8004830:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004834:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8004838:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800483c:	6a3b      	ldr	r3, [r7, #32]
 800483e:	ee07 3a90 	vmov	s15, r3
 8004842:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004846:	ed97 6a04 	vldr	s12, [r7, #16]
 800484a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80049f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800484e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004852:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004856:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800485a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800485e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004862:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004866:	e02a      	b.n	80048be <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004868:	4b5f      	ldr	r3, [pc, #380]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	08db      	lsrs	r3, r3, #3
 800486e:	f003 0303 	and.w	r3, r3, #3
 8004872:	4a5e      	ldr	r2, [pc, #376]	@ (80049ec <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004874:	fa22 f303 	lsr.w	r3, r2, r3
 8004878:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	ee07 3a90 	vmov	s15, r3
 8004880:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	ee07 3a90 	vmov	s15, r3
 800488a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800488e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	ee07 3a90 	vmov	s15, r3
 8004898:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800489c:	ed97 6a04 	vldr	s12, [r7, #16]
 80048a0:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80049f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80048a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048b8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80048bc:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80048be:	4b4a      	ldr	r3, [pc, #296]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048ca:	d121      	bne.n	8004910 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80048cc:	4b46      	ldr	r3, [pc, #280]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80048ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d017      	beq.n	8004908 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80048d8:	4b43      	ldr	r3, [pc, #268]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80048da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048dc:	0a5b      	lsrs	r3, r3, #9
 80048de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048e2:	ee07 3a90 	vmov	s15, r3
 80048e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80048ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80048ee:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80048f2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80048f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048fe:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	601a      	str	r2, [r3, #0]
 8004906:	e006      	b.n	8004916 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	e002      	b.n	8004916 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004916:	4b34      	ldr	r3, [pc, #208]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800491e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004922:	d121      	bne.n	8004968 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004924:	4b30      	ldr	r3, [pc, #192]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d017      	beq.n	8004960 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004930:	4b2d      	ldr	r3, [pc, #180]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004934:	0c1b      	lsrs	r3, r3, #16
 8004936:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800493a:	ee07 3a90 	vmov	s15, r3
 800493e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8004942:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004946:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800494a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800494e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004956:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	605a      	str	r2, [r3, #4]
 800495e:	e006      	b.n	800496e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	605a      	str	r2, [r3, #4]
 8004966:	e002      	b.n	800496e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800496e:	4b1e      	ldr	r3, [pc, #120]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004976:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800497a:	d121      	bne.n	80049c0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800497c:	4b1a      	ldr	r3, [pc, #104]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800497e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004980:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d017      	beq.n	80049b8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004988:	4b17      	ldr	r3, [pc, #92]	@ (80049e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800498a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800498c:	0e1b      	lsrs	r3, r3, #24
 800498e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004992:	ee07 3a90 	vmov	s15, r3
 8004996:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800499a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800499e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80049a2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80049a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049ae:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80049b6:	e010      	b.n	80049da <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	609a      	str	r2, [r3, #8]
}
 80049be:	e00c      	b.n	80049da <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	609a      	str	r2, [r3, #8]
}
 80049c6:	e008      	b.n	80049da <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	609a      	str	r2, [r3, #8]
}
 80049da:	bf00      	nop
 80049dc:	372c      	adds	r7, #44	@ 0x2c
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	44020c00 	.word	0x44020c00
 80049ec:	03d09000 	.word	0x03d09000
 80049f0:	46000000 	.word	0x46000000
 80049f4:	4a742400 	.word	0x4a742400
 80049f8:	4bbebc20 	.word	0x4bbebc20

080049fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b08b      	sub	sp, #44	@ 0x2c
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8004a04:	4bae      	ldr	r3, [pc, #696]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a0c:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8004a0e:	4bac      	ldr	r3, [pc, #688]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a12:	f003 0303 	and.w	r3, r3, #3
 8004a16:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8004a18:	4ba9      	ldr	r3, [pc, #676]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a1c:	0a1b      	lsrs	r3, r3, #8
 8004a1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a22:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8004a24:	4ba6      	ldr	r3, [pc, #664]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a28:	091b      	lsrs	r3, r3, #4
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8004a30:	4ba3      	ldr	r3, [pc, #652]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a34:	08db      	lsrs	r3, r3, #3
 8004a36:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	fb02 f303 	mul.w	r3, r2, r3
 8004a40:	ee07 3a90 	vmov	s15, r3
 8004a44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a48:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	f000 8126 	beq.w	8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	2b03      	cmp	r3, #3
 8004a58:	d053      	beq.n	8004b02 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	2b03      	cmp	r3, #3
 8004a5e:	d86f      	bhi.n	8004b40 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d003      	beq.n	8004a6e <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d02b      	beq.n	8004ac4 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8004a6c:	e068      	b.n	8004b40 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004a6e:	4b94      	ldr	r3, [pc, #592]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	08db      	lsrs	r3, r3, #3
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	4a92      	ldr	r2, [pc, #584]	@ (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8004a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a7e:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	ee07 3a90 	vmov	s15, r3
 8004a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	ee07 3a90 	vmov	s15, r3
 8004a90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a98:	6a3b      	ldr	r3, [r7, #32]
 8004a9a:	ee07 3a90 	vmov	s15, r3
 8004a9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aa2:	ed97 6a04 	vldr	s12, [r7, #16]
 8004aa6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004aaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ab2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004abe:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004ac2:	e068      	b.n	8004b96 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	ee07 3a90 	vmov	s15, r3
 8004aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ace:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004ccc <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8004ad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ad6:	6a3b      	ldr	r3, [r7, #32]
 8004ad8:	ee07 3a90 	vmov	s15, r3
 8004adc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ae0:	ed97 6a04 	vldr	s12, [r7, #16]
 8004ae4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004ae8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004af0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004af4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004af8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004afc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004b00:	e049      	b.n	8004b96 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	ee07 3a90 	vmov	s15, r3
 8004b08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b0c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004cd0 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8004b10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b14:	6a3b      	ldr	r3, [r7, #32]
 8004b16:	ee07 3a90 	vmov	s15, r3
 8004b1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b1e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004b22:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004b26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b3a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004b3e:	e02a      	b.n	8004b96 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004b40:	4b5f      	ldr	r3, [pc, #380]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	08db      	lsrs	r3, r3, #3
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	4a5e      	ldr	r2, [pc, #376]	@ (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8004b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b50:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	ee07 3a90 	vmov	s15, r3
 8004b58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b5c:	69bb      	ldr	r3, [r7, #24]
 8004b5e:	ee07 3a90 	vmov	s15, r3
 8004b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b6a:	6a3b      	ldr	r3, [r7, #32]
 8004b6c:	ee07 3a90 	vmov	s15, r3
 8004b70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b74:	ed97 6a04 	vldr	s12, [r7, #16]
 8004b78:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004b7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b90:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004b94:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004b96:	4b4a      	ldr	r3, [pc, #296]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ba2:	d121      	bne.n	8004be8 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8004ba4:	4b46      	ldr	r3, [pc, #280]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d017      	beq.n	8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004bb0:	4b43      	ldr	r3, [pc, #268]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb4:	0a5b      	lsrs	r3, r3, #9
 8004bb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bba:	ee07 3a90 	vmov	s15, r3
 8004bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8004bc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004bc6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8004bca:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004bce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bd6:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	e006      	b.n	8004bee <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	601a      	str	r2, [r3, #0]
 8004be6:	e002      	b.n	8004bee <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004bee:	4b34      	ldr	r3, [pc, #208]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bfa:	d121      	bne.n	8004c40 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8004bfc:	4b30      	ldr	r3, [pc, #192]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d017      	beq.n	8004c38 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004c08:	4b2d      	ldr	r3, [pc, #180]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c0c:	0c1b      	lsrs	r3, r3, #16
 8004c0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c12:	ee07 3a90 	vmov	s15, r3
 8004c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8004c1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c1e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8004c22:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004c26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c2e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	605a      	str	r2, [r3, #4]
 8004c36:	e006      	b.n	8004c46 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	605a      	str	r2, [r3, #4]
 8004c3e:	e002      	b.n	8004c46 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004c46:	4b1e      	ldr	r3, [pc, #120]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c52:	d121      	bne.n	8004c98 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8004c54:	4b1a      	ldr	r3, [pc, #104]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d017      	beq.n	8004c90 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004c60:	4b17      	ldr	r3, [pc, #92]	@ (8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c64:	0e1b      	lsrs	r3, r3, #24
 8004c66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c6a:	ee07 3a90 	vmov	s15, r3
 8004c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8004c72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c76:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8004c7a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c86:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8004c8e:	e010      	b.n	8004cb2 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	609a      	str	r2, [r3, #8]
}
 8004c96:	e00c      	b.n	8004cb2 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	609a      	str	r2, [r3, #8]
}
 8004c9e:	e008      	b.n	8004cb2 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	609a      	str	r2, [r3, #8]
}
 8004cb2:	bf00      	nop
 8004cb4:	372c      	adds	r7, #44	@ 0x2c
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	44020c00 	.word	0x44020c00
 8004cc4:	03d09000 	.word	0x03d09000
 8004cc8:	46000000 	.word	0x46000000
 8004ccc:	4a742400 	.word	0x4a742400
 8004cd0:	4bbebc20 	.word	0x4bbebc20

08004cd4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004cd4:	b590      	push	{r4, r7, lr}
 8004cd6:	b08f      	sub	sp, #60	@ 0x3c
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004cde:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ce2:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8004ce6:	4321      	orrs	r1, r4
 8004ce8:	d150      	bne.n	8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004cea:	4b26      	ldr	r3, [pc, #152]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004cec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cf4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004cf6:	4b23      	ldr	r3, [pc, #140]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004cf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d108      	bne.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d0a:	d104      	bne.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004d0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d10:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d12:	f002 bb2a 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004d16:	4b1b      	ldr	r3, [pc, #108]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d24:	d108      	bne.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8004d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d2c:	d104      	bne.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8004d2e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004d32:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d34:	f002 bb19 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8004d38:	4b12      	ldr	r3, [pc, #72]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d44:	d119      	bne.n	8004d7a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8004d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d4c:	d115      	bne.n	8004d7a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8004d56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d5a:	d30a      	bcc.n	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8004d5c:	4b09      	ldr	r3, [pc, #36]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	0a1b      	lsrs	r3, r3, #8
 8004d62:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d66:	4a08      	ldr	r2, [pc, #32]	@ (8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d6c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004d6e:	f002 bafc 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8004d72:	2300      	movs	r3, #0
 8004d74:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004d76:	f002 baf8 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d7e:	f002 baf4 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8004d82:	bf00      	nop
 8004d84:	44020c00 	.word	0x44020c00
 8004d88:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8004d8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d90:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8004d94:	ea50 0104 	orrs.w	r1, r0, r4
 8004d98:	f001 8275 	beq.w	8006286 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8004d9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004da0:	2801      	cmp	r0, #1
 8004da2:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8004da6:	f082 82dd 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004daa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dae:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8004db2:	ea50 0104 	orrs.w	r1, r0, r4
 8004db6:	f001 816c 	beq.w	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8004dba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dbe:	2801      	cmp	r0, #1
 8004dc0:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8004dc4:	f082 82ce 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004dc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dcc:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8004dd0:	ea50 0104 	orrs.w	r1, r0, r4
 8004dd4:	f001 8602 	beq.w	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8004dd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ddc:	2801      	cmp	r0, #1
 8004dde:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8004de2:	f082 82bf 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004de6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dea:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8004dee:	ea50 0104 	orrs.w	r1, r0, r4
 8004df2:	f001 854c 	beq.w	800688e <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8004df6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dfa:	2801      	cmp	r0, #1
 8004dfc:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8004e00:	f082 82b0 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e08:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8004e0c:	ea50 0104 	orrs.w	r1, r0, r4
 8004e10:	f001 849e 	beq.w	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8004e14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e18:	2801      	cmp	r0, #1
 8004e1a:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8004e1e:	f082 82a1 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e26:	f1a1 0420 	sub.w	r4, r1, #32
 8004e2a:	ea50 0104 	orrs.w	r1, r0, r4
 8004e2e:	f001 83e8 	beq.w	8006602 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8004e32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e36:	2801      	cmp	r0, #1
 8004e38:	f171 0120 	sbcs.w	r1, r1, #32
 8004e3c:	f082 8292 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e44:	f1a1 0410 	sub.w	r4, r1, #16
 8004e48:	ea50 0104 	orrs.w	r1, r0, r4
 8004e4c:	f002 8256 	beq.w	80072fc <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8004e50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e54:	2801      	cmp	r0, #1
 8004e56:	f171 0110 	sbcs.w	r1, r1, #16
 8004e5a:	f082 8283 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e62:	f1a1 0408 	sub.w	r4, r1, #8
 8004e66:	ea50 0104 	orrs.w	r1, r0, r4
 8004e6a:	f002 81cc 	beq.w	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8004e6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e72:	2801      	cmp	r0, #1
 8004e74:	f171 0108 	sbcs.w	r1, r1, #8
 8004e78:	f082 8274 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e80:	1f0c      	subs	r4, r1, #4
 8004e82:	ea50 0104 	orrs.w	r1, r0, r4
 8004e86:	f001 8648 	beq.w	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8004e8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e8e:	2801      	cmp	r0, #1
 8004e90:	f171 0104 	sbcs.w	r1, r1, #4
 8004e94:	f082 8266 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e9c:	1e8c      	subs	r4, r1, #2
 8004e9e:	ea50 0104 	orrs.w	r1, r0, r4
 8004ea2:	f002 8143 	beq.w	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8004ea6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004eaa:	2801      	cmp	r0, #1
 8004eac:	f171 0102 	sbcs.w	r1, r1, #2
 8004eb0:	f082 8258 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004eb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004eb8:	1e4c      	subs	r4, r1, #1
 8004eba:	ea50 0104 	orrs.w	r1, r0, r4
 8004ebe:	f002 80ce 	beq.w	800705e <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8004ec2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ec6:	2801      	cmp	r0, #1
 8004ec8:	f171 0101 	sbcs.w	r1, r1, #1
 8004ecc:	f082 824a 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004ed0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ed4:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8004ed8:	4321      	orrs	r1, r4
 8004eda:	f002 8059 	beq.w	8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8004ede:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ee2:	4cd9      	ldr	r4, [pc, #868]	@ (8005248 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004ee4:	42a0      	cmp	r0, r4
 8004ee6:	f171 0100 	sbcs.w	r1, r1, #0
 8004eea:	f082 823b 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004eee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ef2:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8004ef6:	4321      	orrs	r1, r4
 8004ef8:	f001 87d9 	beq.w	8006eae <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8004efc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f00:	4cd2      	ldr	r4, [pc, #840]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004f02:	42a0      	cmp	r0, r4
 8004f04:	f171 0100 	sbcs.w	r1, r1, #0
 8004f08:	f082 822c 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004f0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f10:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8004f14:	4321      	orrs	r1, r4
 8004f16:	f001 8751 	beq.w	8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8004f1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f1e:	4ccc      	ldr	r4, [pc, #816]	@ (8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8004f20:	42a0      	cmp	r0, r4
 8004f22:	f171 0100 	sbcs.w	r1, r1, #0
 8004f26:	f082 821d 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004f2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f2e:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8004f32:	4321      	orrs	r1, r4
 8004f34:	f001 869a 	beq.w	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8004f38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f3c:	4cc5      	ldr	r4, [pc, #788]	@ (8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8004f3e:	42a0      	cmp	r0, r4
 8004f40:	f171 0100 	sbcs.w	r1, r1, #0
 8004f44:	f082 820e 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004f48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f4c:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8004f50:	4321      	orrs	r1, r4
 8004f52:	f001 8612 	beq.w	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8004f56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f5a:	4cbf      	ldr	r4, [pc, #764]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8004f5c:	42a0      	cmp	r0, r4
 8004f5e:	f171 0100 	sbcs.w	r1, r1, #0
 8004f62:	f082 81ff 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004f66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f6a:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8004f6e:	4321      	orrs	r1, r4
 8004f70:	f002 817e 	beq.w	8007270 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8004f74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f78:	4cb8      	ldr	r4, [pc, #736]	@ (800525c <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004f7a:	42a0      	cmp	r0, r4
 8004f7c:	f171 0100 	sbcs.w	r1, r1, #0
 8004f80:	f082 81f0 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004f84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f88:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8004f8c:	4321      	orrs	r1, r4
 8004f8e:	f000 829e 	beq.w	80054ce <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8004f92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f96:	4cb2      	ldr	r4, [pc, #712]	@ (8005260 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004f98:	42a0      	cmp	r0, r4
 8004f9a:	f171 0100 	sbcs.w	r1, r1, #0
 8004f9e:	f082 81e1 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004fa2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fa6:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8004faa:	4321      	orrs	r1, r4
 8004fac:	f000 826d 	beq.w	800548a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8004fb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fb4:	4cab      	ldr	r4, [pc, #684]	@ (8005264 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8004fb6:	42a0      	cmp	r0, r4
 8004fb8:	f171 0100 	sbcs.w	r1, r1, #0
 8004fbc:	f082 81d2 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004fc0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fc4:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8004fc8:	4321      	orrs	r1, r4
 8004fca:	f001 800d 	beq.w	8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8004fce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fd2:	4ca5      	ldr	r4, [pc, #660]	@ (8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004fd4:	42a0      	cmp	r0, r4
 8004fd6:	f171 0100 	sbcs.w	r1, r1, #0
 8004fda:	f082 81c3 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004fde:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fe2:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8004fe6:	4321      	orrs	r1, r4
 8004fe8:	f000 81d0 	beq.w	800538c <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8004fec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ff0:	4c9e      	ldr	r4, [pc, #632]	@ (800526c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8004ff2:	42a0      	cmp	r0, r4
 8004ff4:	f171 0100 	sbcs.w	r1, r1, #0
 8004ff8:	f082 81b4 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004ffc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005000:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8005004:	4321      	orrs	r1, r4
 8005006:	f000 8142 	beq.w	800528e <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 800500a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800500e:	4c98      	ldr	r4, [pc, #608]	@ (8005270 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005010:	42a0      	cmp	r0, r4
 8005012:	f171 0100 	sbcs.w	r1, r1, #0
 8005016:	f082 81a5 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800501a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800501e:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8005022:	4321      	orrs	r1, r4
 8005024:	f001 824e 	beq.w	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8005028:	e9d7 0100 	ldrd	r0, r1, [r7]
 800502c:	4c91      	ldr	r4, [pc, #580]	@ (8005274 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800502e:	42a0      	cmp	r0, r4
 8005030:	f171 0100 	sbcs.w	r1, r1, #0
 8005034:	f082 8196 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005038:	e9d7 0100 	ldrd	r0, r1, [r7]
 800503c:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8005040:	4321      	orrs	r1, r4
 8005042:	f001 8197 	beq.w	8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8005046:	e9d7 0100 	ldrd	r0, r1, [r7]
 800504a:	4c8b      	ldr	r4, [pc, #556]	@ (8005278 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800504c:	42a0      	cmp	r0, r4
 800504e:	f171 0100 	sbcs.w	r1, r1, #0
 8005052:	f082 8187 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005056:	e9d7 0100 	ldrd	r0, r1, [r7]
 800505a:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 800505e:	4321      	orrs	r1, r4
 8005060:	f001 8154 	beq.w	800630c <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8005064:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005068:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 800506c:	f171 0100 	sbcs.w	r1, r1, #0
 8005070:	f082 8178 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005074:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005078:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 800507c:	4321      	orrs	r1, r4
 800507e:	f001 80b7 	beq.w	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8005082:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005086:	f248 0401 	movw	r4, #32769	@ 0x8001
 800508a:	42a0      	cmp	r0, r4
 800508c:	f171 0100 	sbcs.w	r1, r1, #0
 8005090:	f082 8168 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005094:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005098:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 800509c:	4321      	orrs	r1, r4
 800509e:	f001 8064 	beq.w	800616a <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 80050a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050a6:	f244 0401 	movw	r4, #16385	@ 0x4001
 80050aa:	42a0      	cmp	r0, r4
 80050ac:	f171 0100 	sbcs.w	r1, r1, #0
 80050b0:	f082 8158 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80050b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050b8:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 80050bc:	4321      	orrs	r1, r4
 80050be:	f001 8011 	beq.w	80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 80050c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050c6:	f242 0401 	movw	r4, #8193	@ 0x2001
 80050ca:	42a0      	cmp	r0, r4
 80050cc:	f171 0100 	sbcs.w	r1, r1, #0
 80050d0:	f082 8148 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80050d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050d8:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 80050dc:	4321      	orrs	r1, r4
 80050de:	f000 871e 	beq.w	8005f1e <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 80050e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050e6:	f241 0401 	movw	r4, #4097	@ 0x1001
 80050ea:	42a0      	cmp	r0, r4
 80050ec:	f171 0100 	sbcs.w	r1, r1, #0
 80050f0:	f082 8138 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80050f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050f8:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 80050fc:	4321      	orrs	r1, r4
 80050fe:	f000 86a8 	beq.w	8005e52 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8005102:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005106:	f640 0401 	movw	r4, #2049	@ 0x801
 800510a:	42a0      	cmp	r0, r4
 800510c:	f171 0100 	sbcs.w	r1, r1, #0
 8005110:	f082 8128 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005114:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005118:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 800511c:	4321      	orrs	r1, r4
 800511e:	f000 8632 	beq.w	8005d86 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8005122:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005126:	f240 4401 	movw	r4, #1025	@ 0x401
 800512a:	42a0      	cmp	r0, r4
 800512c:	f171 0100 	sbcs.w	r1, r1, #0
 8005130:	f082 8118 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005134:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005138:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 800513c:	4321      	orrs	r1, r4
 800513e:	f000 85b0 	beq.w	8005ca2 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8005142:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005146:	f240 2401 	movw	r4, #513	@ 0x201
 800514a:	42a0      	cmp	r0, r4
 800514c:	f171 0100 	sbcs.w	r1, r1, #0
 8005150:	f082 8108 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005154:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005158:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 800515c:	4321      	orrs	r1, r4
 800515e:	f000 8535 	beq.w	8005bcc <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8005162:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005166:	f240 1401 	movw	r4, #257	@ 0x101
 800516a:	42a0      	cmp	r0, r4
 800516c:	f171 0100 	sbcs.w	r1, r1, #0
 8005170:	f082 80f8 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005174:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005178:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 800517c:	4321      	orrs	r1, r4
 800517e:	f000 84ba 	beq.w	8005af6 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8005182:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005186:	2881      	cmp	r0, #129	@ 0x81
 8005188:	f171 0100 	sbcs.w	r1, r1, #0
 800518c:	f082 80ea 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005190:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005194:	2821      	cmp	r0, #33	@ 0x21
 8005196:	f171 0100 	sbcs.w	r1, r1, #0
 800519a:	d26f      	bcs.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800519c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051a0:	4301      	orrs	r1, r0
 80051a2:	f002 80df 	beq.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80051a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051aa:	1e42      	subs	r2, r0, #1
 80051ac:	f141 33ff 	adc.w	r3, r1, #4294967295
 80051b0:	2a20      	cmp	r2, #32
 80051b2:	f173 0100 	sbcs.w	r1, r3, #0
 80051b6:	f082 80d5 	bcs.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80051ba:	2a1f      	cmp	r2, #31
 80051bc:	f202 80d2 	bhi.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80051c0:	a101      	add	r1, pc, #4	@ (adr r1, 80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 80051c2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80051c6:	bf00      	nop
 80051c8:	08005529 	.word	0x08005529
 80051cc:	080055f5 	.word	0x080055f5
 80051d0:	08007365 	.word	0x08007365
 80051d4:	080056b5 	.word	0x080056b5
 80051d8:	08007365 	.word	0x08007365
 80051dc:	08007365 	.word	0x08007365
 80051e0:	08007365 	.word	0x08007365
 80051e4:	08005785 	.word	0x08005785
 80051e8:	08007365 	.word	0x08007365
 80051ec:	08007365 	.word	0x08007365
 80051f0:	08007365 	.word	0x08007365
 80051f4:	08007365 	.word	0x08007365
 80051f8:	08007365 	.word	0x08007365
 80051fc:	08007365 	.word	0x08007365
 8005200:	08007365 	.word	0x08007365
 8005204:	08005867 	.word	0x08005867
 8005208:	08007365 	.word	0x08007365
 800520c:	08007365 	.word	0x08007365
 8005210:	08007365 	.word	0x08007365
 8005214:	08007365 	.word	0x08007365
 8005218:	08007365 	.word	0x08007365
 800521c:	08007365 	.word	0x08007365
 8005220:	08007365 	.word	0x08007365
 8005224:	08007365 	.word	0x08007365
 8005228:	08007365 	.word	0x08007365
 800522c:	08007365 	.word	0x08007365
 8005230:	08007365 	.word	0x08007365
 8005234:	08007365 	.word	0x08007365
 8005238:	08007365 	.word	0x08007365
 800523c:	08007365 	.word	0x08007365
 8005240:	08007365 	.word	0x08007365
 8005244:	0800593d 	.word	0x0800593d
 8005248:	80000001 	.word	0x80000001
 800524c:	40000001 	.word	0x40000001
 8005250:	20000001 	.word	0x20000001
 8005254:	10000001 	.word	0x10000001
 8005258:	08000001 	.word	0x08000001
 800525c:	04000001 	.word	0x04000001
 8005260:	00800001 	.word	0x00800001
 8005264:	00400001 	.word	0x00400001
 8005268:	00200001 	.word	0x00200001
 800526c:	00100001 	.word	0x00100001
 8005270:	00080001 	.word	0x00080001
 8005274:	00040001 	.word	0x00040001
 8005278:	00020001 	.word	0x00020001
 800527c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005280:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8005284:	430b      	orrs	r3, r1
 8005286:	f000 83c4 	beq.w	8005a12 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800528a:	f002 b86b 	b.w	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800528e:	4ba1      	ldr	r3, [pc, #644]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005290:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005294:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005298:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800529a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052a0:	d036      	beq.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 80052a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052a8:	d86b      	bhi.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 80052aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052b0:	d02b      	beq.n	800530a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80052b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052b8:	d863      	bhi.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 80052ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052c0:	d01b      	beq.n	80052fa <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 80052c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052c8:	d85b      	bhi.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 80052ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d004      	beq.n	80052da <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 80052d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052d6:	d008      	beq.n	80052ea <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 80052d8:	e053      	b.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80052da:	f107 0320 	add.w	r3, r7, #32
 80052de:	4618      	mov	r0, r3
 80052e0:	f7ff f8b4 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80052e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80052e8:	e04e      	b.n	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052ea:	f107 0314 	add.w	r3, r7, #20
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7ff fa18 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80052f8:	e046      	b.n	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80052fa:	f107 0308 	add.w	r3, r7, #8
 80052fe:	4618      	mov	r0, r3
 8005300:	f7ff fb7c 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005308:	e03e      	b.n	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800530a:	4b83      	ldr	r3, [pc, #524]	@ (8005518 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800530c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800530e:	e03b      	b.n	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005310:	4b80      	ldr	r3, [pc, #512]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005312:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005316:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800531a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800531c:	4b7d      	ldr	r3, [pc, #500]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0302 	and.w	r3, r3, #2
 8005324:	2b02      	cmp	r3, #2
 8005326:	d10c      	bne.n	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8005328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800532a:	2b00      	cmp	r3, #0
 800532c:	d109      	bne.n	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800532e:	4b79      	ldr	r3, [pc, #484]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	08db      	lsrs	r3, r3, #3
 8005334:	f003 0303 	and.w	r3, r3, #3
 8005338:	4a78      	ldr	r2, [pc, #480]	@ (800551c <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800533a:	fa22 f303 	lsr.w	r3, r2, r3
 800533e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005340:	e01e      	b.n	8005380 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005342:	4b74      	ldr	r3, [pc, #464]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800534a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800534e:	d106      	bne.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005356:	d102      	bne.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005358:	4b71      	ldr	r3, [pc, #452]	@ (8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800535a:	637b      	str	r3, [r7, #52]	@ 0x34
 800535c:	e010      	b.n	8005380 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800535e:	4b6d      	ldr	r3, [pc, #436]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005366:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800536a:	d106      	bne.n	800537a <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 800536c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800536e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005372:	d102      	bne.n	800537a <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005374:	4b6b      	ldr	r3, [pc, #428]	@ (8005524 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8005376:	637b      	str	r3, [r7, #52]	@ 0x34
 8005378:	e002      	b.n	8005380 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800537a:	2300      	movs	r3, #0
 800537c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800537e:	e003      	b.n	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8005380:	e002      	b.n	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005386:	bf00      	nop
          }
        }
        break;
 8005388:	f001 bfef 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800538c:	4b61      	ldr	r3, [pc, #388]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800538e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005392:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8005396:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8005398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800539a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800539e:	d036      	beq.n	800540e <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 80053a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053a6:	d86b      	bhi.n	8005480 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80053a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053aa:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80053ae:	d02b      	beq.n	8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 80053b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80053b6:	d863      	bhi.n	8005480 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80053b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053be:	d01b      	beq.n	80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80053c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053c6:	d85b      	bhi.n	8005480 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80053c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d004      	beq.n	80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80053ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80053d4:	d008      	beq.n	80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 80053d6:	e053      	b.n	8005480 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80053d8:	f107 0320 	add.w	r3, r7, #32
 80053dc:	4618      	mov	r0, r3
 80053de:	f7ff f835 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80053e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80053e6:	e04e      	b.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80053e8:	f107 0314 	add.w	r3, r7, #20
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7ff f999 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80053f6:	e046      	b.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80053f8:	f107 0308 	add.w	r3, r7, #8
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7ff fafd 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005406:	e03e      	b.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005408:	4b43      	ldr	r3, [pc, #268]	@ (8005518 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800540a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800540c:	e03b      	b.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800540e:	4b41      	ldr	r3, [pc, #260]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005410:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005414:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005418:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800541a:	4b3e      	ldr	r3, [pc, #248]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b02      	cmp	r3, #2
 8005424:	d10c      	bne.n	8005440 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 8005426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005428:	2b00      	cmp	r3, #0
 800542a:	d109      	bne.n	8005440 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800542c:	4b39      	ldr	r3, [pc, #228]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	08db      	lsrs	r3, r3, #3
 8005432:	f003 0303 	and.w	r3, r3, #3
 8005436:	4a39      	ldr	r2, [pc, #228]	@ (800551c <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8005438:	fa22 f303 	lsr.w	r3, r2, r3
 800543c:	637b      	str	r3, [r7, #52]	@ 0x34
 800543e:	e01e      	b.n	800547e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005440:	4b34      	ldr	r3, [pc, #208]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005448:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800544c:	d106      	bne.n	800545c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800544e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005450:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005454:	d102      	bne.n	800545c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005456:	4b32      	ldr	r3, [pc, #200]	@ (8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8005458:	637b      	str	r3, [r7, #52]	@ 0x34
 800545a:	e010      	b.n	800547e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800545c:	4b2d      	ldr	r3, [pc, #180]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005464:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005468:	d106      	bne.n	8005478 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 800546a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005470:	d102      	bne.n	8005478 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005472:	4b2c      	ldr	r3, [pc, #176]	@ (8005524 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8005474:	637b      	str	r3, [r7, #52]	@ 0x34
 8005476:	e002      	b.n	800547e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8005478:	2300      	movs	r3, #0
 800547a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800547c:	e003      	b.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 800547e:	e002      	b.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005484:	bf00      	nop
          }
        }
        break;
 8005486:	f001 bf70 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800548a:	4b22      	ldr	r3, [pc, #136]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800548c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005494:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8005496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005498:	2b00      	cmp	r3, #0
 800549a:	d108      	bne.n	80054ae <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800549c:	f107 0320 	add.w	r3, r7, #32
 80054a0:	4618      	mov	r0, r3
 80054a2:	f7fe ffd3 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80054a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80054aa:	f001 bf5e 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 80054ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b0:	2b40      	cmp	r3, #64	@ 0x40
 80054b2:	d108      	bne.n	80054c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054b4:	f107 0314 	add.w	r3, r7, #20
 80054b8:	4618      	mov	r0, r3
 80054ba:	f7ff f933 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80054c2:	f001 bf52 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80054c6:	2300      	movs	r3, #0
 80054c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80054ca:	f001 bf4e 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 80054ce:	4b11      	ldr	r3, [pc, #68]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80054d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80054d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054d8:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 80054da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d108      	bne.n	80054f2 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80054e0:	f107 0320 	add.w	r3, r7, #32
 80054e4:	4618      	mov	r0, r3
 80054e6:	f7fe ffb1 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80054ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ec:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80054ee:	f001 bf3c 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 80054f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f4:	2b80      	cmp	r3, #128	@ 0x80
 80054f6:	d108      	bne.n	800550a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054f8:	f107 0314 	add.w	r3, r7, #20
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7ff f911 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005506:	f001 bf30 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800550a:	2300      	movs	r3, #0
 800550c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800550e:	f001 bf2c 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005512:	bf00      	nop
 8005514:	44020c00 	.word	0x44020c00
 8005518:	00bb8000 	.word	0x00bb8000
 800551c:	03d09000 	.word	0x03d09000
 8005520:	003d0900 	.word	0x003d0900
 8005524:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005528:	4b9d      	ldr	r3, [pc, #628]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800552a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800552e:	f003 0307 	and.w	r3, r3, #7
 8005532:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8005534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005536:	2b00      	cmp	r3, #0
 8005538:	d104      	bne.n	8005544 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800553a:	f7fc ffd1 	bl	80024e0 <HAL_RCC_GetPCLK2Freq>
 800553e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005540:	f001 bf13 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8005544:	4b96      	ldr	r3, [pc, #600]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800554c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005550:	d10a      	bne.n	8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8005552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005554:	2b01      	cmp	r3, #1
 8005556:	d107      	bne.n	8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005558:	f107 0314 	add.w	r3, r7, #20
 800555c:	4618      	mov	r0, r3
 800555e:	f7ff f8e1 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	637b      	str	r3, [r7, #52]	@ 0x34
 8005566:	e043      	b.n	80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8005568:	4b8d      	ldr	r3, [pc, #564]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005570:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005574:	d10a      	bne.n	800558c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 8005576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005578:	2b02      	cmp	r3, #2
 800557a:	d107      	bne.n	800558c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800557c:	f107 0308 	add.w	r3, r7, #8
 8005580:	4618      	mov	r0, r3
 8005582:	f7ff fa3b 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	637b      	str	r3, [r7, #52]	@ 0x34
 800558a:	e031      	b.n	80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800558c:	4b84      	ldr	r3, [pc, #528]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0302 	and.w	r3, r3, #2
 8005594:	2b02      	cmp	r3, #2
 8005596:	d10c      	bne.n	80055b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8005598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559a:	2b03      	cmp	r3, #3
 800559c:	d109      	bne.n	80055b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800559e:	4b80      	ldr	r3, [pc, #512]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	08db      	lsrs	r3, r3, #3
 80055a4:	f003 0303 	and.w	r3, r3, #3
 80055a8:	4a7e      	ldr	r2, [pc, #504]	@ (80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80055aa:	fa22 f303 	lsr.w	r3, r2, r3
 80055ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80055b0:	e01e      	b.n	80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 80055b2:	4b7b      	ldr	r3, [pc, #492]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055be:	d105      	bne.n	80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 80055c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c2:	2b04      	cmp	r3, #4
 80055c4:	d102      	bne.n	80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 80055c6:	4b78      	ldr	r3, [pc, #480]	@ (80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80055c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80055ca:	e011      	b.n	80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80055cc:	4b74      	ldr	r3, [pc, #464]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80055ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d106      	bne.n	80055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 80055da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055dc:	2b05      	cmp	r3, #5
 80055de:	d103      	bne.n	80055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 80055e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80055e6:	e003      	b.n	80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 80055e8:	2300      	movs	r3, #0
 80055ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80055ec:	f001 bebd 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80055f0:	f001 bebb 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80055f4:	4b6a      	ldr	r3, [pc, #424]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80055f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80055fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80055fe:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8005600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005602:	2b00      	cmp	r3, #0
 8005604:	d104      	bne.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005606:	f7fc ff55 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 800560a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 800560c:	f001 bead 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8005610:	4b63      	ldr	r3, [pc, #396]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005618:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800561c:	d10a      	bne.n	8005634 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800561e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005620:	2b08      	cmp	r3, #8
 8005622:	d107      	bne.n	8005634 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005624:	f107 0314 	add.w	r3, r7, #20
 8005628:	4618      	mov	r0, r3
 800562a:	f7ff f87b 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	637b      	str	r3, [r7, #52]	@ 0x34
 8005632:	e03d      	b.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8005634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005636:	2b10      	cmp	r3, #16
 8005638:	d108      	bne.n	800564c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800563a:	f107 0308 	add.w	r3, r7, #8
 800563e:	4618      	mov	r0, r3
 8005640:	f7ff f9dc 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005648:	f001 be8f 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800564c:	4b54      	ldr	r3, [pc, #336]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	2b02      	cmp	r3, #2
 8005656:	d10c      	bne.n	8005672 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8005658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565a:	2b18      	cmp	r3, #24
 800565c:	d109      	bne.n	8005672 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800565e:	4b50      	ldr	r3, [pc, #320]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	08db      	lsrs	r3, r3, #3
 8005664:	f003 0303 	and.w	r3, r3, #3
 8005668:	4a4e      	ldr	r2, [pc, #312]	@ (80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800566a:	fa22 f303 	lsr.w	r3, r2, r3
 800566e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005670:	e01e      	b.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8005672:	4b4b      	ldr	r3, [pc, #300]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800567a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800567e:	d105      	bne.n	800568c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005682:	2b20      	cmp	r3, #32
 8005684:	d102      	bne.n	800568c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8005686:	4b48      	ldr	r3, [pc, #288]	@ (80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005688:	637b      	str	r3, [r7, #52]	@ 0x34
 800568a:	e011      	b.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800568c:	4b44      	ldr	r3, [pc, #272]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800568e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b02      	cmp	r3, #2
 8005698:	d106      	bne.n	80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 800569a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569c:	2b28      	cmp	r3, #40	@ 0x28
 800569e:	d103      	bne.n	80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 80056a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80056a6:	e003      	b.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 80056a8:	2300      	movs	r3, #0
 80056aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056ac:	f001 be5d 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80056b0:	f001 be5b 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80056b4:	4b3a      	ldr	r3, [pc, #232]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80056b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80056ba:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80056be:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80056c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d104      	bne.n	80056d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80056c6:	f7fc fef5 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 80056ca:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80056cc:	f001 be4d 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80056d0:	4b33      	ldr	r3, [pc, #204]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056dc:	d10a      	bne.n	80056f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 80056de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e0:	2b40      	cmp	r3, #64	@ 0x40
 80056e2:	d107      	bne.n	80056f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056e4:	f107 0314 	add.w	r3, r7, #20
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7ff f81b 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80056f2:	e045      	b.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 80056f4:	4b2a      	ldr	r3, [pc, #168]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005700:	d10a      	bne.n	8005718 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8005702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005704:	2b80      	cmp	r3, #128	@ 0x80
 8005706:	d107      	bne.n	8005718 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005708:	f107 0308 	add.w	r3, r7, #8
 800570c:	4618      	mov	r0, r3
 800570e:	f7ff f975 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	637b      	str	r3, [r7, #52]	@ 0x34
 8005716:	e033      	b.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8005718:	4b21      	ldr	r3, [pc, #132]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 0302 	and.w	r3, r3, #2
 8005720:	2b02      	cmp	r3, #2
 8005722:	d10c      	bne.n	800573e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8005724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005726:	2bc0      	cmp	r3, #192	@ 0xc0
 8005728:	d109      	bne.n	800573e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800572a:	4b1d      	ldr	r3, [pc, #116]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	08db      	lsrs	r3, r3, #3
 8005730:	f003 0303 	and.w	r3, r3, #3
 8005734:	4a1b      	ldr	r2, [pc, #108]	@ (80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8005736:	fa22 f303 	lsr.w	r3, r2, r3
 800573a:	637b      	str	r3, [r7, #52]	@ 0x34
 800573c:	e020      	b.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800573e:	4b18      	ldr	r3, [pc, #96]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005746:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800574a:	d106      	bne.n	800575a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 800574c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005752:	d102      	bne.n	800575a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8005754:	4b14      	ldr	r3, [pc, #80]	@ (80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005756:	637b      	str	r3, [r7, #52]	@ 0x34
 8005758:	e012      	b.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800575a:	4b11      	ldr	r3, [pc, #68]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800575c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b02      	cmp	r3, #2
 8005766:	d107      	bne.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8005768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800576e:	d103      	bne.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8005770:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005774:	637b      	str	r3, [r7, #52]	@ 0x34
 8005776:	e003      	b.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8005778:	2300      	movs	r3, #0
 800577a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800577c:	f001 bdf5 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005780:	f001 bdf3 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8005784:	4b06      	ldr	r3, [pc, #24]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005786:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800578a:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800578e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8005790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10a      	bne.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005796:	f7fc fe8d 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 800579a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 800579c:	f001 bde5 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80057a0:	44020c00 	.word	0x44020c00
 80057a4:	03d09000 	.word	0x03d09000
 80057a8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 80057ac:	4ba0      	ldr	r3, [pc, #640]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057b8:	d10b      	bne.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 80057ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057c0:	d107      	bne.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80057c2:	f107 0314 	add.w	r3, r7, #20
 80057c6:	4618      	mov	r0, r3
 80057c8:	f7fe ffac 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80057d0:	e047      	b.n	8005862 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 80057d2:	4b97      	ldr	r3, [pc, #604]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057de:	d10b      	bne.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 80057e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057e6:	d107      	bne.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80057e8:	f107 0308 	add.w	r3, r7, #8
 80057ec:	4618      	mov	r0, r3
 80057ee:	f7ff f905 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80057f6:	e034      	b.n	8005862 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80057f8:	4b8d      	ldr	r3, [pc, #564]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0302 	and.w	r3, r3, #2
 8005800:	2b02      	cmp	r3, #2
 8005802:	d10d      	bne.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8005804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005806:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800580a:	d109      	bne.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800580c:	4b88      	ldr	r3, [pc, #544]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	08db      	lsrs	r3, r3, #3
 8005812:	f003 0303 	and.w	r3, r3, #3
 8005816:	4a87      	ldr	r2, [pc, #540]	@ (8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005818:	fa22 f303 	lsr.w	r3, r2, r3
 800581c:	637b      	str	r3, [r7, #52]	@ 0x34
 800581e:	e020      	b.n	8005862 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8005820:	4b83      	ldr	r3, [pc, #524]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005828:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800582c:	d106      	bne.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 800582e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005830:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005834:	d102      	bne.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8005836:	4b80      	ldr	r3, [pc, #512]	@ (8005a38 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005838:	637b      	str	r3, [r7, #52]	@ 0x34
 800583a:	e012      	b.n	8005862 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800583c:	4b7c      	ldr	r3, [pc, #496]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800583e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005842:	f003 0302 	and.w	r3, r3, #2
 8005846:	2b02      	cmp	r3, #2
 8005848:	d107      	bne.n	800585a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 800584a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005850:	d103      	bne.n	800585a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8005852:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005856:	637b      	str	r3, [r7, #52]	@ 0x34
 8005858:	e003      	b.n	8005862 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 800585a:	2300      	movs	r3, #0
 800585c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800585e:	f001 bd84 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005862:	f001 bd82 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8005866:	4b72      	ldr	r3, [pc, #456]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005868:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800586c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005870:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8005872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005874:	2b00      	cmp	r3, #0
 8005876:	d104      	bne.n	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005878:	f7fc fe1c 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 800587c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800587e:	f001 bd74 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8005882:	4b6b      	ldr	r3, [pc, #428]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800588a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800588e:	d10b      	bne.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8005890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005892:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005896:	d107      	bne.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005898:	f107 0314 	add.w	r3, r7, #20
 800589c:	4618      	mov	r0, r3
 800589e:	f7fe ff41 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80058a2:	69bb      	ldr	r3, [r7, #24]
 80058a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80058a6:	e047      	b.n	8005938 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 80058a8:	4b61      	ldr	r3, [pc, #388]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058b4:	d10b      	bne.n	80058ce <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 80058b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058bc:	d107      	bne.n	80058ce <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80058be:	f107 0308 	add.w	r3, r7, #8
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7ff f89a 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80058cc:	e034      	b.n	8005938 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80058ce:	4b58      	ldr	r3, [pc, #352]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0302 	and.w	r3, r3, #2
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d10d      	bne.n	80058f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80058da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80058e0:	d109      	bne.n	80058f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80058e2:	4b53      	ldr	r3, [pc, #332]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	08db      	lsrs	r3, r3, #3
 80058e8:	f003 0303 	and.w	r3, r3, #3
 80058ec:	4a51      	ldr	r2, [pc, #324]	@ (8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80058ee:	fa22 f303 	lsr.w	r3, r2, r3
 80058f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80058f4:	e020      	b.n	8005938 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 80058f6:	4b4e      	ldr	r3, [pc, #312]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005902:	d106      	bne.n	8005912 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8005904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005906:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800590a:	d102      	bne.n	8005912 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 800590c:	4b4a      	ldr	r3, [pc, #296]	@ (8005a38 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800590e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005910:	e012      	b.n	8005938 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8005912:	4b47      	ldr	r3, [pc, #284]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005914:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005918:	f003 0302 	and.w	r3, r3, #2
 800591c:	2b02      	cmp	r3, #2
 800591e:	d107      	bne.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8005920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005922:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005926:	d103      	bne.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8005928:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800592c:	637b      	str	r3, [r7, #52]	@ 0x34
 800592e:	e003      	b.n	8005938 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8005930:	2300      	movs	r3, #0
 8005932:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005934:	f001 bd19 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005938:	f001 bd17 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800593c:	4b3c      	ldr	r3, [pc, #240]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800593e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005942:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8005946:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8005948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800594a:	2b00      	cmp	r3, #0
 800594c:	d104      	bne.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800594e:	f7fc fdb1 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8005952:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8005954:	f001 bd09 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8005958:	4b35      	ldr	r3, [pc, #212]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005960:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005964:	d10b      	bne.n	800597e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8005966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005968:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800596c:	d107      	bne.n	800597e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800596e:	f107 0314 	add.w	r3, r7, #20
 8005972:	4618      	mov	r0, r3
 8005974:	f7fe fed6 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	637b      	str	r3, [r7, #52]	@ 0x34
 800597c:	e047      	b.n	8005a0e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800597e:	4b2c      	ldr	r3, [pc, #176]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005986:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800598a:	d10b      	bne.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 800598c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005992:	d107      	bne.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005994:	f107 0308 	add.w	r3, r7, #8
 8005998:	4618      	mov	r0, r3
 800599a:	f7ff f82f 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80059a2:	e034      	b.n	8005a0e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 80059a4:	4b22      	ldr	r3, [pc, #136]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0302 	and.w	r3, r3, #2
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d10d      	bne.n	80059cc <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 80059b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80059b6:	d109      	bne.n	80059cc <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80059b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	08db      	lsrs	r3, r3, #3
 80059be:	f003 0303 	and.w	r3, r3, #3
 80059c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80059c4:	fa22 f303 	lsr.w	r3, r2, r3
 80059c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80059ca:	e020      	b.n	8005a0e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 80059cc:	4b18      	ldr	r3, [pc, #96]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059d8:	d106      	bne.n	80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 80059da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059e0:	d102      	bne.n	80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 80059e2:	4b15      	ldr	r3, [pc, #84]	@ (8005a38 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80059e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80059e6:	e012      	b.n	8005a0e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 80059e8:	4b11      	ldr	r3, [pc, #68]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80059ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059ee:	f003 0302 	and.w	r3, r3, #2
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d107      	bne.n	8005a06 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 80059f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80059fc:	d103      	bne.n	8005a06 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 80059fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a02:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a04:	e003      	b.n	8005a0e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8005a06:	2300      	movs	r3, #0
 8005a08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a0a:	f001 bcae 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005a0e:	f001 bcac 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8005a12:	4b07      	ldr	r3, [pc, #28]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005a14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005a18:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8005a1c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8005a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10b      	bne.n	8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005a24:	f7fc fd46 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8005a28:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8005a2a:	f001 bc9e 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005a2e:	bf00      	nop
 8005a30:	44020c00 	.word	0x44020c00
 8005a34:	03d09000 	.word	0x03d09000
 8005a38:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8005a3c:	4ba0      	ldr	r3, [pc, #640]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a48:	d10b      	bne.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8005a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005a50:	d107      	bne.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a52:	f107 0314 	add.w	r3, r7, #20
 8005a56:	4618      	mov	r0, r3
 8005a58:	f7fe fe64 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a60:	e047      	b.n	8005af2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8005a62:	4b97      	ldr	r3, [pc, #604]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a6e:	d10b      	bne.n	8005a88 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8005a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a72:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005a76:	d107      	bne.n	8005a88 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a78:	f107 0308 	add.w	r3, r7, #8
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7fe ffbd 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a86:	e034      	b.n	8005af2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8005a88:	4b8d      	ldr	r3, [pc, #564]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d10d      	bne.n	8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8005a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a96:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005a9a:	d109      	bne.n	8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005a9c:	4b88      	ldr	r3, [pc, #544]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	08db      	lsrs	r3, r3, #3
 8005aa2:	f003 0303 	and.w	r3, r3, #3
 8005aa6:	4a87      	ldr	r2, [pc, #540]	@ (8005cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8005aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8005aac:	637b      	str	r3, [r7, #52]	@ 0x34
 8005aae:	e020      	b.n	8005af2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8005ab0:	4b83      	ldr	r3, [pc, #524]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005abc:	d106      	bne.n	8005acc <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8005abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ac4:	d102      	bne.n	8005acc <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8005ac6:	4b80      	ldr	r3, [pc, #512]	@ (8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005ac8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005aca:	e012      	b.n	8005af2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8005acc:	4b7c      	ldr	r3, [pc, #496]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005ace:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ad2:	f003 0302 	and.w	r3, r3, #2
 8005ad6:	2b02      	cmp	r3, #2
 8005ad8:	d107      	bne.n	8005aea <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8005ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005adc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005ae0:	d103      	bne.n	8005aea <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8005ae2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ae8:	e003      	b.n	8005af2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005aee:	f001 bc3c 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005af2:	f001 bc3a 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8005af6:	4b72      	ldr	r3, [pc, #456]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005af8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005afc:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005b00:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8005b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d104      	bne.n	8005b12 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005b08:	f7fc fcd4 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8005b0c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8005b0e:	f001 bc2c 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8005b12:	4b6b      	ldr	r3, [pc, #428]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b1e:	d10b      	bne.n	8005b38 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b26:	d107      	bne.n	8005b38 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b28:	f107 0314 	add.w	r3, r7, #20
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7fe fdf9 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b36:	e047      	b.n	8005bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8005b38:	4b61      	ldr	r3, [pc, #388]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b44:	d10b      	bne.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8005b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b4c:	d107      	bne.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b4e:	f107 0308 	add.w	r3, r7, #8
 8005b52:	4618      	mov	r0, r3
 8005b54:	f7fe ff52 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b5c:	e034      	b.n	8005bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8005b5e:	4b58      	ldr	r3, [pc, #352]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d10d      	bne.n	8005b86 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8005b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005b70:	d109      	bne.n	8005b86 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005b72:	4b53      	ldr	r3, [pc, #332]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	08db      	lsrs	r3, r3, #3
 8005b78:	f003 0303 	and.w	r3, r3, #3
 8005b7c:	4a51      	ldr	r2, [pc, #324]	@ (8005cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8005b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b82:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b84:	e020      	b.n	8005bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8005b86:	4b4e      	ldr	r3, [pc, #312]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b92:	d106      	bne.n	8005ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8005b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005b9a:	d102      	bne.n	8005ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8005b9c:	4b4a      	ldr	r3, [pc, #296]	@ (8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005b9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ba0:	e012      	b.n	8005bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8005ba2:	4b47      	ldr	r3, [pc, #284]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005ba4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ba8:	f003 0302 	and.w	r3, r3, #2
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d107      	bne.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8005bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005bb6:	d103      	bne.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8005bb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bbe:	e003      	b.n	8005bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005bc4:	f001 bbd1 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005bc8:	f001 bbcf 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8005bcc:	4b3c      	ldr	r3, [pc, #240]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005bce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005bd2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005bd6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8005bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d104      	bne.n	8005be8 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005bde:	f7fc fc69 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8005be2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8005be4:	f001 bbc1 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8005be8:	4b35      	ldr	r3, [pc, #212]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bf0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bf4:	d10b      	bne.n	8005c0e <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8005bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005bfc:	d107      	bne.n	8005c0e <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005bfe:	f107 0314 	add.w	r3, r7, #20
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7fe fd8e 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c0c:	e047      	b.n	8005c9e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8005c0e:	4b2c      	ldr	r3, [pc, #176]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c1a:	d10b      	bne.n	8005c34 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8005c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c22:	d107      	bne.n	8005c34 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c24:	f107 0308 	add.w	r3, r7, #8
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f7fe fee7 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c32:	e034      	b.n	8005c9e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8005c34:	4b22      	ldr	r3, [pc, #136]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0302 	and.w	r3, r3, #2
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d10d      	bne.n	8005c5c <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8005c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c42:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005c46:	d109      	bne.n	8005c5c <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005c48:	4b1d      	ldr	r3, [pc, #116]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	08db      	lsrs	r3, r3, #3
 8005c4e:	f003 0303 	and.w	r3, r3, #3
 8005c52:	4a1c      	ldr	r2, [pc, #112]	@ (8005cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8005c54:	fa22 f303 	lsr.w	r3, r2, r3
 8005c58:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c5a:	e020      	b.n	8005c9e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8005c5c:	4b18      	ldr	r3, [pc, #96]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c68:	d106      	bne.n	8005c78 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8005c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c70:	d102      	bne.n	8005c78 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8005c72:	4b15      	ldr	r3, [pc, #84]	@ (8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005c74:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c76:	e012      	b.n	8005c9e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8005c78:	4b11      	ldr	r3, [pc, #68]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005c7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c7e:	f003 0302 	and.w	r3, r3, #2
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d107      	bne.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8005c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c88:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005c8c:	d103      	bne.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8005c8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c94:	e003      	b.n	8005c9e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8005c96:	2300      	movs	r3, #0
 8005c98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c9a:	f001 bb66 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005c9e:	f001 bb64 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8005ca2:	4b07      	ldr	r3, [pc, #28]	@ (8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005ca4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005ca8:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8005cac:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8005cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d10b      	bne.n	8005ccc <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005cb4:	f7fc fbfe 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8005cb8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8005cba:	f001 bb56 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005cbe:	bf00      	nop
 8005cc0:	44020c00 	.word	0x44020c00
 8005cc4:	03d09000 	.word	0x03d09000
 8005cc8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8005ccc:	4ba1      	ldr	r3, [pc, #644]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cd8:	d10b      	bne.n	8005cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8005cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cdc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ce0:	d107      	bne.n	8005cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ce2:	f107 0314 	add.w	r3, r7, #20
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7fe fd1c 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cf0:	e047      	b.n	8005d82 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8005cf2:	4b98      	ldr	r3, [pc, #608]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005cfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cfe:	d10b      	bne.n	8005d18 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8005d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d06:	d107      	bne.n	8005d18 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d08:	f107 0308 	add.w	r3, r7, #8
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7fe fe75 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d16:	e034      	b.n	8005d82 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8005d18:	4b8e      	ldr	r3, [pc, #568]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0302 	and.w	r3, r3, #2
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d10d      	bne.n	8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8005d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d26:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005d2a:	d109      	bne.n	8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005d2c:	4b89      	ldr	r3, [pc, #548]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	08db      	lsrs	r3, r3, #3
 8005d32:	f003 0303 	and.w	r3, r3, #3
 8005d36:	4a88      	ldr	r2, [pc, #544]	@ (8005f58 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8005d38:	fa22 f303 	lsr.w	r3, r2, r3
 8005d3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d3e:	e020      	b.n	8005d82 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8005d40:	4b84      	ldr	r3, [pc, #528]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d4c:	d106      	bne.n	8005d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8005d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d54:	d102      	bne.n	8005d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8005d56:	4b81      	ldr	r3, [pc, #516]	@ (8005f5c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8005d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d5a:	e012      	b.n	8005d82 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8005d5c:	4b7d      	ldr	r3, [pc, #500]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d62:	f003 0302 	and.w	r3, r3, #2
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	d107      	bne.n	8005d7a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8005d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d6c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005d70:	d103      	bne.n	8005d7a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8005d72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d78:	e003      	b.n	8005d82 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d7e:	f001 baf4 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005d82:	f001 baf2 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8005d86:	4b73      	ldr	r3, [pc, #460]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d88:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005d8c:	f003 0307 	and.w	r3, r3, #7
 8005d90:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8005d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d104      	bne.n	8005da2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005d98:	f7fc fb8c 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8005d9c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8005d9e:	f001 bae4 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8005da2:	4b6c      	ldr	r3, [pc, #432]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005daa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005dae:	d10a      	bne.n	8005dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8005db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d107      	bne.n	8005dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005db6:	f107 0314 	add.w	r3, r7, #20
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f7fe fcb2 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dc4:	e043      	b.n	8005e4e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8005dc6:	4b63      	ldr	r3, [pc, #396]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dd2:	d10a      	bne.n	8005dea <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d107      	bne.n	8005dea <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005dda:	f107 0308 	add.w	r3, r7, #8
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7fe fe0c 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005de8:	e031      	b.n	8005e4e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8005dea:	4b5a      	ldr	r3, [pc, #360]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0302 	and.w	r3, r3, #2
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d10c      	bne.n	8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8005df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df8:	2b03      	cmp	r3, #3
 8005dfa:	d109      	bne.n	8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005dfc:	4b55      	ldr	r3, [pc, #340]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	08db      	lsrs	r3, r3, #3
 8005e02:	f003 0303 	and.w	r3, r3, #3
 8005e06:	4a54      	ldr	r2, [pc, #336]	@ (8005f58 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8005e08:	fa22 f303 	lsr.w	r3, r2, r3
 8005e0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e0e:	e01e      	b.n	8005e4e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8005e10:	4b50      	ldr	r3, [pc, #320]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e1c:	d105      	bne.n	8005e2a <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8005e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e20:	2b04      	cmp	r3, #4
 8005e22:	d102      	bne.n	8005e2a <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8005e24:	4b4d      	ldr	r3, [pc, #308]	@ (8005f5c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8005e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e28:	e011      	b.n	8005e4e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8005e2a:	4b4a      	ldr	r3, [pc, #296]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005e2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e30:	f003 0302 	and.w	r3, r3, #2
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d106      	bne.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8005e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3a:	2b05      	cmp	r3, #5
 8005e3c:	d103      	bne.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8005e3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e42:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e44:	e003      	b.n	8005e4e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8005e46:	2300      	movs	r3, #0
 8005e48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e4a:	f001 ba8e 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005e4e:	f001 ba8c 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8005e52:	4b40      	ldr	r3, [pc, #256]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005e54:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005e58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e5c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8005e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d104      	bne.n	8005e6e <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005e64:	f7fc fb26 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8005e68:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8005e6a:	f001 ba7e 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8005e6e:	4b39      	ldr	r3, [pc, #228]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e7a:	d10a      	bne.n	8005e92 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8005e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e7e:	2b10      	cmp	r3, #16
 8005e80:	d107      	bne.n	8005e92 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e82:	f107 0314 	add.w	r3, r7, #20
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7fe fc4c 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005e8c:	69bb      	ldr	r3, [r7, #24]
 8005e8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e90:	e043      	b.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8005e92:	4b30      	ldr	r3, [pc, #192]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e9e:	d10a      	bne.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8005ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea2:	2b20      	cmp	r3, #32
 8005ea4:	d107      	bne.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ea6:	f107 0308 	add.w	r3, r7, #8
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7fe fda6 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eb4:	e031      	b.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8005eb6:	4b27      	ldr	r3, [pc, #156]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0302 	and.w	r3, r3, #2
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d10c      	bne.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8005ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec4:	2b30      	cmp	r3, #48	@ 0x30
 8005ec6:	d109      	bne.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005ec8:	4b22      	ldr	r3, [pc, #136]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	08db      	lsrs	r3, r3, #3
 8005ece:	f003 0303 	and.w	r3, r3, #3
 8005ed2:	4a21      	ldr	r2, [pc, #132]	@ (8005f58 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8005ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ed8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eda:	e01e      	b.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8005edc:	4b1d      	ldr	r3, [pc, #116]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ee8:	d105      	bne.n	8005ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8005eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eec:	2b40      	cmp	r3, #64	@ 0x40
 8005eee:	d102      	bne.n	8005ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8005ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8005f5c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8005ef2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ef4:	e011      	b.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8005ef6:	4b17      	ldr	r3, [pc, #92]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005ef8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005efc:	f003 0302 	and.w	r3, r3, #2
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d106      	bne.n	8005f12 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8005f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f06:	2b50      	cmp	r3, #80	@ 0x50
 8005f08:	d103      	bne.n	8005f12 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8005f0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f10:	e003      	b.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8005f12:	2300      	movs	r3, #0
 8005f14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f16:	f001 ba28 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005f1a:	f001 ba26 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005f20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f24:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005f28:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d104      	bne.n	8005f3a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8005f30:	f7fc faec 	bl	800250c <HAL_RCC_GetPCLK3Freq>
 8005f34:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005f36:	f001 ba18 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f40:	d10e      	bne.n	8005f60 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f42:	f107 0314 	add.w	r3, r7, #20
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fe fbec 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f50:	f001 ba0b 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005f54:	44020c00 	.word	0x44020c00
 8005f58:	03d09000 	.word	0x03d09000
 8005f5c:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8005f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f66:	d108      	bne.n	8005f7a <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005f68:	f107 0308 	add.w	r3, r7, #8
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7fe fd45 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f76:	f001 b9f8 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8005f7a:	4ba4      	ldr	r3, [pc, #656]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 0302 	and.w	r3, r3, #2
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d10d      	bne.n	8005fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8005f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f88:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005f8c:	d109      	bne.n	8005fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005f8e:	4b9f      	ldr	r3, [pc, #636]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	08db      	lsrs	r3, r3, #3
 8005f94:	f003 0303 	and.w	r3, r3, #3
 8005f98:	4a9d      	ldr	r2, [pc, #628]	@ (8006210 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8005f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fa0:	e020      	b.n	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8005fa2:	4b9a      	ldr	r3, [pc, #616]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005faa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fae:	d106      	bne.n	8005fbe <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8005fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005fb6:	d102      	bne.n	8005fbe <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8005fb8:	4b96      	ldr	r3, [pc, #600]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8005fba:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fbc:	e012      	b.n	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8005fbe:	4b93      	ldr	r3, [pc, #588]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005fc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005fc4:	f003 0302 	and.w	r3, r3, #2
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d107      	bne.n	8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8005fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fce:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005fd2:	d103      	bne.n	8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8005fd4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fda:	e003      	b.n	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005fe0:	f001 b9c3 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005fe4:	f001 b9c1 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8005fe8:	4b88      	ldr	r3, [pc, #544]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005fea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005fee:	f003 0307 	and.w	r3, r3, #7
 8005ff2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8005ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d104      	bne.n	8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8005ffa:	f7fc fa3f 	bl	800247c <HAL_RCC_GetHCLKFreq>
 8005ffe:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8006000:	f001 b9b3 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006006:	2b01      	cmp	r3, #1
 8006008:	d104      	bne.n	8006014 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 800600a:	f7fc f90b 	bl	8002224 <HAL_RCC_GetSysClockFreq>
 800600e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006010:	f001 b9ab 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8006014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006016:	2b02      	cmp	r3, #2
 8006018:	d108      	bne.n	800602c <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800601a:	f107 0314 	add.w	r3, r7, #20
 800601e:	4618      	mov	r0, r3
 8006020:	f7fe fb80 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006028:	f001 b99f 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800602c:	4b77      	ldr	r3, [pc, #476]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006034:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006038:	d105      	bne.n	8006046 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 800603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603c:	2b03      	cmp	r3, #3
 800603e:	d102      	bne.n	8006046 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8006040:	4b75      	ldr	r3, [pc, #468]	@ (8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8006042:	637b      	str	r3, [r7, #52]	@ 0x34
 8006044:	e023      	b.n	800608e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006046:	4b71      	ldr	r3, [pc, #452]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 0302 	and.w	r3, r3, #2
 800604e:	2b02      	cmp	r3, #2
 8006050:	d10c      	bne.n	800606c <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8006052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006054:	2b04      	cmp	r3, #4
 8006056:	d109      	bne.n	800606c <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006058:	4b6c      	ldr	r3, [pc, #432]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	08db      	lsrs	r3, r3, #3
 800605e:	f003 0303 	and.w	r3, r3, #3
 8006062:	4a6b      	ldr	r2, [pc, #428]	@ (8006210 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8006064:	fa22 f303 	lsr.w	r3, r2, r3
 8006068:	637b      	str	r3, [r7, #52]	@ 0x34
 800606a:	e010      	b.n	800608e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800606c:	4b67      	ldr	r3, [pc, #412]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006074:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006078:	d105      	bne.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800607a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607c:	2b05      	cmp	r3, #5
 800607e:	d102      	bne.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8006080:	4b64      	ldr	r3, [pc, #400]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8006082:	637b      	str	r3, [r7, #52]	@ 0x34
 8006084:	e003      	b.n	800608e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8006086:	2300      	movs	r3, #0
 8006088:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800608a:	f001 b96e 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800608e:	f001 b96c 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8006092:	4b5e      	ldr	r3, [pc, #376]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006094:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006098:	f003 0308 	and.w	r3, r3, #8
 800609c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800609e:	4b5b      	ldr	r3, [pc, #364]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80060a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d106      	bne.n	80060ba <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 80060ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d103      	bne.n	80060ba <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 80060b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80060b8:	e012      	b.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80060ba:	4b54      	ldr	r3, [pc, #336]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80060bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060c8:	d106      	bne.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 80060ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060cc:	2b08      	cmp	r3, #8
 80060ce:	d103      	bne.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 80060d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80060d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80060d6:	e003      	b.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80060d8:	2300      	movs	r3, #0
 80060da:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80060dc:	f001 b945 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80060e0:	f001 b943 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80060e4:	4b49      	ldr	r3, [pc, #292]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80060e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80060ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80060ee:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80060f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d104      	bne.n	8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80060f6:	f7fc f9dd 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 80060fa:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80060fc:	f001 b935 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8006100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006102:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006106:	d108      	bne.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006108:	f107 0308 	add.w	r3, r7, #8
 800610c:	4618      	mov	r0, r3
 800610e:	f7fe fc75 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006116:	f001 b928 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800611a:	4b3c      	ldr	r3, [pc, #240]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0302 	and.w	r3, r3, #2
 8006122:	2b02      	cmp	r3, #2
 8006124:	d10d      	bne.n	8006142 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8006126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006128:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800612c:	d109      	bne.n	8006142 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800612e:	4b37      	ldr	r3, [pc, #220]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	08db      	lsrs	r3, r3, #3
 8006134:	f003 0303 	and.w	r3, r3, #3
 8006138:	4a35      	ldr	r2, [pc, #212]	@ (8006210 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800613a:	fa22 f303 	lsr.w	r3, r2, r3
 800613e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006140:	e011      	b.n	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8006142:	4b32      	ldr	r3, [pc, #200]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800614a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800614e:	d106      	bne.n	800615e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8006150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006152:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006156:	d102      	bne.n	800615e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8006158:	4b2e      	ldr	r3, [pc, #184]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800615a:	637b      	str	r3, [r7, #52]	@ 0x34
 800615c:	e003      	b.n	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 800615e:	2300      	movs	r3, #0
 8006160:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006162:	f001 b902 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006166:	f001 b900 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800616a:	4b28      	ldr	r3, [pc, #160]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800616c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006170:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006174:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006178:	2b00      	cmp	r3, #0
 800617a:	d104      	bne.n	8006186 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800617c:	f7fc f99a 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8006180:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006182:	f001 b8f2 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8006186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006188:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800618c:	d108      	bne.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800618e:	f107 0308 	add.w	r3, r7, #8
 8006192:	4618      	mov	r0, r3
 8006194:	f7fe fc32 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800619c:	f001 b8e5 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80061a0:	4b1a      	ldr	r3, [pc, #104]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 0302 	and.w	r3, r3, #2
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d10d      	bne.n	80061c8 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 80061ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ae:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80061b2:	d109      	bne.n	80061c8 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80061b4:	4b15      	ldr	r3, [pc, #84]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	08db      	lsrs	r3, r3, #3
 80061ba:	f003 0303 	and.w	r3, r3, #3
 80061be:	4a14      	ldr	r2, [pc, #80]	@ (8006210 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80061c0:	fa22 f303 	lsr.w	r3, r2, r3
 80061c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80061c6:	e011      	b.n	80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80061c8:	4b10      	ldr	r3, [pc, #64]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061d4:	d106      	bne.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 80061d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80061dc:	d102      	bne.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 80061de:	4b0d      	ldr	r3, [pc, #52]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80061e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80061e2:	e003      	b.n	80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 80061e4:	2300      	movs	r3, #0
 80061e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80061e8:	f001 b8bf 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80061ec:	f001 b8bd 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80061f0:	4b06      	ldr	r3, [pc, #24]	@ (800620c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80061f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80061f6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80061fa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 80061fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d10c      	bne.n	800621c <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006202:	f7fc f983 	bl	800250c <HAL_RCC_GetPCLK3Freq>
 8006206:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8006208:	f001 b8af 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800620c:	44020c00 	.word	0x44020c00
 8006210:	03d09000 	.word	0x03d09000
 8006214:	003d0900 	.word	0x003d0900
 8006218:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800621c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006222:	d108      	bne.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006224:	f107 0308 	add.w	r3, r7, #8
 8006228:	4618      	mov	r0, r3
 800622a:	f7fe fbe7 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006232:	f001 b89a 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8006236:	4b9f      	ldr	r3, [pc, #636]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b02      	cmp	r3, #2
 8006240:	d10d      	bne.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8006242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006244:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006248:	d109      	bne.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800624a:	4b9a      	ldr	r3, [pc, #616]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	08db      	lsrs	r3, r3, #3
 8006250:	f003 0303 	and.w	r3, r3, #3
 8006254:	4a98      	ldr	r2, [pc, #608]	@ (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8006256:	fa22 f303 	lsr.w	r3, r2, r3
 800625a:	637b      	str	r3, [r7, #52]	@ 0x34
 800625c:	e011      	b.n	8006282 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800625e:	4b95      	ldr	r3, [pc, #596]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006266:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800626a:	d106      	bne.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 800626c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006272:	d102      	bne.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8006274:	4b91      	ldr	r3, [pc, #580]	@ (80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8006276:	637b      	str	r3, [r7, #52]	@ 0x34
 8006278:	e003      	b.n	8006282 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 800627a:	2300      	movs	r3, #0
 800627c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800627e:	f001 b874 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006282:	f001 b872 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006286:	4b8b      	ldr	r3, [pc, #556]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006288:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800628c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006290:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8006292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006294:	2b00      	cmp	r3, #0
 8006296:	d104      	bne.n	80062a2 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006298:	f7fc f938 	bl	800250c <HAL_RCC_GetPCLK3Freq>
 800629c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800629e:	f001 b864 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 80062a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062a8:	d108      	bne.n	80062bc <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062aa:	f107 0308 	add.w	r3, r7, #8
 80062ae:	4618      	mov	r0, r3
 80062b0:	f7fe fba4 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062b8:	f001 b857 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80062bc:	4b7d      	ldr	r3, [pc, #500]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0302 	and.w	r3, r3, #2
 80062c4:	2b02      	cmp	r3, #2
 80062c6:	d10d      	bne.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 80062c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80062ce:	d109      	bne.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80062d0:	4b78      	ldr	r3, [pc, #480]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	08db      	lsrs	r3, r3, #3
 80062d6:	f003 0303 	and.w	r3, r3, #3
 80062da:	4a77      	ldr	r2, [pc, #476]	@ (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80062dc:	fa22 f303 	lsr.w	r3, r2, r3
 80062e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80062e2:	e011      	b.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 80062e4:	4b73      	ldr	r3, [pc, #460]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062f0:	d106      	bne.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 80062f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80062f8:	d102      	bne.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 80062fa:	4b70      	ldr	r3, [pc, #448]	@ (80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80062fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80062fe:	e003      	b.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8006300:	2300      	movs	r3, #0
 8006302:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006304:	f001 b831 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006308:	f001 b82f 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800630c:	4b69      	ldr	r3, [pc, #420]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800630e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006312:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006316:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8006318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631a:	2b00      	cmp	r3, #0
 800631c:	d104      	bne.n	8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800631e:	f7fc f8c9 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8006322:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006324:	f001 b821 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8006328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800632a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800632e:	d108      	bne.n	8006342 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006330:	f107 0308 	add.w	r3, r7, #8
 8006334:	4618      	mov	r0, r3
 8006336:	f7fe fb61 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800633e:	f001 b814 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8006342:	4b5c      	ldr	r3, [pc, #368]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0302 	and.w	r3, r3, #2
 800634a:	2b02      	cmp	r3, #2
 800634c:	d10e      	bne.n	800636c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 800634e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006350:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006354:	d10a      	bne.n	800636c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006356:	4b57      	ldr	r3, [pc, #348]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	08db      	lsrs	r3, r3, #3
 800635c:	f003 0303 	and.w	r3, r3, #3
 8006360:	4a55      	ldr	r2, [pc, #340]	@ (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8006362:	fa22 f303 	lsr.w	r3, r2, r3
 8006366:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006368:	f000 bfff 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800636c:	2300      	movs	r3, #0
 800636e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006370:	f000 bffb 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006374:	4b4f      	ldr	r3, [pc, #316]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006376:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800637a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800637e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006382:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006386:	d056      	beq.n	8006436 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8006388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800638e:	f200 808b 	bhi.w	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8006392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006394:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006398:	d03e      	beq.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800639a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063a0:	f200 8082 	bhi.w	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80063a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063aa:	d027      	beq.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 80063ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063b2:	d879      	bhi.n	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80063b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063ba:	d017      	beq.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 80063bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063c2:	d871      	bhi.n	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80063c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d004      	beq.n	80063d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 80063ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063d0:	d004      	beq.n	80063dc <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 80063d2:	e069      	b.n	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80063d4:	f7fc f89a 	bl	800250c <HAL_RCC_GetPCLK3Freq>
 80063d8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80063da:	e068      	b.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063dc:	f107 0314 	add.w	r3, r7, #20
 80063e0:	4618      	mov	r0, r3
 80063e2:	f7fe f99f 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80063ea:	e060      	b.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063ec:	f107 0308 	add.w	r3, r7, #8
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7fe fb03 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80063fa:	e058      	b.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80063fc:	4b2d      	ldr	r3, [pc, #180]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80063fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006402:	f003 0302 	and.w	r3, r3, #2
 8006406:	2b02      	cmp	r3, #2
 8006408:	d103      	bne.n	8006412 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 800640a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800640e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006410:	e04d      	b.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8006412:	2300      	movs	r3, #0
 8006414:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006416:	e04a      	b.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006418:	4b26      	ldr	r3, [pc, #152]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800641a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800641e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006422:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006426:	d103      	bne.n	8006430 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 8006428:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800642c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800642e:	e03e      	b.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8006430:	2300      	movs	r3, #0
 8006432:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006434:	e03b      	b.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006436:	4b1f      	ldr	r3, [pc, #124]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006438:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800643c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006440:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006442:	4b1c      	ldr	r3, [pc, #112]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	2b02      	cmp	r3, #2
 800644c:	d10c      	bne.n	8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 800644e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006450:	2b00      	cmp	r3, #0
 8006452:	d109      	bne.n	8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006454:	4b17      	ldr	r3, [pc, #92]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	08db      	lsrs	r3, r3, #3
 800645a:	f003 0303 	and.w	r3, r3, #3
 800645e:	4a16      	ldr	r2, [pc, #88]	@ (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8006460:	fa22 f303 	lsr.w	r3, r2, r3
 8006464:	637b      	str	r3, [r7, #52]	@ 0x34
 8006466:	e01e      	b.n	80064a6 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006468:	4b12      	ldr	r3, [pc, #72]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006470:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006474:	d106      	bne.n	8006484 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 8006476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006478:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800647c:	d102      	bne.n	8006484 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800647e:	4b0f      	ldr	r3, [pc, #60]	@ (80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8006480:	637b      	str	r3, [r7, #52]	@ 0x34
 8006482:	e010      	b.n	80064a6 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006484:	4b0b      	ldr	r3, [pc, #44]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800648c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006490:	d106      	bne.n	80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 8006492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006494:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006498:	d102      	bne.n	80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800649a:	4b09      	ldr	r3, [pc, #36]	@ (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 800649c:	637b      	str	r3, [r7, #52]	@ 0x34
 800649e:	e002      	b.n	80064a6 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80064a0:	2300      	movs	r3, #0
 80064a2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80064a4:	e003      	b.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 80064a6:	e002      	b.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80064ac:	bf00      	nop
          }
        }
        break;
 80064ae:	f000 bf5c 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80064b2:	bf00      	nop
 80064b4:	44020c00 	.word	0x44020c00
 80064b8:	03d09000 	.word	0x03d09000
 80064bc:	003d0900 	.word	0x003d0900
 80064c0:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80064c4:	4b9e      	ldr	r3, [pc, #632]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80064c6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80064ca:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80064ce:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80064d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80064d6:	d056      	beq.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 80064d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064da:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80064de:	f200 808b 	bhi.w	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80064e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064e8:	d03e      	beq.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 80064ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064f0:	f200 8082 	bhi.w	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80064f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80064fa:	d027      	beq.n	800654c <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 80064fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006502:	d879      	bhi.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8006504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006506:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800650a:	d017      	beq.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 800650c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800650e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006512:	d871      	bhi.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8006514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006516:	2b00      	cmp	r3, #0
 8006518:	d004      	beq.n	8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 800651a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006520:	d004      	beq.n	800652c <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 8006522:	e069      	b.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8006524:	f7fb ffc6 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8006528:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800652a:	e068      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800652c:	f107 0314 	add.w	r3, r7, #20
 8006530:	4618      	mov	r0, r3
 8006532:	f7fe f8f7 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800653a:	e060      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800653c:	f107 0308 	add.w	r3, r7, #8
 8006540:	4618      	mov	r0, r3
 8006542:	f7fe fa5b 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800654a:	e058      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800654c:	4b7c      	ldr	r3, [pc, #496]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800654e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006552:	f003 0302 	and.w	r3, r3, #2
 8006556:	2b02      	cmp	r3, #2
 8006558:	d103      	bne.n	8006562 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800655a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800655e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006560:	e04d      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8006562:	2300      	movs	r3, #0
 8006564:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006566:	e04a      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006568:	4b75      	ldr	r3, [pc, #468]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800656a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800656e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006572:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006576:	d103      	bne.n	8006580 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 8006578:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800657c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800657e:	e03e      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8006580:	2300      	movs	r3, #0
 8006582:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006584:	e03b      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006586:	4b6e      	ldr	r3, [pc, #440]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006588:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800658c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006590:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006592:	4b6b      	ldr	r3, [pc, #428]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0302 	and.w	r3, r3, #2
 800659a:	2b02      	cmp	r3, #2
 800659c:	d10c      	bne.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800659e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d109      	bne.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065a4:	4b66      	ldr	r3, [pc, #408]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	08db      	lsrs	r3, r3, #3
 80065aa:	f003 0303 	and.w	r3, r3, #3
 80065ae:	4a65      	ldr	r2, [pc, #404]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 80065b0:	fa22 f303 	lsr.w	r3, r2, r3
 80065b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80065b6:	e01e      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80065b8:	4b61      	ldr	r3, [pc, #388]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065c4:	d106      	bne.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 80065c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065cc:	d102      	bne.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80065ce:	4b5e      	ldr	r3, [pc, #376]	@ (8006748 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80065d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80065d2:	e010      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80065d4:	4b5a      	ldr	r3, [pc, #360]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065e0:	d106      	bne.n	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 80065e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065e8:	d102      	bne.n	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80065ea:	4b58      	ldr	r3, [pc, #352]	@ (800674c <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80065ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ee:	e002      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80065f0:	2300      	movs	r3, #0
 80065f2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80065f4:	e003      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 80065f6:	e002      	b.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 80065f8:	2300      	movs	r3, #0
 80065fa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80065fc:	bf00      	nop
          }
        }
        break;
 80065fe:	f000 beb4 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8006602:	4b4f      	ldr	r3, [pc, #316]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006604:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006608:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800660c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800660e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006610:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006614:	d056      	beq.n	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 8006616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006618:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800661c:	f200 808b 	bhi.w	8006736 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8006620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006622:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006626:	d03e      	beq.n	80066a6 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 8006628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800662e:	f200 8082 	bhi.w	8006736 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8006632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006634:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006638:	d027      	beq.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800663a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006640:	d879      	bhi.n	8006736 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8006642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006644:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006648:	d017      	beq.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800664a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006650:	d871      	bhi.n	8006736 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8006652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006654:	2b00      	cmp	r3, #0
 8006656:	d004      	beq.n	8006662 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8006658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800665e:	d004      	beq.n	800666a <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8006660:	e069      	b.n	8006736 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006662:	f7fb ff53 	bl	800250c <HAL_RCC_GetPCLK3Freq>
 8006666:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006668:	e068      	b.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800666a:	f107 0314 	add.w	r3, r7, #20
 800666e:	4618      	mov	r0, r3
 8006670:	f7fe f858 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006678:	e060      	b.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800667a:	f107 0308 	add.w	r3, r7, #8
 800667e:	4618      	mov	r0, r3
 8006680:	f7fe f9bc 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006688:	e058      	b.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800668a:	4b2d      	ldr	r3, [pc, #180]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800668c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006690:	f003 0302 	and.w	r3, r3, #2
 8006694:	2b02      	cmp	r3, #2
 8006696:	d103      	bne.n	80066a0 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8006698:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800669c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800669e:	e04d      	b.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 80066a0:	2300      	movs	r3, #0
 80066a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80066a4:	e04a      	b.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80066a6:	4b26      	ldr	r3, [pc, #152]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80066a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066b4:	d103      	bne.n	80066be <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 80066b6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80066ba:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80066bc:	e03e      	b.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 80066be:	2300      	movs	r3, #0
 80066c0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80066c2:	e03b      	b.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80066c4:	4b1e      	ldr	r3, [pc, #120]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80066c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80066ca:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80066ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80066d0:	4b1b      	ldr	r3, [pc, #108]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0302 	and.w	r3, r3, #2
 80066d8:	2b02      	cmp	r3, #2
 80066da:	d10c      	bne.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 80066dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d109      	bne.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80066e2:	4b17      	ldr	r3, [pc, #92]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	08db      	lsrs	r3, r3, #3
 80066e8:	f003 0303 	and.w	r3, r3, #3
 80066ec:	4a15      	ldr	r2, [pc, #84]	@ (8006744 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 80066ee:	fa22 f303 	lsr.w	r3, r2, r3
 80066f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80066f4:	e01e      	b.n	8006734 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80066f6:	4b12      	ldr	r3, [pc, #72]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006702:	d106      	bne.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8006704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800670a:	d102      	bne.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800670c:	4b0e      	ldr	r3, [pc, #56]	@ (8006748 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800670e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006710:	e010      	b.n	8006734 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006712:	4b0b      	ldr	r3, [pc, #44]	@ (8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800671a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800671e:	d106      	bne.n	800672e <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8006720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006722:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006726:	d102      	bne.n	800672e <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006728:	4b08      	ldr	r3, [pc, #32]	@ (800674c <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800672a:	637b      	str	r3, [r7, #52]	@ 0x34
 800672c:	e002      	b.n	8006734 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800672e:	2300      	movs	r3, #0
 8006730:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006732:	e003      	b.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8006734:	e002      	b.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 8006736:	2300      	movs	r3, #0
 8006738:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800673a:	bf00      	nop
          }
        }
        break;
 800673c:	f000 be15 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006740:	44020c00 	.word	0x44020c00
 8006744:	03d09000 	.word	0x03d09000
 8006748:	003d0900 	.word	0x003d0900
 800674c:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8006750:	4b9e      	ldr	r3, [pc, #632]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006752:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006756:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800675a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800675c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800675e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006762:	d056      	beq.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8006764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006766:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800676a:	f200 808b 	bhi.w	8006884 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800676e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006770:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006774:	d03e      	beq.n	80067f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 8006776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006778:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800677c:	f200 8082 	bhi.w	8006884 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8006780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006782:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006786:	d027      	beq.n	80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8006788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800678e:	d879      	bhi.n	8006884 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8006790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006792:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006796:	d017      	beq.n	80067c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8006798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800679e:	d871      	bhi.n	8006884 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80067a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d004      	beq.n	80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 80067a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067ac:	d004      	beq.n	80067b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 80067ae:	e069      	b.n	8006884 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80067b0:	f7fb feac 	bl	800250c <HAL_RCC_GetPCLK3Freq>
 80067b4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80067b6:	e068      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067b8:	f107 0314 	add.w	r3, r7, #20
 80067bc:	4618      	mov	r0, r3
 80067be:	f7fd ffb1 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80067c6:	e060      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067c8:	f107 0308 	add.w	r3, r7, #8
 80067cc:	4618      	mov	r0, r3
 80067ce:	f7fe f915 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80067d6:	e058      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80067d8:	4b7c      	ldr	r3, [pc, #496]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80067da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067de:	f003 0302 	and.w	r3, r3, #2
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d103      	bne.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 80067e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067ea:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80067ec:	e04d      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 80067ee:	2300      	movs	r3, #0
 80067f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80067f2:	e04a      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80067f4:	4b75      	ldr	r3, [pc, #468]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80067f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006802:	d103      	bne.n	800680c <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8006804:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006808:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800680a:	e03e      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800680c:	2300      	movs	r3, #0
 800680e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006810:	e03b      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006812:	4b6e      	ldr	r3, [pc, #440]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006814:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006818:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800681c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800681e:	4b6b      	ldr	r3, [pc, #428]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 0302 	and.w	r3, r3, #2
 8006826:	2b02      	cmp	r3, #2
 8006828:	d10c      	bne.n	8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 800682a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800682c:	2b00      	cmp	r3, #0
 800682e:	d109      	bne.n	8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006830:	4b66      	ldr	r3, [pc, #408]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	08db      	lsrs	r3, r3, #3
 8006836:	f003 0303 	and.w	r3, r3, #3
 800683a:	4a65      	ldr	r2, [pc, #404]	@ (80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800683c:	fa22 f303 	lsr.w	r3, r2, r3
 8006840:	637b      	str	r3, [r7, #52]	@ 0x34
 8006842:	e01e      	b.n	8006882 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006844:	4b61      	ldr	r3, [pc, #388]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800684c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006850:	d106      	bne.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 8006852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006854:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006858:	d102      	bne.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800685a:	4b5e      	ldr	r3, [pc, #376]	@ (80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800685c:	637b      	str	r3, [r7, #52]	@ 0x34
 800685e:	e010      	b.n	8006882 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006860:	4b5a      	ldr	r3, [pc, #360]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006868:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800686c:	d106      	bne.n	800687c <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800686e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006870:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006874:	d102      	bne.n	800687c <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006876:	4b58      	ldr	r3, [pc, #352]	@ (80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8006878:	637b      	str	r3, [r7, #52]	@ 0x34
 800687a:	e002      	b.n	8006882 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800687c:	2300      	movs	r3, #0
 800687e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006880:	e003      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8006882:	e002      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8006884:	2300      	movs	r3, #0
 8006886:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006888:	bf00      	nop
          }
        }
        break;
 800688a:	f000 bd6e 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800688e:	4b4f      	ldr	r3, [pc, #316]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006890:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006894:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006898:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800689a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80068a0:	d056      	beq.n	8006950 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 80068a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80068a8:	f200 808b 	bhi.w	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80068ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068b2:	d03e      	beq.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 80068b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068ba:	f200 8082 	bhi.w	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80068be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068c4:	d027      	beq.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 80068c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068cc:	d879      	bhi.n	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80068ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068d4:	d017      	beq.n	8006906 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 80068d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068dc:	d871      	bhi.n	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80068de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d004      	beq.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 80068e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80068ea:	d004      	beq.n	80068f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 80068ec:	e069      	b.n	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80068ee:	f7fb fe0d 	bl	800250c <HAL_RCC_GetPCLK3Freq>
 80068f2:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80068f4:	e068      	b.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068f6:	f107 0314 	add.w	r3, r7, #20
 80068fa:	4618      	mov	r0, r3
 80068fc:	f7fd ff12 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006904:	e060      	b.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006906:	f107 0308 	add.w	r3, r7, #8
 800690a:	4618      	mov	r0, r3
 800690c:	f7fe f876 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006914:	e058      	b.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006916:	4b2d      	ldr	r3, [pc, #180]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006918:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b02      	cmp	r3, #2
 8006922:	d103      	bne.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8006924:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006928:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800692a:	e04d      	b.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800692c:	2300      	movs	r3, #0
 800692e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006930:	e04a      	b.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006932:	4b26      	ldr	r3, [pc, #152]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006934:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006938:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800693c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006940:	d103      	bne.n	800694a <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 8006942:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006946:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006948:	e03e      	b.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800694a:	2300      	movs	r3, #0
 800694c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800694e:	e03b      	b.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006950:	4b1e      	ldr	r3, [pc, #120]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006952:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006956:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800695a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800695c:	4b1b      	ldr	r3, [pc, #108]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f003 0302 	and.w	r3, r3, #2
 8006964:	2b02      	cmp	r3, #2
 8006966:	d10c      	bne.n	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8006968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800696a:	2b00      	cmp	r3, #0
 800696c:	d109      	bne.n	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800696e:	4b17      	ldr	r3, [pc, #92]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	08db      	lsrs	r3, r3, #3
 8006974:	f003 0303 	and.w	r3, r3, #3
 8006978:	4a15      	ldr	r2, [pc, #84]	@ (80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800697a:	fa22 f303 	lsr.w	r3, r2, r3
 800697e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006980:	e01e      	b.n	80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006982:	4b12      	ldr	r3, [pc, #72]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800698a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800698e:	d106      	bne.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8006990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006996:	d102      	bne.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006998:	4b0e      	ldr	r3, [pc, #56]	@ (80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800699a:	637b      	str	r3, [r7, #52]	@ 0x34
 800699c:	e010      	b.n	80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800699e:	4b0b      	ldr	r3, [pc, #44]	@ (80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069aa:	d106      	bne.n	80069ba <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 80069ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069b2:	d102      	bne.n	80069ba <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80069b4:	4b08      	ldr	r3, [pc, #32]	@ (80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80069b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80069b8:	e002      	b.n	80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80069ba:	2300      	movs	r3, #0
 80069bc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80069be:	e003      	b.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 80069c0:	e002      	b.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 80069c2:	2300      	movs	r3, #0
 80069c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80069c6:	bf00      	nop
          }
        }
        break;
 80069c8:	f000 bccf 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80069cc:	44020c00 	.word	0x44020c00
 80069d0:	03d09000 	.word	0x03d09000
 80069d4:	003d0900 	.word	0x003d0900
 80069d8:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 80069dc:	4b9e      	ldr	r3, [pc, #632]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80069de:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80069e2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80069e6:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80069e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069ee:	d056      	beq.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 80069f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069f6:	f200 808b 	bhi.w	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80069fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a00:	d03e      	beq.n	8006a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8006a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a08:	f200 8082 	bhi.w	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8006a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006a12:	d027      	beq.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8006a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a16:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006a1a:	d879      	bhi.n	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8006a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a22:	d017      	beq.n	8006a54 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8006a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a2a:	d871      	bhi.n	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8006a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d004      	beq.n	8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 8006a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a38:	d004      	beq.n	8006a44 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8006a3a:	e069      	b.n	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006a3c:	f7fb fd66 	bl	800250c <HAL_RCC_GetPCLK3Freq>
 8006a40:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006a42:	e068      	b.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a44:	f107 0314 	add.w	r3, r7, #20
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f7fd fe6b 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a52:	e060      	b.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a54:	f107 0308 	add.w	r3, r7, #8
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f7fd ffcf 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a62:	e058      	b.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006a64:	4b7c      	ldr	r3, [pc, #496]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006a66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a6a:	f003 0302 	and.w	r3, r3, #2
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d103      	bne.n	8006a7a <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 8006a72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a76:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006a78:	e04d      	b.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a7e:	e04a      	b.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006a80:	4b75      	ldr	r3, [pc, #468]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006a82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a8e:	d103      	bne.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8006a90:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006a94:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006a96:	e03e      	b.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a9c:	e03b      	b.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006a9e:	4b6e      	ldr	r3, [pc, #440]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006aa0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006aa4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006aaa:	4b6b      	ldr	r3, [pc, #428]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0302 	and.w	r3, r3, #2
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	d10c      	bne.n	8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8006ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d109      	bne.n	8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006abc:	4b66      	ldr	r3, [pc, #408]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	08db      	lsrs	r3, r3, #3
 8006ac2:	f003 0303 	and.w	r3, r3, #3
 8006ac6:	4a65      	ldr	r2, [pc, #404]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8006ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8006acc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ace:	e01e      	b.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ad0:	4b61      	ldr	r3, [pc, #388]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ad8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006adc:	d106      	bne.n	8006aec <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8006ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ae4:	d102      	bne.n	8006aec <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006ae6:	4b5e      	ldr	r3, [pc, #376]	@ (8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8006ae8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aea:	e010      	b.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006aec:	4b5a      	ldr	r3, [pc, #360]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006af4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006af8:	d106      	bne.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8006afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006afc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b00:	d102      	bne.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006b02:	4b58      	ldr	r3, [pc, #352]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8006b04:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b06:	e002      	b.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006b0c:	e003      	b.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8006b0e:	e002      	b.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8006b10:	2300      	movs	r3, #0
 8006b12:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006b14:	bf00      	nop
          }
        }
        break;
 8006b16:	f000 bc28 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006b1a:	4b4f      	ldr	r3, [pc, #316]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006b1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b24:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8006b26:	4b4c      	ldr	r3, [pc, #304]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b32:	d106      	bne.n	8006b42 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8006b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d103      	bne.n	8006b42 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8006b3a:	4b4a      	ldr	r3, [pc, #296]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8006b3c:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8006b3e:	f000 bc14 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8006b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b48:	d108      	bne.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006b4a:	f107 0320 	add.w	r3, r7, #32
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f7fd fc7c 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b58:	f000 bc07 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8006b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b62:	d107      	bne.n	8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b64:	f107 0314 	add.w	r3, r7, #20
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f7fd fddb 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b72:	e3fa      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8006b74:	2300      	movs	r3, #0
 8006b76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b78:	e3f7      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006b7a:	4b37      	ldr	r3, [pc, #220]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006b7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b80:	f003 0307 	and.w	r3, r3, #7
 8006b84:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8006b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b88:	2b04      	cmp	r3, #4
 8006b8a:	d861      	bhi.n	8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8006b8c:	a201      	add	r2, pc, #4	@ (adr r2, 8006b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8006b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b92:	bf00      	nop
 8006b94:	08006ba9 	.word	0x08006ba9
 8006b98:	08006bb9 	.word	0x08006bb9
 8006b9c:	08006bc9 	.word	0x08006bc9
 8006ba0:	08006bd9 	.word	0x08006bd9
 8006ba4:	08006bdf 	.word	0x08006bdf
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ba8:	f107 0320 	add.w	r3, r7, #32
 8006bac:	4618      	mov	r0, r3
 8006bae:	f7fd fc4d 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bb6:	e04e      	b.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bb8:	f107 0314 	add.w	r3, r7, #20
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f7fd fdb1 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bc6:	e046      	b.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006bc8:	f107 0308 	add.w	r3, r7, #8
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f7fd ff15 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bd6:	e03e      	b.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006bd8:	4b23      	ldr	r3, [pc, #140]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8006bda:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bdc:	e03b      	b.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006bde:	4b1e      	ldr	r3, [pc, #120]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006be0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006be4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006be8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006bea:	4b1b      	ldr	r3, [pc, #108]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f003 0302 	and.w	r3, r3, #2
 8006bf2:	2b02      	cmp	r3, #2
 8006bf4:	d10c      	bne.n	8006c10 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8006bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d109      	bne.n	8006c10 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006bfc:	4b16      	ldr	r3, [pc, #88]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	08db      	lsrs	r3, r3, #3
 8006c02:	f003 0303 	and.w	r3, r3, #3
 8006c06:	4a15      	ldr	r2, [pc, #84]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8006c08:	fa22 f303 	lsr.w	r3, r2, r3
 8006c0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c0e:	e01e      	b.n	8006c4e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006c10:	4b11      	ldr	r3, [pc, #68]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c1c:	d106      	bne.n	8006c2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8006c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c24:	d102      	bne.n	8006c2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006c26:	4b0e      	ldr	r3, [pc, #56]	@ (8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8006c28:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c2a:	e010      	b.n	8006c4e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c38:	d106      	bne.n	8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8006c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c40:	d102      	bne.n	8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006c42:	4b08      	ldr	r3, [pc, #32]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8006c44:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c46:	e002      	b.n	8006c4e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006c4c:	e003      	b.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8006c4e:	e002      	b.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8006c50:	2300      	movs	r3, #0
 8006c52:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006c54:	bf00      	nop
          }
        }
        break;
 8006c56:	e388      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006c58:	44020c00 	.word	0x44020c00
 8006c5c:	03d09000 	.word	0x03d09000
 8006c60:	003d0900 	.word	0x003d0900
 8006c64:	017d7840 	.word	0x017d7840
 8006c68:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006c6c:	4ba9      	ldr	r3, [pc, #676]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c76:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8006c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7a:	2b20      	cmp	r3, #32
 8006c7c:	f200 809a 	bhi.w	8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8006c80:	a201      	add	r2, pc, #4	@ (adr r2, 8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8006c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c86:	bf00      	nop
 8006c88:	08006d0d 	.word	0x08006d0d
 8006c8c:	08006db5 	.word	0x08006db5
 8006c90:	08006db5 	.word	0x08006db5
 8006c94:	08006db5 	.word	0x08006db5
 8006c98:	08006db5 	.word	0x08006db5
 8006c9c:	08006db5 	.word	0x08006db5
 8006ca0:	08006db5 	.word	0x08006db5
 8006ca4:	08006db5 	.word	0x08006db5
 8006ca8:	08006d1d 	.word	0x08006d1d
 8006cac:	08006db5 	.word	0x08006db5
 8006cb0:	08006db5 	.word	0x08006db5
 8006cb4:	08006db5 	.word	0x08006db5
 8006cb8:	08006db5 	.word	0x08006db5
 8006cbc:	08006db5 	.word	0x08006db5
 8006cc0:	08006db5 	.word	0x08006db5
 8006cc4:	08006db5 	.word	0x08006db5
 8006cc8:	08006d2d 	.word	0x08006d2d
 8006ccc:	08006db5 	.word	0x08006db5
 8006cd0:	08006db5 	.word	0x08006db5
 8006cd4:	08006db5 	.word	0x08006db5
 8006cd8:	08006db5 	.word	0x08006db5
 8006cdc:	08006db5 	.word	0x08006db5
 8006ce0:	08006db5 	.word	0x08006db5
 8006ce4:	08006db5 	.word	0x08006db5
 8006ce8:	08006d3d 	.word	0x08006d3d
 8006cec:	08006db5 	.word	0x08006db5
 8006cf0:	08006db5 	.word	0x08006db5
 8006cf4:	08006db5 	.word	0x08006db5
 8006cf8:	08006db5 	.word	0x08006db5
 8006cfc:	08006db5 	.word	0x08006db5
 8006d00:	08006db5 	.word	0x08006db5
 8006d04:	08006db5 	.word	0x08006db5
 8006d08:	08006d43 	.word	0x08006d43
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d0c:	f107 0320 	add.w	r3, r7, #32
 8006d10:	4618      	mov	r0, r3
 8006d12:	f7fd fb9b 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d18:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d1a:	e04e      	b.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d1c:	f107 0314 	add.w	r3, r7, #20
 8006d20:	4618      	mov	r0, r3
 8006d22:	f7fd fcff 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d2a:	e046      	b.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d2c:	f107 0308 	add.w	r3, r7, #8
 8006d30:	4618      	mov	r0, r3
 8006d32:	f7fd fe63 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d3a:	e03e      	b.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006d3c:	4b76      	ldr	r3, [pc, #472]	@ (8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8006d3e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d40:	e03b      	b.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006d42:	4b74      	ldr	r3, [pc, #464]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006d44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d48:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006d4e:	4b71      	ldr	r3, [pc, #452]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0302 	and.w	r3, r3, #2
 8006d56:	2b02      	cmp	r3, #2
 8006d58:	d10c      	bne.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8006d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d109      	bne.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006d60:	4b6c      	ldr	r3, [pc, #432]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	08db      	lsrs	r3, r3, #3
 8006d66:	f003 0303 	and.w	r3, r3, #3
 8006d6a:	4a6c      	ldr	r2, [pc, #432]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8006d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d70:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d72:	e01e      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006d74:	4b67      	ldr	r3, [pc, #412]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d80:	d106      	bne.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8006d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d88:	d102      	bne.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006d8a:	4b65      	ldr	r3, [pc, #404]	@ (8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8006d8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d8e:	e010      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006d90:	4b60      	ldr	r3, [pc, #384]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d9c:	d106      	bne.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8006d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006da0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006da4:	d102      	bne.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006da6:	4b5f      	ldr	r3, [pc, #380]	@ (8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8006da8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006daa:	e002      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006dac:	2300      	movs	r3, #0
 8006dae:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006db0:	e003      	b.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8006db2:	e002      	b.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8006db4:	2300      	movs	r3, #0
 8006db6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006db8:	bf00      	nop
          }
        }
        break;
 8006dba:	e2d6      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006dbc:	4b55      	ldr	r3, [pc, #340]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006dc2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006dc6:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8006dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dce:	d031      	beq.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8006dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dd6:	d866      	bhi.n	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8006dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dda:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ddc:	d027      	beq.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8006dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de0:	2bc0      	cmp	r3, #192	@ 0xc0
 8006de2:	d860      	bhi.n	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8006de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de6:	2b80      	cmp	r3, #128	@ 0x80
 8006de8:	d019      	beq.n	8006e1e <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8006dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dec:	2b80      	cmp	r3, #128	@ 0x80
 8006dee:	d85a      	bhi.n	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8006df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d003      	beq.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8006df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df8:	2b40      	cmp	r3, #64	@ 0x40
 8006dfa:	d008      	beq.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8006dfc:	e053      	b.n	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006dfe:	f107 0320 	add.w	r3, r7, #32
 8006e02:	4618      	mov	r0, r3
 8006e04:	f7fd fb22 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006e0c:	e04e      	b.n	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e0e:	f107 0314 	add.w	r3, r7, #20
 8006e12:	4618      	mov	r0, r3
 8006e14:	f7fd fc86 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006e1c:	e046      	b.n	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e1e:	f107 0308 	add.w	r3, r7, #8
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7fd fdea 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006e2c:	e03e      	b.n	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006e2e:	4b3a      	ldr	r3, [pc, #232]	@ (8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8006e30:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006e32:	e03b      	b.n	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e34:	4b37      	ldr	r3, [pc, #220]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006e36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e3a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e40:	4b34      	ldr	r3, [pc, #208]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 0302 	and.w	r3, r3, #2
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d10c      	bne.n	8006e66 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8006e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d109      	bne.n	8006e66 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006e52:	4b30      	ldr	r3, [pc, #192]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	08db      	lsrs	r3, r3, #3
 8006e58:	f003 0303 	and.w	r3, r3, #3
 8006e5c:	4a2f      	ldr	r2, [pc, #188]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8006e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006e62:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e64:	e01e      	b.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006e66:	4b2b      	ldr	r3, [pc, #172]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e72:	d106      	bne.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8006e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e7a:	d102      	bne.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006e7c:	4b28      	ldr	r3, [pc, #160]	@ (8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8006e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e80:	e010      	b.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006e82:	4b24      	ldr	r3, [pc, #144]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e8e:	d106      	bne.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8006e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e96:	d102      	bne.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006e98:	4b22      	ldr	r3, [pc, #136]	@ (8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8006e9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e9c:	e002      	b.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006ea2:	e003      	b.n	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8006ea4:	e002      	b.n	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006eaa:	bf00      	nop
          }
        }
        break;
 8006eac:	e25d      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8006eae:	4b19      	ldr	r3, [pc, #100]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006eb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006eb4:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8006eb8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8006eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d103      	bne.n	8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8006ec0:	f7fb fb0e 	bl	80024e0 <HAL_RCC_GetPCLK2Freq>
 8006ec4:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8006ec6:	e250      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8006ec8:	4b12      	ldr	r3, [pc, #72]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ed0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ed4:	d10b      	bne.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006edc:	d107      	bne.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ede:	f107 0314 	add.w	r3, r7, #20
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f7fd fc1e 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eec:	e04f      	b.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8006eee:	4b09      	ldr	r3, [pc, #36]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ef6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006efa:	d115      	bne.n	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8006efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f02:	d111      	bne.n	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f04:	f107 0308 	add.w	r3, r7, #8
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f7fd fd77 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f12:	e03c      	b.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8006f14:	44020c00 	.word	0x44020c00
 8006f18:	00bb8000 	.word	0x00bb8000
 8006f1c:	03d09000 	.word	0x03d09000
 8006f20:	003d0900 	.word	0x003d0900
 8006f24:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8006f28:	4b94      	ldr	r3, [pc, #592]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 0302 	and.w	r3, r3, #2
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d10d      	bne.n	8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8006f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f36:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006f3a:	d109      	bne.n	8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f3c:	4b8f      	ldr	r3, [pc, #572]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	08db      	lsrs	r3, r3, #3
 8006f42:	f003 0303 	and.w	r3, r3, #3
 8006f46:	4a8e      	ldr	r2, [pc, #568]	@ (8007180 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8006f48:	fa22 f303 	lsr.w	r3, r2, r3
 8006f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f4e:	e01e      	b.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8006f50:	4b8a      	ldr	r3, [pc, #552]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f5c:	d106      	bne.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8006f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f64:	d102      	bne.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8006f66:	4b87      	ldr	r3, [pc, #540]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8006f68:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f6a:	e010      	b.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8006f6c:	4b83      	ldr	r3, [pc, #524]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f78:	d106      	bne.n	8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8006f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f7c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006f80:	d102      	bne.n	8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8006f82:	4b81      	ldr	r3, [pc, #516]	@ (8007188 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8006f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f86:	e002      	b.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f8c:	e1ed      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006f8e:	e1ec      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8006f90:	4b7a      	ldr	r3, [pc, #488]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f96:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006f9a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8006f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d103      	bne.n	8006faa <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006fa2:	f7fb fab3 	bl	800250c <HAL_RCC_GetPCLK3Freq>
 8006fa6:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8006fa8:	e1df      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8006faa:	4b74      	ldr	r3, [pc, #464]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fb6:	d10b      	bne.n	8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8006fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fbe:	d107      	bne.n	8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fc0:	f107 0314 	add.w	r3, r7, #20
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f7fd fbad 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fce:	e045      	b.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8006fd0:	4b6a      	ldr	r3, [pc, #424]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006fd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fdc:	d10b      	bne.n	8006ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8006fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fe4:	d107      	bne.n	8006ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fe6:	f107 0308 	add.w	r3, r7, #8
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7fd fd06 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ff4:	e032      	b.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8006ff6:	4b61      	ldr	r3, [pc, #388]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f003 0302 	and.w	r3, r3, #2
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d10d      	bne.n	800701e <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8007002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007004:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007008:	d109      	bne.n	800701e <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800700a:	4b5c      	ldr	r3, [pc, #368]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	08db      	lsrs	r3, r3, #3
 8007010:	f003 0303 	and.w	r3, r3, #3
 8007014:	4a5a      	ldr	r2, [pc, #360]	@ (8007180 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8007016:	fa22 f303 	lsr.w	r3, r2, r3
 800701a:	637b      	str	r3, [r7, #52]	@ 0x34
 800701c:	e01e      	b.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800701e:	4b57      	ldr	r3, [pc, #348]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007026:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800702a:	d106      	bne.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800702c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007032:	d102      	bne.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8007034:	4b53      	ldr	r3, [pc, #332]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8007036:	637b      	str	r3, [r7, #52]	@ 0x34
 8007038:	e010      	b.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800703a:	4b50      	ldr	r3, [pc, #320]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007042:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007046:	d106      	bne.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8007048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800704e:	d102      	bne.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8007050:	4b4d      	ldr	r3, [pc, #308]	@ (8007188 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8007052:	637b      	str	r3, [r7, #52]	@ 0x34
 8007054:	e002      	b.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8007056:	2300      	movs	r3, #0
 8007058:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800705a:	e186      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800705c:	e185      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800705e:	4b47      	ldr	r3, [pc, #284]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007064:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8007068:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800706a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800706c:	2b00      	cmp	r3, #0
 800706e:	d103      	bne.n	8007078 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007070:	f7fb fa36 	bl	80024e0 <HAL_RCC_GetPCLK2Freq>
 8007074:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8007076:	e178      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8007078:	4b40      	ldr	r3, [pc, #256]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007080:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007084:	d10b      	bne.n	800709e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8007086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007088:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800708c:	d107      	bne.n	800709e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800708e:	f107 0314 	add.w	r3, r7, #20
 8007092:	4618      	mov	r0, r3
 8007094:	f7fd fb46 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	637b      	str	r3, [r7, #52]	@ 0x34
 800709c:	e045      	b.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800709e:	4b37      	ldr	r3, [pc, #220]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80070a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070aa:	d10b      	bne.n	80070c4 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 80070ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070b2:	d107      	bne.n	80070c4 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070b4:	f107 0308 	add.w	r3, r7, #8
 80070b8:	4618      	mov	r0, r3
 80070ba:	f7fd fc9f 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80070c2:	e032      	b.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 80070c4:	4b2d      	ldr	r3, [pc, #180]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 0302 	and.w	r3, r3, #2
 80070cc:	2b02      	cmp	r3, #2
 80070ce:	d10d      	bne.n	80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 80070d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80070d6:	d109      	bne.n	80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80070d8:	4b28      	ldr	r3, [pc, #160]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	08db      	lsrs	r3, r3, #3
 80070de:	f003 0303 	and.w	r3, r3, #3
 80070e2:	4a27      	ldr	r2, [pc, #156]	@ (8007180 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 80070e4:	fa22 f303 	lsr.w	r3, r2, r3
 80070e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ea:	e01e      	b.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 80070ec:	4b23      	ldr	r3, [pc, #140]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070f8:	d106      	bne.n	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 80070fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007100:	d102      	bne.n	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8007102:	4b20      	ldr	r3, [pc, #128]	@ (8007184 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8007104:	637b      	str	r3, [r7, #52]	@ 0x34
 8007106:	e010      	b.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8007108:	4b1c      	ldr	r3, [pc, #112]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007110:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007114:	d106      	bne.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8007116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007118:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800711c:	d102      	bne.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800711e:	4b1a      	ldr	r3, [pc, #104]	@ (8007188 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8007120:	637b      	str	r3, [r7, #52]	@ 0x34
 8007122:	e002      	b.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8007124:	2300      	movs	r3, #0
 8007126:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007128:	e11f      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800712a:	e11e      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800712c:	4b13      	ldr	r3, [pc, #76]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800712e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007132:	f003 0303 	and.w	r3, r3, #3
 8007136:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713a:	2b03      	cmp	r3, #3
 800713c:	d85f      	bhi.n	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800713e:	a201      	add	r2, pc, #4	@ (adr r2, 8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 8007140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007144:	08007155 	.word	0x08007155
 8007148:	0800715d 	.word	0x0800715d
 800714c:	0800716d 	.word	0x0800716d
 8007150:	0800718d 	.word	0x0800718d
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8007154:	f7fb f992 	bl	800247c <HAL_RCC_GetHCLKFreq>
 8007158:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800715a:	e053      	b.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800715c:	f107 0320 	add.w	r3, r7, #32
 8007160:	4618      	mov	r0, r3
 8007162:	f7fd f973 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007168:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800716a:	e04b      	b.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800716c:	f107 0314 	add.w	r3, r7, #20
 8007170:	4618      	mov	r0, r3
 8007172:	f7fd fad7 	bl	8004724 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800717a:	e043      	b.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800717c:	44020c00 	.word	0x44020c00
 8007180:	03d09000 	.word	0x03d09000
 8007184:	003d0900 	.word	0x003d0900
 8007188:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800718c:	4b79      	ldr	r3, [pc, #484]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800718e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007192:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007196:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007198:	4b76      	ldr	r3, [pc, #472]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 0302 	and.w	r3, r3, #2
 80071a0:	2b02      	cmp	r3, #2
 80071a2:	d10c      	bne.n	80071be <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 80071a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d109      	bne.n	80071be <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80071aa:	4b72      	ldr	r3, [pc, #456]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	08db      	lsrs	r3, r3, #3
 80071b0:	f003 0303 	and.w	r3, r3, #3
 80071b4:	4a70      	ldr	r2, [pc, #448]	@ (8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 80071b6:	fa22 f303 	lsr.w	r3, r2, r3
 80071ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80071bc:	e01e      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80071be:	4b6d      	ldr	r3, [pc, #436]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071ca:	d106      	bne.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 80071cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071d2:	d102      	bne.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80071d4:	4b69      	ldr	r3, [pc, #420]	@ (800737c <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 80071d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80071d8:	e010      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80071da:	4b66      	ldr	r3, [pc, #408]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071e6:	d106      	bne.n	80071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 80071e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071ee:	d102      	bne.n	80071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80071f0:	4b63      	ldr	r3, [pc, #396]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 80071f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80071f4:	e002      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80071f6:	2300      	movs	r3, #0
 80071f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80071fa:	e003      	b.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 80071fc:	e002      	b.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 80071fe:	2300      	movs	r3, #0
 8007200:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007202:	bf00      	nop
          }
        }
        break;
 8007204:	e0b1      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8007206:	4b5b      	ldr	r3, [pc, #364]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007208:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800720c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007210:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8007212:	4b58      	ldr	r3, [pc, #352]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007214:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007218:	f003 0302 	and.w	r3, r3, #2
 800721c:	2b02      	cmp	r3, #2
 800721e:	d106      	bne.n	800722e <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 8007220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007222:	2b00      	cmp	r3, #0
 8007224:	d103      	bne.n	800722e <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 8007226:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800722a:	637b      	str	r3, [r7, #52]	@ 0x34
 800722c:	e01f      	b.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800722e:	4b51      	ldr	r3, [pc, #324]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007230:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007234:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007238:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800723c:	d106      	bne.n	800724c <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800723e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007240:	2b40      	cmp	r3, #64	@ 0x40
 8007242:	d103      	bne.n	800724c <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 8007244:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007248:	637b      	str	r3, [r7, #52]	@ 0x34
 800724a:	e010      	b.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800724c:	4b49      	ldr	r3, [pc, #292]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007258:	d106      	bne.n	8007268 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800725a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725c:	2b80      	cmp	r3, #128	@ 0x80
 800725e:	d103      	bne.n	8007268 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 8007260:	f248 0312 	movw	r3, #32786	@ 0x8012
 8007264:	637b      	str	r3, [r7, #52]	@ 0x34
 8007266:	e002      	b.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8007268:	2300      	movs	r3, #0
 800726a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800726c:	e07d      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800726e:	e07c      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007270:	4b40      	ldr	r3, [pc, #256]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007272:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007276:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800727a:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800727c:	4b3d      	ldr	r3, [pc, #244]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007284:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007288:	d105      	bne.n	8007296 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800728a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800728c:	2b00      	cmp	r3, #0
 800728e:	d102      	bne.n	8007296 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 8007290:	4b3c      	ldr	r3, [pc, #240]	@ (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8007292:	637b      	str	r3, [r7, #52]	@ 0x34
 8007294:	e031      	b.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8007296:	4b37      	ldr	r3, [pc, #220]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800729e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072a2:	d10a      	bne.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 80072a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a6:	2b10      	cmp	r3, #16
 80072a8:	d107      	bne.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072aa:	f107 0320 	add.w	r3, r7, #32
 80072ae:	4618      	mov	r0, r3
 80072b0:	f7fd f8cc 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80072b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80072b8:	e01f      	b.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80072ba:	4b2e      	ldr	r3, [pc, #184]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80072bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072c0:	f003 0302 	and.w	r3, r3, #2
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	d106      	bne.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 80072c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ca:	2b20      	cmp	r3, #32
 80072cc:	d103      	bne.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 80072ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80072d4:	e011      	b.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 80072d6:	4b27      	ldr	r3, [pc, #156]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80072d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80072e4:	d106      	bne.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 80072e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e8:	2b30      	cmp	r3, #48	@ 0x30
 80072ea:	d103      	bne.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 80072ec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80072f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80072f2:	e002      	b.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 80072f4:	2300      	movs	r3, #0
 80072f6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80072f8:	e037      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80072fa:	e036      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80072fc:	4b1d      	ldr	r3, [pc, #116]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80072fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007302:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007306:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8007308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800730a:	2b10      	cmp	r3, #16
 800730c:	d107      	bne.n	800731e <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800730e:	f107 0320 	add.w	r3, r7, #32
 8007312:	4618      	mov	r0, r3
 8007314:	f7fd f89a 	bl	800444c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800731a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800731c:	e025      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800731e:	4b15      	ldr	r3, [pc, #84]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007326:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800732a:	d10a      	bne.n	8007342 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800732c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732e:	2b20      	cmp	r3, #32
 8007330:	d107      	bne.n	8007342 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007332:	f107 0308 	add.w	r3, r7, #8
 8007336:	4618      	mov	r0, r3
 8007338:	f7fd fb60 	bl	80049fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007340:	e00f      	b.n	8007362 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8007342:	4b0c      	ldr	r3, [pc, #48]	@ (8007374 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800734a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800734e:	d105      	bne.n	800735c <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 8007350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007352:	2b30      	cmp	r3, #48	@ 0x30
 8007354:	d102      	bne.n	800735c <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 8007356:	4b0b      	ldr	r3, [pc, #44]	@ (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8007358:	637b      	str	r3, [r7, #52]	@ 0x34
 800735a:	e002      	b.n	8007362 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800735c:	2300      	movs	r3, #0
 800735e:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8007360:	e003      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007362:	e002      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 8007364:	2300      	movs	r3, #0
 8007366:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007368:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800736a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800736c:	4618      	mov	r0, r3
 800736e:	373c      	adds	r7, #60	@ 0x3c
 8007370:	46bd      	mov	sp, r7
 8007372:	bd90      	pop	{r4, r7, pc}
 8007374:	44020c00 	.word	0x44020c00
 8007378:	03d09000 	.word	0x03d09000
 800737c:	003d0900 	.word	0x003d0900
 8007380:	017d7840 	.word	0x017d7840
 8007384:	02dc6c00 	.word	0x02dc6c00

08007388 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b084      	sub	sp, #16
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8007390:	4b48      	ldr	r3, [pc, #288]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a47      	ldr	r2, [pc, #284]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 8007396:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800739a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800739c:	f7f9 fe50 	bl	8001040 <HAL_GetTick>
 80073a0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073a2:	e008      	b.n	80073b6 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80073a4:	f7f9 fe4c 	bl	8001040 <HAL_GetTick>
 80073a8:	4602      	mov	r2, r0
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	d901      	bls.n	80073b6 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80073b2:	2303      	movs	r3, #3
 80073b4:	e07a      	b.n	80074ac <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073b6:	4b3f      	ldr	r3, [pc, #252]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1f0      	bne.n	80073a4 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80073c2:	4b3c      	ldr	r3, [pc, #240]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 80073c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073c6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80073ca:	f023 0303 	bic.w	r3, r3, #3
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	6811      	ldr	r1, [r2, #0]
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	6852      	ldr	r2, [r2, #4]
 80073d6:	0212      	lsls	r2, r2, #8
 80073d8:	430a      	orrs	r2, r1
 80073da:	4936      	ldr	r1, [pc, #216]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 80073dc:	4313      	orrs	r3, r2
 80073de:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	3b01      	subs	r3, #1
 80073e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	3b01      	subs	r3, #1
 80073f0:	025b      	lsls	r3, r3, #9
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	431a      	orrs	r2, r3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	3b01      	subs	r3, #1
 80073fc:	041b      	lsls	r3, r3, #16
 80073fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007402:	431a      	orrs	r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	695b      	ldr	r3, [r3, #20]
 8007408:	3b01      	subs	r3, #1
 800740a:	061b      	lsls	r3, r3, #24
 800740c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007410:	4928      	ldr	r1, [pc, #160]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 8007412:	4313      	orrs	r3, r2
 8007414:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007416:	4b27      	ldr	r3, [pc, #156]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 8007418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800741a:	f023 020c 	bic.w	r2, r3, #12
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	699b      	ldr	r3, [r3, #24]
 8007422:	4924      	ldr	r1, [pc, #144]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 8007424:	4313      	orrs	r3, r2
 8007426:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8007428:	4b22      	ldr	r3, [pc, #136]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 800742a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742c:	f023 0220 	bic.w	r2, r3, #32
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	69db      	ldr	r3, [r3, #28]
 8007434:	491f      	ldr	r1, [pc, #124]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 8007436:	4313      	orrs	r3, r2
 8007438:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800743a:	4b1e      	ldr	r3, [pc, #120]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 800743c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007442:	491c      	ldr	r1, [pc, #112]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 8007444:	4313      	orrs	r3, r2
 8007446:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8007448:	4b1a      	ldr	r3, [pc, #104]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 800744a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800744c:	4a19      	ldr	r2, [pc, #100]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 800744e:	f023 0310 	bic.w	r3, r3, #16
 8007452:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8007454:	4b17      	ldr	r3, [pc, #92]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 8007456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007458:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800745c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	6a12      	ldr	r2, [r2, #32]
 8007464:	00d2      	lsls	r2, r2, #3
 8007466:	4913      	ldr	r1, [pc, #76]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 8007468:	4313      	orrs	r3, r2
 800746a:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800746c:	4b11      	ldr	r3, [pc, #68]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 800746e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007470:	4a10      	ldr	r2, [pc, #64]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 8007472:	f043 0310 	orr.w	r3, r3, #16
 8007476:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8007478:	4b0e      	ldr	r3, [pc, #56]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a0d      	ldr	r2, [pc, #52]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 800747e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007482:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007484:	f7f9 fddc 	bl	8001040 <HAL_GetTick>
 8007488:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800748a:	e008      	b.n	800749e <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800748c:	f7f9 fdd8 	bl	8001040 <HAL_GetTick>
 8007490:	4602      	mov	r2, r0
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	1ad3      	subs	r3, r2, r3
 8007496:	2b02      	cmp	r3, #2
 8007498:	d901      	bls.n	800749e <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e006      	b.n	80074ac <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800749e:	4b05      	ldr	r3, [pc, #20]	@ (80074b4 <RCCEx_PLL2_Config+0x12c>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d0f0      	beq.n	800748c <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80074aa:	2300      	movs	r3, #0

}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3710      	adds	r7, #16
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	44020c00 	.word	0x44020c00

080074b8 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 80074c0:	4b48      	ldr	r3, [pc, #288]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a47      	ldr	r2, [pc, #284]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 80074c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074ca:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80074cc:	f7f9 fdb8 	bl	8001040 <HAL_GetTick>
 80074d0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80074d2:	e008      	b.n	80074e6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80074d4:	f7f9 fdb4 	bl	8001040 <HAL_GetTick>
 80074d8:	4602      	mov	r2, r0
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	1ad3      	subs	r3, r2, r3
 80074de:	2b02      	cmp	r3, #2
 80074e0:	d901      	bls.n	80074e6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80074e2:	2303      	movs	r3, #3
 80074e4:	e07a      	b.n	80075dc <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80074e6:	4b3f      	ldr	r3, [pc, #252]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1f0      	bne.n	80074d4 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80074f2:	4b3c      	ldr	r3, [pc, #240]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 80074f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074f6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80074fa:	f023 0303 	bic.w	r3, r3, #3
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	6811      	ldr	r1, [r2, #0]
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	6852      	ldr	r2, [r2, #4]
 8007506:	0212      	lsls	r2, r2, #8
 8007508:	430a      	orrs	r2, r1
 800750a:	4936      	ldr	r1, [pc, #216]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 800750c:	4313      	orrs	r3, r2
 800750e:	630b      	str	r3, [r1, #48]	@ 0x30
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	3b01      	subs	r3, #1
 8007516:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	3b01      	subs	r3, #1
 8007520:	025b      	lsls	r3, r3, #9
 8007522:	b29b      	uxth	r3, r3
 8007524:	431a      	orrs	r2, r3
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	691b      	ldr	r3, [r3, #16]
 800752a:	3b01      	subs	r3, #1
 800752c:	041b      	lsls	r3, r3, #16
 800752e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007532:	431a      	orrs	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	695b      	ldr	r3, [r3, #20]
 8007538:	3b01      	subs	r3, #1
 800753a:	061b      	lsls	r3, r3, #24
 800753c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007540:	4928      	ldr	r1, [pc, #160]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 8007542:	4313      	orrs	r3, r2
 8007544:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007546:	4b27      	ldr	r3, [pc, #156]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 8007548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800754a:	f023 020c 	bic.w	r2, r3, #12
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	699b      	ldr	r3, [r3, #24]
 8007552:	4924      	ldr	r1, [pc, #144]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 8007554:	4313      	orrs	r3, r2
 8007556:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8007558:	4b22      	ldr	r3, [pc, #136]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 800755a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800755c:	f023 0220 	bic.w	r2, r3, #32
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	69db      	ldr	r3, [r3, #28]
 8007564:	491f      	ldr	r1, [pc, #124]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 8007566:	4313      	orrs	r3, r2
 8007568:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800756a:	4b1e      	ldr	r3, [pc, #120]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 800756c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007572:	491c      	ldr	r1, [pc, #112]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 8007574:	4313      	orrs	r3, r2
 8007576:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8007578:	4b1a      	ldr	r3, [pc, #104]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 800757a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800757c:	4a19      	ldr	r2, [pc, #100]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 800757e:	f023 0310 	bic.w	r3, r3, #16
 8007582:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8007584:	4b17      	ldr	r3, [pc, #92]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 8007586:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007588:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800758c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007590:	687a      	ldr	r2, [r7, #4]
 8007592:	6a12      	ldr	r2, [r2, #32]
 8007594:	00d2      	lsls	r2, r2, #3
 8007596:	4913      	ldr	r1, [pc, #76]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 8007598:	4313      	orrs	r3, r2
 800759a:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800759c:	4b11      	ldr	r3, [pc, #68]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 800759e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075a0:	4a10      	ldr	r2, [pc, #64]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 80075a2:	f043 0310 	orr.w	r3, r3, #16
 80075a6:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 80075a8:	4b0e      	ldr	r3, [pc, #56]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a0d      	ldr	r2, [pc, #52]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 80075ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075b2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80075b4:	f7f9 fd44 	bl	8001040 <HAL_GetTick>
 80075b8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80075ba:	e008      	b.n	80075ce <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80075bc:	f7f9 fd40 	bl	8001040 <HAL_GetTick>
 80075c0:	4602      	mov	r2, r0
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	1ad3      	subs	r3, r2, r3
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	d901      	bls.n	80075ce <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e006      	b.n	80075dc <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80075ce:	4b05      	ldr	r3, [pc, #20]	@ (80075e4 <RCCEx_PLL3_Config+0x12c>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d0f0      	beq.n	80075bc <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 80075da:	2300      	movs	r3, #0
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	44020c00 	.word	0x44020c00

080075e8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b08a      	sub	sp, #40	@ 0x28
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d101      	bne.n	80075fa <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	e1de      	b.n	80079b8 <HAL_SAI_Init+0x3d0>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007600:	2b01      	cmp	r3, #1
 8007602:	d10e      	bne.n	8007622 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a89      	ldr	r2, [pc, #548]	@ (8007830 <HAL_SAI_Init+0x248>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d107      	bne.n	800761e <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8007612:	2b01      	cmp	r3, #1
 8007614:	d103      	bne.n	800761e <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800761a:	2b00      	cmp	r3, #0
 800761c:	d001      	beq.n	8007622 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e1ca      	b.n	80079b8 <HAL_SAI_Init+0x3d0>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8007628:	b2db      	uxtb	r3, r3
 800762a:	2b00      	cmp	r3, #0
 800762c:	d106      	bne.n	800763c <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f7f9 fa1e 	bl	8000a78 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fac9 	bl	8007bd4 <SAI_Disable>
 8007642:	4603      	mov	r3, r0
 8007644:	2b00      	cmp	r3, #0
 8007646:	d001      	beq.n	800764c <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e1b5      	b.n	80079b8 <HAL_SAI_Init+0x3d0>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2202      	movs	r2, #2
 8007650:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	2b02      	cmp	r3, #2
 800765a:	d00c      	beq.n	8007676 <HAL_SAI_Init+0x8e>
 800765c:	2b02      	cmp	r3, #2
 800765e:	d80d      	bhi.n	800767c <HAL_SAI_Init+0x94>
 8007660:	2b00      	cmp	r3, #0
 8007662:	d002      	beq.n	800766a <HAL_SAI_Init+0x82>
 8007664:	2b01      	cmp	r3, #1
 8007666:	d003      	beq.n	8007670 <HAL_SAI_Init+0x88>
 8007668:	e008      	b.n	800767c <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800766a:	2300      	movs	r3, #0
 800766c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800766e:	e008      	b.n	8007682 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007670:	2310      	movs	r3, #16
 8007672:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007674:	e005      	b.n	8007682 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007676:	2320      	movs	r3, #32
 8007678:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800767a:	e002      	b.n	8007682 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 800767c:	2300      	movs	r3, #0
 800767e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8007680:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	2b03      	cmp	r3, #3
 8007688:	d81d      	bhi.n	80076c6 <HAL_SAI_Init+0xde>
 800768a:	a201      	add	r2, pc, #4	@ (adr r2, 8007690 <HAL_SAI_Init+0xa8>)
 800768c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007690:	080076a1 	.word	0x080076a1
 8007694:	080076a7 	.word	0x080076a7
 8007698:	080076af 	.word	0x080076af
 800769c:	080076b7 	.word	0x080076b7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80076a0:	2300      	movs	r3, #0
 80076a2:	61fb      	str	r3, [r7, #28]
      break;
 80076a4:	e012      	b.n	80076cc <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80076a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076aa:	61fb      	str	r3, [r7, #28]
      break;
 80076ac:	e00e      	b.n	80076cc <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80076ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80076b2:	61fb      	str	r3, [r7, #28]
      break;
 80076b4:	e00a      	b.n	80076cc <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80076b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80076ba:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80076bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076be:	f043 0301 	orr.w	r3, r3, #1
 80076c2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80076c4:	e002      	b.n	80076cc <HAL_SAI_Init+0xe4>
    default :
      syncen_bits = 0;
 80076c6:	2300      	movs	r3, #0
 80076c8:	61fb      	str	r3, [r7, #28]
      break;
 80076ca:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a57      	ldr	r2, [pc, #348]	@ (8007830 <HAL_SAI_Init+0x248>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d004      	beq.n	80076e0 <HAL_SAI_Init+0xf8>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a56      	ldr	r2, [pc, #344]	@ (8007834 <HAL_SAI_Init+0x24c>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d103      	bne.n	80076e8 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 80076e0:	4a55      	ldr	r2, [pc, #340]	@ (8007838 <HAL_SAI_Init+0x250>)
 80076e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e4:	6013      	str	r3, [r2, #0]
 80076e6:	e002      	b.n	80076ee <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80076e8:	4a54      	ldr	r2, [pc, #336]	@ (800783c <HAL_SAI_Init+0x254>)
 80076ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ec:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a1b      	ldr	r3, [r3, #32]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	f000 8083 	beq.w	80077fe <HAL_SAI_Init+0x216>
  {
    uint32_t freq = 0;
 80076f8:	2300      	movs	r3, #0
 80076fa:	61bb      	str	r3, [r7, #24]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a4b      	ldr	r2, [pc, #300]	@ (8007830 <HAL_SAI_Init+0x248>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d004      	beq.n	8007710 <HAL_SAI_Init+0x128>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a4a      	ldr	r2, [pc, #296]	@ (8007834 <HAL_SAI_Init+0x24c>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d106      	bne.n	800771e <HAL_SAI_Init+0x136>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007710:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007714:	f04f 0100 	mov.w	r1, #0
 8007718:	f7fd fadc 	bl	8004cd4 <HAL_RCCEx_GetPeriphCLKFreq>
 800771c:	61b8      	str	r0, [r7, #24]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a47      	ldr	r2, [pc, #284]	@ (8007840 <HAL_SAI_Init+0x258>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d004      	beq.n	8007732 <HAL_SAI_Init+0x14a>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a45      	ldr	r2, [pc, #276]	@ (8007844 <HAL_SAI_Init+0x25c>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d106      	bne.n	8007740 <HAL_SAI_Init+0x158>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007732:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8007736:	f04f 0100 	mov.w	r1, #0
 800773a:	f7fd facb 	bl	8004cd4 <HAL_RCCEx_GetPeriphCLKFreq>
 800773e:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	699b      	ldr	r3, [r3, #24]
 8007744:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007748:	d120      	bne.n	800778c <HAL_SAI_Init+0x1a4>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800774e:	2b04      	cmp	r3, #4
 8007750:	d102      	bne.n	8007758 <HAL_SAI_Init+0x170>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8007752:	2340      	movs	r3, #64	@ 0x40
 8007754:	613b      	str	r3, [r7, #16]
 8007756:	e00a      	b.n	800776e <HAL_SAI_Init+0x186>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800775c:	2b08      	cmp	r3, #8
 800775e:	d103      	bne.n	8007768 <HAL_SAI_Init+0x180>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8007760:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007764:	613b      	str	r3, [r7, #16]
 8007766:	e002      	b.n	800776e <HAL_SAI_Init+0x186>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800776c:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800776e:	69ba      	ldr	r2, [r7, #24]
 8007770:	4613      	mov	r3, r2
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4413      	add	r3, r2
 8007776:	005b      	lsls	r3, r3, #1
 8007778:	4619      	mov	r1, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6a1b      	ldr	r3, [r3, #32]
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	fb02 f303 	mul.w	r3, r2, r3
 8007784:	fbb1 f3f3 	udiv	r3, r1, r3
 8007788:	617b      	str	r3, [r7, #20]
 800778a:	e017      	b.n	80077bc <HAL_SAI_Init+0x1d4>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007790:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007794:	d101      	bne.n	800779a <HAL_SAI_Init+0x1b2>
 8007796:	2302      	movs	r3, #2
 8007798:	e000      	b.n	800779c <HAL_SAI_Init+0x1b4>
 800779a:	2301      	movs	r3, #1
 800779c:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800779e:	69ba      	ldr	r2, [r7, #24]
 80077a0:	4613      	mov	r3, r2
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	4413      	add	r3, r2
 80077a6:	005b      	lsls	r3, r3, #1
 80077a8:	4619      	mov	r1, r3
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6a1b      	ldr	r3, [r3, #32]
 80077ae:	68fa      	ldr	r2, [r7, #12]
 80077b0:	fb02 f303 	mul.w	r3, r2, r3
 80077b4:	021b      	lsls	r3, r3, #8
 80077b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80077ba:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	4a22      	ldr	r2, [pc, #136]	@ (8007848 <HAL_SAI_Init+0x260>)
 80077c0:	fba2 2303 	umull	r2, r3, r2, r3
 80077c4:	08da      	lsrs	r2, r3, #3
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80077ca:	6979      	ldr	r1, [r7, #20]
 80077cc:	4b1e      	ldr	r3, [pc, #120]	@ (8007848 <HAL_SAI_Init+0x260>)
 80077ce:	fba3 2301 	umull	r2, r3, r3, r1
 80077d2:	08da      	lsrs	r2, r3, #3
 80077d4:	4613      	mov	r3, r2
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	4413      	add	r3, r2
 80077da:	005b      	lsls	r3, r3, #1
 80077dc:	1aca      	subs	r2, r1, r3
 80077de:	2a08      	cmp	r2, #8
 80077e0:	d904      	bls.n	80077ec <HAL_SAI_Init+0x204>
    {
      hsai->Init.Mckdiv += 1U;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077e6:	1c5a      	adds	r2, r3, #1
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077f0:	2b04      	cmp	r3, #4
 80077f2:	d104      	bne.n	80077fe <HAL_SAI_Init+0x216>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f8:	085a      	lsrs	r2, r3, #1
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d003      	beq.n	800780e <HAL_SAI_Init+0x226>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	2b02      	cmp	r3, #2
 800780c:	d109      	bne.n	8007822 <HAL_SAI_Init+0x23a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007812:	2b01      	cmp	r3, #1
 8007814:	d101      	bne.n	800781a <HAL_SAI_Init+0x232>
 8007816:	2300      	movs	r3, #0
 8007818:	e001      	b.n	800781e <HAL_SAI_Init+0x236>
 800781a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800781e:	623b      	str	r3, [r7, #32]
 8007820:	e016      	b.n	8007850 <HAL_SAI_Init+0x268>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007826:	2b01      	cmp	r3, #1
 8007828:	d110      	bne.n	800784c <HAL_SAI_Init+0x264>
 800782a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800782e:	e00e      	b.n	800784e <HAL_SAI_Init+0x266>
 8007830:	40015404 	.word	0x40015404
 8007834:	40015424 	.word	0x40015424
 8007838:	40015400 	.word	0x40015400
 800783c:	40015800 	.word	0x40015800
 8007840:	40015804 	.word	0x40015804
 8007844:	40015824 	.word	0x40015824
 8007848:	cccccccd 	.word	0xcccccccd
 800784c:	2300      	movs	r3, #0
 800784e:	623b      	str	r3, [r7, #32]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	6819      	ldr	r1, [r3, #0]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	4b59      	ldr	r3, [pc, #356]	@ (80079c0 <HAL_SAI_Init+0x3d8>)
 800785c:	400b      	ands	r3, r1
 800785e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	6819      	ldr	r1, [r3, #0]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	685a      	ldr	r2, [r3, #4]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800786e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007874:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800787a:	431a      	orrs	r2, r3
 800787c:	6a3b      	ldr	r3, [r7, #32]
 800787e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8007880:	69fb      	ldr	r3, [r7, #28]
 8007882:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
 8007888:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007894:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800789a:	051b      	lsls	r3, r3, #20
 800789c:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80078a2:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	691b      	ldr	r3, [r3, #16]
 80078a8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	6812      	ldr	r2, [r2, #0]
 80078bc:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80078c0:	f023 030f 	bic.w	r3, r3, #15
 80078c4:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	6859      	ldr	r1, [r3, #4]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	69da      	ldr	r2, [r3, #28]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078d4:	431a      	orrs	r2, r3
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078da:	431a      	orrs	r2, r3
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	430a      	orrs	r2, r1
 80078e2:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	6899      	ldr	r1, [r3, #8]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	4b35      	ldr	r3, [pc, #212]	@ (80079c4 <HAL_SAI_Init+0x3dc>)
 80078f0:	400b      	ands	r3, r1
 80078f2:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	6899      	ldr	r1, [r3, #8]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078fe:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007904:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800790a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8007910:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007916:	3b01      	subs	r3, #1
 8007918:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800791a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	430a      	orrs	r2, r1
 8007922:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68d9      	ldr	r1, [r3, #12]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681a      	ldr	r2, [r3, #0]
 800792e:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8007932:	400b      	ands	r3, r1
 8007934:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	68d9      	ldr	r1, [r3, #12]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007944:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800794a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800794c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007952:	3b01      	subs	r3, #1
 8007954:	021b      	lsls	r3, r3, #8
 8007956:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	430a      	orrs	r2, r1
 800795e:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a18      	ldr	r2, [pc, #96]	@ (80079c8 <HAL_SAI_Init+0x3e0>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d119      	bne.n	800799e <HAL_SAI_Init+0x3b6>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800796a:	4b18      	ldr	r3, [pc, #96]	@ (80079cc <HAL_SAI_Init+0x3e4>)
 800796c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800796e:	4a17      	ldr	r2, [pc, #92]	@ (80079cc <HAL_SAI_Init+0x3e4>)
 8007970:	f023 0301 	bic.w	r3, r3, #1
 8007974:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800797c:	2b01      	cmp	r3, #1
 800797e:	d10e      	bne.n	800799e <HAL_SAI_Init+0x3b6>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007988:	3b01      	subs	r3, #1
 800798a:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800798c:	490f      	ldr	r1, [pc, #60]	@ (80079cc <HAL_SAI_Init+0x3e4>)
 800798e:	4313      	orrs	r3, r2
 8007990:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8007992:	4b0e      	ldr	r3, [pc, #56]	@ (80079cc <HAL_SAI_Init+0x3e4>)
 8007994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007996:	4a0d      	ldr	r2, [pc, #52]	@ (80079cc <HAL_SAI_Init+0x3e4>)
 8007998:	f043 0301 	orr.w	r3, r3, #1
 800799c:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3728      	adds	r7, #40	@ 0x28
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}
 80079c0:	f005c010 	.word	0xf005c010
 80079c4:	fff88000 	.word	0xfff88000
 80079c8:	40015404 	.word	0x40015404
 80079cc:	40015400 	.word	0x40015400

080079d0 <HAL_SAI_Receive>:
  * @param  Size Amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b086      	sub	sp, #24
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	603b      	str	r3, [r7, #0]
 80079dc:	4613      	mov	r3, r2
 80079de:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 80079e0:	f7f9 fb2e 	bl	8001040 <HAL_GetTick>
 80079e4:	6178      	str	r0, [r7, #20]
  uint32_t temp;

  if ((pData == NULL) || (Size == 0U))
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d002      	beq.n	80079f2 <HAL_SAI_Receive+0x22>
 80079ec:	88fb      	ldrh	r3, [r7, #6]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d101      	bne.n	80079f6 <HAL_SAI_Receive+0x26>
  {
    return  HAL_ERROR;
 80079f2:	2301      	movs	r3, #1
 80079f4:	e0e9      	b.n	8007bca <HAL_SAI_Receive+0x1fa>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	f040 80e2 	bne.w	8007bc8 <HAL_SAI_Receive+0x1f8>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d101      	bne.n	8007a12 <HAL_SAI_Receive+0x42>
 8007a0e:	2302      	movs	r3, #2
 8007a10:	e0db      	b.n	8007bca <HAL_SAI_Receive+0x1fa>
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2201      	movs	r2, #1
 8007a16:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	68ba      	ldr	r2, [r7, #8]
 8007a1e:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	88fa      	ldrh	r2, [r7, #6]
 8007a24:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	88fa      	ldrh	r2, [r7, #6]
 8007a2c:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2222      	movs	r2, #34	@ 0x22
 8007a34:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	f040 80ac 	bne.w	8007ba8 <HAL_SAI_Receive+0x1d8>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007a5e:	601a      	str	r2, [r3, #0]
    }

    /* Receive data */
    while (hsai->XferCount > 0U)
 8007a60:	e0a2      	b.n	8007ba8 <HAL_SAI_Receive+0x1d8>
    {
      if ((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_EMPTY)
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	695b      	ldr	r3, [r3, #20]
 8007a68:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d06a      	beq.n	8007b46 <HAL_SAI_Receive+0x176>
      {
        if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING))
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a74:	2b40      	cmp	r3, #64	@ 0x40
 8007a76:	d110      	bne.n	8007a9a <HAL_SAI_Receive+0xca>
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d10c      	bne.n	8007a9a <HAL_SAI_Receive+0xca>
        {
          *hsai->pBuffPtr = (uint8_t)hsai->Instance->DR;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	69da      	ldr	r2, [r3, #28]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a8a:	b2d2      	uxtb	r2, r2
 8007a8c:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a92:	1c5a      	adds	r2, r3, #1
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	679a      	str	r2, [r3, #120]	@ 0x78
 8007a98:	e04c      	b.n	8007b34 <HAL_SAI_Receive+0x164>
        }
        else if (hsai->Init.DataSize <= SAI_DATASIZE_16)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a9e:	2b80      	cmp	r3, #128	@ 0x80
 8007aa0:	d819      	bhi.n	8007ad6 <HAL_SAI_Receive+0x106>
        {
          temp = hsai->Instance->DR;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	69db      	ldr	r3, [r3, #28]
 8007aa8:	613b      	str	r3, [r7, #16]
          *hsai->pBuffPtr = (uint8_t)temp;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007aae:	693a      	ldr	r2, [r7, #16]
 8007ab0:	b2d2      	uxtb	r2, r2
 8007ab2:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ab8:	1c5a      	adds	r2, r3, #1
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	679a      	str	r2, [r3, #120]	@ 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 8);
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	0a1a      	lsrs	r2, r3, #8
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ac6:	b2d2      	uxtb	r2, r2
 8007ac8:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ace:	1c5a      	adds	r2, r3, #1
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	679a      	str	r2, [r3, #120]	@ 0x78
 8007ad4:	e02e      	b.n	8007b34 <HAL_SAI_Receive+0x164>
        }
        else
        {
          temp = hsai->Instance->DR;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	69db      	ldr	r3, [r3, #28]
 8007adc:	613b      	str	r3, [r7, #16]
          *hsai->pBuffPtr = (uint8_t)temp;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ae2:	693a      	ldr	r2, [r7, #16]
 8007ae4:	b2d2      	uxtb	r2, r2
 8007ae6:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007aec:	1c5a      	adds	r2, r3, #1
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	679a      	str	r2, [r3, #120]	@ 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 8);
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	0a1a      	lsrs	r2, r3, #8
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007afa:	b2d2      	uxtb	r2, r2
 8007afc:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b02:	1c5a      	adds	r2, r3, #1
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	679a      	str	r2, [r3, #120]	@ 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 16);
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	0c1a      	lsrs	r2, r3, #16
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b10:	b2d2      	uxtb	r2, r2
 8007b12:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b18:	1c5a      	adds	r2, r3, #1
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	679a      	str	r2, [r3, #120]	@ 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 24);
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	0e1a      	lsrs	r2, r3, #24
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b26:	b2d2      	uxtb	r2, r2
 8007b28:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b2e:	1c5a      	adds	r2, r3, #1
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	679a      	str	r2, [r3, #120]	@ 0x78
        }
        hsai->XferCount--;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	f8b3 307e 	ldrh.w	r3, [r3, #126]	@ 0x7e
 8007b3a:	3b01      	subs	r3, #1
 8007b3c:	b29a      	uxth	r2, r3
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
 8007b44:	e030      	b.n	8007ba8 <HAL_SAI_Receive+0x1d8>
      }
      else
      {
        /* Check for the Timeout */
        if ((((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) && (Timeout != HAL_MAX_DELAY))
 8007b46:	f7f9 fa7b 	bl	8001040 <HAL_GetTick>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	1ad3      	subs	r3, r2, r3
 8007b50:	683a      	ldr	r2, [r7, #0]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d302      	bcc.n	8007b5c <HAL_SAI_Receive+0x18c>
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d125      	bne.n	8007ba8 <HAL_SAI_Receive+0x1d8>
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b62:	d021      	beq.n	8007ba8 <HAL_SAI_Receive+0x1d8>
        {
          /* Update error code */
          hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

          /* Clear all the flags */
          hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f04f 32ff 	mov.w	r2, #4294967295
 8007b7c:	619a      	str	r2, [r3, #24]

          /* Disable SAI peripheral */
          /* No need to check return value because state update, unlock and error return will be performed later */
          (void) SAI_Disable(hsai);
 8007b7e:	68f8      	ldr	r0, [r7, #12]
 8007b80:	f000 f828 	bl	8007bd4 <SAI_Disable>

          /* Flush the fifo */
          SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f042 0208 	orr.w	r2, r2, #8
 8007b92:	605a      	str	r2, [r3, #4]

          /* Change the SAI state */
          hsai->State = HAL_SAI_STATE_READY;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

          /* Process Unlocked */
          __HAL_UNLOCK(hsai);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

          return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e010      	b.n	8007bca <HAL_SAI_Receive+0x1fa>
    while (hsai->XferCount > 0U)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f8b3 307e 	ldrh.w	r3, [r3, #126]	@ 0x7e
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	f47f af57 	bne.w	8007a62 <HAL_SAI_Receive+0x92>
        }
      }
    }

    hsai->State = HAL_SAI_STATE_READY;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	e000      	b.n	8007bca <HAL_SAI_Receive+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8007bc8:	2302      	movs	r3, #2
  }
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3718      	adds	r7, #24
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
	...

08007bd4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8007bdc:	4b18      	ldr	r3, [pc, #96]	@ (8007c40 <SAI_Disable+0x6c>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a18      	ldr	r2, [pc, #96]	@ (8007c44 <SAI_Disable+0x70>)
 8007be2:	fba2 2303 	umull	r2, r3, r2, r3
 8007be6:	0b1b      	lsrs	r3, r3, #12
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007bec:	2300      	movs	r3, #0
 8007bee:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007bfe:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d10a      	bne.n	8007c1c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c0c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 8007c16:	2303      	movs	r3, #3
 8007c18:	72fb      	strb	r3, [r7, #11]
      break;
 8007c1a:	e009      	b.n	8007c30 <SAI_Disable+0x5c>
    }
    count--;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	60fb      	str	r3, [r7, #12]
  } while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d1e7      	bne.n	8007c00 <SAI_Disable+0x2c>

  return status;
 8007c30:	7afb      	ldrb	r3, [r7, #11]
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3714      	adds	r7, #20
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr
 8007c3e:	bf00      	nop
 8007c40:	20000000 	.word	0x20000000
 8007c44:	95cbec1b 	.word	0x95cbec1b

08007c48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e042      	b.n	8007ce0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d106      	bne.n	8007c72 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f7f8 fe75 	bl	800095c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2224      	movs	r2, #36	@ 0x24
 8007c76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f022 0201 	bic.w	r2, r2, #1
 8007c88:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d002      	beq.n	8007c98 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 fab4 	bl	8008200 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 f8c3 	bl	8007e24 <UART_SetConfig>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d101      	bne.n	8007ca8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e01b      	b.n	8007ce0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	685a      	ldr	r2, [r3, #4]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007cb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	689a      	ldr	r2, [r3, #8]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007cc6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f042 0201 	orr.w	r2, r2, #1
 8007cd6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f000 fb33 	bl	8008344 <UART_CheckIdleState>
 8007cde:	4603      	mov	r3, r0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3708      	adds	r7, #8
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b08a      	sub	sp, #40	@ 0x28
 8007cec:	af02      	add	r7, sp, #8
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	603b      	str	r3, [r7, #0]
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cfe:	2b20      	cmp	r3, #32
 8007d00:	f040 808b 	bne.w	8007e1a <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d002      	beq.n	8007d10 <HAL_UART_Transmit+0x28>
 8007d0a:	88fb      	ldrh	r3, [r7, #6]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d101      	bne.n	8007d14 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
 8007d12:	e083      	b.n	8007e1c <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d1e:	2b80      	cmp	r3, #128	@ 0x80
 8007d20:	d107      	bne.n	8007d32 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	689a      	ldr	r2, [r3, #8]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007d30:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2221      	movs	r2, #33	@ 0x21
 8007d3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d42:	f7f9 f97d 	bl	8001040 <HAL_GetTick>
 8007d46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	88fa      	ldrh	r2, [r7, #6]
 8007d4c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	88fa      	ldrh	r2, [r7, #6]
 8007d54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d60:	d108      	bne.n	8007d74 <HAL_UART_Transmit+0x8c>
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	691b      	ldr	r3, [r3, #16]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d104      	bne.n	8007d74 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	61bb      	str	r3, [r7, #24]
 8007d72:	e003      	b.n	8007d7c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d7c:	e030      	b.n	8007de0 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	2200      	movs	r2, #0
 8007d86:	2180      	movs	r1, #128	@ 0x80
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f000 fb85 	bl	8008498 <UART_WaitOnFlagUntilTimeout>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d005      	beq.n	8007da0 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2220      	movs	r2, #32
 8007d98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007d9c:	2303      	movs	r3, #3
 8007d9e:	e03d      	b.n	8007e1c <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d10b      	bne.n	8007dbe <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	881b      	ldrh	r3, [r3, #0]
 8007daa:	461a      	mov	r2, r3
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007db4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	3302      	adds	r3, #2
 8007dba:	61bb      	str	r3, [r7, #24]
 8007dbc:	e007      	b.n	8007dce <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007dbe:	69fb      	ldr	r3, [r7, #28]
 8007dc0:	781a      	ldrb	r2, [r3, #0]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007dc8:	69fb      	ldr	r3, [r7, #28]
 8007dca:	3301      	adds	r3, #1
 8007dcc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	b29a      	uxth	r2, r3
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d1c8      	bne.n	8007d7e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	9300      	str	r3, [sp, #0]
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	2200      	movs	r2, #0
 8007df4:	2140      	movs	r1, #64	@ 0x40
 8007df6:	68f8      	ldr	r0, [r7, #12]
 8007df8:	f000 fb4e 	bl	8008498 <UART_WaitOnFlagUntilTimeout>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d005      	beq.n	8007e0e <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2220      	movs	r2, #32
 8007e06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007e0a:	2303      	movs	r3, #3
 8007e0c:	e006      	b.n	8007e1c <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2220      	movs	r2, #32
 8007e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007e16:	2300      	movs	r3, #0
 8007e18:	e000      	b.n	8007e1c <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8007e1a:	2302      	movs	r3, #2
  }
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3720      	adds	r7, #32
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e28:	b094      	sub	sp, #80	@ 0x50
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	4b78      	ldr	r3, [pc, #480]	@ (800801c <UART_SetConfig+0x1f8>)
 8007e3a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e3e:	689a      	ldr	r2, [r3, #8]
 8007e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e42:	691b      	ldr	r3, [r3, #16]
 8007e44:	431a      	orrs	r2, r3
 8007e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e48:	695b      	ldr	r3, [r3, #20]
 8007e4a:	431a      	orrs	r2, r3
 8007e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e4e:	69db      	ldr	r3, [r3, #28]
 8007e50:	4313      	orrs	r3, r2
 8007e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4971      	ldr	r1, [pc, #452]	@ (8008020 <UART_SetConfig+0x1fc>)
 8007e5c:	4019      	ands	r1, r3
 8007e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e64:	430b      	orrs	r3, r1
 8007e66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e74:	68d9      	ldr	r1, [r3, #12]
 8007e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e78:	681a      	ldr	r2, [r3, #0]
 8007e7a:	ea40 0301 	orr.w	r3, r0, r1
 8007e7e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e82:	699b      	ldr	r3, [r3, #24]
 8007e84:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	4b64      	ldr	r3, [pc, #400]	@ (800801c <UART_SetConfig+0x1f8>)
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d009      	beq.n	8007ea4 <UART_SetConfig+0x80>
 8007e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	4b63      	ldr	r3, [pc, #396]	@ (8008024 <UART_SetConfig+0x200>)
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d004      	beq.n	8007ea4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e9c:	6a1a      	ldr	r2, [r3, #32]
 8007e9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	689b      	ldr	r3, [r3, #8]
 8007eaa:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8007eae:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eb4:	681a      	ldr	r2, [r3, #0]
 8007eb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007eb8:	430b      	orrs	r3, r1
 8007eba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec2:	f023 000f 	bic.w	r0, r3, #15
 8007ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	ea40 0301 	orr.w	r3, r0, r1
 8007ed2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	4b53      	ldr	r3, [pc, #332]	@ (8008028 <UART_SetConfig+0x204>)
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d102      	bne.n	8007ee4 <UART_SetConfig+0xc0>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ee2:	e066      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	4b50      	ldr	r3, [pc, #320]	@ (800802c <UART_SetConfig+0x208>)
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d102      	bne.n	8007ef4 <UART_SetConfig+0xd0>
 8007eee:	2302      	movs	r3, #2
 8007ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ef2:	e05e      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	4b4d      	ldr	r3, [pc, #308]	@ (8008030 <UART_SetConfig+0x20c>)
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d102      	bne.n	8007f04 <UART_SetConfig+0xe0>
 8007efe:	2304      	movs	r3, #4
 8007f00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f02:	e056      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	4b4a      	ldr	r3, [pc, #296]	@ (8008034 <UART_SetConfig+0x210>)
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d102      	bne.n	8007f14 <UART_SetConfig+0xf0>
 8007f0e:	2308      	movs	r3, #8
 8007f10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f12:	e04e      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	4b47      	ldr	r3, [pc, #284]	@ (8008038 <UART_SetConfig+0x214>)
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d102      	bne.n	8007f24 <UART_SetConfig+0x100>
 8007f1e:	2310      	movs	r3, #16
 8007f20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f22:	e046      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	4b44      	ldr	r3, [pc, #272]	@ (800803c <UART_SetConfig+0x218>)
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d102      	bne.n	8007f34 <UART_SetConfig+0x110>
 8007f2e:	2320      	movs	r3, #32
 8007f30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f32:	e03e      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	4b41      	ldr	r3, [pc, #260]	@ (8008040 <UART_SetConfig+0x21c>)
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d102      	bne.n	8007f44 <UART_SetConfig+0x120>
 8007f3e:	2340      	movs	r3, #64	@ 0x40
 8007f40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f42:	e036      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	4b3e      	ldr	r3, [pc, #248]	@ (8008044 <UART_SetConfig+0x220>)
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d102      	bne.n	8007f54 <UART_SetConfig+0x130>
 8007f4e:	2380      	movs	r3, #128	@ 0x80
 8007f50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f52:	e02e      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	4b3b      	ldr	r3, [pc, #236]	@ (8008048 <UART_SetConfig+0x224>)
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d103      	bne.n	8007f66 <UART_SetConfig+0x142>
 8007f5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f64:	e025      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	4b38      	ldr	r3, [pc, #224]	@ (800804c <UART_SetConfig+0x228>)
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d103      	bne.n	8007f78 <UART_SetConfig+0x154>
 8007f70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f76:	e01c      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	4b34      	ldr	r3, [pc, #208]	@ (8008050 <UART_SetConfig+0x22c>)
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d103      	bne.n	8007f8a <UART_SetConfig+0x166>
 8007f82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f88:	e013      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	4b31      	ldr	r3, [pc, #196]	@ (8008054 <UART_SetConfig+0x230>)
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d103      	bne.n	8007f9c <UART_SetConfig+0x178>
 8007f94:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007f98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f9a:	e00a      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	4b1e      	ldr	r3, [pc, #120]	@ (800801c <UART_SetConfig+0x1f8>)
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d103      	bne.n	8007fae <UART_SetConfig+0x18a>
 8007fa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007faa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fac:	e001      	b.n	8007fb2 <UART_SetConfig+0x18e>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fb4:	681a      	ldr	r2, [r3, #0]
 8007fb6:	4b19      	ldr	r3, [pc, #100]	@ (800801c <UART_SetConfig+0x1f8>)
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d005      	beq.n	8007fc8 <UART_SetConfig+0x1a4>
 8007fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fbe:	681a      	ldr	r2, [r3, #0]
 8007fc0:	4b18      	ldr	r3, [pc, #96]	@ (8008024 <UART_SetConfig+0x200>)
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	f040 8094 	bne.w	80080f0 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007fc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fca:	2200      	movs	r2, #0
 8007fcc:	623b      	str	r3, [r7, #32]
 8007fce:	627a      	str	r2, [r7, #36]	@ 0x24
 8007fd0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007fd4:	f7fc fe7e 	bl	8004cd4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007fd8:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007fda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f000 80f7 	beq.w	80081d0 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe6:	4a1c      	ldr	r2, [pc, #112]	@ (8008058 <UART_SetConfig+0x234>)
 8007fe8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fec:	461a      	mov	r2, r3
 8007fee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ff0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ff4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ff8:	685a      	ldr	r2, [r3, #4]
 8007ffa:	4613      	mov	r3, r2
 8007ffc:	005b      	lsls	r3, r3, #1
 8007ffe:	4413      	add	r3, r2
 8008000:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008002:	429a      	cmp	r2, r3
 8008004:	d305      	bcc.n	8008012 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800800c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800800e:	429a      	cmp	r2, r3
 8008010:	d924      	bls.n	800805c <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008018:	e069      	b.n	80080ee <UART_SetConfig+0x2ca>
 800801a:	bf00      	nop
 800801c:	44002400 	.word	0x44002400
 8008020:	cfff69f3 	.word	0xcfff69f3
 8008024:	54002400 	.word	0x54002400
 8008028:	40013800 	.word	0x40013800
 800802c:	40004400 	.word	0x40004400
 8008030:	40004800 	.word	0x40004800
 8008034:	40004c00 	.word	0x40004c00
 8008038:	40005000 	.word	0x40005000
 800803c:	40006400 	.word	0x40006400
 8008040:	40007800 	.word	0x40007800
 8008044:	40007c00 	.word	0x40007c00
 8008048:	40008000 	.word	0x40008000
 800804c:	40006800 	.word	0x40006800
 8008050:	40006c00 	.word	0x40006c00
 8008054:	40008400 	.word	0x40008400
 8008058:	0800bcd0 	.word	0x0800bcd0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800805c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800805e:	2200      	movs	r2, #0
 8008060:	61bb      	str	r3, [r7, #24]
 8008062:	61fa      	str	r2, [r7, #28]
 8008064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008068:	4a64      	ldr	r2, [pc, #400]	@ (80081fc <UART_SetConfig+0x3d8>)
 800806a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800806e:	b29b      	uxth	r3, r3
 8008070:	2200      	movs	r2, #0
 8008072:	613b      	str	r3, [r7, #16]
 8008074:	617a      	str	r2, [r7, #20]
 8008076:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800807a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800807e:	f7f8 f905 	bl	800028c <__aeabi_uldivmod>
 8008082:	4602      	mov	r2, r0
 8008084:	460b      	mov	r3, r1
 8008086:	4610      	mov	r0, r2
 8008088:	4619      	mov	r1, r3
 800808a:	f04f 0200 	mov.w	r2, #0
 800808e:	f04f 0300 	mov.w	r3, #0
 8008092:	020b      	lsls	r3, r1, #8
 8008094:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008098:	0202      	lsls	r2, r0, #8
 800809a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800809c:	6849      	ldr	r1, [r1, #4]
 800809e:	0849      	lsrs	r1, r1, #1
 80080a0:	2000      	movs	r0, #0
 80080a2:	460c      	mov	r4, r1
 80080a4:	4605      	mov	r5, r0
 80080a6:	eb12 0804 	adds.w	r8, r2, r4
 80080aa:	eb43 0905 	adc.w	r9, r3, r5
 80080ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	2200      	movs	r2, #0
 80080b4:	60bb      	str	r3, [r7, #8]
 80080b6:	60fa      	str	r2, [r7, #12]
 80080b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80080bc:	4640      	mov	r0, r8
 80080be:	4649      	mov	r1, r9
 80080c0:	f7f8 f8e4 	bl	800028c <__aeabi_uldivmod>
 80080c4:	4602      	mov	r2, r0
 80080c6:	460b      	mov	r3, r1
 80080c8:	4613      	mov	r3, r2
 80080ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80080cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080d2:	d308      	bcc.n	80080e6 <UART_SetConfig+0x2c2>
 80080d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080da:	d204      	bcs.n	80080e6 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 80080dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80080e2:	60da      	str	r2, [r3, #12]
 80080e4:	e003      	b.n	80080ee <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80080ec:	e070      	b.n	80081d0 <UART_SetConfig+0x3ac>
 80080ee:	e06f      	b.n	80081d0 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f2:	69db      	ldr	r3, [r3, #28]
 80080f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080f8:	d13c      	bne.n	8008174 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80080fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080fc:	2200      	movs	r2, #0
 80080fe:	603b      	str	r3, [r7, #0]
 8008100:	607a      	str	r2, [r7, #4]
 8008102:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008106:	f7fc fde5 	bl	8004cd4 <HAL_RCCEx_GetPeriphCLKFreq>
 800810a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800810c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800810e:	2b00      	cmp	r3, #0
 8008110:	d05e      	beq.n	80081d0 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008116:	4a39      	ldr	r2, [pc, #228]	@ (80081fc <UART_SetConfig+0x3d8>)
 8008118:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800811c:	461a      	mov	r2, r3
 800811e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008120:	fbb3 f3f2 	udiv	r3, r3, r2
 8008124:	005a      	lsls	r2, r3, #1
 8008126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	085b      	lsrs	r3, r3, #1
 800812c:	441a      	add	r2, r3
 800812e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	fbb2 f3f3 	udiv	r3, r2, r3
 8008136:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008138:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800813a:	2b0f      	cmp	r3, #15
 800813c:	d916      	bls.n	800816c <UART_SetConfig+0x348>
 800813e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008144:	d212      	bcs.n	800816c <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008146:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008148:	b29b      	uxth	r3, r3
 800814a:	f023 030f 	bic.w	r3, r3, #15
 800814e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008152:	085b      	lsrs	r3, r3, #1
 8008154:	b29b      	uxth	r3, r3
 8008156:	f003 0307 	and.w	r3, r3, #7
 800815a:	b29a      	uxth	r2, r3
 800815c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800815e:	4313      	orrs	r3, r2
 8008160:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8008162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008168:	60da      	str	r2, [r3, #12]
 800816a:	e031      	b.n	80081d0 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800816c:	2301      	movs	r3, #1
 800816e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008172:	e02d      	b.n	80081d0 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008174:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008176:	2200      	movs	r2, #0
 8008178:	469a      	mov	sl, r3
 800817a:	4693      	mov	fp, r2
 800817c:	4650      	mov	r0, sl
 800817e:	4659      	mov	r1, fp
 8008180:	f7fc fda8 	bl	8004cd4 <HAL_RCCEx_GetPeriphCLKFreq>
 8008184:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8008186:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008188:	2b00      	cmp	r3, #0
 800818a:	d021      	beq.n	80081d0 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800818c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800818e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008190:	4a1a      	ldr	r2, [pc, #104]	@ (80081fc <UART_SetConfig+0x3d8>)
 8008192:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008196:	461a      	mov	r2, r3
 8008198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800819a:	fbb3 f2f2 	udiv	r2, r3, r2
 800819e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	085b      	lsrs	r3, r3, #1
 80081a4:	441a      	add	r2, r3
 80081a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80081ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081b2:	2b0f      	cmp	r3, #15
 80081b4:	d909      	bls.n	80081ca <UART_SetConfig+0x3a6>
 80081b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081bc:	d205      	bcs.n	80081ca <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80081be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081c0:	b29a      	uxth	r2, r3
 80081c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	60da      	str	r2, [r3, #12]
 80081c8:	e002      	b.n	80081d0 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80081d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d2:	2201      	movs	r2, #1
 80081d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80081d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081da:	2201      	movs	r2, #1
 80081dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80081e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e2:	2200      	movs	r2, #0
 80081e4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80081e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e8:	2200      	movs	r2, #0
 80081ea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80081ec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	3750      	adds	r7, #80	@ 0x50
 80081f4:	46bd      	mov	sp, r7
 80081f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80081fa:	bf00      	nop
 80081fc:	0800bcd0 	.word	0x0800bcd0

08008200 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800820c:	f003 0308 	and.w	r3, r3, #8
 8008210:	2b00      	cmp	r3, #0
 8008212:	d00a      	beq.n	800822a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	430a      	orrs	r2, r1
 8008228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800822e:	f003 0301 	and.w	r3, r3, #1
 8008232:	2b00      	cmp	r3, #0
 8008234:	d00a      	beq.n	800824c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	430a      	orrs	r2, r1
 800824a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008250:	f003 0302 	and.w	r3, r3, #2
 8008254:	2b00      	cmp	r3, #0
 8008256:	d00a      	beq.n	800826e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	430a      	orrs	r2, r1
 800826c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008272:	f003 0304 	and.w	r3, r3, #4
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00a      	beq.n	8008290 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	430a      	orrs	r2, r1
 800828e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008294:	f003 0310 	and.w	r3, r3, #16
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00a      	beq.n	80082b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	430a      	orrs	r2, r1
 80082b0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b6:	f003 0320 	and.w	r3, r3, #32
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d00a      	beq.n	80082d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	430a      	orrs	r2, r1
 80082d2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d01a      	beq.n	8008316 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	430a      	orrs	r2, r1
 80082f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082fe:	d10a      	bne.n	8008316 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	430a      	orrs	r2, r1
 8008314:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800831a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800831e:	2b00      	cmp	r3, #0
 8008320:	d00a      	beq.n	8008338 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	430a      	orrs	r2, r1
 8008336:	605a      	str	r2, [r3, #4]
  }
}
 8008338:	bf00      	nop
 800833a:	370c      	adds	r7, #12
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr

08008344 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b098      	sub	sp, #96	@ 0x60
 8008348:	af02      	add	r7, sp, #8
 800834a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2200      	movs	r2, #0
 8008350:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008354:	f7f8 fe74 	bl	8001040 <HAL_GetTick>
 8008358:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f003 0308 	and.w	r3, r3, #8
 8008364:	2b08      	cmp	r3, #8
 8008366:	d12f      	bne.n	80083c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008368:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800836c:	9300      	str	r3, [sp, #0]
 800836e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008370:	2200      	movs	r2, #0
 8008372:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 f88e 	bl	8008498 <UART_WaitOnFlagUntilTimeout>
 800837c:	4603      	mov	r3, r0
 800837e:	2b00      	cmp	r3, #0
 8008380:	d022      	beq.n	80083c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800838a:	e853 3f00 	ldrex	r3, [r3]
 800838e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008392:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008396:	653b      	str	r3, [r7, #80]	@ 0x50
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	461a      	mov	r2, r3
 800839e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80083a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083a8:	e841 2300 	strex	r3, r2, [r1]
 80083ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d1e6      	bne.n	8008382 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2220      	movs	r2, #32
 80083b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2200      	movs	r2, #0
 80083c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083c4:	2303      	movs	r3, #3
 80083c6:	e063      	b.n	8008490 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f003 0304 	and.w	r3, r3, #4
 80083d2:	2b04      	cmp	r3, #4
 80083d4:	d149      	bne.n	800846a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80083da:	9300      	str	r3, [sp, #0]
 80083dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083de:	2200      	movs	r2, #0
 80083e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f000 f857 	bl	8008498 <UART_WaitOnFlagUntilTimeout>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d03c      	beq.n	800846a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f8:	e853 3f00 	ldrex	r3, [r3]
 80083fc:	623b      	str	r3, [r7, #32]
   return(result);
 80083fe:	6a3b      	ldr	r3, [r7, #32]
 8008400:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008404:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	461a      	mov	r2, r3
 800840c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800840e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008410:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008412:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008414:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008416:	e841 2300 	strex	r3, r2, [r1]
 800841a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800841c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800841e:	2b00      	cmp	r3, #0
 8008420:	d1e6      	bne.n	80083f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	3308      	adds	r3, #8
 8008428:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	e853 3f00 	ldrex	r3, [r3]
 8008430:	60fb      	str	r3, [r7, #12]
   return(result);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f023 0301 	bic.w	r3, r3, #1
 8008438:	64bb      	str	r3, [r7, #72]	@ 0x48
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	3308      	adds	r3, #8
 8008440:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008442:	61fa      	str	r2, [r7, #28]
 8008444:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008446:	69b9      	ldr	r1, [r7, #24]
 8008448:	69fa      	ldr	r2, [r7, #28]
 800844a:	e841 2300 	strex	r3, r2, [r1]
 800844e:	617b      	str	r3, [r7, #20]
   return(result);
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d1e5      	bne.n	8008422 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2220      	movs	r2, #32
 800845a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008466:	2303      	movs	r3, #3
 8008468:	e012      	b.n	8008490 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2220      	movs	r2, #32
 800846e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2220      	movs	r2, #32
 8008476:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2200      	movs	r2, #0
 8008484:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800848e:	2300      	movs	r3, #0
}
 8008490:	4618      	mov	r0, r3
 8008492:	3758      	adds	r7, #88	@ 0x58
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}

08008498 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b084      	sub	sp, #16
 800849c:	af00      	add	r7, sp, #0
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	603b      	str	r3, [r7, #0]
 80084a4:	4613      	mov	r3, r2
 80084a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084a8:	e04f      	b.n	800854a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b0:	d04b      	beq.n	800854a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084b2:	f7f8 fdc5 	bl	8001040 <HAL_GetTick>
 80084b6:	4602      	mov	r2, r0
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	1ad3      	subs	r3, r2, r3
 80084bc:	69ba      	ldr	r2, [r7, #24]
 80084be:	429a      	cmp	r2, r3
 80084c0:	d302      	bcc.n	80084c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d101      	bne.n	80084cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80084c8:	2303      	movs	r3, #3
 80084ca:	e04e      	b.n	800856a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f003 0304 	and.w	r3, r3, #4
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d037      	beq.n	800854a <UART_WaitOnFlagUntilTimeout+0xb2>
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	2b80      	cmp	r3, #128	@ 0x80
 80084de:	d034      	beq.n	800854a <UART_WaitOnFlagUntilTimeout+0xb2>
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	2b40      	cmp	r3, #64	@ 0x40
 80084e4:	d031      	beq.n	800854a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	69db      	ldr	r3, [r3, #28]
 80084ec:	f003 0308 	and.w	r3, r3, #8
 80084f0:	2b08      	cmp	r3, #8
 80084f2:	d110      	bne.n	8008516 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2208      	movs	r2, #8
 80084fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80084fc:	68f8      	ldr	r0, [r7, #12]
 80084fe:	f000 f838 	bl	8008572 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2208      	movs	r2, #8
 8008506:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	e029      	b.n	800856a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	69db      	ldr	r3, [r3, #28]
 800851c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008520:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008524:	d111      	bne.n	800854a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800852e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	f000 f81e 	bl	8008572 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2220      	movs	r2, #32
 800853a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2200      	movs	r2, #0
 8008542:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008546:	2303      	movs	r3, #3
 8008548:	e00f      	b.n	800856a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	69da      	ldr	r2, [r3, #28]
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	4013      	ands	r3, r2
 8008554:	68ba      	ldr	r2, [r7, #8]
 8008556:	429a      	cmp	r2, r3
 8008558:	bf0c      	ite	eq
 800855a:	2301      	moveq	r3, #1
 800855c:	2300      	movne	r3, #0
 800855e:	b2db      	uxtb	r3, r3
 8008560:	461a      	mov	r2, r3
 8008562:	79fb      	ldrb	r3, [r7, #7]
 8008564:	429a      	cmp	r2, r3
 8008566:	d0a0      	beq.n	80084aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008568:	2300      	movs	r3, #0
}
 800856a:	4618      	mov	r0, r3
 800856c:	3710      	adds	r7, #16
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008572:	b480      	push	{r7}
 8008574:	b095      	sub	sp, #84	@ 0x54
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008582:	e853 3f00 	ldrex	r3, [r3]
 8008586:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800858e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	461a      	mov	r2, r3
 8008596:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008598:	643b      	str	r3, [r7, #64]	@ 0x40
 800859a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800859e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085a0:	e841 2300 	strex	r3, r2, [r1]
 80085a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e6      	bne.n	800857a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	3308      	adds	r3, #8
 80085b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b4:	6a3b      	ldr	r3, [r7, #32]
 80085b6:	e853 3f00 	ldrex	r3, [r3]
 80085ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80085bc:	69fb      	ldr	r3, [r7, #28]
 80085be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085c2:	f023 0301 	bic.w	r3, r3, #1
 80085c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	3308      	adds	r3, #8
 80085ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80085d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085d8:	e841 2300 	strex	r3, r2, [r1]
 80085dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80085de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d1e3      	bne.n	80085ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d118      	bne.n	800861e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	e853 3f00 	ldrex	r3, [r3]
 80085f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	f023 0310 	bic.w	r3, r3, #16
 8008600:	647b      	str	r3, [r7, #68]	@ 0x44
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	461a      	mov	r2, r3
 8008608:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800860a:	61bb      	str	r3, [r7, #24]
 800860c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860e:	6979      	ldr	r1, [r7, #20]
 8008610:	69ba      	ldr	r2, [r7, #24]
 8008612:	e841 2300 	strex	r3, r2, [r1]
 8008616:	613b      	str	r3, [r7, #16]
   return(result);
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d1e6      	bne.n	80085ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2220      	movs	r2, #32
 8008622:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2200      	movs	r2, #0
 800862a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008632:	bf00      	nop
 8008634:	3754      	adds	r7, #84	@ 0x54
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr

0800863e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800863e:	b480      	push	{r7}
 8008640:	b085      	sub	sp, #20
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800864c:	2b01      	cmp	r3, #1
 800864e:	d101      	bne.n	8008654 <HAL_UARTEx_DisableFifoMode+0x16>
 8008650:	2302      	movs	r3, #2
 8008652:	e027      	b.n	80086a4 <HAL_UARTEx_DisableFifoMode+0x66>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2224      	movs	r2, #36	@ 0x24
 8008660:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f022 0201 	bic.w	r2, r2, #1
 800867a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008682:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2220      	movs	r2, #32
 8008696:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80086a2:	2300      	movs	r3, #0
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3714      	adds	r7, #20
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d101      	bne.n	80086c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80086c4:	2302      	movs	r3, #2
 80086c6:	e02d      	b.n	8008724 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2224      	movs	r2, #36	@ 0x24
 80086d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f022 0201 	bic.w	r2, r2, #1
 80086ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	683a      	ldr	r2, [r7, #0]
 8008700:	430a      	orrs	r2, r1
 8008702:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 f84f 	bl	80087a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	68fa      	ldr	r2, [r7, #12]
 8008710:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2220      	movs	r2, #32
 8008716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2200      	movs	r2, #0
 800871e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008722:	2300      	movs	r3, #0
}
 8008724:	4618      	mov	r0, r3
 8008726:	3710      	adds	r7, #16
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b084      	sub	sp, #16
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800873c:	2b01      	cmp	r3, #1
 800873e:	d101      	bne.n	8008744 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008740:	2302      	movs	r3, #2
 8008742:	e02d      	b.n	80087a0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2201      	movs	r2, #1
 8008748:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2224      	movs	r2, #36	@ 0x24
 8008750:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f022 0201 	bic.w	r2, r2, #1
 800876a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	683a      	ldr	r2, [r7, #0]
 800877c:	430a      	orrs	r2, r1
 800877e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 f811 	bl	80087a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	68fa      	ldr	r2, [r7, #12]
 800878c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2220      	movs	r2, #32
 8008792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800879e:	2300      	movs	r3, #0
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	3710      	adds	r7, #16
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bd80      	pop	{r7, pc}

080087a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d108      	bne.n	80087ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80087c8:	e031      	b.n	800882e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80087ca:	2308      	movs	r3, #8
 80087cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80087ce:	2308      	movs	r3, #8
 80087d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	689b      	ldr	r3, [r3, #8]
 80087d8:	0e5b      	lsrs	r3, r3, #25
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	f003 0307 	and.w	r3, r3, #7
 80087e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	0f5b      	lsrs	r3, r3, #29
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	f003 0307 	and.w	r3, r3, #7
 80087f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80087f2:	7bbb      	ldrb	r3, [r7, #14]
 80087f4:	7b3a      	ldrb	r2, [r7, #12]
 80087f6:	4911      	ldr	r1, [pc, #68]	@ (800883c <UARTEx_SetNbDataToProcess+0x94>)
 80087f8:	5c8a      	ldrb	r2, [r1, r2]
 80087fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80087fe:	7b3a      	ldrb	r2, [r7, #12]
 8008800:	490f      	ldr	r1, [pc, #60]	@ (8008840 <UARTEx_SetNbDataToProcess+0x98>)
 8008802:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008804:	fb93 f3f2 	sdiv	r3, r3, r2
 8008808:	b29a      	uxth	r2, r3
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008810:	7bfb      	ldrb	r3, [r7, #15]
 8008812:	7b7a      	ldrb	r2, [r7, #13]
 8008814:	4909      	ldr	r1, [pc, #36]	@ (800883c <UARTEx_SetNbDataToProcess+0x94>)
 8008816:	5c8a      	ldrb	r2, [r1, r2]
 8008818:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800881c:	7b7a      	ldrb	r2, [r7, #13]
 800881e:	4908      	ldr	r1, [pc, #32]	@ (8008840 <UARTEx_SetNbDataToProcess+0x98>)
 8008820:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008822:	fb93 f3f2 	sdiv	r3, r3, r2
 8008826:	b29a      	uxth	r2, r3
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800882e:	bf00      	nop
 8008830:	3714      	adds	r7, #20
 8008832:	46bd      	mov	sp, r7
 8008834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008838:	4770      	bx	lr
 800883a:	bf00      	nop
 800883c:	0800bce8 	.word	0x0800bce8
 8008840:	0800bcf0 	.word	0x0800bcf0

08008844 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8008848:	4b10      	ldr	r3, [pc, #64]	@ (800888c <MX_PDM2PCM_Init+0x48>)
 800884a:	2200      	movs	r2, #0
 800884c:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_LE;
 800884e:	4b0f      	ldr	r3, [pc, #60]	@ (800888c <MX_PDM2PCM_Init+0x48>)
 8008850:	2200      	movs	r2, #0
 8008852:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2122358088;
 8008854:	4b0d      	ldr	r3, [pc, #52]	@ (800888c <MX_PDM2PCM_Init+0x48>)
 8008856:	4a0e      	ldr	r2, [pc, #56]	@ (8008890 <MX_PDM2PCM_Init+0x4c>)
 8008858:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 800885a:	4b0c      	ldr	r3, [pc, #48]	@ (800888c <MX_PDM2PCM_Init+0x48>)
 800885c:	2201      	movs	r2, #1
 800885e:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 8008860:	4b0a      	ldr	r3, [pc, #40]	@ (800888c <MX_PDM2PCM_Init+0x48>)
 8008862:	2201      	movs	r2, #1
 8008864:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8008866:	4809      	ldr	r0, [pc, #36]	@ (800888c <MX_PDM2PCM_Init+0x48>)
 8008868:	f001 fd1e 	bl	800a2a8 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800886c:	4b09      	ldr	r3, [pc, #36]	@ (8008894 <MX_PDM2PCM_Init+0x50>)
 800886e:	2202      	movs	r2, #2
 8008870:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 48;
 8008872:	4b08      	ldr	r3, [pc, #32]	@ (8008894 <MX_PDM2PCM_Init+0x50>)
 8008874:	2230      	movs	r2, #48	@ 0x30
 8008876:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 12;//24 for external mic, 12 for testing sound sample
 8008878:	4b06      	ldr	r3, [pc, #24]	@ (8008894 <MX_PDM2PCM_Init+0x50>)
 800887a:	220c      	movs	r2, #12
 800887c:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800887e:	4905      	ldr	r1, [pc, #20]	@ (8008894 <MX_PDM2PCM_Init+0x50>)
 8008880:	4802      	ldr	r0, [pc, #8]	@ (800888c <MX_PDM2PCM_Init+0x48>)
 8008882:	f001 fde3 	bl	800a44c <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8008886:	bf00      	nop
 8008888:	bd80      	pop	{r7, pc}
 800888a:	bf00      	nop
 800888c:	200005b0 	.word	0x200005b0
 8008890:	7e809d48 	.word	0x7e809d48
 8008894:	200005fc 	.word	0x200005fc

08008898 <D16_GENERIC>:
 8008898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800889c:	e9d2 7604 	ldrd	r7, r6, [r2, #16]
 80088a0:	e9d2 940c 	ldrd	r9, r4, [r2, #48]	@ 0x30
 80088a4:	6993      	ldr	r3, [r2, #24]
 80088a6:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 80088a8:	b089      	sub	sp, #36	@ 0x24
 80088aa:	468b      	mov	fp, r1
 80088ac:	e9d2 c102 	ldrd	ip, r1, [r2, #8]
 80088b0:	9307      	str	r3, [sp, #28]
 80088b2:	9106      	str	r1, [sp, #24]
 80088b4:	69d3      	ldr	r3, [r2, #28]
 80088b6:	2d00      	cmp	r5, #0
 80088b8:	d06c      	beq.n	8008994 <D16_GENERIC+0xfc>
 80088ba:	f004 0520 	and.w	r5, r4, #32
 80088be:	f004 0410 	and.w	r4, r4, #16
 80088c2:	2100      	movs	r1, #0
 80088c4:	f8df 80ec 	ldr.w	r8, [pc, #236]	@ 80089b4 <D16_GENERIC+0x11c>
 80088c8:	9505      	str	r5, [sp, #20]
 80088ca:	9404      	str	r4, [sp, #16]
 80088cc:	9601      	str	r6, [sp, #4]
 80088ce:	46ca      	mov	sl, r9
 80088d0:	9300      	str	r3, [sp, #0]
 80088d2:	46e6      	mov	lr, ip
 80088d4:	e050      	b.n	8008978 <D16_GENERIC+0xe0>
 80088d6:	b2ed      	uxtb	r5, r5
 80088d8:	f810 c005 	ldrb.w	ip, [r0, r5]
 80088dc:	7804      	ldrb	r4, [r0, #0]
 80088de:	eb00 0045 	add.w	r0, r0, r5, lsl #1
 80088e2:	eb04 250c 	add.w	r5, r4, ip, lsl #8
 80088e6:	b2ec      	uxtb	r4, r5
 80088e8:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 80088ec:	9b00      	ldr	r3, [sp, #0]
 80088ee:	f3c5 2c07 	ubfx	ip, r5, #8, #8
 80088f2:	f858 502c 	ldr.w	r5, [r8, ip, lsl #2]
 80088f6:	4423      	add	r3, r4
 80088f8:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80088fc:	f3c5 0409 	ubfx	r4, r5, #0, #10
 8008900:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008904:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008908:	0aab      	lsrs	r3, r5, #10
 800890a:	9300      	str	r3, [sp, #0]
 800890c:	4d27      	ldr	r5, [pc, #156]	@ (80089ac <D16_GENERIC+0x114>)
 800890e:	fb24 e505 	smlad	r5, r4, r5, lr
 8008912:	4e27      	ldr	r6, [pc, #156]	@ (80089b0 <D16_GENERIC+0x118>)
 8008914:	fb24 fe06 	smuad	lr, r4, r6
 8008918:	f5a5 6500 	sub.w	r5, r5, #2048	@ 0x800
 800891c:	9b01      	ldr	r3, [sp, #4]
 800891e:	9e04      	ldr	r6, [sp, #16]
 8008920:	19ec      	adds	r4, r5, r7
 8008922:	f101 0c01 	add.w	ip, r1, #1
 8008926:	1ae4      	subs	r4, r4, r3
 8008928:	b196      	cbz	r6, 8008950 <D16_GENERIC+0xb8>
 800892a:	f8d2 9020 	ldr.w	r9, [r2, #32]
 800892e:	17e7      	asrs	r7, r4, #31
 8008930:	fba4 3409 	umull	r3, r4, r4, r9
 8008934:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008938:	fb09 4307 	mla	r3, r9, r7, r4
 800893c:	9303      	str	r3, [sp, #12]
 800893e:	9501      	str	r5, [sp, #4]
 8008940:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008944:	f114 4400 	adds.w	r4, r4, #2147483648	@ 0x80000000
 8008948:	f145 0500 	adc.w	r5, r5, #0
 800894c:	006f      	lsls	r7, r5, #1
 800894e:	463d      	mov	r5, r7
 8008950:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008954:	2400      	movs	r4, #0
 8008956:	f8b2 9028 	ldrh.w	r9, [r2, #40]	@ 0x28
 800895a:	042d      	lsls	r5, r5, #16
 800895c:	fb01 f109 	mul.w	r1, r1, r9
 8008960:	fbca 3405 	smlal	r3, r4, sl, r5
 8008964:	10a4      	asrs	r4, r4, #2
 8008966:	f304 040f 	ssat	r4, #16, r4
 800896a:	f82b 4011 	strh.w	r4, [fp, r1, lsl #1]
 800896e:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8008970:	fa1f f18c 	uxth.w	r1, ip
 8008974:	428c      	cmp	r4, r1
 8008976:	d909      	bls.n	800898c <D16_GENERIC+0xf4>
 8008978:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 800897a:	2d01      	cmp	r5, #1
 800897c:	d1ab      	bne.n	80088d6 <D16_GENERIC+0x3e>
 800897e:	9c05      	ldr	r4, [sp, #20]
 8008980:	f850 5b02 	ldr.w	r5, [r0], #2
 8008984:	2c00      	cmp	r4, #0
 8008986:	d0ae      	beq.n	80088e6 <D16_GENERIC+0x4e>
 8008988:	ba6d      	rev16	r5, r5
 800898a:	e7ac      	b.n	80088e6 <D16_GENERIC+0x4e>
 800898c:	46f4      	mov	ip, lr
 800898e:	e9dd 3600 	ldrd	r3, r6, [sp]
 8008992:	9906      	ldr	r1, [sp, #24]
 8008994:	2000      	movs	r0, #0
 8008996:	61d3      	str	r3, [r2, #28]
 8008998:	9b07      	ldr	r3, [sp, #28]
 800899a:	e9c2 c102 	strd	ip, r1, [r2, #8]
 800899e:	e9c2 7604 	strd	r7, r6, [r2, #16]
 80089a2:	6193      	str	r3, [r2, #24]
 80089a4:	b009      	add	sp, #36	@ 0x24
 80089a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089aa:	bf00      	nop
 80089ac:	00030001 	.word	0x00030001
 80089b0:	00010003 	.word	0x00010003
 80089b4:	2000000c 	.word	0x2000000c

080089b8 <D24_GENERIC>:
 80089b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089bc:	e9d2 7604 	ldrd	r7, r6, [r2, #16]
 80089c0:	e9d2 8902 	ldrd	r8, r9, [r2, #8]
 80089c4:	b089      	sub	sp, #36	@ 0x24
 80089c6:	6993      	ldr	r3, [r2, #24]
 80089c8:	9104      	str	r1, [sp, #16]
 80089ca:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 80089cc:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80089ce:	9307      	str	r3, [sp, #28]
 80089d0:	9103      	str	r1, [sp, #12]
 80089d2:	69d3      	ldr	r3, [r2, #28]
 80089d4:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 80089d6:	2d00      	cmp	r5, #0
 80089d8:	f000 808e 	beq.w	8008af8 <D24_GENERIC+0x140>
 80089dc:	f004 0520 	and.w	r5, r4, #32
 80089e0:	f004 0410 	and.w	r4, r4, #16
 80089e4:	2100      	movs	r1, #0
 80089e6:	f8df c150 	ldr.w	ip, [pc, #336]	@ 8008b38 <D24_GENERIC+0x180>
 80089ea:	9506      	str	r5, [sp, #24]
 80089ec:	9405      	str	r4, [sp, #20]
 80089ee:	9602      	str	r6, [sp, #8]
 80089f0:	e06a      	b.n	8008ac8 <D24_GENERIC+0x110>
 80089f2:	b2ed      	uxtb	r5, r5
 80089f4:	fa0f fe85 	sxth.w	lr, r5
 80089f8:	f810 401e 	ldrb.w	r4, [r0, lr, lsl #1]
 80089fc:	f810 b005 	ldrb.w	fp, [r0, r5]
 8008a00:	0424      	lsls	r4, r4, #16
 8008a02:	eb00 004e 	add.w	r0, r0, lr, lsl #1
 8008a06:	eb04 240b 	add.w	r4, r4, fp, lsl #8
 8008a0a:	44a2      	add	sl, r4
 8008a0c:	4428      	add	r0, r5
 8008a0e:	fa5f f48a 	uxtb.w	r4, sl
 8008a12:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 8008a16:	f3ca 2407 	ubfx	r4, sl, #8, #8
 8008a1a:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 8008a1e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8008a22:	ea4f 4a1a 	mov.w	sl, sl, lsr #16
 8008a26:	eb04 2e95 	add.w	lr, r4, r5, lsr #10
 8008a2a:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
 8008a2e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008a32:	f3ce 0409 	ubfx	r4, lr, #0, #10
 8008a36:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8008a3a:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 8008a3e:	4d3c      	ldr	r5, [pc, #240]	@ (8008b30 <D24_GENERIC+0x178>)
 8008a40:	fb24 9505 	smlad	r5, r4, r5, r9
 8008a44:	4e3b      	ldr	r6, [pc, #236]	@ (8008b34 <D24_GENERIC+0x17c>)
 8008a46:	fb24 8906 	smlad	r9, r4, r6, r8
 8008a4a:	f3c3 0809 	ubfx	r8, r3, #0, #10
 8008a4e:	eb08 0848 	add.w	r8, r8, r8, lsl #1
 8008a52:	eb09 0948 	add.w	r9, r9, r8, lsl #1
 8008a56:	2601      	movs	r6, #1
 8008a58:	fb24 f406 	smuad	r4, r4, r6
 8008a5c:	eb01 0e06 	add.w	lr, r1, r6
 8008a60:	f5a5 55d8 	sub.w	r5, r5, #6912	@ 0x1b00
 8008a64:	9e02      	ldr	r6, [sp, #8]
 8008a66:	44a0      	add	r8, r4
 8008a68:	19ec      	adds	r4, r5, r7
 8008a6a:	1ba4      	subs	r4, r4, r6
 8008a6c:	9e05      	ldr	r6, [sp, #20]
 8008a6e:	b196      	cbz	r6, 8008a96 <D24_GENERIC+0xde>
 8008a70:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8008a74:	17e7      	asrs	r7, r4, #31
 8008a76:	9502      	str	r5, [sp, #8]
 8008a78:	fba4 450a 	umull	r4, r5, r4, sl
 8008a7c:	e9cd 4500 	strd	r4, r5, [sp]
 8008a80:	fb0a 5407 	mla	r4, sl, r7, r5
 8008a84:	9401      	str	r4, [sp, #4]
 8008a86:	e9dd 4500 	ldrd	r4, r5, [sp]
 8008a8a:	f114 4400 	adds.w	r4, r4, #2147483648	@ 0x80000000
 8008a8e:	f145 0500 	adc.w	r5, r5, #0
 8008a92:	006f      	lsls	r7, r5, #1
 8008a94:	463d      	mov	r5, r7
 8008a96:	f04f 4a00 	mov.w	sl, #2147483648	@ 0x80000000
 8008a9a:	f04f 0b00 	mov.w	fp, #0
 8008a9e:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8008aa0:	03ad      	lsls	r5, r5, #14
 8008aa2:	9600      	str	r6, [sp, #0]
 8008aa4:	9e03      	ldr	r6, [sp, #12]
 8008aa6:	fbc6 ab05 	smlal	sl, fp, r6, r5
 8008aaa:	465d      	mov	r5, fp
 8008aac:	9e00      	ldr	r6, [sp, #0]
 8008aae:	10ac      	asrs	r4, r5, #2
 8008ab0:	fb01 f106 	mul.w	r1, r1, r6
 8008ab4:	f304 040f 	ssat	r4, #16, r4
 8008ab8:	9d04      	ldr	r5, [sp, #16]
 8008aba:	f825 4011 	strh.w	r4, [r5, r1, lsl #1]
 8008abe:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8008ac0:	fa1f f18e 	uxth.w	r1, lr
 8008ac4:	428c      	cmp	r4, r1
 8008ac6:	d916      	bls.n	8008af6 <D24_GENERIC+0x13e>
 8008ac8:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 8008aca:	f890 a000 	ldrb.w	sl, [r0]
 8008ace:	2d01      	cmp	r5, #1
 8008ad0:	d18f      	bne.n	80089f2 <D24_GENERIC+0x3a>
 8008ad2:	9c06      	ldr	r4, [sp, #24]
 8008ad4:	b1dc      	cbz	r4, 8008b0e <D24_GENERIC+0x156>
 8008ad6:	f890 e003 	ldrb.w	lr, [r0, #3]
 8008ada:	ea4f 250a 	mov.w	r5, sl, lsl #8
 8008ade:	f011 0f01 	tst.w	r1, #1
 8008ae2:	ea4f 240e 	mov.w	r4, lr, lsl #8
 8008ae6:	eb05 450e 	add.w	r5, r5, lr, lsl #16
 8008aea:	d11a      	bne.n	8008b22 <D24_GENERIC+0x16a>
 8008aec:	f890 a001 	ldrb.w	sl, [r0, #1]
 8008af0:	3002      	adds	r0, #2
 8008af2:	44aa      	add	sl, r5
 8008af4:	e78b      	b.n	8008a0e <D24_GENERIC+0x56>
 8008af6:	9e02      	ldr	r6, [sp, #8]
 8008af8:	2000      	movs	r0, #0
 8008afa:	61d3      	str	r3, [r2, #28]
 8008afc:	9b07      	ldr	r3, [sp, #28]
 8008afe:	e9c2 8902 	strd	r8, r9, [r2, #8]
 8008b02:	e9c2 7604 	strd	r7, r6, [r2, #16]
 8008b06:	6193      	str	r3, [r2, #24]
 8008b08:	b009      	add	sp, #36	@ 0x24
 8008b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b0e:	f890 e001 	ldrb.w	lr, [r0, #1]
 8008b12:	7884      	ldrb	r4, [r0, #2]
 8008b14:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
 8008b18:	eb0e 4404 	add.w	r4, lr, r4, lsl #16
 8008b1c:	44a2      	add	sl, r4
 8008b1e:	3003      	adds	r0, #3
 8008b20:	e775      	b.n	8008a0e <D24_GENERIC+0x56>
 8008b22:	f890 e002 	ldrb.w	lr, [r0, #2]
 8008b26:	3004      	adds	r0, #4
 8008b28:	eb04 440e 	add.w	r4, r4, lr, lsl #16
 8008b2c:	44a2      	add	sl, r4
 8008b2e:	e76e      	b.n	8008a0e <D24_GENERIC+0x56>
 8008b30:	00030001 	.word	0x00030001
 8008b34:	00060007 	.word	0x00060007
 8008b38:	2000000c 	.word	0x2000000c

08008b3c <D32_GENERIC>:
 8008b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b40:	e9d2 7604 	ldrd	r7, r6, [r2, #16]
 8008b44:	e9d2 8902 	ldrd	r8, r9, [r2, #8]
 8008b48:	b089      	sub	sp, #36	@ 0x24
 8008b4a:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8008b4c:	9104      	str	r1, [sp, #16]
 8008b4e:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8008b50:	6991      	ldr	r1, [r2, #24]
 8008b52:	9403      	str	r4, [sp, #12]
 8008b54:	9107      	str	r1, [sp, #28]
 8008b56:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8008b58:	69d1      	ldr	r1, [r2, #28]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	f000 8095 	beq.w	8008c8a <D32_GENERIC+0x14e>
 8008b60:	f004 0520 	and.w	r5, r4, #32
 8008b64:	f004 0410 	and.w	r4, r4, #16
 8008b68:	2300      	movs	r3, #0
 8008b6a:	f8df c148 	ldr.w	ip, [pc, #328]	@ 8008cb4 <D32_GENERIC+0x178>
 8008b6e:	9506      	str	r5, [sp, #24]
 8008b70:	9405      	str	r4, [sp, #20]
 8008b72:	9602      	str	r6, [sp, #8]
 8008b74:	e078      	b.n	8008c68 <D32_GENERIC+0x12c>
 8008b76:	f89e 4000 	ldrb.w	r4, [lr]
 8008b7a:	f810 b00a 	ldrb.w	fp, [r0, sl]
 8008b7e:	0424      	lsls	r4, r4, #16
 8008b80:	f810 a005 	ldrb.w	sl, [r0, r5]
 8008b84:	eb04 640b 	add.w	r4, r4, fp, lsl #24
 8008b88:	7800      	ldrb	r0, [r0, #0]
 8008b8a:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 8008b8e:	4404      	add	r4, r0
 8008b90:	eb0e 0045 	add.w	r0, lr, r5, lsl #1
 8008b94:	b2e5      	uxtb	r5, r4
 8008b96:	f85c e025 	ldr.w	lr, [ip, r5, lsl #2]
 8008b9a:	f3c4 2507 	ubfx	r5, r4, #8, #8
 8008b9e:	f3c4 4a07 	ubfx	sl, r4, #16, #8
 8008ba2:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 8008ba6:	eb0e 2e91 	add.w	lr, lr, r1, lsr #10
 8008baa:	0e24      	lsrs	r4, r4, #24
 8008bac:	f85c 102a 	ldr.w	r1, [ip, sl, lsl #2]
 8008bb0:	eb05 259e 	add.w	r5, r5, lr, lsr #10
 8008bb4:	f85c a024 	ldr.w	sl, [ip, r4, lsl #2]
 8008bb8:	eb01 2495 	add.w	r4, r1, r5, lsr #10
 8008bbc:	eb0a 2194 	add.w	r1, sl, r4, lsr #10
 8008bc0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008bc4:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 8008bc8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8008bcc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008bd0:	ea45 4e0e 	orr.w	lr, r5, lr, lsl #16
 8008bd4:	ea4a 4404 	orr.w	r4, sl, r4, lsl #16
 8008bd8:	4d32      	ldr	r5, [pc, #200]	@ (8008ca4 <D32_GENERIC+0x168>)
 8008bda:	fb2e 9905 	smlad	r9, lr, r5, r9
 8008bde:	f44f 3580 	mov.w	r5, #65536	@ 0x10000
 8008be2:	fb24 9b05 	smlad	fp, r4, r5, r9
 8008be6:	4d30      	ldr	r5, [pc, #192]	@ (8008ca8 <D32_GENERIC+0x16c>)
 8008be8:	fb2e 8805 	smlad	r8, lr, r5, r8
 8008bec:	4d2f      	ldr	r5, [pc, #188]	@ (8008cac <D32_GENERIC+0x170>)
 8008bee:	fb24 8905 	smlad	r9, r4, r5, r8
 8008bf2:	2501      	movs	r5, #1
 8008bf4:	fb2e fe05 	smuad	lr, lr, r5
 8008bf8:	4d2d      	ldr	r5, [pc, #180]	@ (8008cb0 <D32_GENERIC+0x174>)
 8008bfa:	fb24 e805 	smlad	r8, r4, r5, lr
 8008bfe:	9e02      	ldr	r6, [sp, #8]
 8008c00:	f5ab 4580 	sub.w	r5, fp, #16384	@ 0x4000
 8008c04:	19ec      	adds	r4, r5, r7
 8008c06:	1ba4      	subs	r4, r4, r6
 8008c08:	9e05      	ldr	r6, [sp, #20]
 8008c0a:	f103 0e01 	add.w	lr, r3, #1
 8008c0e:	b196      	cbz	r6, 8008c36 <D32_GENERIC+0xfa>
 8008c10:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8008c14:	17e7      	asrs	r7, r4, #31
 8008c16:	9502      	str	r5, [sp, #8]
 8008c18:	fba4 450a 	umull	r4, r5, r4, sl
 8008c1c:	e9cd 4500 	strd	r4, r5, [sp]
 8008c20:	fb0a 5407 	mla	r4, sl, r7, r5
 8008c24:	9401      	str	r4, [sp, #4]
 8008c26:	e9dd 4500 	ldrd	r4, r5, [sp]
 8008c2a:	f114 4400 	adds.w	r4, r4, #2147483648	@ 0x80000000
 8008c2e:	f145 0500 	adc.w	r5, r5, #0
 8008c32:	006f      	lsls	r7, r5, #1
 8008c34:	463d      	mov	r5, r7
 8008c36:	f04f 4a00 	mov.w	sl, #2147483648	@ 0x80000000
 8008c3a:	f04f 0b00 	mov.w	fp, #0
 8008c3e:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8008c40:	036d      	lsls	r5, r5, #13
 8008c42:	9600      	str	r6, [sp, #0]
 8008c44:	9e03      	ldr	r6, [sp, #12]
 8008c46:	fbc6 ab05 	smlal	sl, fp, r6, r5
 8008c4a:	465d      	mov	r5, fp
 8008c4c:	9e00      	ldr	r6, [sp, #0]
 8008c4e:	10ac      	asrs	r4, r5, #2
 8008c50:	fb03 f306 	mul.w	r3, r3, r6
 8008c54:	f304 040f 	ssat	r4, #16, r4
 8008c58:	9d04      	ldr	r5, [sp, #16]
 8008c5a:	f825 4013 	strh.w	r4, [r5, r3, lsl #1]
 8008c5e:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8008c60:	fa1f f38e 	uxth.w	r3, lr
 8008c64:	429c      	cmp	r4, r3
 8008c66:	d90f      	bls.n	8008c88 <D32_GENERIC+0x14c>
 8008c68:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 8008c6a:	b2e5      	uxtb	r5, r4
 8008c6c:	2c01      	cmp	r4, #1
 8008c6e:	eb00 0e45 	add.w	lr, r0, r5, lsl #1
 8008c72:	eb05 0a45 	add.w	sl, r5, r5, lsl #1
 8008c76:	f47f af7e 	bne.w	8008b76 <D32_GENERIC+0x3a>
 8008c7a:	1d05      	adds	r5, r0, #4
 8008c7c:	6804      	ldr	r4, [r0, #0]
 8008c7e:	9806      	ldr	r0, [sp, #24]
 8008c80:	b170      	cbz	r0, 8008ca0 <D32_GENERIC+0x164>
 8008c82:	ba64      	rev16	r4, r4
 8008c84:	4628      	mov	r0, r5
 8008c86:	e785      	b.n	8008b94 <D32_GENERIC+0x58>
 8008c88:	9e02      	ldr	r6, [sp, #8]
 8008c8a:	2000      	movs	r0, #0
 8008c8c:	9b07      	ldr	r3, [sp, #28]
 8008c8e:	e9c2 8902 	strd	r8, r9, [r2, #8]
 8008c92:	61d1      	str	r1, [r2, #28]
 8008c94:	e9c2 7604 	strd	r7, r6, [r2, #16]
 8008c98:	6193      	str	r3, [r2, #24]
 8008c9a:	b009      	add	sp, #36	@ 0x24
 8008c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	e777      	b.n	8008b94 <D32_GENERIC+0x58>
 8008ca4:	00060003 	.word	0x00060003
 8008ca8:	000a000c 	.word	0x000a000c
 8008cac:	000c000a 	.word	0x000c000a
 8008cb0:	00030006 	.word	0x00030006
 8008cb4:	2000000c 	.word	0x2000000c

08008cb8 <D48_GENERIC>:
 8008cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cbc:	e9d2 8304 	ldrd	r8, r3, [r2, #16]
 8008cc0:	b089      	sub	sp, #36	@ 0x24
 8008cc2:	9301      	str	r3, [sp, #4]
 8008cc4:	6993      	ldr	r3, [r2, #24]
 8008cc6:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8008cc8:	9307      	str	r3, [sp, #28]
 8008cca:	6893      	ldr	r3, [r2, #8]
 8008ccc:	9104      	str	r1, [sp, #16]
 8008cce:	9300      	str	r3, [sp, #0]
 8008cd0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8008cd2:	f8d2 e01c 	ldr.w	lr, [r2, #28]
 8008cd6:	9303      	str	r3, [sp, #12]
 8008cd8:	68d1      	ldr	r1, [r2, #12]
 8008cda:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8008cdc:	2c00      	cmp	r4, #0
 8008cde:	f000 80ba 	beq.w	8008e56 <D48_GENERIC+0x19e>
 8008ce2:	2500      	movs	r5, #0
 8008ce4:	f003 0420 	and.w	r4, r3, #32
 8008ce8:	f003 0310 	and.w	r3, r3, #16
 8008cec:	f8df c19c 	ldr.w	ip, [pc, #412]	@ 8008e8c <D48_GENERIC+0x1d4>
 8008cf0:	9406      	str	r4, [sp, #24]
 8008cf2:	9305      	str	r3, [sp, #20]
 8008cf4:	468b      	mov	fp, r1
 8008cf6:	462e      	mov	r6, r5
 8008cf8:	e09e      	b.n	8008e38 <D48_GENERIC+0x180>
 8008cfa:	b2e4      	uxtb	r4, r4
 8008cfc:	eb04 0944 	add.w	r9, r4, r4, lsl #1
 8008d00:	eb00 0109 	add.w	r1, r0, r9
 8008d04:	4267      	negs	r7, r4
 8008d06:	5dcb      	ldrb	r3, [r1, r7]
 8008d08:	f810 5009 	ldrb.w	r5, [r0, r9]
 8008d0c:	f810 a004 	ldrb.w	sl, [r0, r4]
 8008d10:	7800      	ldrb	r0, [r0, #0]
 8008d12:	4439      	add	r1, r7
 8008d14:	041b      	lsls	r3, r3, #16
 8008d16:	eb03 6305 	add.w	r3, r3, r5, lsl #24
 8008d1a:	9002      	str	r0, [sp, #8]
 8008d1c:	eb01 0509 	add.w	r5, r1, r9
 8008d20:	19e8      	adds	r0, r5, r7
 8008d22:	f811 9009 	ldrb.w	r9, [r1, r9]
 8008d26:	5de9      	ldrb	r1, [r5, r7]
 8008d28:	9d02      	ldr	r5, [sp, #8]
 8008d2a:	eb03 230a 	add.w	r3, r3, sl, lsl #8
 8008d2e:	442b      	add	r3, r5
 8008d30:	eb00 0044 	add.w	r0, r0, r4, lsl #1
 8008d34:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 8008d38:	b2dc      	uxtb	r4, r3
 8008d3a:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 8008d3e:	f3c3 2407 	ubfx	r4, r3, #8, #8
 8008d42:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 8008d46:	f3c3 4507 	ubfx	r5, r3, #16, #8
 8008d4a:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 8008d4e:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 8008d52:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8008d56:	0e1b      	lsrs	r3, r3, #24
 8008d58:	eb05 2a94 	add.w	sl, r5, r4, lsr #10
 8008d5c:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8008d60:	b2cd      	uxtb	r5, r1
 8008d62:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 8008d66:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8008d6a:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 8008d6e:	f85c e021 	ldr.w	lr, [ip, r1, lsl #2]
 8008d72:	eb05 2193 	add.w	r1, r5, r3, lsr #10
 8008d76:	eb0e 2e91 	add.w	lr, lr, r1, lsr #10
 8008d7a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008d7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d82:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008d86:	f3ce 0509 	ubfx	r5, lr, #0, #10
 8008d8a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008d8e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8008d92:	ea43 4a0a 	orr.w	sl, r3, sl, lsl #16
 8008d96:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8008d9a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8008d9e:	4b35      	ldr	r3, [pc, #212]	@ (8008e74 <D48_GENERIC+0x1bc>)
 8008da0:	fb27 b103 	smlad	r1, r7, r3, fp
 8008da4:	4b34      	ldr	r3, [pc, #208]	@ (8008e78 <D48_GENERIC+0x1c0>)
 8008da6:	fb2a 1103 	smlad	r1, sl, r3, r1
 8008daa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8008dae:	fb25 1103 	smlad	r1, r5, r3, r1
 8008db2:	4b32      	ldr	r3, [pc, #200]	@ (8008e7c <D48_GENERIC+0x1c4>)
 8008db4:	9c00      	ldr	r4, [sp, #0]
 8008db6:	fb27 4303 	smlad	r3, r7, r3, r4
 8008dba:	f04f 141b 	mov.w	r4, #1769499	@ 0x1b001b
 8008dbe:	fb2a 3304 	smlad	r3, sl, r4, r3
 8008dc2:	4c2f      	ldr	r4, [pc, #188]	@ (8008e80 <D48_GENERIC+0x1c8>)
 8008dc4:	fb25 3b04 	smlad	fp, r5, r4, r3
 8008dc8:	2401      	movs	r4, #1
 8008dca:	fb27 f704 	smuad	r7, r7, r4
 8008dce:	4b2d      	ldr	r3, [pc, #180]	@ (8008e84 <D48_GENERIC+0x1cc>)
 8008dd0:	fb2a 7a03 	smlad	sl, sl, r3, r7
 8008dd4:	4b2c      	ldr	r3, [pc, #176]	@ (8008e88 <D48_GENERIC+0x1d0>)
 8008dd6:	fb25 a303 	smlad	r3, r5, r3, sl
 8008dda:	9d01      	ldr	r5, [sp, #4]
 8008ddc:	f5a1 4158 	sub.w	r1, r1, #55296	@ 0xd800
 8008de0:	9300      	str	r3, [sp, #0]
 8008de2:	1933      	adds	r3, r6, r4
 8008de4:	eb01 0408 	add.w	r4, r1, r8
 8008de8:	1b64      	subs	r4, r4, r5
 8008dea:	9d05      	ldr	r5, [sp, #20]
 8008dec:	b175      	cbz	r5, 8008e0c <D48_GENERIC+0x154>
 8008dee:	6a17      	ldr	r7, [r2, #32]
 8008df0:	ea4f 79e4 	mov.w	r9, r4, asr #31
 8008df4:	fba4 4507 	umull	r4, r5, r4, r7
 8008df8:	9101      	str	r1, [sp, #4]
 8008dfa:	fb07 5109 	mla	r1, r7, r9, r5
 8008dfe:	f114 4400 	adds.w	r4, r4, #2147483648	@ 0x80000000
 8008e02:	f141 0500 	adc.w	r5, r1, #0
 8008e06:	ea4f 0845 	mov.w	r8, r5, lsl #1
 8008e0a:	4641      	mov	r1, r8
 8008e0c:	f04f 4900 	mov.w	r9, #2147483648	@ 0x80000000
 8008e10:	f04f 0a00 	mov.w	sl, #0
 8008e14:	9d03      	ldr	r5, [sp, #12]
 8008e16:	02c9      	lsls	r1, r1, #11
 8008e18:	fbc5 9a01 	smlal	r9, sl, r5, r1
 8008e1c:	4655      	mov	r5, sl
 8008e1e:	8d17      	ldrh	r7, [r2, #40]	@ 0x28
 8008e20:	9c04      	ldr	r4, [sp, #16]
 8008e22:	fb06 f607 	mul.w	r6, r6, r7
 8008e26:	10a9      	asrs	r1, r5, #2
 8008e28:	f301 010f 	ssat	r1, #16, r1
 8008e2c:	f824 1016 	strh.w	r1, [r4, r6, lsl #1]
 8008e30:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 8008e32:	b29e      	uxth	r6, r3
 8008e34:	42b1      	cmp	r1, r6
 8008e36:	d90d      	bls.n	8008e54 <D48_GENERIC+0x19c>
 8008e38:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 8008e3a:	2c01      	cmp	r4, #1
 8008e3c:	f47f af5d 	bne.w	8008cfa <D48_GENERIC+0x42>
 8008e40:	e9d0 3100 	ldrd	r3, r1, [r0]
 8008e44:	9c06      	ldr	r4, [sp, #24]
 8008e46:	3006      	adds	r0, #6
 8008e48:	2c00      	cmp	r4, #0
 8008e4a:	f43f af75 	beq.w	8008d38 <D48_GENERIC+0x80>
 8008e4e:	ba5b      	rev16	r3, r3
 8008e50:	ba49      	rev16	r1, r1
 8008e52:	e771      	b.n	8008d38 <D48_GENERIC+0x80>
 8008e54:	4659      	mov	r1, fp
 8008e56:	2000      	movs	r0, #0
 8008e58:	9b00      	ldr	r3, [sp, #0]
 8008e5a:	60d1      	str	r1, [r2, #12]
 8008e5c:	6093      	str	r3, [r2, #8]
 8008e5e:	9b01      	ldr	r3, [sp, #4]
 8008e60:	f8c2 e01c 	str.w	lr, [r2, #28]
 8008e64:	6153      	str	r3, [r2, #20]
 8008e66:	9b07      	ldr	r3, [sp, #28]
 8008e68:	f8c2 8010 	str.w	r8, [r2, #16]
 8008e6c:	6193      	str	r3, [r2, #24]
 8008e6e:	b009      	add	sp, #36	@ 0x24
 8008e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e74:	000f000a 	.word	0x000f000a
 8008e78:	00060003 	.word	0x00060003
 8008e7c:	00150019 	.word	0x00150019
 8008e80:	00190015 	.word	0x00190015
 8008e84:	00030006 	.word	0x00030006
 8008e88:	000a000f 	.word	0x000a000f
 8008e8c:	2000000c 	.word	0x2000000c

08008e90 <D64_GENERIC>:
 8008e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e94:	b089      	sub	sp, #36	@ 0x24
 8008e96:	6913      	ldr	r3, [r2, #16]
 8008e98:	9105      	str	r1, [sp, #20]
 8008e9a:	6891      	ldr	r1, [r2, #8]
 8008e9c:	9302      	str	r3, [sp, #8]
 8008e9e:	9101      	str	r1, [sp, #4]
 8008ea0:	6953      	ldr	r3, [r2, #20]
 8008ea2:	68d1      	ldr	r1, [r2, #12]
 8008ea4:	9303      	str	r3, [sp, #12]
 8008ea6:	9100      	str	r1, [sp, #0]
 8008ea8:	6993      	ldr	r3, [r2, #24]
 8008eaa:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8008eac:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8008eae:	9307      	str	r3, [sp, #28]
 8008eb0:	9104      	str	r1, [sp, #16]
 8008eb2:	69d3      	ldr	r3, [r2, #28]
 8008eb4:	2c00      	cmp	r4, #0
 8008eb6:	f000 80d8 	beq.w	800906a <D64_GENERIC+0x1da>
 8008eba:	6a11      	ldr	r1, [r2, #32]
 8008ebc:	f04f 0e00 	mov.w	lr, #0
 8008ec0:	9106      	str	r1, [sp, #24]
 8008ec2:	f8df c1e8 	ldr.w	ip, [pc, #488]	@ 80090ac <D64_GENERIC+0x21c>
 8008ec6:	e0c1      	b.n	800904c <D64_GENERIC+0x1bc>
 8008ec8:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 8008ecc:	427e      	negs	r6, r7
 8008ece:	eb00 0809 	add.w	r8, r0, r9
 8008ed2:	eb08 0a46 	add.w	sl, r8, r6, lsl #1
 8008ed6:	eb0a 0549 	add.w	r5, sl, r9, lsl #1
 8008eda:	5da9      	ldrb	r1, [r5, r6]
 8008edc:	f81a b019 	ldrb.w	fp, [sl, r9, lsl #1]
 8008ee0:	f818 4006 	ldrb.w	r4, [r8, r6]
 8008ee4:	f810 a009 	ldrb.w	sl, [r0, r9]
 8008ee8:	0409      	lsls	r1, r1, #16
 8008eea:	f818 9016 	ldrb.w	r9, [r8, r6, lsl #1]
 8008eee:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8008ef2:	0424      	lsls	r4, r4, #16
 8008ef4:	f815 b016 	ldrb.w	fp, [r5, r6, lsl #1]
 8008ef8:	4435      	add	r5, r6
 8008efa:	f890 8000 	ldrb.w	r8, [r0]
 8008efe:	eb04 640a 	add.w	r4, r4, sl, lsl #24
 8008f02:	f815 0016 	ldrb.w	r0, [r5, r6, lsl #1]
 8008f06:	eb01 210b 	add.w	r1, r1, fp, lsl #8
 8008f0a:	eb05 0546 	add.w	r5, r5, r6, lsl #1
 8008f0e:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 8008f12:	4401      	add	r1, r0
 8008f14:	4444      	add	r4, r8
 8008f16:	eb05 0087 	add.w	r0, r5, r7, lsl #2
 8008f1a:	b2e5      	uxtb	r5, r4
 8008f1c:	f85c 7025 	ldr.w	r7, [ip, r5, lsl #2]
 8008f20:	f3c4 2507 	ubfx	r5, r4, #8, #8
 8008f24:	f85c 6025 	ldr.w	r6, [ip, r5, lsl #2]
 8008f28:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8008f2c:	443b      	add	r3, r7
 8008f2e:	0e24      	lsrs	r4, r4, #24
 8008f30:	f85c 7025 	ldr.w	r7, [ip, r5, lsl #2]
 8008f34:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8008f38:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 8008f3c:	b2cc      	uxtb	r4, r1
 8008f3e:	eb07 2996 	add.w	r9, r7, r6, lsr #10
 8008f42:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 8008f46:	eb05 2599 	add.w	r5, r5, r9, lsr #10
 8008f4a:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8008f4e:	eb07 2895 	add.w	r8, r7, r5, lsr #10
 8008f52:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 8008f56:	f3c1 4707 	ubfx	r7, r1, #16, #8
 8008f5a:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 8008f5e:	0e09      	lsrs	r1, r1, #24
 8008f60:	eb04 2498 	add.w	r4, r4, r8, lsr #10
 8008f64:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8008f68:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 8008f6c:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 8008f70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f74:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008f78:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008f7c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8008f80:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8008f84:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8008f88:	f3c1 0309 	ubfx	r3, r1, #0, #10
 8008f8c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008f90:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008f94:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 8008f98:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8008f9c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8008fa0:	0a8b      	lsrs	r3, r1, #10
 8008fa2:	9d00      	ldr	r5, [sp, #0]
 8008fa4:	4939      	ldr	r1, [pc, #228]	@ (800908c <D64_GENERIC+0x1fc>)
 8008fa6:	fb26 5101 	smlad	r1, r6, r1, r5
 8008faa:	4d39      	ldr	r5, [pc, #228]	@ (8009090 <D64_GENERIC+0x200>)
 8008fac:	fb29 1105 	smlad	r1, r9, r5, r1
 8008fb0:	4d38      	ldr	r5, [pc, #224]	@ (8009094 <D64_GENERIC+0x204>)
 8008fb2:	fb24 1105 	smlad	r1, r4, r5, r1
 8008fb6:	f44f 3580 	mov.w	r5, #65536	@ 0x10000
 8008fba:	fb27 1805 	smlad	r8, r7, r5, r1
 8008fbe:	4d36      	ldr	r5, [pc, #216]	@ (8009098 <D64_GENERIC+0x208>)
 8008fc0:	9901      	ldr	r1, [sp, #4]
 8008fc2:	fb26 1505 	smlad	r5, r6, r5, r1
 8008fc6:	4934      	ldr	r1, [pc, #208]	@ (8009098 <D64_GENERIC+0x208>)
 8008fc8:	fb27 5511 	smladx	r5, r7, r1, r5
 8008fcc:	4933      	ldr	r1, [pc, #204]	@ (800909c <D64_GENERIC+0x20c>)
 8008fce:	fb29 5501 	smlad	r5, r9, r1, r5
 8008fd2:	fb24 5111 	smladx	r1, r4, r1, r5
 8008fd6:	2501      	movs	r5, #1
 8008fd8:	9100      	str	r1, [sp, #0]
 8008fda:	fb26 f605 	smuad	r6, r6, r5
 8008fde:	4930      	ldr	r1, [pc, #192]	@ (80090a0 <D64_GENERIC+0x210>)
 8008fe0:	fb29 6901 	smlad	r9, r9, r1, r6
 8008fe4:	492f      	ldr	r1, [pc, #188]	@ (80090a4 <D64_GENERIC+0x214>)
 8008fe6:	fb24 9401 	smlad	r4, r4, r1, r9
 8008fea:	492f      	ldr	r1, [pc, #188]	@ (80090a8 <D64_GENERIC+0x218>)
 8008fec:	fb27 4101 	smlad	r1, r7, r1, r4
 8008ff0:	9d06      	ldr	r5, [sp, #24]
 8008ff2:	9101      	str	r1, [sp, #4]
 8008ff4:	f5a8 3100 	sub.w	r1, r8, #131072	@ 0x20000
 8008ff8:	b18d      	cbz	r5, 800901e <D64_GENERIC+0x18e>
 8008ffa:	9c02      	ldr	r4, [sp, #8]
 8008ffc:	9e03      	ldr	r6, [sp, #12]
 8008ffe:	440c      	add	r4, r1
 8009000:	1ba4      	subs	r4, r4, r6
 8009002:	fba4 6705 	umull	r6, r7, r4, r5
 8009006:	ea4f 79e4 	mov.w	r9, r4, asr #31
 800900a:	fb05 7709 	mla	r7, r5, r9, r7
 800900e:	f116 4400 	adds.w	r4, r6, #2147483648	@ 0x80000000
 8009012:	f147 0500 	adc.w	r5, r7, #0
 8009016:	006c      	lsls	r4, r5, #1
 8009018:	e9cd 4102 	strd	r4, r1, [sp, #8]
 800901c:	4621      	mov	r1, r4
 800901e:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 8009022:	f04f 0800 	mov.w	r8, #0
 8009026:	9d04      	ldr	r5, [sp, #16]
 8009028:	0289      	lsls	r1, r1, #10
 800902a:	fbc5 7801 	smlal	r7, r8, r5, r1
 800902e:	4645      	mov	r5, r8
 8009030:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8009032:	9c05      	ldr	r4, [sp, #20]
 8009034:	fb0e f606 	mul.w	r6, lr, r6
 8009038:	10a9      	asrs	r1, r5, #2
 800903a:	f301 010f 	ssat	r1, #16, r1
 800903e:	f824 1016 	strh.w	r1, [r4, r6, lsl #1]
 8009042:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 8009044:	f10e 0e01 	add.w	lr, lr, #1
 8009048:	4571      	cmp	r1, lr
 800904a:	dd0e      	ble.n	800906a <D64_GENERIC+0x1da>
 800904c:	8d57      	ldrh	r7, [r2, #42]	@ 0x2a
 800904e:	2f01      	cmp	r7, #1
 8009050:	f47f af3a 	bne.w	8008ec8 <D64_GENERIC+0x38>
 8009054:	e9d0 4100 	ldrd	r4, r1, [r0]
 8009058:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 800905a:	f100 0608 	add.w	r6, r0, #8
 800905e:	06a8      	lsls	r0, r5, #26
 8009060:	d512      	bpl.n	8009088 <D64_GENERIC+0x1f8>
 8009062:	ba64      	rev16	r4, r4
 8009064:	ba49      	rev16	r1, r1
 8009066:	4630      	mov	r0, r6
 8009068:	e757      	b.n	8008f1a <D64_GENERIC+0x8a>
 800906a:	2000      	movs	r0, #0
 800906c:	61d3      	str	r3, [r2, #28]
 800906e:	9b02      	ldr	r3, [sp, #8]
 8009070:	9901      	ldr	r1, [sp, #4]
 8009072:	6113      	str	r3, [r2, #16]
 8009074:	9b03      	ldr	r3, [sp, #12]
 8009076:	6091      	str	r1, [r2, #8]
 8009078:	6153      	str	r3, [r2, #20]
 800907a:	9900      	ldr	r1, [sp, #0]
 800907c:	9b07      	ldr	r3, [sp, #28]
 800907e:	60d1      	str	r1, [r2, #12]
 8009080:	6193      	str	r3, [r2, #24]
 8009082:	b009      	add	sp, #36	@ 0x24
 8009084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009088:	4630      	mov	r0, r6
 800908a:	e746      	b.n	8008f1a <D64_GENERIC+0x8a>
 800908c:	001c0015 	.word	0x001c0015
 8009090:	000f000a 	.word	0x000f000a
 8009094:	00060003 	.word	0x00060003
 8009098:	0024002a 	.word	0x0024002a
 800909c:	002e0030 	.word	0x002e0030
 80090a0:	00030006 	.word	0x00030006
 80090a4:	000a000f 	.word	0x000a000f
 80090a8:	0015001c 	.word	0x0015001c
 80090ac:	2000000c 	.word	0x2000000c

080090b0 <D80_GENERIC>:
 80090b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b4:	b089      	sub	sp, #36	@ 0x24
 80090b6:	9106      	str	r1, [sp, #24]
 80090b8:	6911      	ldr	r1, [r2, #16]
 80090ba:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 80090bc:	9103      	str	r1, [sp, #12]
 80090be:	6951      	ldr	r1, [r2, #20]
 80090c0:	9104      	str	r1, [sp, #16]
 80090c2:	6991      	ldr	r1, [r2, #24]
 80090c4:	9107      	str	r1, [sp, #28]
 80090c6:	69d1      	ldr	r1, [r2, #28]
 80090c8:	9101      	str	r1, [sp, #4]
 80090ca:	6891      	ldr	r1, [r2, #8]
 80090cc:	9102      	str	r1, [sp, #8]
 80090ce:	68d1      	ldr	r1, [r2, #12]
 80090d0:	9100      	str	r1, [sp, #0]
 80090d2:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80090d4:	9105      	str	r1, [sp, #20]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	f000 810a 	beq.w	80092f0 <D80_GENERIC+0x240>
 80090dc:	f04f 0900 	mov.w	r9, #0
 80090e0:	f8df c25c 	ldr.w	ip, [pc, #604]	@ 8009340 <D80_GENERIC+0x290>
 80090e4:	4686      	mov	lr, r0
 80090e6:	e0ed      	b.n	80092c4 <D80_GENERIC+0x214>
 80090e8:	fa5f fa8a 	uxtb.w	sl, sl
 80090ec:	fa0f f58a 	sxth.w	r5, sl
 80090f0:	006e      	lsls	r6, r5, #1
 80090f2:	1970      	adds	r0, r6, r5
 80090f4:	f1ca 0400 	rsb	r4, sl, #0
 80090f8:	eb0e 0100 	add.w	r1, lr, r0
 80090fc:	190b      	adds	r3, r1, r4
 80090fe:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8009102:	5d09      	ldrb	r1, [r1, r4]
 8009104:	eb03 0805 	add.w	r8, r3, r5
 8009108:	f81e 0000 	ldrb.w	r0, [lr, r0]
 800910c:	eb08 0704 	add.w	r7, r8, r4
 8009110:	f813 b005 	ldrb.w	fp, [r3, r5]
 8009114:	f81e a00a 	ldrb.w	sl, [lr, sl]
 8009118:	f818 3004 	ldrb.w	r3, [r8, r4]
 800911c:	0409      	lsls	r1, r1, #16
 800911e:	eb01 6100 	add.w	r1, r1, r0, lsl #24
 8009122:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 8009126:	f818 8014 	ldrb.w	r8, [r8, r4, lsl #1]
 800912a:	eb01 210a 	add.w	r1, r1, sl, lsl #8
 800912e:	041b      	lsls	r3, r3, #16
 8009130:	eb00 0a05 	add.w	sl, r0, r5
 8009134:	f89e e000 	ldrb.w	lr, [lr]
 8009138:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 800913c:	5d45      	ldrb	r5, [r0, r5]
 800913e:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8009142:	f81a 0004 	ldrb.w	r0, [sl, r4]
 8009146:	eb03 2308 	add.w	r3, r3, r8, lsl #8
 800914a:	4454      	add	r4, sl
 800914c:	4471      	add	r1, lr
 800914e:	eb00 2005 	add.w	r0, r0, r5, lsl #8
 8009152:	eb04 0e06 	add.w	lr, r4, r6
 8009156:	443b      	add	r3, r7
 8009158:	b2cc      	uxtb	r4, r1
 800915a:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 800915e:	9f01      	ldr	r7, [sp, #4]
 8009160:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8009164:	442f      	add	r7, r5
 8009166:	463d      	mov	r5, r7
 8009168:	f3c1 4607 	ubfx	r6, r1, #16, #8
 800916c:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 8009170:	f85c 7026 	ldr.w	r7, [ip, r6, lsl #2]
 8009174:	0e09      	lsrs	r1, r1, #24
 8009176:	eb04 2495 	add.w	r4, r4, r5, lsr #10
 800917a:	f85c 6021 	ldr.w	r6, [ip, r1, lsl #2]
 800917e:	b2d9      	uxtb	r1, r3
 8009180:	eb07 2b94 	add.w	fp, r7, r4, lsr #10
 8009184:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 8009188:	eb06 269b 	add.w	r6, r6, fp, lsr #10
 800918c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8009190:	eb07 2a96 	add.w	sl, r7, r6, lsr #10
 8009194:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8009198:	f3c3 4707 	ubfx	r7, r3, #16, #8
 800919c:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 80091a0:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 80091a4:	0e1b      	lsrs	r3, r3, #24
 80091a6:	eb07 2891 	add.w	r8, r7, r1, lsr #10
 80091aa:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 80091ae:	b2c7      	uxtb	r7, r0
 80091b0:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 80091b4:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80091b8:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 80091bc:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
 80091c0:	eb07 2793 	add.w	r7, r7, r3, lsr #10
 80091c4:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 80091c8:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80091cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091d0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80091d4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80091d8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80091dc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80091e0:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80091e4:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 80091e8:	f3c0 0409 	ubfx	r4, r0, #0, #10
 80091ec:	0a83      	lsrs	r3, r0, #10
 80091ee:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80091f2:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80091f6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80091fa:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 80091fe:	9301      	str	r3, [sp, #4]
 8009200:	ea46 4b0b 	orr.w	fp, r6, fp, lsl #16
 8009204:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8009208:	4b41      	ldr	r3, [pc, #260]	@ (8009310 <D80_GENERIC+0x260>)
 800920a:	9900      	ldr	r1, [sp, #0]
 800920c:	fb25 1303 	smlad	r3, r5, r3, r1
 8009210:	4940      	ldr	r1, [pc, #256]	@ (8009314 <D80_GENERIC+0x264>)
 8009212:	fb2b 3301 	smlad	r3, fp, r1, r3
 8009216:	4940      	ldr	r1, [pc, #256]	@ (8009318 <D80_GENERIC+0x268>)
 8009218:	fb2a 3301 	smlad	r3, sl, r1, r3
 800921c:	493f      	ldr	r1, [pc, #252]	@ (800931c <D80_GENERIC+0x26c>)
 800921e:	fb28 3301 	smlad	r3, r8, r1, r3
 8009222:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8009226:	fb27 3000 	smlad	r0, r7, r0, r3
 800922a:	4b3d      	ldr	r3, [pc, #244]	@ (8009320 <D80_GENERIC+0x270>)
 800922c:	9902      	ldr	r1, [sp, #8]
 800922e:	fb25 1303 	smlad	r3, r5, r3, r1
 8009232:	493c      	ldr	r1, [pc, #240]	@ (8009324 <D80_GENERIC+0x274>)
 8009234:	fb2b 3301 	smlad	r3, fp, r1, r3
 8009238:	f04f 114b 	mov.w	r1, #4915275	@ 0x4b004b
 800923c:	fb2a 3101 	smlad	r1, sl, r1, r3
 8009240:	4b39      	ldr	r3, [pc, #228]	@ (8009328 <D80_GENERIC+0x278>)
 8009242:	fb28 1103 	smlad	r1, r8, r3, r1
 8009246:	4b39      	ldr	r3, [pc, #228]	@ (800932c <D80_GENERIC+0x27c>)
 8009248:	fb27 1303 	smlad	r3, r7, r3, r1
 800924c:	2401      	movs	r4, #1
 800924e:	9300      	str	r3, [sp, #0]
 8009250:	fb25 f504 	smuad	r5, r5, r4
 8009254:	4b36      	ldr	r3, [pc, #216]	@ (8009330 <D80_GENERIC+0x280>)
 8009256:	fb2b 5b03 	smlad	fp, fp, r3, r5
 800925a:	4936      	ldr	r1, [pc, #216]	@ (8009334 <D80_GENERIC+0x284>)
 800925c:	fb2a ba01 	smlad	sl, sl, r1, fp
 8009260:	4935      	ldr	r1, [pc, #212]	@ (8009338 <D80_GENERIC+0x288>)
 8009262:	fb28 a801 	smlad	r8, r8, r1, sl
 8009266:	4b35      	ldr	r3, [pc, #212]	@ (800933c <D80_GENERIC+0x28c>)
 8009268:	fb27 8303 	smlad	r3, r7, r3, r8
 800926c:	6a16      	ldr	r6, [r2, #32]
 800926e:	9302      	str	r3, [sp, #8]
 8009270:	f5a0 337a 	sub.w	r3, r0, #256000	@ 0x3e800
 8009274:	b18e      	cbz	r6, 800929a <D80_GENERIC+0x1ea>
 8009276:	9903      	ldr	r1, [sp, #12]
 8009278:	4419      	add	r1, r3
 800927a:	4608      	mov	r0, r1
 800927c:	9904      	ldr	r1, [sp, #16]
 800927e:	1a40      	subs	r0, r0, r1
 8009280:	fba0 7806 	umull	r7, r8, r0, r6
 8009284:	17c5      	asrs	r5, r0, #31
 8009286:	fb06 8805 	mla	r8, r6, r5, r8
 800928a:	f117 4000 	adds.w	r0, r7, #2147483648	@ 0x80000000
 800928e:	f148 0100 	adc.w	r1, r8, #0
 8009292:	0049      	lsls	r1, r1, #1
 8009294:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8009298:	460b      	mov	r3, r1
 800929a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800929e:	2100      	movs	r1, #0
 80092a0:	9d05      	ldr	r5, [sp, #20]
 80092a2:	025b      	lsls	r3, r3, #9
 80092a4:	8d14      	ldrh	r4, [r2, #40]	@ 0x28
 80092a6:	fbc5 0103 	smlal	r0, r1, r5, r3
 80092aa:	fb09 f404 	mul.w	r4, r9, r4
 80092ae:	108b      	asrs	r3, r1, #2
 80092b0:	9906      	ldr	r1, [sp, #24]
 80092b2:	f303 030f 	ssat	r3, #16, r3
 80092b6:	f821 3014 	strh.w	r3, [r1, r4, lsl #1]
 80092ba:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 80092bc:	f109 0901 	add.w	r9, r9, #1
 80092c0:	454b      	cmp	r3, r9
 80092c2:	dd15      	ble.n	80092f0 <D80_GENERIC+0x240>
 80092c4:	f8b2 a02a 	ldrh.w	sl, [r2, #42]	@ 0x2a
 80092c8:	f1ba 0f01 	cmp.w	sl, #1
 80092cc:	f47f af0c 	bne.w	80090e8 <D80_GENERIC+0x38>
 80092d0:	f8de 1000 	ldr.w	r1, [lr]
 80092d4:	f8de 3004 	ldr.w	r3, [lr, #4]
 80092d8:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 80092da:	f8de 0008 	ldr.w	r0, [lr, #8]
 80092de:	06a4      	lsls	r4, r4, #26
 80092e0:	f10e 0e0a 	add.w	lr, lr, #10
 80092e4:	f57f af38 	bpl.w	8009158 <D80_GENERIC+0xa8>
 80092e8:	ba49      	rev16	r1, r1
 80092ea:	ba5b      	rev16	r3, r3
 80092ec:	ba40      	rev16	r0, r0
 80092ee:	e733      	b.n	8009158 <D80_GENERIC+0xa8>
 80092f0:	2000      	movs	r0, #0
 80092f2:	9b02      	ldr	r3, [sp, #8]
 80092f4:	6093      	str	r3, [r2, #8]
 80092f6:	9b00      	ldr	r3, [sp, #0]
 80092f8:	60d3      	str	r3, [r2, #12]
 80092fa:	9b01      	ldr	r3, [sp, #4]
 80092fc:	61d3      	str	r3, [r2, #28]
 80092fe:	9b03      	ldr	r3, [sp, #12]
 8009300:	6113      	str	r3, [r2, #16]
 8009302:	9b04      	ldr	r3, [sp, #16]
 8009304:	6153      	str	r3, [r2, #20]
 8009306:	9b07      	ldr	r3, [sp, #28]
 8009308:	6193      	str	r3, [r2, #24]
 800930a:	b009      	add	sp, #36	@ 0x24
 800930c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009310:	002d0024 	.word	0x002d0024
 8009314:	001c0015 	.word	0x001c0015
 8009318:	000f000a 	.word	0x000f000a
 800931c:	00060003 	.word	0x00060003
 8009320:	0037003f 	.word	0x0037003f
 8009324:	00450049 	.word	0x00450049
 8009328:	00490045 	.word	0x00490045
 800932c:	003f0037 	.word	0x003f0037
 8009330:	00030006 	.word	0x00030006
 8009334:	000a000f 	.word	0x000a000f
 8009338:	0015001c 	.word	0x0015001c
 800933c:	0024002d 	.word	0x0024002d
 8009340:	2000000c 	.word	0x2000000c

08009344 <D128_GENERIC>:
 8009344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009348:	b091      	sub	sp, #68	@ 0x44
 800934a:	910d      	str	r1, [sp, #52]	@ 0x34
 800934c:	6911      	ldr	r1, [r2, #16]
 800934e:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8009350:	910a      	str	r1, [sp, #40]	@ 0x28
 8009352:	6951      	ldr	r1, [r2, #20]
 8009354:	9202      	str	r2, [sp, #8]
 8009356:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009358:	6991      	ldr	r1, [r2, #24]
 800935a:	9006      	str	r0, [sp, #24]
 800935c:	910f      	str	r1, [sp, #60]	@ 0x3c
 800935e:	69d1      	ldr	r1, [r2, #28]
 8009360:	9104      	str	r1, [sp, #16]
 8009362:	6891      	ldr	r1, [r2, #8]
 8009364:	9105      	str	r1, [sp, #20]
 8009366:	68d1      	ldr	r1, [r2, #12]
 8009368:	9103      	str	r1, [sp, #12]
 800936a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800936c:	910c      	str	r1, [sp, #48]	@ 0x30
 800936e:	2b00      	cmp	r3, #0
 8009370:	f000 819a 	beq.w	80096a8 <D128_GENERIC+0x364>
 8009374:	2300      	movs	r3, #0
 8009376:	9307      	str	r3, [sp, #28]
 8009378:	6a13      	ldr	r3, [r2, #32]
 800937a:	f8df 93a8 	ldr.w	r9, [pc, #936]	@ 8009724 <D128_GENERIC+0x3e0>
 800937e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009380:	e179      	b.n	8009676 <D128_GENERIC+0x332>
 8009382:	fa5f fc8c 	uxtb.w	ip, ip
 8009386:	fa0f f38c 	sxth.w	r3, ip
 800938a:	009c      	lsls	r4, r3, #2
 800938c:	4627      	mov	r7, r4
 800938e:	9e06      	ldr	r6, [sp, #24]
 8009390:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 8009394:	f1cc 0000 	rsb	r0, ip, #0
 8009398:	1971      	adds	r1, r6, r5
 800939a:	18fa      	adds	r2, r7, r3
 800939c:	180c      	adds	r4, r1, r0
 800939e:	eb04 0802 	add.w	r8, r4, r2
 80093a2:	9708      	str	r7, [sp, #32]
 80093a4:	eb08 0700 	add.w	r7, r8, r0
 80093a8:	eb07 0a40 	add.w	sl, r7, r0, lsl #1
 80093ac:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80093b0:	eb0a 0e03 	add.w	lr, sl, r3
 80093b4:	9701      	str	r7, [sp, #4]
 80093b6:	eb0e 0700 	add.w	r7, lr, r0
 80093ba:	9706      	str	r7, [sp, #24]
 80093bc:	5ca4      	ldrb	r4, [r4, r2]
 80093be:	5c09      	ldrb	r1, [r1, r0]
 80093c0:	9a06      	ldr	r2, [sp, #24]
 80093c2:	5d75      	ldrb	r5, [r6, r5]
 80093c4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80093c8:	0409      	lsls	r1, r1, #16
 80093ca:	f81a b003 	ldrb.w	fp, [sl, r3]
 80093ce:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 80093d2:	18d5      	adds	r5, r2, r3
 80093d4:	5cd3      	ldrb	r3, [r2, r3]
 80093d6:	f818 2000 	ldrb.w	r2, [r8, r0]
 80093da:	f816 a00c 	ldrb.w	sl, [r6, ip]
 80093de:	0412      	lsls	r2, r2, #16
 80093e0:	eb02 6204 	add.w	r2, r2, r4, lsl #24
 80093e4:	5c2c      	ldrb	r4, [r5, r0]
 80093e6:	f896 c000 	ldrb.w	ip, [r6]
 80093ea:	0424      	lsls	r4, r4, #16
 80093ec:	9e01      	ldr	r6, [sp, #4]
 80093ee:	f818 8010 	ldrb.w	r8, [r8, r0, lsl #1]
 80093f2:	eb04 6403 	add.w	r4, r4, r3, lsl #24
 80093f6:	f81e 3000 	ldrb.w	r3, [lr, r0]
 80093fa:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 80093fe:	eb02 2208 	add.w	r2, r2, r8, lsl #8
 8009402:	9e06      	ldr	r6, [sp, #24]
 8009404:	041b      	lsls	r3, r3, #16
 8009406:	f81e e010 	ldrb.w	lr, [lr, r0, lsl #1]
 800940a:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800940e:	eb05 0800 	add.w	r8, r5, r0
 8009412:	f815 b010 	ldrb.w	fp, [r5, r0, lsl #1]
 8009416:	443a      	add	r2, r7
 8009418:	9f08      	ldr	r7, [sp, #32]
 800941a:	f816 6010 	ldrb.w	r6, [r6, r0, lsl #1]
 800941e:	f818 5010 	ldrb.w	r5, [r8, r0, lsl #1]
 8009422:	eb08 0040 	add.w	r0, r8, r0, lsl #1
 8009426:	eb01 210a 	add.w	r1, r1, sl, lsl #8
 800942a:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800942e:	eb04 2b0b 	add.w	fp, r4, fp, lsl #8
 8009432:	4438      	add	r0, r7
 8009434:	4461      	add	r1, ip
 8009436:	9006      	str	r0, [sp, #24]
 8009438:	44ab      	add	fp, r5
 800943a:	4433      	add	r3, r6
 800943c:	b2c8      	uxtb	r0, r1
 800943e:	f859 4020 	ldr.w	r4, [r9, r0, lsl #2]
 8009442:	9d04      	ldr	r5, [sp, #16]
 8009444:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8009448:	f859 6020 	ldr.w	r6, [r9, r0, lsl #2]
 800944c:	f3c1 4007 	ubfx	r0, r1, #16, #8
 8009450:	4425      	add	r5, r4
 8009452:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8009456:	0e09      	lsrs	r1, r1, #24
 8009458:	9501      	str	r5, [sp, #4]
 800945a:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800945e:	f859 5021 	ldr.w	r5, [r9, r1, lsl #2]
 8009462:	b2d1      	uxtb	r1, r2
 8009464:	eb00 2796 	add.w	r7, r0, r6, lsr #10
 8009468:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800946c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009470:	f859 4021 	ldr.w	r4, [r9, r1, lsl #2]
 8009474:	eb05 2597 	add.w	r5, r5, r7, lsr #10
 8009478:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800947c:	eb00 2a95 	add.w	sl, r0, r5, lsr #10
 8009480:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009484:	0e12      	lsrs	r2, r2, #24
 8009486:	f859 0022 	ldr.w	r0, [r9, r2, lsl #2]
 800948a:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800948e:	b2da      	uxtb	r2, r3
 8009490:	eb01 2894 	add.w	r8, r1, r4, lsr #10
 8009494:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8009498:	eb00 2098 	add.w	r0, r0, r8, lsr #10
 800949c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80094a0:	eb02 2e90 	add.w	lr, r2, r0, lsr #10
 80094a4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80094a8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80094ac:	9704      	str	r7, [sp, #16]
 80094ae:	0e1b      	lsrs	r3, r3, #24
 80094b0:	f859 7022 	ldr.w	r7, [r9, r2, lsl #2]
 80094b4:	eb01 219e 	add.w	r1, r1, lr, lsr #10
 80094b8:	f859 2023 	ldr.w	r2, [r9, r3, lsl #2]
 80094bc:	fa5f f38b 	uxtb.w	r3, fp
 80094c0:	eb07 2c91 	add.w	ip, r7, r1, lsr #10
 80094c4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80094c8:	f859 7023 	ldr.w	r7, [r9, r3, lsl #2]
 80094cc:	9b01      	ldr	r3, [sp, #4]
 80094ce:	9608      	str	r6, [sp, #32]
 80094d0:	9e04      	ldr	r6, [sp, #16]
 80094d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094d6:	9301      	str	r3, [sp, #4]
 80094d8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80094dc:	9604      	str	r6, [sp, #16]
 80094de:	9e01      	ldr	r6, [sp, #4]
 80094e0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80094e4:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 80094e8:	46b0      	mov	r8, r6
 80094ea:	9e08      	ldr	r6, [sp, #32]
 80094ec:	f3cb 2307 	ubfx	r3, fp, #8, #8
 80094f0:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 80094f4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80094f8:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 80094fc:	f3cb 4607 	ubfx	r6, fp, #16, #8
 8009500:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8009504:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8009508:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 800950c:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8009510:	f859 b02b 	ldr.w	fp, [r9, fp, lsl #2]
 8009514:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8009518:	eb0b 2b96 	add.w	fp, fp, r6, lsr #10
 800951c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009520:	9608      	str	r6, [sp, #32]
 8009522:	9e04      	ldr	r6, [sp, #16]
 8009524:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009528:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
 800952c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800952e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009532:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009536:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800953a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800953e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009542:	9e08      	ldr	r6, [sp, #32]
 8009544:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009548:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800954c:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8009550:	ea4f 279b 	mov.w	r7, fp, lsr #10
 8009554:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009558:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800955c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009560:	f3cb 0e09 	ubfx	lr, fp, #0, #10
 8009564:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009568:	9301      	str	r3, [sp, #4]
 800956a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800956e:	9704      	str	r7, [sp, #16]
 8009570:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8009574:	ea4e 4606 	orr.w	r6, lr, r6, lsl #16
 8009578:	4f55      	ldr	r7, [pc, #340]	@ (80096d0 <D128_GENERIC+0x38c>)
 800957a:	9b03      	ldr	r3, [sp, #12]
 800957c:	fb28 3b07 	smlad	fp, r8, r7, r3
 8009580:	4b54      	ldr	r3, [pc, #336]	@ (80096d4 <D128_GENERIC+0x390>)
 8009582:	fb25 bb03 	smlad	fp, r5, r3, fp
 8009586:	4b54      	ldr	r3, [pc, #336]	@ (80096d8 <D128_GENERIC+0x394>)
 8009588:	fb24 bb03 	smlad	fp, r4, r3, fp
 800958c:	4b53      	ldr	r3, [pc, #332]	@ (80096dc <D128_GENERIC+0x398>)
 800958e:	fb20 bb03 	smlad	fp, r0, r3, fp
 8009592:	4b53      	ldr	r3, [pc, #332]	@ (80096e0 <D128_GENERIC+0x39c>)
 8009594:	fb21 bb03 	smlad	fp, r1, r3, fp
 8009598:	4b52      	ldr	r3, [pc, #328]	@ (80096e4 <D128_GENERIC+0x3a0>)
 800959a:	fb22 bb03 	smlad	fp, r2, r3, fp
 800959e:	4b52      	ldr	r3, [pc, #328]	@ (80096e8 <D128_GENERIC+0x3a4>)
 80095a0:	9f01      	ldr	r7, [sp, #4]
 80095a2:	fb27 b703 	smlad	r7, r7, r3, fp
 80095a6:	f44f 3b80 	mov.w	fp, #65536	@ 0x10000
 80095aa:	fb26 7b0b 	smlad	fp, r6, fp, r7
 80095ae:	4b4f      	ldr	r3, [pc, #316]	@ (80096ec <D128_GENERIC+0x3a8>)
 80095b0:	9f05      	ldr	r7, [sp, #20]
 80095b2:	fb28 7c03 	smlad	ip, r8, r3, r7
 80095b6:	4b4e      	ldr	r3, [pc, #312]	@ (80096f0 <D128_GENERIC+0x3ac>)
 80095b8:	fb25 cc03 	smlad	ip, r5, r3, ip
 80095bc:	4f4d      	ldr	r7, [pc, #308]	@ (80096f4 <D128_GENERIC+0x3b0>)
 80095be:	fb24 cc07 	smlad	ip, r4, r7, ip
 80095c2:	4f4d      	ldr	r7, [pc, #308]	@ (80096f8 <D128_GENERIC+0x3b4>)
 80095c4:	fb20 cc07 	smlad	ip, r0, r7, ip
 80095c8:	4f4c      	ldr	r7, [pc, #304]	@ (80096fc <D128_GENERIC+0x3b8>)
 80095ca:	fb21 cc07 	smlad	ip, r1, r7, ip
 80095ce:	4f4c      	ldr	r7, [pc, #304]	@ (8009700 <D128_GENERIC+0x3bc>)
 80095d0:	fb22 cc07 	smlad	ip, r2, r7, ip
 80095d4:	4f4b      	ldr	r7, [pc, #300]	@ (8009704 <D128_GENERIC+0x3c0>)
 80095d6:	9b01      	ldr	r3, [sp, #4]
 80095d8:	fb23 c707 	smlad	r7, r3, r7, ip
 80095dc:	f8df c148 	ldr.w	ip, [pc, #328]	@ 8009728 <D128_GENERIC+0x3e4>
 80095e0:	fb26 730c 	smlad	r3, r6, ip, r7
 80095e4:	f04f 0a01 	mov.w	sl, #1
 80095e8:	9303      	str	r3, [sp, #12]
 80095ea:	fb28 fa0a 	smuad	sl, r8, sl
 80095ee:	4f46      	ldr	r7, [pc, #280]	@ (8009708 <D128_GENERIC+0x3c4>)
 80095f0:	fb25 a507 	smlad	r5, r5, r7, sl
 80095f4:	4f45      	ldr	r7, [pc, #276]	@ (800970c <D128_GENERIC+0x3c8>)
 80095f6:	fb24 5507 	smlad	r5, r4, r7, r5
 80095fa:	4f45      	ldr	r7, [pc, #276]	@ (8009710 <D128_GENERIC+0x3cc>)
 80095fc:	fb20 5507 	smlad	r5, r0, r7, r5
 8009600:	4f44      	ldr	r7, [pc, #272]	@ (8009714 <D128_GENERIC+0x3d0>)
 8009602:	fb21 5507 	smlad	r5, r1, r7, r5
 8009606:	4f44      	ldr	r7, [pc, #272]	@ (8009718 <D128_GENERIC+0x3d4>)
 8009608:	fb22 5707 	smlad	r7, r2, r7, r5
 800960c:	4a43      	ldr	r2, [pc, #268]	@ (800971c <D128_GENERIC+0x3d8>)
 800960e:	9b01      	ldr	r3, [sp, #4]
 8009610:	fb23 7702 	smlad	r7, r3, r2, r7
 8009614:	4b42      	ldr	r3, [pc, #264]	@ (8009720 <D128_GENERIC+0x3dc>)
 8009616:	fb26 7303 	smlad	r3, r6, r3, r7
 800961a:	9305      	str	r3, [sp, #20]
 800961c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800961e:	f5ab 1b80 	sub.w	fp, fp, #1048576	@ 0x100000
 8009622:	b183      	cbz	r3, 8009646 <D128_GENERIC+0x302>
 8009624:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009626:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009628:	445a      	add	r2, fp
 800962a:	1a52      	subs	r2, r2, r1
 800962c:	fba2 4503 	umull	r4, r5, r2, r3
 8009630:	17d1      	asrs	r1, r2, #31
 8009632:	fb03 5501 	mla	r5, r3, r1, r5
 8009636:	f114 4200 	adds.w	r2, r4, #2147483648	@ 0x80000000
 800963a:	f145 0300 	adc.w	r3, r5, #0
 800963e:	005b      	lsls	r3, r3, #1
 8009640:	e9cd 3b0a 	strd	r3, fp, [sp, #40]	@ 0x28
 8009644:	469b      	mov	fp, r3
 8009646:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800964a:	2300      	movs	r3, #0
 800964c:	9802      	ldr	r0, [sp, #8]
 800964e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8009650:	ea4f 1bcb 	mov.w	fp, fp, lsl #7
 8009654:	fbc4 230b 	smlal	r2, r3, r4, fp
 8009658:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 800965a:	9c07      	ldr	r4, [sp, #28]
 800965c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800965e:	fb04 f101 	mul.w	r1, r4, r1
 8009662:	109b      	asrs	r3, r3, #2
 8009664:	f303 030f 	ssat	r3, #16, r3
 8009668:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800966c:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800966e:	1c62      	adds	r2, r4, #1
 8009670:	4293      	cmp	r3, r2
 8009672:	9207      	str	r2, [sp, #28]
 8009674:	dd18      	ble.n	80096a8 <D128_GENERIC+0x364>
 8009676:	9b02      	ldr	r3, [sp, #8]
 8009678:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	@ 0x2a
 800967c:	f1bc 0f01 	cmp.w	ip, #1
 8009680:	f47f ae7f 	bne.w	8009382 <D128_GENERIC+0x3e>
 8009684:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8009686:	9d06      	ldr	r5, [sp, #24]
 8009688:	0680      	lsls	r0, r0, #26
 800968a:	e9d5 1200 	ldrd	r1, r2, [r5]
 800968e:	f105 0410 	add.w	r4, r5, #16
 8009692:	68ab      	ldr	r3, [r5, #8]
 8009694:	f8d5 b00c 	ldr.w	fp, [r5, #12]
 8009698:	d517      	bpl.n	80096ca <D128_GENERIC+0x386>
 800969a:	ba49      	rev16	r1, r1
 800969c:	ba52      	rev16	r2, r2
 800969e:	ba5b      	rev16	r3, r3
 80096a0:	fa9b fb9b 	rev16.w	fp, fp
 80096a4:	9406      	str	r4, [sp, #24]
 80096a6:	e6c9      	b.n	800943c <D128_GENERIC+0xf8>
 80096a8:	2000      	movs	r0, #0
 80096aa:	9b02      	ldr	r3, [sp, #8]
 80096ac:	9905      	ldr	r1, [sp, #20]
 80096ae:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80096b0:	6099      	str	r1, [r3, #8]
 80096b2:	9903      	ldr	r1, [sp, #12]
 80096b4:	619a      	str	r2, [r3, #24]
 80096b6:	60d9      	str	r1, [r3, #12]
 80096b8:	9904      	ldr	r1, [sp, #16]
 80096ba:	61d9      	str	r1, [r3, #28]
 80096bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096be:	6119      	str	r1, [r3, #16]
 80096c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80096c2:	6159      	str	r1, [r3, #20]
 80096c4:	b011      	add	sp, #68	@ 0x44
 80096c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ca:	9406      	str	r4, [sp, #24]
 80096cc:	e6b6      	b.n	800943c <D128_GENERIC+0xf8>
 80096ce:	bf00      	nop
 80096d0:	00780069 	.word	0x00780069
 80096d4:	005b004e 	.word	0x005b004e
 80096d8:	00420037 	.word	0x00420037
 80096dc:	002d0024 	.word	0x002d0024
 80096e0:	001c0015 	.word	0x001c0015
 80096e4:	000f000a 	.word	0x000f000a
 80096e8:	00060003 	.word	0x00060003
 80096ec:	00880096 	.word	0x00880096
 80096f0:	00a200ac 	.word	0x00a200ac
 80096f4:	00b400ba 	.word	0x00b400ba
 80096f8:	00be00c0 	.word	0x00be00c0
 80096fc:	00c000be 	.word	0x00c000be
 8009700:	00ba00b4 	.word	0x00ba00b4
 8009704:	00ac00a2 	.word	0x00ac00a2
 8009708:	00030006 	.word	0x00030006
 800970c:	000a000f 	.word	0x000a000f
 8009710:	0015001c 	.word	0x0015001c
 8009714:	0024002d 	.word	0x0024002d
 8009718:	00370042 	.word	0x00370042
 800971c:	004e005b 	.word	0x004e005b
 8009720:	00690078 	.word	0x00690078
 8009724:	2000000c 	.word	0x2000000c
 8009728:	00960088 	.word	0x00960088

0800972c <D16_1CH_HTONS_VOL_HP>:
 800972c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009730:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 8009734:	6993      	ldr	r3, [r2, #24]
 8009736:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8009738:	b085      	sub	sp, #20
 800973a:	4681      	mov	r9, r0
 800973c:	e9d2 c002 	ldrd	ip, r0, [r2, #8]
 8009740:	9303      	str	r3, [sp, #12]
 8009742:	9002      	str	r0, [sp, #8]
 8009744:	69d3      	ldr	r3, [r2, #28]
 8009746:	f8d2 a030 	ldr.w	sl, [r2, #48]	@ 0x30
 800974a:	f8d2 e020 	ldr.w	lr, [r2, #32]
 800974e:	2c00      	cmp	r4, #0
 8009750:	d056      	beq.n	8009800 <D16_1CH_HTONS_VOL_HP+0xd4>
 8009752:	eb09 0b44 	add.w	fp, r9, r4, lsl #1
 8009756:	1e8d      	subs	r5, r1, #2
 8009758:	4639      	mov	r1, r7
 800975a:	465f      	mov	r7, fp
 800975c:	46d3      	mov	fp, sl
 800975e:	46ca      	mov	sl, r9
 8009760:	4699      	mov	r9, r3
 8009762:	4633      	mov	r3, r6
 8009764:	4616      	mov	r6, r2
 8009766:	f8df 80a8 	ldr.w	r8, [pc, #168]	@ 8009810 <D16_1CH_HTONS_VOL_HP+0xe4>
 800976a:	f85a 0b02 	ldr.w	r0, [sl], #2
 800976e:	ba40      	rev16	r0, r0
 8009770:	b2c2      	uxtb	r2, r0
 8009772:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 8009776:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800977a:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800977e:	4491      	add	r9, r2
 8009780:	eb00 2099 	add.w	r0, r0, r9, lsr #10
 8009784:	f3c0 0209 	ubfx	r2, r0, #0, #10
 8009788:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800978c:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 8009790:	ea4f 2990 	mov.w	r9, r0, lsr #10
 8009794:	481c      	ldr	r0, [pc, #112]	@ (8009808 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8009796:	fb22 c400 	smlad	r4, r2, r0, ip
 800979a:	481c      	ldr	r0, [pc, #112]	@ (800980c <D16_1CH_HTONS_VOL_HP+0xe0>)
 800979c:	fb22 fc00 	smuad	ip, r2, r0
 80097a0:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 80097a4:	18e2      	adds	r2, r4, r3
 80097a6:	1a52      	subs	r2, r2, r1
 80097a8:	17d1      	asrs	r1, r2, #31
 80097aa:	fba2 230e 	umull	r2, r3, r2, lr
 80097ae:	fb0e 3301 	mla	r3, lr, r1, r3
 80097b2:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 80097b6:	f143 0100 	adc.w	r1, r3, #0
 80097ba:	e9cd 0100 	strd	r0, r1, [sp]
 80097be:	044a      	lsls	r2, r1, #17
 80097c0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80097c4:	2100      	movs	r1, #0
 80097c6:	fbcb 0102 	smlal	r0, r1, fp, r2
 80097ca:	9b01      	ldr	r3, [sp, #4]
 80097cc:	45ba      	cmp	sl, r7
 80097ce:	ea4f 02a1 	mov.w	r2, r1, asr #2
 80097d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80097d6:	f302 020f 	ssat	r2, #16, r2
 80097da:	4621      	mov	r1, r4
 80097dc:	f825 2f02 	strh.w	r2, [r5, #2]!
 80097e0:	d1c3      	bne.n	800976a <D16_1CH_HTONS_VOL_HP+0x3e>
 80097e2:	4632      	mov	r2, r6
 80097e4:	461e      	mov	r6, r3
 80097e6:	464b      	mov	r3, r9
 80097e8:	9902      	ldr	r1, [sp, #8]
 80097ea:	2000      	movs	r0, #0
 80097ec:	61d3      	str	r3, [r2, #28]
 80097ee:	9b03      	ldr	r3, [sp, #12]
 80097f0:	e9c2 c102 	strd	ip, r1, [r2, #8]
 80097f4:	e9c2 6404 	strd	r6, r4, [r2, #16]
 80097f8:	6193      	str	r3, [r2, #24]
 80097fa:	b005      	add	sp, #20
 80097fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009800:	463c      	mov	r4, r7
 8009802:	4601      	mov	r1, r0
 8009804:	e7f1      	b.n	80097ea <D16_1CH_HTONS_VOL_HP+0xbe>
 8009806:	bf00      	nop
 8009808:	00030001 	.word	0x00030001
 800980c:	00010003 	.word	0x00010003
 8009810:	2000000c 	.word	0x2000000c

08009814 <D24_1CH_HTONS_VOL_HP>:
 8009814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009818:	e9d2 4504 	ldrd	r4, r5, [r2, #16]
 800981c:	4696      	mov	lr, r2
 800981e:	f8de 7030 	ldr.w	r7, [lr, #48]	@ 0x30
 8009822:	b087      	sub	sp, #28
 8009824:	6993      	ldr	r3, [r2, #24]
 8009826:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 8009828:	9702      	str	r7, [sp, #8]
 800982a:	f8de 7020 	ldr.w	r7, [lr, #32]
 800982e:	9304      	str	r3, [sp, #16]
 8009830:	9603      	str	r6, [sp, #12]
 8009832:	69d3      	ldr	r3, [r2, #28]
 8009834:	f8de a00c 	ldr.w	sl, [lr, #12]
 8009838:	6892      	ldr	r2, [r2, #8]
 800983a:	9700      	str	r7, [sp, #0]
 800983c:	2e00      	cmp	r6, #0
 800983e:	d07a      	beq.n	8009936 <D24_1CH_HTONS_VOL_HP+0x122>
 8009840:	f8cd e014 	str.w	lr, [sp, #20]
 8009844:	2700      	movs	r7, #0
 8009846:	f8df c0fc 	ldr.w	ip, [pc, #252]	@ 8009944 <D24_1CH_HTONS_VOL_HP+0x130>
 800984a:	f1a1 0b02 	sub.w	fp, r1, #2
 800984e:	f8dd e000 	ldr.w	lr, [sp]
 8009852:	e04e      	b.n	80098f2 <D24_1CH_HTONS_VOL_HP+0xde>
 8009854:	7846      	ldrb	r6, [r0, #1]
 8009856:	3002      	adds	r0, #2
 8009858:	4431      	add	r1, r6
 800985a:	b2ce      	uxtb	r6, r1
 800985c:	f85c 8026 	ldr.w	r8, [ip, r6, lsl #2]
 8009860:	f3c1 2607 	ubfx	r6, r1, #8, #8
 8009864:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 8009868:	eb08 2893 	add.w	r8, r8, r3, lsr #10
 800986c:	0c09      	lsrs	r1, r1, #16
 800986e:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8009872:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 8009876:	f3c8 0109 	ubfx	r1, r8, #0, #10
 800987a:	f3c6 0809 	ubfx	r8, r6, #0, #10
 800987e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
 8009882:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8009886:	492d      	ldr	r1, [pc, #180]	@ (800993c <D24_1CH_HTONS_VOL_HP+0x128>)
 8009888:	fb28 a601 	smlad	r6, r8, r1, sl
 800988c:	492c      	ldr	r1, [pc, #176]	@ (8009940 <D24_1CH_HTONS_VOL_HP+0x12c>)
 800988e:	fb28 2201 	smlad	r2, r8, r1, r2
 8009892:	f3c3 0109 	ubfx	r1, r3, #0, #10
 8009896:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800989a:	eb02 0a41 	add.w	sl, r2, r1, lsl #1
 800989e:	2201      	movs	r2, #1
 80098a0:	fb28 f202 	smuad	r2, r8, r2
 80098a4:	f5a6 56d8 	sub.w	r6, r6, #6912	@ 0x1b00
 80098a8:	4434      	add	r4, r6
 80098aa:	1b64      	subs	r4, r4, r5
 80098ac:	ea4f 79e4 	mov.w	r9, r4, asr #31
 80098b0:	fba4 450e 	umull	r4, r5, r4, lr
 80098b4:	fb0e 5509 	mla	r5, lr, r9, r5
 80098b8:	f114 4800 	adds.w	r8, r4, #2147483648	@ 0x80000000
 80098bc:	f145 0900 	adc.w	r9, r5, #0
 80098c0:	464c      	mov	r4, r9
 80098c2:	e9cd 8900 	strd	r8, r9, [sp]
 80098c6:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 80098ca:	f04f 0900 	mov.w	r9, #0
 80098ce:	9d02      	ldr	r5, [sp, #8]
 80098d0:	03e4      	lsls	r4, r4, #15
 80098d2:	fbc5 8904 	smlal	r8, r9, r5, r4
 80098d6:	440a      	add	r2, r1
 80098d8:	9901      	ldr	r1, [sp, #4]
 80098da:	3701      	adds	r7, #1
 80098dc:	004c      	lsls	r4, r1, #1
 80098de:	ea4f 01a9 	mov.w	r1, r9, asr #2
 80098e2:	f301 010f 	ssat	r1, #16, r1
 80098e6:	f82b 1f02 	strh.w	r1, [fp, #2]!
 80098ea:	9903      	ldr	r1, [sp, #12]
 80098ec:	4635      	mov	r5, r6
 80098ee:	428f      	cmp	r7, r1
 80098f0:	d012      	beq.n	8009918 <D24_1CH_HTONS_VOL_HP+0x104>
 80098f2:	f890 8000 	ldrb.w	r8, [r0]
 80098f6:	78c6      	ldrb	r6, [r0, #3]
 80098f8:	ea4f 2108 	mov.w	r1, r8, lsl #8
 80098fc:	f017 0f01 	tst.w	r7, #1
 8009900:	eb01 4106 	add.w	r1, r1, r6, lsl #16
 8009904:	d0a6      	beq.n	8009854 <D24_1CH_HTONS_VOL_HP+0x40>
 8009906:	f890 9002 	ldrb.w	r9, [r0, #2]
 800990a:	0236      	lsls	r6, r6, #8
 800990c:	eb06 4609 	add.w	r6, r6, r9, lsl #16
 8009910:	eb06 0108 	add.w	r1, r6, r8
 8009914:	3004      	adds	r0, #4
 8009916:	e7a0      	b.n	800985a <D24_1CH_HTONS_VOL_HP+0x46>
 8009918:	f8dd e014 	ldr.w	lr, [sp, #20]
 800991c:	2000      	movs	r0, #0
 800991e:	f8ce 301c 	str.w	r3, [lr, #28]
 8009922:	9b04      	ldr	r3, [sp, #16]
 8009924:	e9ce 2a02 	strd	r2, sl, [lr, #8]
 8009928:	e9ce 4604 	strd	r4, r6, [lr, #16]
 800992c:	f8ce 3018 	str.w	r3, [lr, #24]
 8009930:	b007      	add	sp, #28
 8009932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009936:	462e      	mov	r6, r5
 8009938:	e7f0      	b.n	800991c <D24_1CH_HTONS_VOL_HP+0x108>
 800993a:	bf00      	nop
 800993c:	00030001 	.word	0x00030001
 8009940:	00060007 	.word	0x00060007
 8009944:	2000000c 	.word	0x2000000c

08009948 <D32_1CH_HTONS_VOL_HP>:
 8009948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800994c:	6993      	ldr	r3, [r2, #24]
 800994e:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 8009950:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8009952:	b085      	sub	sp, #20
 8009954:	4682      	mov	sl, r0
 8009956:	e9d2 7004 	ldrd	r7, r0, [r2, #16]
 800995a:	9302      	str	r3, [sp, #8]
 800995c:	69d5      	ldr	r5, [r2, #28]
 800995e:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 8009962:	9600      	str	r6, [sp, #0]
 8009964:	f8d2 9020 	ldr.w	r9, [r2, #32]
 8009968:	2c00      	cmp	r4, #0
 800996a:	d06d      	beq.n	8009a48 <D32_1CH_HTONS_VOL_HP+0x100>
 800996c:	46d3      	mov	fp, sl
 800996e:	46ca      	mov	sl, r9
 8009970:	4699      	mov	r9, r3
 8009972:	468e      	mov	lr, r1
 8009974:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 8009a5c <D32_1CH_HTONS_VOL_HP+0x114>
 8009978:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 800997c:	9101      	str	r1, [sp, #4]
 800997e:	9203      	str	r2, [sp, #12]
 8009980:	f85b 1b04 	ldr.w	r1, [fp], #4
 8009984:	ba49      	rev16	r1, r1
 8009986:	b2cb      	uxtb	r3, r1
 8009988:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 800998c:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8009990:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8009994:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8009998:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800999c:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 80099a0:	0e09      	lsrs	r1, r1, #24
 80099a2:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 80099a6:	f85c 5021 	ldr.w	r5, [ip, r1, lsl #2]
 80099aa:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 80099ae:	eb05 2594 	add.w	r5, r5, r4, lsr #10
 80099b2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80099b6:	f3c5 0109 	ubfx	r1, r5, #0, #10
 80099ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80099be:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80099c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099c6:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80099ca:	4a20      	ldr	r2, [pc, #128]	@ (8009a4c <D32_1CH_HTONS_VOL_HP+0x104>)
 80099cc:	fb23 8802 	smlad	r8, r3, r2, r8
 80099d0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80099d4:	fb24 8102 	smlad	r1, r4, r2, r8
 80099d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009a50 <D32_1CH_HTONS_VOL_HP+0x108>)
 80099da:	fb23 9802 	smlad	r8, r3, r2, r9
 80099de:	4a1d      	ldr	r2, [pc, #116]	@ (8009a54 <D32_1CH_HTONS_VOL_HP+0x10c>)
 80099e0:	fb24 8802 	smlad	r8, r4, r2, r8
 80099e4:	2201      	movs	r2, #1
 80099e6:	fb23 f302 	smuad	r3, r3, r2
 80099ea:	4a1b      	ldr	r2, [pc, #108]	@ (8009a58 <D32_1CH_HTONS_VOL_HP+0x110>)
 80099ec:	fb24 3902 	smlad	r9, r4, r2, r3
 80099f0:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
 80099f4:	19e2      	adds	r2, r4, r7
 80099f6:	1a12      	subs	r2, r2, r0
 80099f8:	2100      	movs	r1, #0
 80099fa:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80099fe:	17d7      	asrs	r7, r2, #31
 8009a00:	fba2 230a 	umull	r2, r3, r2, sl
 8009a04:	fb0a 3307 	mla	r3, sl, r7, r3
 8009a08:	f112 4600 	adds.w	r6, r2, #2147483648	@ 0x80000000
 8009a0c:	f143 0700 	adc.w	r7, r3, #0
 8009a10:	9b00      	ldr	r3, [sp, #0]
 8009a12:	03ba      	lsls	r2, r7, #14
 8009a14:	fbc3 0102 	smlal	r0, r1, r3, r2
 8009a18:	9b01      	ldr	r3, [sp, #4]
 8009a1a:	108a      	asrs	r2, r1, #2
 8009a1c:	f302 020f 	ssat	r2, #16, r2
 8009a20:	f82e 2b02 	strh.w	r2, [lr], #2
 8009a24:	459e      	cmp	lr, r3
 8009a26:	ea4f 0747 	mov.w	r7, r7, lsl #1
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	d1a8      	bne.n	8009980 <D32_1CH_HTONS_VOL_HP+0x38>
 8009a2e:	464b      	mov	r3, r9
 8009a30:	9a03      	ldr	r2, [sp, #12]
 8009a32:	2000      	movs	r0, #0
 8009a34:	e9c2 3802 	strd	r3, r8, [r2, #8]
 8009a38:	9b02      	ldr	r3, [sp, #8]
 8009a3a:	61d5      	str	r5, [r2, #28]
 8009a3c:	e9c2 7404 	strd	r7, r4, [r2, #16]
 8009a40:	6193      	str	r3, [r2, #24]
 8009a42:	b005      	add	sp, #20
 8009a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a48:	4604      	mov	r4, r0
 8009a4a:	e7f2      	b.n	8009a32 <D32_1CH_HTONS_VOL_HP+0xea>
 8009a4c:	00060003 	.word	0x00060003
 8009a50:	000a000c 	.word	0x000a000c
 8009a54:	000c000a 	.word	0x000c000a
 8009a58:	00030006 	.word	0x00030006
 8009a5c:	2000000c 	.word	0x2000000c

08009a60 <D48_1CH_HTONS_VOL_HP>:
 8009a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a64:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 8009a68:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 8009a6a:	b087      	sub	sp, #28
 8009a6c:	6993      	ldr	r3, [r2, #24]
 8009a6e:	9602      	str	r6, [sp, #8]
 8009a70:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8009a72:	6a16      	ldr	r6, [r2, #32]
 8009a74:	9304      	str	r3, [sp, #16]
 8009a76:	69d7      	ldr	r7, [r2, #28]
 8009a78:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 8009a7c:	9605      	str	r6, [sp, #20]
 8009a7e:	2d00      	cmp	r5, #0
 8009a80:	f000 8093 	beq.w	8009baa <D48_1CH_HTONS_VOL_HP+0x14a>
 8009a84:	469e      	mov	lr, r3
 8009a86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a8a:	46b3      	mov	fp, r6
 8009a8c:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 8009a90:	3902      	subs	r1, #2
 8009a92:	4e47      	ldr	r6, [pc, #284]	@ (8009bb0 <D48_1CH_HTONS_VOL_HP+0x150>)
 8009a94:	9503      	str	r5, [sp, #12]
 8009a96:	9101      	str	r1, [sp, #4]
 8009a98:	9205      	str	r2, [sp, #20]
 8009a9a:	e9d0 5300 	ldrd	r5, r3, [r0]
 8009a9e:	3006      	adds	r0, #6
 8009aa0:	ba6d      	rev16	r5, r5
 8009aa2:	fa93 f993 	rev16.w	r9, r3
 8009aa6:	b2eb      	uxtb	r3, r5
 8009aa8:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
 8009aac:	f3c5 2307 	ubfx	r3, r5, #8, #8
 8009ab0:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8009ab4:	f3c5 4307 	ubfx	r3, r5, #16, #8
 8009ab8:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8009abc:	0e2d      	lsrs	r5, r5, #24
 8009abe:	f856 7023 	ldr.w	r7, [r6, r3, lsl #2]
 8009ac2:	eb01 2192 	add.w	r1, r1, r2, lsr #10
 8009ac6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009aca:	fa5f f589 	uxtb.w	r5, r9
 8009ace:	eb07 2891 	add.w	r8, r7, r1, lsr #10
 8009ad2:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 8009ad6:	f3c9 2907 	ubfx	r9, r9, #8, #8
 8009ada:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 8009ade:	f856 7029 	ldr.w	r7, [r6, r9, lsl #2]
 8009ae2:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8009ae6:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8009aea:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009aee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009af2:	f3c7 0909 	ubfx	r9, r7, #0, #10
 8009af6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009afa:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009afe:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009b02:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 8009b06:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8009b0a:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 8009b0e:	4b29      	ldr	r3, [pc, #164]	@ (8009bb4 <D48_1CH_HTONS_VOL_HP+0x154>)
 8009b10:	fb22 c103 	smlad	r1, r2, r3, ip
 8009b14:	4b28      	ldr	r3, [pc, #160]	@ (8009bb8 <D48_1CH_HTONS_VOL_HP+0x158>)
 8009b16:	fb28 1103 	smlad	r1, r8, r3, r1
 8009b1a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009b1e:	fb25 1103 	smlad	r1, r5, r3, r1
 8009b22:	4b26      	ldr	r3, [pc, #152]	@ (8009bbc <D48_1CH_HTONS_VOL_HP+0x15c>)
 8009b24:	fb22 ec03 	smlad	ip, r2, r3, lr
 8009b28:	f04f 131b 	mov.w	r3, #1769499	@ 0x1b001b
 8009b2c:	fb28 cc03 	smlad	ip, r8, r3, ip
 8009b30:	4b23      	ldr	r3, [pc, #140]	@ (8009bc0 <D48_1CH_HTONS_VOL_HP+0x160>)
 8009b32:	fb25 cc03 	smlad	ip, r5, r3, ip
 8009b36:	f04f 0e01 	mov.w	lr, #1
 8009b3a:	fb22 f20e 	smuad	r2, r2, lr
 8009b3e:	4b21      	ldr	r3, [pc, #132]	@ (8009bc4 <D48_1CH_HTONS_VOL_HP+0x164>)
 8009b40:	fb28 2803 	smlad	r8, r8, r3, r2
 8009b44:	4b20      	ldr	r3, [pc, #128]	@ (8009bc8 <D48_1CH_HTONS_VOL_HP+0x168>)
 8009b46:	fb25 8e03 	smlad	lr, r5, r3, r8
 8009b4a:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8009b4e:	f04f 0900 	mov.w	r9, #0
 8009b52:	f5a1 4158 	sub.w	r1, r1, #55296	@ 0xd800
 8009b56:	190a      	adds	r2, r1, r4
 8009b58:	eba2 020a 	sub.w	r2, r2, sl
 8009b5c:	17d5      	asrs	r5, r2, #31
 8009b5e:	fba2 230b 	umull	r2, r3, r2, fp
 8009b62:	fb0b 3305 	mla	r3, fp, r5, r3
 8009b66:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 8009b6a:	f143 0500 	adc.w	r5, r3, #0
 8009b6e:	9b02      	ldr	r3, [sp, #8]
 8009b70:	032a      	lsls	r2, r5, #12
 8009b72:	fbc3 8902 	smlal	r8, r9, r3, r2
 8009b76:	9a01      	ldr	r2, [sp, #4]
 8009b78:	ea4f 03a9 	mov.w	r3, r9, asr #2
 8009b7c:	f303 030f 	ssat	r3, #16, r3
 8009b80:	f822 3f02 	strh.w	r3, [r2, #2]!
 8009b84:	9b03      	ldr	r3, [sp, #12]
 8009b86:	006c      	lsls	r4, r5, #1
 8009b88:	4283      	cmp	r3, r0
 8009b8a:	468a      	mov	sl, r1
 8009b8c:	9201      	str	r2, [sp, #4]
 8009b8e:	d184      	bne.n	8009a9a <D48_1CH_HTONS_VOL_HP+0x3a>
 8009b90:	4673      	mov	r3, lr
 8009b92:	9a05      	ldr	r2, [sp, #20]
 8009b94:	2000      	movs	r0, #0
 8009b96:	e9c2 3c02 	strd	r3, ip, [r2, #8]
 8009b9a:	9b04      	ldr	r3, [sp, #16]
 8009b9c:	61d7      	str	r7, [r2, #28]
 8009b9e:	e9c2 4104 	strd	r4, r1, [r2, #16]
 8009ba2:	6193      	str	r3, [r2, #24]
 8009ba4:	b007      	add	sp, #28
 8009ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009baa:	4651      	mov	r1, sl
 8009bac:	e7f2      	b.n	8009b94 <D48_1CH_HTONS_VOL_HP+0x134>
 8009bae:	bf00      	nop
 8009bb0:	2000000c 	.word	0x2000000c
 8009bb4:	000f000a 	.word	0x000f000a
 8009bb8:	00060003 	.word	0x00060003
 8009bbc:	00150019 	.word	0x00150019
 8009bc0:	00190015 	.word	0x00190015
 8009bc4:	00030006 	.word	0x00030006
 8009bc8:	000a000f 	.word	0x000a000f

08009bcc <D64_1CH_HTONS_VOL_HP>:
 8009bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd0:	6897      	ldr	r7, [r2, #8]
 8009bd2:	b087      	sub	sp, #28
 8009bd4:	9700      	str	r7, [sp, #0]
 8009bd6:	6b17      	ldr	r7, [r2, #48]	@ 0x30
 8009bd8:	6993      	ldr	r3, [r2, #24]
 8009bda:	9701      	str	r7, [sp, #4]
 8009bdc:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8009bde:	6a17      	ldr	r7, [r2, #32]
 8009be0:	4605      	mov	r5, r0
 8009be2:	e9d2 0604 	ldrd	r0, r6, [r2, #16]
 8009be6:	9304      	str	r3, [sp, #16]
 8009be8:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8009bec:	69d3      	ldr	r3, [r2, #28]
 8009bee:	9702      	str	r7, [sp, #8]
 8009bf0:	2c00      	cmp	r4, #0
 8009bf2:	f000 80a9 	beq.w	8009d48 <D64_1CH_HTONS_VOL_HP+0x17c>
 8009bf6:	4699      	mov	r9, r3
 8009bf8:	46b3      	mov	fp, r6
 8009bfa:	468e      	mov	lr, r1
 8009bfc:	f8df c16c 	ldr.w	ip, [pc, #364]	@ 8009d6c <D64_1CH_HTONS_VOL_HP+0x1a0>
 8009c00:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 8009c04:	9103      	str	r1, [sp, #12]
 8009c06:	9205      	str	r2, [sp, #20]
 8009c08:	f855 3b08 	ldr.w	r3, [r5], #8
 8009c0c:	f855 7c04 	ldr.w	r7, [r5, #-4]
 8009c10:	ba5b      	rev16	r3, r3
 8009c12:	ba7f      	rev16	r7, r7
 8009c14:	b2da      	uxtb	r2, r3
 8009c16:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 8009c1a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009c1e:	f85c 6022 	ldr.w	r6, [ip, r2, lsl #2]
 8009c22:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8009c26:	4489      	add	r9, r1
 8009c28:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 8009c2c:	0e1b      	lsrs	r3, r3, #24
 8009c2e:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8009c32:	f85c 4023 	ldr.w	r4, [ip, r3, lsl #2]
 8009c36:	b2fb      	uxtb	r3, r7
 8009c38:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 8009c3c:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8009c40:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 8009c44:	f3c7 2107 	ubfx	r1, r7, #8, #8
 8009c48:	eb03 2a94 	add.w	sl, r3, r4, lsr #10
 8009c4c:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8009c50:	f3c7 4307 	ubfx	r3, r7, #16, #8
 8009c54:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8009c58:	0e3f      	lsrs	r7, r7, #24
 8009c5a:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8009c5e:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 8009c62:	eb03 2391 	add.w	r3, r3, r1, lsr #10
 8009c66:	eb07 2793 	add.w	r7, r7, r3, lsr #10
 8009c6a:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8009c6e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009c72:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009c76:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8009c7a:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 8009c7e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009c82:	f3c7 0909 	ubfx	r9, r7, #0, #10
 8009c86:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009c8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c8e:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 8009c92:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8009c96:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009c9a:	ea4f 2997 	mov.w	r9, r7, lsr #10
 8009c9e:	4c2b      	ldr	r4, [pc, #172]	@ (8009d4c <D64_1CH_HTONS_VOL_HP+0x180>)
 8009ca0:	fb26 8804 	smlad	r8, r6, r4, r8
 8009ca4:	4c2a      	ldr	r4, [pc, #168]	@ (8009d50 <D64_1CH_HTONS_VOL_HP+0x184>)
 8009ca6:	fb22 8804 	smlad	r8, r2, r4, r8
 8009caa:	4c2a      	ldr	r4, [pc, #168]	@ (8009d54 <D64_1CH_HTONS_VOL_HP+0x188>)
 8009cac:	fb21 8804 	smlad	r8, r1, r4, r8
 8009cb0:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 8009cb4:	fb23 8a04 	smlad	sl, r3, r4, r8
 8009cb8:	4c27      	ldr	r4, [pc, #156]	@ (8009d58 <D64_1CH_HTONS_VOL_HP+0x18c>)
 8009cba:	9f00      	ldr	r7, [sp, #0]
 8009cbc:	fb26 7804 	smlad	r8, r6, r4, r7
 8009cc0:	fb23 8814 	smladx	r8, r3, r4, r8
 8009cc4:	4c25      	ldr	r4, [pc, #148]	@ (8009d5c <D64_1CH_HTONS_VOL_HP+0x190>)
 8009cc6:	fb22 8804 	smlad	r8, r2, r4, r8
 8009cca:	fb21 8814 	smladx	r8, r1, r4, r8
 8009cce:	2401      	movs	r4, #1
 8009cd0:	fb26 f604 	smuad	r6, r6, r4
 8009cd4:	4c22      	ldr	r4, [pc, #136]	@ (8009d60 <D64_1CH_HTONS_VOL_HP+0x194>)
 8009cd6:	fb22 6204 	smlad	r2, r2, r4, r6
 8009cda:	4c22      	ldr	r4, [pc, #136]	@ (8009d64 <D64_1CH_HTONS_VOL_HP+0x198>)
 8009cdc:	fb21 2104 	smlad	r1, r1, r4, r2
 8009ce0:	4a21      	ldr	r2, [pc, #132]	@ (8009d68 <D64_1CH_HTONS_VOL_HP+0x19c>)
 8009ce2:	fb23 1302 	smlad	r3, r3, r2, r1
 8009ce6:	f5aa 3400 	sub.w	r4, sl, #131072	@ 0x20000
 8009cea:	9e02      	ldr	r6, [sp, #8]
 8009cec:	1822      	adds	r2, r4, r0
 8009cee:	eba2 020b 	sub.w	r2, r2, fp
 8009cf2:	17d1      	asrs	r1, r2, #31
 8009cf4:	9300      	str	r3, [sp, #0]
 8009cf6:	fba2 2306 	umull	r2, r3, r2, r6
 8009cfa:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8009cfe:	fb06 3301 	mla	r3, r6, r1, r3
 8009d02:	2100      	movs	r1, #0
 8009d04:	f112 4600 	adds.w	r6, r2, #2147483648	@ 0x80000000
 8009d08:	f143 0700 	adc.w	r7, r3, #0
 8009d0c:	9b01      	ldr	r3, [sp, #4]
 8009d0e:	02fa      	lsls	r2, r7, #11
 8009d10:	fbc3 0102 	smlal	r0, r1, r3, r2
 8009d14:	9b03      	ldr	r3, [sp, #12]
 8009d16:	108a      	asrs	r2, r1, #2
 8009d18:	f302 020f 	ssat	r2, #16, r2
 8009d1c:	f82e 2b02 	strh.w	r2, [lr], #2
 8009d20:	459e      	cmp	lr, r3
 8009d22:	ea4f 0047 	mov.w	r0, r7, lsl #1
 8009d26:	46a3      	mov	fp, r4
 8009d28:	f47f af6e 	bne.w	8009c08 <D64_1CH_HTONS_VOL_HP+0x3c>
 8009d2c:	464b      	mov	r3, r9
 8009d2e:	9a05      	ldr	r2, [sp, #20]
 8009d30:	e9c2 0404 	strd	r0, r4, [r2, #16]
 8009d34:	2000      	movs	r0, #0
 8009d36:	9900      	ldr	r1, [sp, #0]
 8009d38:	61d3      	str	r3, [r2, #28]
 8009d3a:	9b04      	ldr	r3, [sp, #16]
 8009d3c:	e9c2 1802 	strd	r1, r8, [r2, #8]
 8009d40:	6193      	str	r3, [r2, #24]
 8009d42:	b007      	add	sp, #28
 8009d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d48:	4634      	mov	r4, r6
 8009d4a:	e7f1      	b.n	8009d30 <D64_1CH_HTONS_VOL_HP+0x164>
 8009d4c:	001c0015 	.word	0x001c0015
 8009d50:	000f000a 	.word	0x000f000a
 8009d54:	00060003 	.word	0x00060003
 8009d58:	0024002a 	.word	0x0024002a
 8009d5c:	002e0030 	.word	0x002e0030
 8009d60:	00030006 	.word	0x00030006
 8009d64:	000a000f 	.word	0x000a000f
 8009d68:	0015001c 	.word	0x0015001c
 8009d6c:	2000000c 	.word	0x2000000c

08009d70 <D80_1CH_HTONS_VOL_HP>:
 8009d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d74:	4615      	mov	r5, r2
 8009d76:	b08b      	sub	sp, #44	@ 0x2c
 8009d78:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 8009d7a:	460a      	mov	r2, r1
 8009d7c:	e9d5 1402 	ldrd	r1, r4, [r5, #8]
 8009d80:	9403      	str	r4, [sp, #12]
 8009d82:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8009d84:	692b      	ldr	r3, [r5, #16]
 8009d86:	9405      	str	r4, [sp, #20]
 8009d88:	6a2c      	ldr	r4, [r5, #32]
 8009d8a:	9300      	str	r3, [sp, #0]
 8009d8c:	9406      	str	r4, [sp, #24]
 8009d8e:	e9d5 7305 	ldrd	r7, r3, [r5, #20]
 8009d92:	9308      	str	r3, [sp, #32]
 8009d94:	69eb      	ldr	r3, [r5, #28]
 8009d96:	2e00      	cmp	r6, #0
 8009d98:	f000 80da 	beq.w	8009f50 <D80_1CH_HTONS_VOL_HP+0x1e0>
 8009d9c:	469b      	mov	fp, r3
 8009d9e:	46ba      	mov	sl, r7
 8009da0:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8009da4:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 8009da8:	3a02      	subs	r2, #2
 8009daa:	4c6a      	ldr	r4, [pc, #424]	@ (8009f54 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 8009dac:	9607      	str	r6, [sp, #28]
 8009dae:	9204      	str	r2, [sp, #16]
 8009db0:	9509      	str	r5, [sp, #36]	@ 0x24
 8009db2:	6802      	ldr	r2, [r0, #0]
 8009db4:	6845      	ldr	r5, [r0, #4]
 8009db6:	6883      	ldr	r3, [r0, #8]
 8009db8:	300a      	adds	r0, #10
 8009dba:	ba52      	rev16	r2, r2
 8009dbc:	fa95 fc95 	rev16.w	ip, r5
 8009dc0:	ba5b      	rev16	r3, r3
 8009dc2:	b2d5      	uxtb	r5, r2
 8009dc4:	f854 7025 	ldr.w	r7, [r4, r5, lsl #2]
 8009dc8:	f3c2 2507 	ubfx	r5, r2, #8, #8
 8009dcc:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8009dd0:	f3c2 4607 	ubfx	r6, r2, #16, #8
 8009dd4:	44bb      	add	fp, r7
 8009dd6:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
 8009dda:	0e12      	lsrs	r2, r2, #24
 8009ddc:	eb05 259b 	add.w	r5, r5, fp, lsr #10
 8009de0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009de4:	fa5f f28c 	uxtb.w	r2, ip
 8009de8:	eb06 2995 	add.w	r9, r6, r5, lsr #10
 8009dec:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009df0:	eb07 2799 	add.w	r7, r7, r9, lsr #10
 8009df4:	f3cc 2607 	ubfx	r6, ip, #8, #8
 8009df8:	eb02 2897 	add.w	r8, r2, r7, lsr #10
 8009dfc:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
 8009e00:	f3cc 4207 	ubfx	r2, ip, #16, #8
 8009e04:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e08:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 8009e0c:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8009e10:	f854 c02c 	ldr.w	ip, [r4, ip, lsl #2]
 8009e14:	eb02 2e96 	add.w	lr, r2, r6, lsr #10
 8009e18:	eb0c 229e 	add.w	r2, ip, lr, lsr #10
 8009e1c:	fa5f fc83 	uxtb.w	ip, r3
 8009e20:	f854 c02c 	ldr.w	ip, [r4, ip, lsl #2]
 8009e24:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8009e28:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009e2c:	eb0c 2c92 	add.w	ip, ip, r2, lsr #10
 8009e30:	eb03 239c 	add.w	r3, r3, ip, lsr #10
 8009e34:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8009e38:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009e3c:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8009e40:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009e44:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009e48:	ea45 450b 	orr.w	r5, r5, fp, lsl #16
 8009e4c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009e50:	f3c3 0b09 	ubfx	fp, r3, #0, #10
 8009e54:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009e58:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009e5c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009e60:	ea42 4e0e 	orr.w	lr, r2, lr, lsl #16
 8009e64:	ea4b 4c0c 	orr.w	ip, fp, ip, lsl #16
 8009e68:	ea47 4709 	orr.w	r7, r7, r9, lsl #16
 8009e6c:	ea4f 2b93 	mov.w	fp, r3, lsr #10
 8009e70:	ea46 4608 	orr.w	r6, r6, r8, lsl #16
 8009e74:	4b38      	ldr	r3, [pc, #224]	@ (8009f58 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 8009e76:	9a03      	ldr	r2, [sp, #12]
 8009e78:	fb25 2303 	smlad	r3, r5, r3, r2
 8009e7c:	4a37      	ldr	r2, [pc, #220]	@ (8009f5c <D80_1CH_HTONS_VOL_HP+0x1ec>)
 8009e7e:	fb27 3302 	smlad	r3, r7, r2, r3
 8009e82:	4a37      	ldr	r2, [pc, #220]	@ (8009f60 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 8009e84:	fb26 3302 	smlad	r3, r6, r2, r3
 8009e88:	4a36      	ldr	r2, [pc, #216]	@ (8009f64 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 8009e8a:	fb2e 3302 	smlad	r3, lr, r2, r3
 8009e8e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009e92:	fb2c 3302 	smlad	r3, ip, r2, r3
 8009e96:	4a34      	ldr	r2, [pc, #208]	@ (8009f68 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 8009e98:	fb25 1102 	smlad	r1, r5, r2, r1
 8009e9c:	4a33      	ldr	r2, [pc, #204]	@ (8009f6c <D80_1CH_HTONS_VOL_HP+0x1fc>)
 8009e9e:	fb27 1102 	smlad	r1, r7, r2, r1
 8009ea2:	f04f 184b 	mov.w	r8, #4915275	@ 0x4b004b
 8009ea6:	fb26 1808 	smlad	r8, r6, r8, r1
 8009eaa:	4a31      	ldr	r2, [pc, #196]	@ (8009f70 <D80_1CH_HTONS_VOL_HP+0x200>)
 8009eac:	fb2e 8802 	smlad	r8, lr, r2, r8
 8009eb0:	4a30      	ldr	r2, [pc, #192]	@ (8009f74 <D80_1CH_HTONS_VOL_HP+0x204>)
 8009eb2:	fb2c 8202 	smlad	r2, ip, r2, r8
 8009eb6:	f04f 0901 	mov.w	r9, #1
 8009eba:	9203      	str	r2, [sp, #12]
 8009ebc:	fb25 f909 	smuad	r9, r5, r9
 8009ec0:	4a2d      	ldr	r2, [pc, #180]	@ (8009f78 <D80_1CH_HTONS_VOL_HP+0x208>)
 8009ec2:	fb27 9702 	smlad	r7, r7, r2, r9
 8009ec6:	492d      	ldr	r1, [pc, #180]	@ (8009f7c <D80_1CH_HTONS_VOL_HP+0x20c>)
 8009ec8:	fb26 7701 	smlad	r7, r6, r1, r7
 8009ecc:	492c      	ldr	r1, [pc, #176]	@ (8009f80 <D80_1CH_HTONS_VOL_HP+0x210>)
 8009ece:	fb2e 7101 	smlad	r1, lr, r1, r7
 8009ed2:	4a2c      	ldr	r2, [pc, #176]	@ (8009f84 <D80_1CH_HTONS_VOL_HP+0x214>)
 8009ed4:	fb2c 1102 	smlad	r1, ip, r2, r1
 8009ed8:	f5a3 327a 	sub.w	r2, r3, #256000	@ 0x3e800
 8009edc:	9b00      	ldr	r3, [sp, #0]
 8009ede:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8009ee2:	4413      	add	r3, r2
 8009ee4:	eba3 060a 	sub.w	r6, r3, sl
 8009ee8:	9b06      	ldr	r3, [sp, #24]
 8009eea:	ea4f 79e6 	mov.w	r9, r6, asr #31
 8009eee:	fba6 5603 	umull	r5, r6, r6, r3
 8009ef2:	fb03 6309 	mla	r3, r3, r9, r6
 8009ef6:	f04f 0900 	mov.w	r9, #0
 8009efa:	e9cd 5600 	strd	r5, r6, [sp]
 8009efe:	9301      	str	r3, [sp, #4]
 8009f00:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009f04:	f116 4600 	adds.w	r6, r6, #2147483648	@ 0x80000000
 8009f08:	f147 0700 	adc.w	r7, r7, #0
 8009f0c:	9d05      	ldr	r5, [sp, #20]
 8009f0e:	02bb      	lsls	r3, r7, #10
 8009f10:	fbc5 8903 	smlal	r8, r9, r5, r3
 8009f14:	9d04      	ldr	r5, [sp, #16]
 8009f16:	007b      	lsls	r3, r7, #1
 8009f18:	9300      	str	r3, [sp, #0]
 8009f1a:	ea4f 03a9 	mov.w	r3, r9, asr #2
 8009f1e:	f303 030f 	ssat	r3, #16, r3
 8009f22:	f825 3f02 	strh.w	r3, [r5, #2]!
 8009f26:	9b07      	ldr	r3, [sp, #28]
 8009f28:	4692      	mov	sl, r2
 8009f2a:	4283      	cmp	r3, r0
 8009f2c:	9504      	str	r5, [sp, #16]
 8009f2e:	f47f af40 	bne.w	8009db2 <D80_1CH_HTONS_VOL_HP+0x42>
 8009f32:	465b      	mov	r3, fp
 8009f34:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009f36:	2000      	movs	r0, #0
 8009f38:	61eb      	str	r3, [r5, #28]
 8009f3a:	9b00      	ldr	r3, [sp, #0]
 8009f3c:	60a9      	str	r1, [r5, #8]
 8009f3e:	e9c5 3204 	strd	r3, r2, [r5, #16]
 8009f42:	9903      	ldr	r1, [sp, #12]
 8009f44:	9b08      	ldr	r3, [sp, #32]
 8009f46:	60e9      	str	r1, [r5, #12]
 8009f48:	61ab      	str	r3, [r5, #24]
 8009f4a:	b00b      	add	sp, #44	@ 0x2c
 8009f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f50:	463a      	mov	r2, r7
 8009f52:	e7f0      	b.n	8009f36 <D80_1CH_HTONS_VOL_HP+0x1c6>
 8009f54:	2000000c 	.word	0x2000000c
 8009f58:	002d0024 	.word	0x002d0024
 8009f5c:	001c0015 	.word	0x001c0015
 8009f60:	000f000a 	.word	0x000f000a
 8009f64:	00060003 	.word	0x00060003
 8009f68:	0037003f 	.word	0x0037003f
 8009f6c:	00450049 	.word	0x00450049
 8009f70:	00490045 	.word	0x00490045
 8009f74:	003f0037 	.word	0x003f0037
 8009f78:	00030006 	.word	0x00030006
 8009f7c:	000a000f 	.word	0x000a000f
 8009f80:	0015001c 	.word	0x0015001c
 8009f84:	0024002d 	.word	0x0024002d

08009f88 <D128_1CH_HTONS_VOL_HP>:
 8009f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f8c:	6914      	ldr	r4, [r2, #16]
 8009f8e:	b091      	sub	sp, #68	@ 0x44
 8009f90:	9404      	str	r4, [sp, #16]
 8009f92:	6954      	ldr	r4, [r2, #20]
 8009f94:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009f96:	9406      	str	r4, [sp, #24]
 8009f98:	6994      	ldr	r4, [r2, #24]
 8009f9a:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8009f9c:	940e      	str	r4, [sp, #56]	@ 0x38
 8009f9e:	6894      	ldr	r4, [r2, #8]
 8009fa0:	69d5      	ldr	r5, [r2, #28]
 8009fa2:	9403      	str	r4, [sp, #12]
 8009fa4:	68d4      	ldr	r4, [r2, #12]
 8009fa6:	9402      	str	r4, [sp, #8]
 8009fa8:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8009faa:	6a12      	ldr	r2, [r2, #32]
 8009fac:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009fae:	920c      	str	r2, [sp, #48]	@ 0x30
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	f000 8149 	beq.w	800a248 <D128_1CH_HTONS_VOL_HP+0x2c0>
 8009fb6:	f100 0e10 	add.w	lr, r0, #16
 8009fba:	46f2      	mov	sl, lr
 8009fbc:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8009fc0:	f8df 92c0 	ldr.w	r9, [pc, #704]	@ 800a284 <D128_1CH_HTONS_VOL_HP+0x2fc>
 8009fc4:	9107      	str	r1, [sp, #28]
 8009fc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8009fc8:	9505      	str	r5, [sp, #20]
 8009fca:	e95a 1304 	ldrd	r1, r3, [sl, #-16]
 8009fce:	e95a 2002 	ldrd	r2, r0, [sl, #-8]
 8009fd2:	ba49      	rev16	r1, r1
 8009fd4:	ba5b      	rev16	r3, r3
 8009fd6:	ba52      	rev16	r2, r2
 8009fd8:	ba40      	rev16	r0, r0
 8009fda:	9001      	str	r0, [sp, #4]
 8009fdc:	b2c8      	uxtb	r0, r1
 8009fde:	f859 4020 	ldr.w	r4, [r9, r0, lsl #2]
 8009fe2:	9d05      	ldr	r5, [sp, #20]
 8009fe4:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8009fe8:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
 8009fec:	f3c1 4007 	ubfx	r0, r1, #16, #8
 8009ff0:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8009ff4:	4425      	add	r5, r4
 8009ff6:	0e09      	lsrs	r1, r1, #24
 8009ff8:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 8009ffc:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800a000:	b2d9      	uxtb	r1, r3
 800a002:	eb00 2497 	add.w	r4, r0, r7, lsr #10
 800a006:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800a00a:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800a00e:	9405      	str	r4, [sp, #20]
 800a010:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800a014:	f859 4021 	ldr.w	r4, [r9, r1, lsl #2]
 800a018:	f3c3 4107 	ubfx	r1, r3, #16, #8
 800a01c:	eb00 2b96 	add.w	fp, r0, r6, lsr #10
 800a020:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a024:	0e1b      	lsrs	r3, r3, #24
 800a026:	f859 0023 	ldr.w	r0, [r9, r3, lsl #2]
 800a02a:	eb04 249b 	add.w	r4, r4, fp, lsr #10
 800a02e:	eb01 2194 	add.w	r1, r1, r4, lsr #10
 800a032:	b2d3      	uxtb	r3, r2
 800a034:	9108      	str	r1, [sp, #32]
 800a036:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a03a:	eb00 2091 	add.w	r0, r0, r1, lsr #10
 800a03e:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a042:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a046:	eb03 2890 	add.w	r8, r3, r0, lsr #10
 800a04a:	eb01 2398 	add.w	r3, r1, r8, lsr #10
 800a04e:	9300      	str	r3, [sp, #0]
 800a050:	f3c2 4307 	ubfx	r3, r2, #16, #8
 800a054:	9900      	ldr	r1, [sp, #0]
 800a056:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a05a:	0e12      	lsrs	r2, r2, #24
 800a05c:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800a060:	eb03 2e91 	add.w	lr, r3, r1, lsr #10
 800a064:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800a068:	4611      	mov	r1, r2
 800a06a:	9a01      	ldr	r2, [sp, #4]
 800a06c:	9109      	str	r1, [sp, #36]	@ 0x24
 800a06e:	b2d3      	uxtb	r3, r2
 800a070:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a074:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a078:	eb03 2c91 	add.w	ip, r3, r1, lsr #10
 800a07c:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800a080:	9a05      	ldr	r2, [sp, #20]
 800a082:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a086:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a08a:	9205      	str	r2, [sp, #20]
 800a08c:	9a08      	ldr	r2, [sp, #32]
 800a08e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
 800a092:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a096:	9208      	str	r2, [sp, #32]
 800a098:	9a00      	ldr	r2, [sp, #0]
 800a09a:	9700      	str	r7, [sp, #0]
 800a09c:	f3c2 0109 	ubfx	r1, r2, #0, #10
 800a0a0:	910a      	str	r1, [sp, #40]	@ 0x28
 800a0a2:	9901      	ldr	r1, [sp, #4]
 800a0a4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a0a8:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800a0ac:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 800a0b0:	0e0d      	lsrs	r5, r1, #24
 800a0b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0b4:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 800a0b8:	9905      	ldr	r1, [sp, #20]
 800a0ba:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a0be:	eb03 239c 	add.w	r3, r3, ip, lsr #10
 800a0c2:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a0c6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
 800a0ca:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a0ce:	9908      	ldr	r1, [sp, #32]
 800a0d0:	eb07 2793 	add.w	r7, r7, r3, lsr #10
 800a0d4:	ea44 440b 	orr.w	r4, r4, fp, lsl #16
 800a0d8:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a0dc:	eb05 2597 	add.w	r5, r5, r7, lsr #10
 800a0e0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a0e4:	9401      	str	r4, [sp, #4]
 800a0e6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800a0ea:	9c00      	ldr	r4, [sp, #0]
 800a0ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0ee:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a0f2:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a0f6:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a0fa:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800a0fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a102:	f3c5 0e09 	ubfx	lr, r5, #0, #10
 800a106:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a10a:	0aad      	lsrs	r5, r5, #10
 800a10c:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800a110:	9505      	str	r5, [sp, #20]
 800a112:	46a4      	mov	ip, r4
 800a114:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800a118:	ea4e 4707 	orr.w	r7, lr, r7, lsl #16
 800a11c:	4c4b      	ldr	r4, [pc, #300]	@ (800a24c <D128_1CH_HTONS_VOL_HP+0x2c4>)
 800a11e:	9d02      	ldr	r5, [sp, #8]
 800a120:	fb2c 5e04 	smlad	lr, ip, r4, r5
 800a124:	4d4a      	ldr	r5, [pc, #296]	@ (800a250 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800a126:	fb26 ee05 	smlad	lr, r6, r5, lr
 800a12a:	4d4a      	ldr	r5, [pc, #296]	@ (800a254 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800a12c:	9c01      	ldr	r4, [sp, #4]
 800a12e:	fb24 ee05 	smlad	lr, r4, r5, lr
 800a132:	4d49      	ldr	r5, [pc, #292]	@ (800a258 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800a134:	fb20 ee05 	smlad	lr, r0, r5, lr
 800a138:	4d48      	ldr	r5, [pc, #288]	@ (800a25c <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800a13a:	fb21 ee05 	smlad	lr, r1, r5, lr
 800a13e:	4d48      	ldr	r5, [pc, #288]	@ (800a260 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800a140:	fb22 ee05 	smlad	lr, r2, r5, lr
 800a144:	4d47      	ldr	r5, [pc, #284]	@ (800a264 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800a146:	fb23 ec05 	smlad	ip, r3, r5, lr
 800a14a:	f44f 3e80 	mov.w	lr, #65536	@ 0x10000
 800a14e:	fb27 ce0e 	smlad	lr, r7, lr, ip
 800a152:	9c00      	ldr	r4, [sp, #0]
 800a154:	4d44      	ldr	r5, [pc, #272]	@ (800a268 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800a156:	46a4      	mov	ip, r4
 800a158:	9c03      	ldr	r4, [sp, #12]
 800a15a:	fb2c 4c05 	smlad	ip, ip, r5, r4
 800a15e:	4d43      	ldr	r5, [pc, #268]	@ (800a26c <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800a160:	fb26 c805 	smlad	r8, r6, r5, ip
 800a164:	f8df c120 	ldr.w	ip, [pc, #288]	@ 800a288 <D128_1CH_HTONS_VOL_HP+0x300>
 800a168:	9d01      	ldr	r5, [sp, #4]
 800a16a:	fb25 8c0c 	smlad	ip, r5, ip, r8
 800a16e:	f8df 811c 	ldr.w	r8, [pc, #284]	@ 800a28c <D128_1CH_HTONS_VOL_HP+0x304>
 800a172:	fb20 cc08 	smlad	ip, r0, r8, ip
 800a176:	f8df 8118 	ldr.w	r8, [pc, #280]	@ 800a290 <D128_1CH_HTONS_VOL_HP+0x308>
 800a17a:	fb21 c808 	smlad	r8, r1, r8, ip
 800a17e:	f8df c114 	ldr.w	ip, [pc, #276]	@ 800a294 <D128_1CH_HTONS_VOL_HP+0x30c>
 800a182:	fb22 880c 	smlad	r8, r2, ip, r8
 800a186:	f8df c110 	ldr.w	ip, [pc, #272]	@ 800a298 <D128_1CH_HTONS_VOL_HP+0x310>
 800a18a:	fb23 8c0c 	smlad	ip, r3, ip, r8
 800a18e:	f8df 810c 	ldr.w	r8, [pc, #268]	@ 800a29c <D128_1CH_HTONS_VOL_HP+0x314>
 800a192:	fb27 c508 	smlad	r5, r7, r8, ip
 800a196:	f04f 0b01 	mov.w	fp, #1
 800a19a:	9502      	str	r5, [sp, #8]
 800a19c:	9c00      	ldr	r4, [sp, #0]
 800a19e:	fb24 fb0b 	smuad	fp, r4, fp
 800a1a2:	f8df c0fc 	ldr.w	ip, [pc, #252]	@ 800a2a0 <D128_1CH_HTONS_VOL_HP+0x318>
 800a1a6:	fb26 b60c 	smlad	r6, r6, ip, fp
 800a1aa:	f8df c0f8 	ldr.w	ip, [pc, #248]	@ 800a2a4 <D128_1CH_HTONS_VOL_HP+0x31c>
 800a1ae:	9c01      	ldr	r4, [sp, #4]
 800a1b0:	fb24 660c 	smlad	r6, r4, ip, r6
 800a1b4:	4c2e      	ldr	r4, [pc, #184]	@ (800a270 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800a1b6:	fb20 6604 	smlad	r6, r0, r4, r6
 800a1ba:	4c2e      	ldr	r4, [pc, #184]	@ (800a274 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800a1bc:	fb21 6604 	smlad	r6, r1, r4, r6
 800a1c0:	4c2d      	ldr	r4, [pc, #180]	@ (800a278 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800a1c2:	fb22 6604 	smlad	r6, r2, r4, r6
 800a1c6:	4c2d      	ldr	r4, [pc, #180]	@ (800a27c <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800a1c8:	fb23 6304 	smlad	r3, r3, r4, r6
 800a1cc:	4a2c      	ldr	r2, [pc, #176]	@ (800a280 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800a1ce:	fb27 3302 	smlad	r3, r7, r2, r3
 800a1d2:	9303      	str	r3, [sp, #12]
 800a1d4:	9b04      	ldr	r3, [sp, #16]
 800a1d6:	f5ae 1e80 	sub.w	lr, lr, #1048576	@ 0x100000
 800a1da:	4473      	add	r3, lr
 800a1dc:	461a      	mov	r2, r3
 800a1de:	9b06      	ldr	r3, [sp, #24]
 800a1e0:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800a1e2:	1ad2      	subs	r2, r2, r3
 800a1e4:	17d1      	asrs	r1, r2, #31
 800a1e6:	fba2 2304 	umull	r2, r3, r2, r4
 800a1ea:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a1ee:	fb04 3301 	mla	r3, r4, r1, r3
 800a1f2:	2100      	movs	r1, #0
 800a1f4:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 800a1f8:	f143 0500 	adc.w	r5, r3, #0
 800a1fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1fe:	022a      	lsls	r2, r5, #8
 800a200:	fbc3 0102 	smlal	r0, r1, r3, r2
 800a204:	9b07      	ldr	r3, [sp, #28]
 800a206:	108a      	asrs	r2, r1, #2
 800a208:	f302 020f 	ssat	r2, #16, r2
 800a20c:	f823 2b02 	strh.w	r2, [r3], #2
 800a210:	006a      	lsls	r2, r5, #1
 800a212:	9204      	str	r2, [sp, #16]
 800a214:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a216:	9307      	str	r3, [sp, #28]
 800a218:	4293      	cmp	r3, r2
 800a21a:	f10a 0a10 	add.w	sl, sl, #16
 800a21e:	f8cd e018 	str.w	lr, [sp, #24]
 800a222:	f47f aed2 	bne.w	8009fca <D128_1CH_HTONS_VOL_HP+0x42>
 800a226:	4671      	mov	r1, lr
 800a228:	9d05      	ldr	r5, [sp, #20]
 800a22a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a22c:	9803      	ldr	r0, [sp, #12]
 800a22e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a230:	6098      	str	r0, [r3, #8]
 800a232:	9802      	ldr	r0, [sp, #8]
 800a234:	61dd      	str	r5, [r3, #28]
 800a236:	60d8      	str	r0, [r3, #12]
 800a238:	9804      	ldr	r0, [sp, #16]
 800a23a:	619a      	str	r2, [r3, #24]
 800a23c:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a240:	2000      	movs	r0, #0
 800a242:	b011      	add	sp, #68	@ 0x44
 800a244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a248:	9906      	ldr	r1, [sp, #24]
 800a24a:	e7ee      	b.n	800a22a <D128_1CH_HTONS_VOL_HP+0x2a2>
 800a24c:	00780069 	.word	0x00780069
 800a250:	005b004e 	.word	0x005b004e
 800a254:	00420037 	.word	0x00420037
 800a258:	002d0024 	.word	0x002d0024
 800a25c:	001c0015 	.word	0x001c0015
 800a260:	000f000a 	.word	0x000f000a
 800a264:	00060003 	.word	0x00060003
 800a268:	00880096 	.word	0x00880096
 800a26c:	00a200ac 	.word	0x00a200ac
 800a270:	0015001c 	.word	0x0015001c
 800a274:	0024002d 	.word	0x0024002d
 800a278:	00370042 	.word	0x00370042
 800a27c:	004e005b 	.word	0x004e005b
 800a280:	00690078 	.word	0x00690078
 800a284:	2000000c 	.word	0x2000000c
 800a288:	00b400ba 	.word	0x00b400ba
 800a28c:	00be00c0 	.word	0x00be00c0
 800a290:	00c000be 	.word	0x00c000be
 800a294:	00ba00b4 	.word	0x00ba00b4
 800a298:	00ac00a2 	.word	0x00ac00a2
 800a29c:	00960088 	.word	0x00960088
 800a2a0:	00030006 	.word	0x00030006
 800a2a4:	000a000f 	.word	0x000a000f

0800a2a8 <PDM_Filter_Init>:
 800a2a8:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 800a2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ae:	f24c 2540 	movw	r5, #49728	@ 0xc240
 800a2b2:	4a58      	ldr	r2, [pc, #352]	@ (800a414 <PDM_Filter_Init+0x16c>)
 800a2b4:	4604      	mov	r4, r0
 800a2b6:	6813      	ldr	r3, [r2, #0]
 800a2b8:	4857      	ldr	r0, [pc, #348]	@ (800a418 <PDM_Filter_Init+0x170>)
 800a2ba:	f023 0301 	bic.w	r3, r3, #1
 800a2be:	6013      	str	r3, [r2, #0]
 800a2c0:	6803      	ldr	r3, [r0, #0]
 800a2c2:	400b      	ands	r3, r1
 800a2c4:	42ab      	cmp	r3, r5
 800a2c6:	d044      	beq.n	800a352 <PDM_Filter_Init+0xaa>
 800a2c8:	f24c 2270 	movw	r2, #49776	@ 0xc270
 800a2cc:	6803      	ldr	r3, [r0, #0]
 800a2ce:	4019      	ands	r1, r3
 800a2d0:	4291      	cmp	r1, r2
 800a2d2:	d03e      	beq.n	800a352 <PDM_Filter_Init+0xaa>
 800a2d4:	4a51      	ldr	r2, [pc, #324]	@ (800a41c <PDM_Filter_Init+0x174>)
 800a2d6:	2101      	movs	r1, #1
 800a2d8:	4613      	mov	r3, r2
 800a2da:	6011      	str	r1, [r2, #0]
 800a2dc:	6819      	ldr	r1, [r3, #0]
 800a2de:	2900      	cmp	r1, #0
 800a2e0:	d1fc      	bne.n	800a2dc <PDM_Filter_Init+0x34>
 800a2e2:	4b4f      	ldr	r3, [pc, #316]	@ (800a420 <PDM_Filter_Init+0x178>)
 800a2e4:	484f      	ldr	r0, [pc, #316]	@ (800a424 <PDM_Filter_Init+0x17c>)
 800a2e6:	4a50      	ldr	r2, [pc, #320]	@ (800a428 <PDM_Filter_Init+0x180>)
 800a2e8:	6018      	str	r0, [r3, #0]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f104 000c 	add.w	r0, r4, #12
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	f04f 0240 	mov.w	r2, #64	@ 0x40
 800a2f6:	d047      	beq.n	800a388 <PDM_Filter_Init+0xe0>
 800a2f8:	f000 fadb 	bl	800a8b2 <memset>
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	6463      	str	r3, [r4, #68]	@ 0x44
 800a300:	2300      	movs	r3, #0
 800a302:	8820      	ldrh	r0, [r4, #0]
 800a304:	8961      	ldrh	r1, [r4, #10]
 800a306:	8922      	ldrh	r2, [r4, #8]
 800a308:	2801      	cmp	r0, #1
 800a30a:	61a3      	str	r3, [r4, #24]
 800a30c:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800a310:	60e3      	str	r3, [r4, #12]
 800a312:	6263      	str	r3, [r4, #36]	@ 0x24
 800a314:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800a318:	6423      	str	r3, [r4, #64]	@ 0x40
 800a31a:	86a1      	strh	r1, [r4, #52]	@ 0x34
 800a31c:	86e2      	strh	r2, [r4, #54]	@ 0x36
 800a31e:	d93b      	bls.n	800a398 <PDM_Filter_Init+0xf0>
 800a320:	2003      	movs	r0, #3
 800a322:	2302      	movs	r3, #2
 800a324:	8862      	ldrh	r2, [r4, #2]
 800a326:	2a01      	cmp	r2, #1
 800a328:	d933      	bls.n	800a392 <PDM_Filter_Init+0xea>
 800a32a:	2140      	movs	r1, #64	@ 0x40
 800a32c:	2300      	movs	r3, #0
 800a32e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800a330:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 800a334:	6862      	ldr	r2, [r4, #4]
 800a336:	bf04      	itt	eq
 800a338:	460b      	moveq	r3, r1
 800a33a:	6421      	streq	r1, [r4, #64]	@ 0x40
 800a33c:	b11a      	cbz	r2, 800a346 <PDM_Filter_Init+0x9e>
 800a33e:	f043 0310 	orr.w	r3, r3, #16
 800a342:	6423      	str	r3, [r4, #64]	@ 0x40
 800a344:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800a346:	2200      	movs	r2, #0
 800a348:	8722      	strh	r2, [r4, #56]	@ 0x38
 800a34a:	b908      	cbnz	r0, 800a350 <PDM_Filter_Init+0xa8>
 800a34c:	3380      	adds	r3, #128	@ 0x80
 800a34e:	6423      	str	r3, [r4, #64]	@ 0x40
 800a350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a352:	4b36      	ldr	r3, [pc, #216]	@ (800a42c <PDM_Filter_Init+0x184>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d1bc      	bne.n	800a2d4 <PDM_Filter_Init+0x2c>
 800a35a:	4a35      	ldr	r2, [pc, #212]	@ (800a430 <PDM_Filter_Init+0x188>)
 800a35c:	6813      	ldr	r3, [r2, #0]
 800a35e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a362:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800a366:	d006      	beq.n	800a376 <PDM_Filter_Init+0xce>
 800a368:	f240 4183 	movw	r1, #1155	@ 0x483
 800a36c:	6813      	ldr	r3, [r2, #0]
 800a36e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a372:	428b      	cmp	r3, r1
 800a374:	d1ae      	bne.n	800a2d4 <PDM_Filter_Init+0x2c>
 800a376:	4a2f      	ldr	r2, [pc, #188]	@ (800a434 <PDM_Filter_Init+0x18c>)
 800a378:	2101      	movs	r1, #1
 800a37a:	4613      	mov	r3, r2
 800a37c:	6011      	str	r1, [r2, #0]
 800a37e:	6819      	ldr	r1, [r3, #0]
 800a380:	2900      	cmp	r1, #0
 800a382:	d1fc      	bne.n	800a37e <PDM_Filter_Init+0xd6>
 800a384:	4b2c      	ldr	r3, [pc, #176]	@ (800a438 <PDM_Filter_Init+0x190>)
 800a386:	e7ad      	b.n	800a2e4 <PDM_Filter_Init+0x3c>
 800a388:	f000 fa93 	bl	800a8b2 <memset>
 800a38c:	4b26      	ldr	r3, [pc, #152]	@ (800a428 <PDM_Filter_Init+0x180>)
 800a38e:	6463      	str	r3, [r4, #68]	@ 0x44
 800a390:	e7b6      	b.n	800a300 <PDM_Filter_Init+0x58>
 800a392:	d038      	beq.n	800a406 <PDM_Filter_Init+0x15e>
 800a394:	4618      	mov	r0, r3
 800a396:	e7c8      	b.n	800a32a <PDM_Filter_Init+0x82>
 800a398:	4d28      	ldr	r5, [pc, #160]	@ (800a43c <PDM_Filter_Init+0x194>)
 800a39a:	782a      	ldrb	r2, [r5, #0]
 800a39c:	d01a      	beq.n	800a3d4 <PDM_Filter_Init+0x12c>
 800a39e:	2a01      	cmp	r2, #1
 800a3a0:	d001      	beq.n	800a3a6 <PDM_Filter_Init+0xfe>
 800a3a2:	2001      	movs	r0, #1
 800a3a4:	e7be      	b.n	800a324 <PDM_Filter_Init+0x7c>
 800a3a6:	4926      	ldr	r1, [pc, #152]	@ (800a440 <PDM_Filter_Init+0x198>)
 800a3a8:	f8df c09c 	ldr.w	ip, [pc, #156]	@ 800a448 <PDM_Filter_Init+0x1a0>
 800a3ac:	4f25      	ldr	r7, [pc, #148]	@ (800a444 <PDM_Filter_Init+0x19c>)
 800a3ae:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 800a3b2:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800a3b6:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800a3ba:	ea02 0007 	and.w	r0, r2, r7
 800a3be:	4303      	orrs	r3, r0
 800a3c0:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800a3c4:	4413      	add	r3, r2
 800a3c6:	428e      	cmp	r6, r1
 800a3c8:	600b      	str	r3, [r1, #0]
 800a3ca:	d1f2      	bne.n	800a3b2 <PDM_Filter_Init+0x10a>
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	2001      	movs	r0, #1
 800a3d0:	702b      	strb	r3, [r5, #0]
 800a3d2:	e7a7      	b.n	800a324 <PDM_Filter_Init+0x7c>
 800a3d4:	2a00      	cmp	r2, #0
 800a3d6:	d1a5      	bne.n	800a324 <PDM_Filter_Init+0x7c>
 800a3d8:	4919      	ldr	r1, [pc, #100]	@ (800a440 <PDM_Filter_Init+0x198>)
 800a3da:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 800a448 <PDM_Filter_Init+0x1a0>
 800a3de:	4f19      	ldr	r7, [pc, #100]	@ (800a444 <PDM_Filter_Init+0x19c>)
 800a3e0:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 800a3e4:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800a3e8:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800a3ec:	ea02 0007 	and.w	r0, r2, r7
 800a3f0:	4303      	orrs	r3, r0
 800a3f2:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800a3f6:	4413      	add	r3, r2
 800a3f8:	428e      	cmp	r6, r1
 800a3fa:	600b      	str	r3, [r1, #0]
 800a3fc:	d1f2      	bne.n	800a3e4 <PDM_Filter_Init+0x13c>
 800a3fe:	2001      	movs	r0, #1
 800a400:	2300      	movs	r3, #0
 800a402:	7028      	strb	r0, [r5, #0]
 800a404:	e78e      	b.n	800a324 <PDM_Filter_Init+0x7c>
 800a406:	2220      	movs	r2, #32
 800a408:	4618      	mov	r0, r3
 800a40a:	6422      	str	r2, [r4, #64]	@ 0x40
 800a40c:	4613      	mov	r3, r2
 800a40e:	2160      	movs	r1, #96	@ 0x60
 800a410:	e78d      	b.n	800a32e <PDM_Filter_Init+0x86>
 800a412:	bf00      	nop
 800a414:	e0002000 	.word	0xe0002000
 800a418:	e000ed00 	.word	0xe000ed00
 800a41c:	40023008 	.word	0x40023008
 800a420:	40023000 	.word	0x40023000
 800a424:	f407a5c2 	.word	0xf407a5c2
 800a428:	b5e8b5cd 	.word	0xb5e8b5cd
 800a42c:	e0042000 	.word	0xe0042000
 800a430:	5c001000 	.word	0x5c001000
 800a434:	58024c08 	.word	0x58024c08
 800a438:	58024c00 	.word	0x58024c00
 800a43c:	200006b0 	.word	0x200006b0
 800a440:	20000008 	.word	0x20000008
 800a444:	000ffc00 	.word	0x000ffc00
 800a448:	3ff00000 	.word	0x3ff00000

0800a44c <PDM_Filter_setConfig>:
 800a44c:	4b6d      	ldr	r3, [pc, #436]	@ (800a604 <PDM_Filter_setConfig+0x1b8>)
 800a44e:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800a450:	429a      	cmp	r2, r3
 800a452:	d12f      	bne.n	800a4b4 <PDM_Filter_setConfig+0x68>
 800a454:	b570      	push	{r4, r5, r6, lr}
 800a456:	4604      	mov	r4, r0
 800a458:	ed2d 8b04 	vpush	{d8-d9}
 800a45c:	460d      	mov	r5, r1
 800a45e:	880a      	ldrh	r2, [r1, #0]
 800a460:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800a462:	1e50      	subs	r0, r2, #1
 800a464:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a468:	2806      	cmp	r0, #6
 800a46a:	6421      	str	r1, [r4, #64]	@ 0x40
 800a46c:	b082      	sub	sp, #8
 800a46e:	f9b4 6038 	ldrsh.w	r6, [r4, #56]	@ 0x38
 800a472:	f9b5 1004 	ldrsh.w	r1, [r5, #4]
 800a476:	d904      	bls.n	800a482 <PDM_Filter_setConfig+0x36>
 800a478:	42b1      	cmp	r1, r6
 800a47a:	f000 80bb 	beq.w	800a5f4 <PDM_Filter_setConfig+0x1a8>
 800a47e:	2008      	movs	r0, #8
 800a480:	e01d      	b.n	800a4be <PDM_Filter_setConfig+0x72>
 800a482:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 800a484:	4290      	cmp	r0, r2
 800a486:	d070      	beq.n	800a56a <PDM_Filter_setConfig+0x11e>
 800a488:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 800a48c:	f023 0301 	bic.w	r3, r3, #1
 800a490:	4313      	orrs	r3, r2
 800a492:	f003 0070 	and.w	r0, r3, #112	@ 0x70
 800a496:	6423      	str	r3, [r4, #64]	@ 0x40
 800a498:	2870      	cmp	r0, #112	@ 0x70
 800a49a:	f003 030f 	and.w	r3, r3, #15
 800a49e:	f103 33ff 	add.w	r3, r3, #4294967295
 800a4a2:	d067      	beq.n	800a574 <PDM_Filter_setConfig+0x128>
 800a4a4:	2b06      	cmp	r3, #6
 800a4a6:	d809      	bhi.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a4a8:	e8df f003 	tbb	[pc, r3]
 800a4ac:	89868380 	.word	0x89868380
 800a4b0:	8f8c      	.short	0x8f8c
 800a4b2:	7d          	.byte	0x7d
 800a4b3:	00          	.byte	0x00
 800a4b4:	2004      	movs	r0, #4
 800a4b6:	4770      	bx	lr
 800a4b8:	4b53      	ldr	r3, [pc, #332]	@ (800a608 <PDM_Filter_setConfig+0x1bc>)
 800a4ba:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a4bc:	2000      	movs	r0, #0
 800a4be:	f111 0f0c 	cmn.w	r1, #12
 800a4c2:	da0a      	bge.n	800a4da <PDM_Filter_setConfig+0x8e>
 800a4c4:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 800a4c8:	3040      	adds	r0, #64	@ 0x40
 800a4ca:	80ab      	strh	r3, [r5, #4]
 800a4cc:	886b      	ldrh	r3, [r5, #2]
 800a4ce:	8622      	strh	r2, [r4, #48]	@ 0x30
 800a4d0:	8663      	strh	r3, [r4, #50]	@ 0x32
 800a4d2:	b002      	add	sp, #8
 800a4d4:	ecbd 8b04 	vpop	{d8-d9}
 800a4d8:	bd70      	pop	{r4, r5, r6, pc}
 800a4da:	2933      	cmp	r1, #51	@ 0x33
 800a4dc:	dc41      	bgt.n	800a562 <PDM_Filter_setConfig+0x116>
 800a4de:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4e0:	f003 030f 	and.w	r3, r3, #15
 800a4e4:	3b01      	subs	r3, #1
 800a4e6:	2b06      	cmp	r3, #6
 800a4e8:	d858      	bhi.n	800a59c <PDM_Filter_setConfig+0x150>
 800a4ea:	4e48      	ldr	r6, [pc, #288]	@ (800a60c <PDM_Filter_setConfig+0x1c0>)
 800a4ec:	4a48      	ldr	r2, [pc, #288]	@ (800a610 <PDM_Filter_setConfig+0x1c4>)
 800a4ee:	009b      	lsls	r3, r3, #2
 800a4f0:	441e      	add	r6, r3
 800a4f2:	4413      	add	r3, r2
 800a4f4:	ed96 9a00 	vldr	s18, [r6]
 800a4f8:	edd3 8a00 	vldr	s17, [r3]
 800a4fc:	ee07 1a90 	vmov	s15, r1
 800a500:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800a504:	eef3 7a04 	vmov.f32	s15, #52	@ 0x41a00000  20.0
 800a508:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800a50c:	eec0 0aa7 	vdiv.f32	s1, s1, s15
 800a510:	9001      	str	r0, [sp, #4]
 800a512:	f000 fff7 	bl	800b504 <powf>
 800a516:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 800a614 <PDM_Filter_setConfig+0x1c8>
 800a51a:	eeb0 8a40 	vmov.f32	s16, s0
 800a51e:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800a522:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800a526:	f000 ffed 	bl	800b504 <powf>
 800a52a:	ee28 8a28 	vmul.f32	s16, s16, s17
 800a52e:	ee28 8a00 	vmul.f32	s16, s16, s0
 800a532:	feb8 8a48 	vrinta.f32	s16, s16
 800a536:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 800a53a:	88a9      	ldrh	r1, [r5, #4]
 800a53c:	882a      	ldrh	r2, [r5, #0]
 800a53e:	886b      	ldrh	r3, [r5, #2]
 800a540:	9801      	ldr	r0, [sp, #4]
 800a542:	ed84 8a0f 	vstr	s16, [r4, #60]	@ 0x3c
 800a546:	8721      	strh	r1, [r4, #56]	@ 0x38
 800a548:	8622      	strh	r2, [r4, #48]	@ 0x30
 800a54a:	8663      	strh	r3, [r4, #50]	@ 0x32
 800a54c:	2800      	cmp	r0, #0
 800a54e:	d1c0      	bne.n	800a4d2 <PDM_Filter_setConfig+0x86>
 800a550:	2000      	movs	r0, #0
 800a552:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a558:	6423      	str	r3, [r4, #64]	@ 0x40
 800a55a:	b002      	add	sp, #8
 800a55c:	ecbd 8b04 	vpop	{d8-d9}
 800a560:	bd70      	pop	{r4, r5, r6, pc}
 800a562:	2333      	movs	r3, #51	@ 0x33
 800a564:	3040      	adds	r0, #64	@ 0x40
 800a566:	80ab      	strh	r3, [r5, #4]
 800a568:	e7b0      	b.n	800a4cc <PDM_Filter_setConfig+0x80>
 800a56a:	42b1      	cmp	r1, r6
 800a56c:	d1a6      	bne.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a56e:	886b      	ldrh	r3, [r5, #2]
 800a570:	8663      	strh	r3, [r4, #50]	@ 0x32
 800a572:	e7ed      	b.n	800a550 <PDM_Filter_setConfig+0x104>
 800a574:	2b06      	cmp	r3, #6
 800a576:	d8a1      	bhi.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a578:	a001      	add	r0, pc, #4	@ (adr r0, 800a580 <PDM_Filter_setConfig+0x134>)
 800a57a:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a57e:	bf00      	nop
 800a580:	0800a5ef 	.word	0x0800a5ef
 800a584:	0800a5e9 	.word	0x0800a5e9
 800a588:	0800a5dd 	.word	0x0800a5dd
 800a58c:	0800a5d7 	.word	0x0800a5d7
 800a590:	0800a4b9 	.word	0x0800a4b9
 800a594:	0800a5d1 	.word	0x0800a5d1
 800a598:	0800a5e3 	.word	0x0800a5e3
 800a59c:	eddf 8a1e 	vldr	s17, [pc, #120]	@ 800a618 <PDM_Filter_setConfig+0x1cc>
 800a5a0:	eeb0 9a68 	vmov.f32	s18, s17
 800a5a4:	e7aa      	b.n	800a4fc <PDM_Filter_setConfig+0xb0>
 800a5a6:	4b1d      	ldr	r3, [pc, #116]	@ (800a61c <PDM_Filter_setConfig+0x1d0>)
 800a5a8:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5aa:	e787      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5ac:	4b1c      	ldr	r3, [pc, #112]	@ (800a620 <PDM_Filter_setConfig+0x1d4>)
 800a5ae:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5b0:	e784      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5b2:	4b1c      	ldr	r3, [pc, #112]	@ (800a624 <PDM_Filter_setConfig+0x1d8>)
 800a5b4:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5b6:	e781      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5b8:	4b1b      	ldr	r3, [pc, #108]	@ (800a628 <PDM_Filter_setConfig+0x1dc>)
 800a5ba:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5bc:	e77e      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5be:	4b1b      	ldr	r3, [pc, #108]	@ (800a62c <PDM_Filter_setConfig+0x1e0>)
 800a5c0:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5c2:	e77b      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5c4:	4b1a      	ldr	r3, [pc, #104]	@ (800a630 <PDM_Filter_setConfig+0x1e4>)
 800a5c6:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5c8:	e778      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5ca:	4b1a      	ldr	r3, [pc, #104]	@ (800a634 <PDM_Filter_setConfig+0x1e8>)
 800a5cc:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5ce:	e775      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5d0:	4b19      	ldr	r3, [pc, #100]	@ (800a638 <PDM_Filter_setConfig+0x1ec>)
 800a5d2:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5d4:	e772      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5d6:	4b19      	ldr	r3, [pc, #100]	@ (800a63c <PDM_Filter_setConfig+0x1f0>)
 800a5d8:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5da:	e76f      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5dc:	4b18      	ldr	r3, [pc, #96]	@ (800a640 <PDM_Filter_setConfig+0x1f4>)
 800a5de:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5e0:	e76c      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5e2:	4b18      	ldr	r3, [pc, #96]	@ (800a644 <PDM_Filter_setConfig+0x1f8>)
 800a5e4:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5e6:	e769      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5e8:	4b17      	ldr	r3, [pc, #92]	@ (800a648 <PDM_Filter_setConfig+0x1fc>)
 800a5ea:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5ec:	e766      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5ee:	4b17      	ldr	r3, [pc, #92]	@ (800a64c <PDM_Filter_setConfig+0x200>)
 800a5f0:	64a3      	str	r3, [r4, #72]	@ 0x48
 800a5f2:	e763      	b.n	800a4bc <PDM_Filter_setConfig+0x70>
 800a5f4:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	f47f af41 	bne.w	800a47e <PDM_Filter_setConfig+0x32>
 800a5fc:	886b      	ldrh	r3, [r5, #2]
 800a5fe:	2008      	movs	r0, #8
 800a600:	8663      	strh	r3, [r4, #50]	@ 0x32
 800a602:	e766      	b.n	800a4d2 <PDM_Filter_setConfig+0x86>
 800a604:	b5e8b5cd 	.word	0xb5e8b5cd
 800a608:	0800972d 	.word	0x0800972d
 800a60c:	0800bcf8 	.word	0x0800bcf8
 800a610:	0800bd14 	.word	0x0800bd14
 800a614:	42000000 	.word	0x42000000
 800a618:	00000000 	.word	0x00000000
 800a61c:	08008b3d 	.word	0x08008b3d
 800a620:	08008cb9 	.word	0x08008cb9
 800a624:	08008e91 	.word	0x08008e91
 800a628:	080090b1 	.word	0x080090b1
 800a62c:	08009345 	.word	0x08009345
 800a630:	08008899 	.word	0x08008899
 800a634:	080089b9 	.word	0x080089b9
 800a638:	08009815 	.word	0x08009815
 800a63c:	08009f89 	.word	0x08009f89
 800a640:	08009d71 	.word	0x08009d71
 800a644:	08009949 	.word	0x08009949
 800a648:	08009bcd 	.word	0x08009bcd
 800a64c:	08009a61 	.word	0x08009a61

0800a650 <PDM_Filter>:
 800a650:	b410      	push	{r4}
 800a652:	4b0b      	ldr	r3, [pc, #44]	@ (800a680 <PDM_Filter+0x30>)
 800a654:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 800a656:	429c      	cmp	r4, r3
 800a658:	d107      	bne.n	800a66a <PDM_Filter+0x1a>
 800a65a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800a65c:	05dc      	lsls	r4, r3, #23
 800a65e:	d508      	bpl.n	800a672 <PDM_Filter+0x22>
 800a660:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 800a662:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a666:	320c      	adds	r2, #12
 800a668:	4718      	bx	r3
 800a66a:	2004      	movs	r0, #4
 800a66c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a670:	4770      	bx	lr
 800a672:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a676:	bf14      	ite	ne
 800a678:	2020      	movne	r0, #32
 800a67a:	2030      	moveq	r0, #48	@ 0x30
 800a67c:	e7f6      	b.n	800a66c <PDM_Filter+0x1c>
 800a67e:	bf00      	nop
 800a680:	b5e8b5cd 	.word	0xb5e8b5cd

0800a684 <std>:
 800a684:	2300      	movs	r3, #0
 800a686:	b510      	push	{r4, lr}
 800a688:	4604      	mov	r4, r0
 800a68a:	6083      	str	r3, [r0, #8]
 800a68c:	8181      	strh	r1, [r0, #12]
 800a68e:	4619      	mov	r1, r3
 800a690:	6643      	str	r3, [r0, #100]	@ 0x64
 800a692:	81c2      	strh	r2, [r0, #14]
 800a694:	2208      	movs	r2, #8
 800a696:	6183      	str	r3, [r0, #24]
 800a698:	e9c0 3300 	strd	r3, r3, [r0]
 800a69c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a6a0:	305c      	adds	r0, #92	@ 0x5c
 800a6a2:	f000 f906 	bl	800a8b2 <memset>
 800a6a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a6dc <std+0x58>)
 800a6a8:	6224      	str	r4, [r4, #32]
 800a6aa:	6263      	str	r3, [r4, #36]	@ 0x24
 800a6ac:	4b0c      	ldr	r3, [pc, #48]	@ (800a6e0 <std+0x5c>)
 800a6ae:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a6b0:	4b0c      	ldr	r3, [pc, #48]	@ (800a6e4 <std+0x60>)
 800a6b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a6b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a6e8 <std+0x64>)
 800a6b6:	6323      	str	r3, [r4, #48]	@ 0x30
 800a6b8:	4b0c      	ldr	r3, [pc, #48]	@ (800a6ec <std+0x68>)
 800a6ba:	429c      	cmp	r4, r3
 800a6bc:	d006      	beq.n	800a6cc <std+0x48>
 800a6be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a6c2:	4294      	cmp	r4, r2
 800a6c4:	d002      	beq.n	800a6cc <std+0x48>
 800a6c6:	33d0      	adds	r3, #208	@ 0xd0
 800a6c8:	429c      	cmp	r4, r3
 800a6ca:	d105      	bne.n	800a6d8 <std+0x54>
 800a6cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a6d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6d4:	f000 b966 	b.w	800a9a4 <__retarget_lock_init_recursive>
 800a6d8:	bd10      	pop	{r4, pc}
 800a6da:	bf00      	nop
 800a6dc:	0800a82d 	.word	0x0800a82d
 800a6e0:	0800a84f 	.word	0x0800a84f
 800a6e4:	0800a887 	.word	0x0800a887
 800a6e8:	0800a8ab 	.word	0x0800a8ab
 800a6ec:	200006b4 	.word	0x200006b4

0800a6f0 <stdio_exit_handler>:
 800a6f0:	4a02      	ldr	r2, [pc, #8]	@ (800a6fc <stdio_exit_handler+0xc>)
 800a6f2:	4903      	ldr	r1, [pc, #12]	@ (800a700 <stdio_exit_handler+0x10>)
 800a6f4:	4803      	ldr	r0, [pc, #12]	@ (800a704 <stdio_exit_handler+0x14>)
 800a6f6:	f000 b869 	b.w	800a7cc <_fwalk_sglue>
 800a6fa:	bf00      	nop
 800a6fc:	2000040c 	.word	0x2000040c
 800a700:	0800b249 	.word	0x0800b249
 800a704:	2000041c 	.word	0x2000041c

0800a708 <cleanup_stdio>:
 800a708:	6841      	ldr	r1, [r0, #4]
 800a70a:	4b0c      	ldr	r3, [pc, #48]	@ (800a73c <cleanup_stdio+0x34>)
 800a70c:	4299      	cmp	r1, r3
 800a70e:	b510      	push	{r4, lr}
 800a710:	4604      	mov	r4, r0
 800a712:	d001      	beq.n	800a718 <cleanup_stdio+0x10>
 800a714:	f000 fd98 	bl	800b248 <_fflush_r>
 800a718:	68a1      	ldr	r1, [r4, #8]
 800a71a:	4b09      	ldr	r3, [pc, #36]	@ (800a740 <cleanup_stdio+0x38>)
 800a71c:	4299      	cmp	r1, r3
 800a71e:	d002      	beq.n	800a726 <cleanup_stdio+0x1e>
 800a720:	4620      	mov	r0, r4
 800a722:	f000 fd91 	bl	800b248 <_fflush_r>
 800a726:	68e1      	ldr	r1, [r4, #12]
 800a728:	4b06      	ldr	r3, [pc, #24]	@ (800a744 <cleanup_stdio+0x3c>)
 800a72a:	4299      	cmp	r1, r3
 800a72c:	d004      	beq.n	800a738 <cleanup_stdio+0x30>
 800a72e:	4620      	mov	r0, r4
 800a730:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a734:	f000 bd88 	b.w	800b248 <_fflush_r>
 800a738:	bd10      	pop	{r4, pc}
 800a73a:	bf00      	nop
 800a73c:	200006b4 	.word	0x200006b4
 800a740:	2000071c 	.word	0x2000071c
 800a744:	20000784 	.word	0x20000784

0800a748 <global_stdio_init.part.0>:
 800a748:	b510      	push	{r4, lr}
 800a74a:	4b0b      	ldr	r3, [pc, #44]	@ (800a778 <global_stdio_init.part.0+0x30>)
 800a74c:	2104      	movs	r1, #4
 800a74e:	4c0b      	ldr	r4, [pc, #44]	@ (800a77c <global_stdio_init.part.0+0x34>)
 800a750:	4a0b      	ldr	r2, [pc, #44]	@ (800a780 <global_stdio_init.part.0+0x38>)
 800a752:	4620      	mov	r0, r4
 800a754:	601a      	str	r2, [r3, #0]
 800a756:	2200      	movs	r2, #0
 800a758:	f7ff ff94 	bl	800a684 <std>
 800a75c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a760:	2201      	movs	r2, #1
 800a762:	2109      	movs	r1, #9
 800a764:	f7ff ff8e 	bl	800a684 <std>
 800a768:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a76c:	2202      	movs	r2, #2
 800a76e:	2112      	movs	r1, #18
 800a770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a774:	f7ff bf86 	b.w	800a684 <std>
 800a778:	200007ec 	.word	0x200007ec
 800a77c:	200006b4 	.word	0x200006b4
 800a780:	0800a6f1 	.word	0x0800a6f1

0800a784 <__sfp_lock_acquire>:
 800a784:	4801      	ldr	r0, [pc, #4]	@ (800a78c <__sfp_lock_acquire+0x8>)
 800a786:	f000 b90e 	b.w	800a9a6 <__retarget_lock_acquire_recursive>
 800a78a:	bf00      	nop
 800a78c:	200007f5 	.word	0x200007f5

0800a790 <__sfp_lock_release>:
 800a790:	4801      	ldr	r0, [pc, #4]	@ (800a798 <__sfp_lock_release+0x8>)
 800a792:	f000 b909 	b.w	800a9a8 <__retarget_lock_release_recursive>
 800a796:	bf00      	nop
 800a798:	200007f5 	.word	0x200007f5

0800a79c <__sinit>:
 800a79c:	b510      	push	{r4, lr}
 800a79e:	4604      	mov	r4, r0
 800a7a0:	f7ff fff0 	bl	800a784 <__sfp_lock_acquire>
 800a7a4:	6a23      	ldr	r3, [r4, #32]
 800a7a6:	b11b      	cbz	r3, 800a7b0 <__sinit+0x14>
 800a7a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7ac:	f7ff bff0 	b.w	800a790 <__sfp_lock_release>
 800a7b0:	4b04      	ldr	r3, [pc, #16]	@ (800a7c4 <__sinit+0x28>)
 800a7b2:	6223      	str	r3, [r4, #32]
 800a7b4:	4b04      	ldr	r3, [pc, #16]	@ (800a7c8 <__sinit+0x2c>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d1f5      	bne.n	800a7a8 <__sinit+0xc>
 800a7bc:	f7ff ffc4 	bl	800a748 <global_stdio_init.part.0>
 800a7c0:	e7f2      	b.n	800a7a8 <__sinit+0xc>
 800a7c2:	bf00      	nop
 800a7c4:	0800a709 	.word	0x0800a709
 800a7c8:	200007ec 	.word	0x200007ec

0800a7cc <_fwalk_sglue>:
 800a7cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7d0:	4607      	mov	r7, r0
 800a7d2:	4688      	mov	r8, r1
 800a7d4:	4614      	mov	r4, r2
 800a7d6:	2600      	movs	r6, #0
 800a7d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a7dc:	f1b9 0901 	subs.w	r9, r9, #1
 800a7e0:	d505      	bpl.n	800a7ee <_fwalk_sglue+0x22>
 800a7e2:	6824      	ldr	r4, [r4, #0]
 800a7e4:	2c00      	cmp	r4, #0
 800a7e6:	d1f7      	bne.n	800a7d8 <_fwalk_sglue+0xc>
 800a7e8:	4630      	mov	r0, r6
 800a7ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7ee:	89ab      	ldrh	r3, [r5, #12]
 800a7f0:	2b01      	cmp	r3, #1
 800a7f2:	d907      	bls.n	800a804 <_fwalk_sglue+0x38>
 800a7f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a7f8:	3301      	adds	r3, #1
 800a7fa:	d003      	beq.n	800a804 <_fwalk_sglue+0x38>
 800a7fc:	4629      	mov	r1, r5
 800a7fe:	4638      	mov	r0, r7
 800a800:	47c0      	blx	r8
 800a802:	4306      	orrs	r6, r0
 800a804:	3568      	adds	r5, #104	@ 0x68
 800a806:	e7e9      	b.n	800a7dc <_fwalk_sglue+0x10>

0800a808 <iprintf>:
 800a808:	b40f      	push	{r0, r1, r2, r3}
 800a80a:	b507      	push	{r0, r1, r2, lr}
 800a80c:	4906      	ldr	r1, [pc, #24]	@ (800a828 <iprintf+0x20>)
 800a80e:	ab04      	add	r3, sp, #16
 800a810:	6808      	ldr	r0, [r1, #0]
 800a812:	f853 2b04 	ldr.w	r2, [r3], #4
 800a816:	6881      	ldr	r1, [r0, #8]
 800a818:	9301      	str	r3, [sp, #4]
 800a81a:	f000 f9e9 	bl	800abf0 <_vfiprintf_r>
 800a81e:	b003      	add	sp, #12
 800a820:	f85d eb04 	ldr.w	lr, [sp], #4
 800a824:	b004      	add	sp, #16
 800a826:	4770      	bx	lr
 800a828:	20000418 	.word	0x20000418

0800a82c <__sread>:
 800a82c:	b510      	push	{r4, lr}
 800a82e:	460c      	mov	r4, r1
 800a830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a834:	f000 f868 	bl	800a908 <_read_r>
 800a838:	2800      	cmp	r0, #0
 800a83a:	bfab      	itete	ge
 800a83c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a83e:	89a3      	ldrhlt	r3, [r4, #12]
 800a840:	181b      	addge	r3, r3, r0
 800a842:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a846:	bfac      	ite	ge
 800a848:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a84a:	81a3      	strhlt	r3, [r4, #12]
 800a84c:	bd10      	pop	{r4, pc}

0800a84e <__swrite>:
 800a84e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a852:	461f      	mov	r7, r3
 800a854:	898b      	ldrh	r3, [r1, #12]
 800a856:	4605      	mov	r5, r0
 800a858:	460c      	mov	r4, r1
 800a85a:	05db      	lsls	r3, r3, #23
 800a85c:	4616      	mov	r6, r2
 800a85e:	d505      	bpl.n	800a86c <__swrite+0x1e>
 800a860:	2302      	movs	r3, #2
 800a862:	2200      	movs	r2, #0
 800a864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a868:	f000 f83c 	bl	800a8e4 <_lseek_r>
 800a86c:	89a3      	ldrh	r3, [r4, #12]
 800a86e:	4632      	mov	r2, r6
 800a870:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a874:	4628      	mov	r0, r5
 800a876:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a87a:	81a3      	strh	r3, [r4, #12]
 800a87c:	463b      	mov	r3, r7
 800a87e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a882:	f000 b853 	b.w	800a92c <_write_r>

0800a886 <__sseek>:
 800a886:	b510      	push	{r4, lr}
 800a888:	460c      	mov	r4, r1
 800a88a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a88e:	f000 f829 	bl	800a8e4 <_lseek_r>
 800a892:	1c43      	adds	r3, r0, #1
 800a894:	89a3      	ldrh	r3, [r4, #12]
 800a896:	bf15      	itete	ne
 800a898:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a89a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a89e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a8a2:	81a3      	strheq	r3, [r4, #12]
 800a8a4:	bf18      	it	ne
 800a8a6:	81a3      	strhne	r3, [r4, #12]
 800a8a8:	bd10      	pop	{r4, pc}

0800a8aa <__sclose>:
 800a8aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8ae:	f000 b809 	b.w	800a8c4 <_close_r>

0800a8b2 <memset>:
 800a8b2:	4402      	add	r2, r0
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	4293      	cmp	r3, r2
 800a8b8:	d100      	bne.n	800a8bc <memset+0xa>
 800a8ba:	4770      	bx	lr
 800a8bc:	f803 1b01 	strb.w	r1, [r3], #1
 800a8c0:	e7f9      	b.n	800a8b6 <memset+0x4>
	...

0800a8c4 <_close_r>:
 800a8c4:	b538      	push	{r3, r4, r5, lr}
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	4d05      	ldr	r5, [pc, #20]	@ (800a8e0 <_close_r+0x1c>)
 800a8ca:	4604      	mov	r4, r0
 800a8cc:	4608      	mov	r0, r1
 800a8ce:	602b      	str	r3, [r5, #0]
 800a8d0:	f7f6 f9f4 	bl	8000cbc <_close>
 800a8d4:	1c43      	adds	r3, r0, #1
 800a8d6:	d102      	bne.n	800a8de <_close_r+0x1a>
 800a8d8:	682b      	ldr	r3, [r5, #0]
 800a8da:	b103      	cbz	r3, 800a8de <_close_r+0x1a>
 800a8dc:	6023      	str	r3, [r4, #0]
 800a8de:	bd38      	pop	{r3, r4, r5, pc}
 800a8e0:	200007f0 	.word	0x200007f0

0800a8e4 <_lseek_r>:
 800a8e4:	b538      	push	{r3, r4, r5, lr}
 800a8e6:	4604      	mov	r4, r0
 800a8e8:	4d06      	ldr	r5, [pc, #24]	@ (800a904 <_lseek_r+0x20>)
 800a8ea:	4608      	mov	r0, r1
 800a8ec:	4611      	mov	r1, r2
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	602a      	str	r2, [r5, #0]
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	f7f6 fa09 	bl	8000d0a <_lseek>
 800a8f8:	1c43      	adds	r3, r0, #1
 800a8fa:	d102      	bne.n	800a902 <_lseek_r+0x1e>
 800a8fc:	682b      	ldr	r3, [r5, #0]
 800a8fe:	b103      	cbz	r3, 800a902 <_lseek_r+0x1e>
 800a900:	6023      	str	r3, [r4, #0]
 800a902:	bd38      	pop	{r3, r4, r5, pc}
 800a904:	200007f0 	.word	0x200007f0

0800a908 <_read_r>:
 800a908:	b538      	push	{r3, r4, r5, lr}
 800a90a:	4604      	mov	r4, r0
 800a90c:	4d06      	ldr	r5, [pc, #24]	@ (800a928 <_read_r+0x20>)
 800a90e:	4608      	mov	r0, r1
 800a910:	4611      	mov	r1, r2
 800a912:	2200      	movs	r2, #0
 800a914:	602a      	str	r2, [r5, #0]
 800a916:	461a      	mov	r2, r3
 800a918:	f7f6 f997 	bl	8000c4a <_read>
 800a91c:	1c43      	adds	r3, r0, #1
 800a91e:	d102      	bne.n	800a926 <_read_r+0x1e>
 800a920:	682b      	ldr	r3, [r5, #0]
 800a922:	b103      	cbz	r3, 800a926 <_read_r+0x1e>
 800a924:	6023      	str	r3, [r4, #0]
 800a926:	bd38      	pop	{r3, r4, r5, pc}
 800a928:	200007f0 	.word	0x200007f0

0800a92c <_write_r>:
 800a92c:	b538      	push	{r3, r4, r5, lr}
 800a92e:	4604      	mov	r4, r0
 800a930:	4d06      	ldr	r5, [pc, #24]	@ (800a94c <_write_r+0x20>)
 800a932:	4608      	mov	r0, r1
 800a934:	4611      	mov	r1, r2
 800a936:	2200      	movs	r2, #0
 800a938:	602a      	str	r2, [r5, #0]
 800a93a:	461a      	mov	r2, r3
 800a93c:	f7f6 f9a2 	bl	8000c84 <_write>
 800a940:	1c43      	adds	r3, r0, #1
 800a942:	d102      	bne.n	800a94a <_write_r+0x1e>
 800a944:	682b      	ldr	r3, [r5, #0]
 800a946:	b103      	cbz	r3, 800a94a <_write_r+0x1e>
 800a948:	6023      	str	r3, [r4, #0]
 800a94a:	bd38      	pop	{r3, r4, r5, pc}
 800a94c:	200007f0 	.word	0x200007f0

0800a950 <__errno>:
 800a950:	4b01      	ldr	r3, [pc, #4]	@ (800a958 <__errno+0x8>)
 800a952:	6818      	ldr	r0, [r3, #0]
 800a954:	4770      	bx	lr
 800a956:	bf00      	nop
 800a958:	20000418 	.word	0x20000418

0800a95c <__libc_init_array>:
 800a95c:	b570      	push	{r4, r5, r6, lr}
 800a95e:	4d0d      	ldr	r5, [pc, #52]	@ (800a994 <__libc_init_array+0x38>)
 800a960:	2600      	movs	r6, #0
 800a962:	4c0d      	ldr	r4, [pc, #52]	@ (800a998 <__libc_init_array+0x3c>)
 800a964:	1b64      	subs	r4, r4, r5
 800a966:	10a4      	asrs	r4, r4, #2
 800a968:	42a6      	cmp	r6, r4
 800a96a:	d109      	bne.n	800a980 <__libc_init_array+0x24>
 800a96c:	4d0b      	ldr	r5, [pc, #44]	@ (800a99c <__libc_init_array+0x40>)
 800a96e:	2600      	movs	r6, #0
 800a970:	4c0b      	ldr	r4, [pc, #44]	@ (800a9a0 <__libc_init_array+0x44>)
 800a972:	f001 f98f 	bl	800bc94 <_init>
 800a976:	1b64      	subs	r4, r4, r5
 800a978:	10a4      	asrs	r4, r4, #2
 800a97a:	42a6      	cmp	r6, r4
 800a97c:	d105      	bne.n	800a98a <__libc_init_array+0x2e>
 800a97e:	bd70      	pop	{r4, r5, r6, pc}
 800a980:	f855 3b04 	ldr.w	r3, [r5], #4
 800a984:	3601      	adds	r6, #1
 800a986:	4798      	blx	r3
 800a988:	e7ee      	b.n	800a968 <__libc_init_array+0xc>
 800a98a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a98e:	3601      	adds	r6, #1
 800a990:	4798      	blx	r3
 800a992:	e7f2      	b.n	800a97a <__libc_init_array+0x1e>
 800a994:	0800bd84 	.word	0x0800bd84
 800a998:	0800bd84 	.word	0x0800bd84
 800a99c:	0800bd84 	.word	0x0800bd84
 800a9a0:	0800bd88 	.word	0x0800bd88

0800a9a4 <__retarget_lock_init_recursive>:
 800a9a4:	4770      	bx	lr

0800a9a6 <__retarget_lock_acquire_recursive>:
 800a9a6:	4770      	bx	lr

0800a9a8 <__retarget_lock_release_recursive>:
 800a9a8:	4770      	bx	lr
	...

0800a9ac <_free_r>:
 800a9ac:	b538      	push	{r3, r4, r5, lr}
 800a9ae:	4605      	mov	r5, r0
 800a9b0:	2900      	cmp	r1, #0
 800a9b2:	d041      	beq.n	800aa38 <_free_r+0x8c>
 800a9b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9b8:	1f0c      	subs	r4, r1, #4
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	bfb8      	it	lt
 800a9be:	18e4      	addlt	r4, r4, r3
 800a9c0:	f000 f8e0 	bl	800ab84 <__malloc_lock>
 800a9c4:	4a1d      	ldr	r2, [pc, #116]	@ (800aa3c <_free_r+0x90>)
 800a9c6:	6813      	ldr	r3, [r2, #0]
 800a9c8:	b933      	cbnz	r3, 800a9d8 <_free_r+0x2c>
 800a9ca:	6063      	str	r3, [r4, #4]
 800a9cc:	6014      	str	r4, [r2, #0]
 800a9ce:	4628      	mov	r0, r5
 800a9d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9d4:	f000 b8dc 	b.w	800ab90 <__malloc_unlock>
 800a9d8:	42a3      	cmp	r3, r4
 800a9da:	d908      	bls.n	800a9ee <_free_r+0x42>
 800a9dc:	6820      	ldr	r0, [r4, #0]
 800a9de:	1821      	adds	r1, r4, r0
 800a9e0:	428b      	cmp	r3, r1
 800a9e2:	bf01      	itttt	eq
 800a9e4:	6819      	ldreq	r1, [r3, #0]
 800a9e6:	685b      	ldreq	r3, [r3, #4]
 800a9e8:	1809      	addeq	r1, r1, r0
 800a9ea:	6021      	streq	r1, [r4, #0]
 800a9ec:	e7ed      	b.n	800a9ca <_free_r+0x1e>
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	b10b      	cbz	r3, 800a9f8 <_free_r+0x4c>
 800a9f4:	42a3      	cmp	r3, r4
 800a9f6:	d9fa      	bls.n	800a9ee <_free_r+0x42>
 800a9f8:	6811      	ldr	r1, [r2, #0]
 800a9fa:	1850      	adds	r0, r2, r1
 800a9fc:	42a0      	cmp	r0, r4
 800a9fe:	d10b      	bne.n	800aa18 <_free_r+0x6c>
 800aa00:	6820      	ldr	r0, [r4, #0]
 800aa02:	4401      	add	r1, r0
 800aa04:	1850      	adds	r0, r2, r1
 800aa06:	6011      	str	r1, [r2, #0]
 800aa08:	4283      	cmp	r3, r0
 800aa0a:	d1e0      	bne.n	800a9ce <_free_r+0x22>
 800aa0c:	6818      	ldr	r0, [r3, #0]
 800aa0e:	685b      	ldr	r3, [r3, #4]
 800aa10:	4408      	add	r0, r1
 800aa12:	6053      	str	r3, [r2, #4]
 800aa14:	6010      	str	r0, [r2, #0]
 800aa16:	e7da      	b.n	800a9ce <_free_r+0x22>
 800aa18:	d902      	bls.n	800aa20 <_free_r+0x74>
 800aa1a:	230c      	movs	r3, #12
 800aa1c:	602b      	str	r3, [r5, #0]
 800aa1e:	e7d6      	b.n	800a9ce <_free_r+0x22>
 800aa20:	6820      	ldr	r0, [r4, #0]
 800aa22:	1821      	adds	r1, r4, r0
 800aa24:	428b      	cmp	r3, r1
 800aa26:	bf02      	ittt	eq
 800aa28:	6819      	ldreq	r1, [r3, #0]
 800aa2a:	685b      	ldreq	r3, [r3, #4]
 800aa2c:	1809      	addeq	r1, r1, r0
 800aa2e:	6063      	str	r3, [r4, #4]
 800aa30:	bf08      	it	eq
 800aa32:	6021      	streq	r1, [r4, #0]
 800aa34:	6054      	str	r4, [r2, #4]
 800aa36:	e7ca      	b.n	800a9ce <_free_r+0x22>
 800aa38:	bd38      	pop	{r3, r4, r5, pc}
 800aa3a:	bf00      	nop
 800aa3c:	200007fc 	.word	0x200007fc

0800aa40 <sbrk_aligned>:
 800aa40:	b570      	push	{r4, r5, r6, lr}
 800aa42:	4e0f      	ldr	r6, [pc, #60]	@ (800aa80 <sbrk_aligned+0x40>)
 800aa44:	460c      	mov	r4, r1
 800aa46:	4605      	mov	r5, r0
 800aa48:	6831      	ldr	r1, [r6, #0]
 800aa4a:	b911      	cbnz	r1, 800aa52 <sbrk_aligned+0x12>
 800aa4c:	f000 fcb8 	bl	800b3c0 <_sbrk_r>
 800aa50:	6030      	str	r0, [r6, #0]
 800aa52:	4621      	mov	r1, r4
 800aa54:	4628      	mov	r0, r5
 800aa56:	f000 fcb3 	bl	800b3c0 <_sbrk_r>
 800aa5a:	1c43      	adds	r3, r0, #1
 800aa5c:	d103      	bne.n	800aa66 <sbrk_aligned+0x26>
 800aa5e:	f04f 34ff 	mov.w	r4, #4294967295
 800aa62:	4620      	mov	r0, r4
 800aa64:	bd70      	pop	{r4, r5, r6, pc}
 800aa66:	1cc4      	adds	r4, r0, #3
 800aa68:	f024 0403 	bic.w	r4, r4, #3
 800aa6c:	42a0      	cmp	r0, r4
 800aa6e:	d0f8      	beq.n	800aa62 <sbrk_aligned+0x22>
 800aa70:	1a21      	subs	r1, r4, r0
 800aa72:	4628      	mov	r0, r5
 800aa74:	f000 fca4 	bl	800b3c0 <_sbrk_r>
 800aa78:	3001      	adds	r0, #1
 800aa7a:	d1f2      	bne.n	800aa62 <sbrk_aligned+0x22>
 800aa7c:	e7ef      	b.n	800aa5e <sbrk_aligned+0x1e>
 800aa7e:	bf00      	nop
 800aa80:	200007f8 	.word	0x200007f8

0800aa84 <_malloc_r>:
 800aa84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa88:	1ccd      	adds	r5, r1, #3
 800aa8a:	4606      	mov	r6, r0
 800aa8c:	f025 0503 	bic.w	r5, r5, #3
 800aa90:	3508      	adds	r5, #8
 800aa92:	2d0c      	cmp	r5, #12
 800aa94:	bf38      	it	cc
 800aa96:	250c      	movcc	r5, #12
 800aa98:	2d00      	cmp	r5, #0
 800aa9a:	db01      	blt.n	800aaa0 <_malloc_r+0x1c>
 800aa9c:	42a9      	cmp	r1, r5
 800aa9e:	d904      	bls.n	800aaaa <_malloc_r+0x26>
 800aaa0:	230c      	movs	r3, #12
 800aaa2:	6033      	str	r3, [r6, #0]
 800aaa4:	2000      	movs	r0, #0
 800aaa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaaa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab80 <_malloc_r+0xfc>
 800aaae:	f000 f869 	bl	800ab84 <__malloc_lock>
 800aab2:	f8d8 3000 	ldr.w	r3, [r8]
 800aab6:	461c      	mov	r4, r3
 800aab8:	bb44      	cbnz	r4, 800ab0c <_malloc_r+0x88>
 800aaba:	4629      	mov	r1, r5
 800aabc:	4630      	mov	r0, r6
 800aabe:	f7ff ffbf 	bl	800aa40 <sbrk_aligned>
 800aac2:	1c43      	adds	r3, r0, #1
 800aac4:	4604      	mov	r4, r0
 800aac6:	d158      	bne.n	800ab7a <_malloc_r+0xf6>
 800aac8:	f8d8 4000 	ldr.w	r4, [r8]
 800aacc:	4627      	mov	r7, r4
 800aace:	2f00      	cmp	r7, #0
 800aad0:	d143      	bne.n	800ab5a <_malloc_r+0xd6>
 800aad2:	2c00      	cmp	r4, #0
 800aad4:	d04b      	beq.n	800ab6e <_malloc_r+0xea>
 800aad6:	6823      	ldr	r3, [r4, #0]
 800aad8:	4639      	mov	r1, r7
 800aada:	4630      	mov	r0, r6
 800aadc:	eb04 0903 	add.w	r9, r4, r3
 800aae0:	f000 fc6e 	bl	800b3c0 <_sbrk_r>
 800aae4:	4581      	cmp	r9, r0
 800aae6:	d142      	bne.n	800ab6e <_malloc_r+0xea>
 800aae8:	6821      	ldr	r1, [r4, #0]
 800aaea:	4630      	mov	r0, r6
 800aaec:	1a6d      	subs	r5, r5, r1
 800aaee:	4629      	mov	r1, r5
 800aaf0:	f7ff ffa6 	bl	800aa40 <sbrk_aligned>
 800aaf4:	3001      	adds	r0, #1
 800aaf6:	d03a      	beq.n	800ab6e <_malloc_r+0xea>
 800aaf8:	6823      	ldr	r3, [r4, #0]
 800aafa:	442b      	add	r3, r5
 800aafc:	6023      	str	r3, [r4, #0]
 800aafe:	f8d8 3000 	ldr.w	r3, [r8]
 800ab02:	685a      	ldr	r2, [r3, #4]
 800ab04:	bb62      	cbnz	r2, 800ab60 <_malloc_r+0xdc>
 800ab06:	f8c8 7000 	str.w	r7, [r8]
 800ab0a:	e00f      	b.n	800ab2c <_malloc_r+0xa8>
 800ab0c:	6822      	ldr	r2, [r4, #0]
 800ab0e:	1b52      	subs	r2, r2, r5
 800ab10:	d420      	bmi.n	800ab54 <_malloc_r+0xd0>
 800ab12:	2a0b      	cmp	r2, #11
 800ab14:	d917      	bls.n	800ab46 <_malloc_r+0xc2>
 800ab16:	1961      	adds	r1, r4, r5
 800ab18:	42a3      	cmp	r3, r4
 800ab1a:	6025      	str	r5, [r4, #0]
 800ab1c:	bf18      	it	ne
 800ab1e:	6059      	strne	r1, [r3, #4]
 800ab20:	6863      	ldr	r3, [r4, #4]
 800ab22:	bf08      	it	eq
 800ab24:	f8c8 1000 	streq.w	r1, [r8]
 800ab28:	5162      	str	r2, [r4, r5]
 800ab2a:	604b      	str	r3, [r1, #4]
 800ab2c:	4630      	mov	r0, r6
 800ab2e:	f000 f82f 	bl	800ab90 <__malloc_unlock>
 800ab32:	f104 000b 	add.w	r0, r4, #11
 800ab36:	1d23      	adds	r3, r4, #4
 800ab38:	f020 0007 	bic.w	r0, r0, #7
 800ab3c:	1ac2      	subs	r2, r0, r3
 800ab3e:	bf1c      	itt	ne
 800ab40:	1a1b      	subne	r3, r3, r0
 800ab42:	50a3      	strne	r3, [r4, r2]
 800ab44:	e7af      	b.n	800aaa6 <_malloc_r+0x22>
 800ab46:	6862      	ldr	r2, [r4, #4]
 800ab48:	42a3      	cmp	r3, r4
 800ab4a:	bf0c      	ite	eq
 800ab4c:	f8c8 2000 	streq.w	r2, [r8]
 800ab50:	605a      	strne	r2, [r3, #4]
 800ab52:	e7eb      	b.n	800ab2c <_malloc_r+0xa8>
 800ab54:	4623      	mov	r3, r4
 800ab56:	6864      	ldr	r4, [r4, #4]
 800ab58:	e7ae      	b.n	800aab8 <_malloc_r+0x34>
 800ab5a:	463c      	mov	r4, r7
 800ab5c:	687f      	ldr	r7, [r7, #4]
 800ab5e:	e7b6      	b.n	800aace <_malloc_r+0x4a>
 800ab60:	461a      	mov	r2, r3
 800ab62:	685b      	ldr	r3, [r3, #4]
 800ab64:	42a3      	cmp	r3, r4
 800ab66:	d1fb      	bne.n	800ab60 <_malloc_r+0xdc>
 800ab68:	2300      	movs	r3, #0
 800ab6a:	6053      	str	r3, [r2, #4]
 800ab6c:	e7de      	b.n	800ab2c <_malloc_r+0xa8>
 800ab6e:	230c      	movs	r3, #12
 800ab70:	4630      	mov	r0, r6
 800ab72:	6033      	str	r3, [r6, #0]
 800ab74:	f000 f80c 	bl	800ab90 <__malloc_unlock>
 800ab78:	e794      	b.n	800aaa4 <_malloc_r+0x20>
 800ab7a:	6005      	str	r5, [r0, #0]
 800ab7c:	e7d6      	b.n	800ab2c <_malloc_r+0xa8>
 800ab7e:	bf00      	nop
 800ab80:	200007fc 	.word	0x200007fc

0800ab84 <__malloc_lock>:
 800ab84:	4801      	ldr	r0, [pc, #4]	@ (800ab8c <__malloc_lock+0x8>)
 800ab86:	f7ff bf0e 	b.w	800a9a6 <__retarget_lock_acquire_recursive>
 800ab8a:	bf00      	nop
 800ab8c:	200007f4 	.word	0x200007f4

0800ab90 <__malloc_unlock>:
 800ab90:	4801      	ldr	r0, [pc, #4]	@ (800ab98 <__malloc_unlock+0x8>)
 800ab92:	f7ff bf09 	b.w	800a9a8 <__retarget_lock_release_recursive>
 800ab96:	bf00      	nop
 800ab98:	200007f4 	.word	0x200007f4

0800ab9c <__sfputc_r>:
 800ab9c:	6893      	ldr	r3, [r2, #8]
 800ab9e:	3b01      	subs	r3, #1
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	b410      	push	{r4}
 800aba4:	6093      	str	r3, [r2, #8]
 800aba6:	da08      	bge.n	800abba <__sfputc_r+0x1e>
 800aba8:	6994      	ldr	r4, [r2, #24]
 800abaa:	42a3      	cmp	r3, r4
 800abac:	db01      	blt.n	800abb2 <__sfputc_r+0x16>
 800abae:	290a      	cmp	r1, #10
 800abb0:	d103      	bne.n	800abba <__sfputc_r+0x1e>
 800abb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abb6:	f000 bb6f 	b.w	800b298 <__swbuf_r>
 800abba:	6813      	ldr	r3, [r2, #0]
 800abbc:	1c58      	adds	r0, r3, #1
 800abbe:	6010      	str	r0, [r2, #0]
 800abc0:	4608      	mov	r0, r1
 800abc2:	7019      	strb	r1, [r3, #0]
 800abc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abc8:	4770      	bx	lr

0800abca <__sfputs_r>:
 800abca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abcc:	4606      	mov	r6, r0
 800abce:	460f      	mov	r7, r1
 800abd0:	4614      	mov	r4, r2
 800abd2:	18d5      	adds	r5, r2, r3
 800abd4:	42ac      	cmp	r4, r5
 800abd6:	d101      	bne.n	800abdc <__sfputs_r+0x12>
 800abd8:	2000      	movs	r0, #0
 800abda:	e007      	b.n	800abec <__sfputs_r+0x22>
 800abdc:	463a      	mov	r2, r7
 800abde:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abe2:	4630      	mov	r0, r6
 800abe4:	f7ff ffda 	bl	800ab9c <__sfputc_r>
 800abe8:	1c43      	adds	r3, r0, #1
 800abea:	d1f3      	bne.n	800abd4 <__sfputs_r+0xa>
 800abec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800abf0 <_vfiprintf_r>:
 800abf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf4:	460d      	mov	r5, r1
 800abf6:	b09d      	sub	sp, #116	@ 0x74
 800abf8:	4614      	mov	r4, r2
 800abfa:	4698      	mov	r8, r3
 800abfc:	4606      	mov	r6, r0
 800abfe:	b118      	cbz	r0, 800ac08 <_vfiprintf_r+0x18>
 800ac00:	6a03      	ldr	r3, [r0, #32]
 800ac02:	b90b      	cbnz	r3, 800ac08 <_vfiprintf_r+0x18>
 800ac04:	f7ff fdca 	bl	800a79c <__sinit>
 800ac08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac0a:	07d9      	lsls	r1, r3, #31
 800ac0c:	d405      	bmi.n	800ac1a <_vfiprintf_r+0x2a>
 800ac0e:	89ab      	ldrh	r3, [r5, #12]
 800ac10:	059a      	lsls	r2, r3, #22
 800ac12:	d402      	bmi.n	800ac1a <_vfiprintf_r+0x2a>
 800ac14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac16:	f7ff fec6 	bl	800a9a6 <__retarget_lock_acquire_recursive>
 800ac1a:	89ab      	ldrh	r3, [r5, #12]
 800ac1c:	071b      	lsls	r3, r3, #28
 800ac1e:	d501      	bpl.n	800ac24 <_vfiprintf_r+0x34>
 800ac20:	692b      	ldr	r3, [r5, #16]
 800ac22:	b99b      	cbnz	r3, 800ac4c <_vfiprintf_r+0x5c>
 800ac24:	4629      	mov	r1, r5
 800ac26:	4630      	mov	r0, r6
 800ac28:	f000 fb74 	bl	800b314 <__swsetup_r>
 800ac2c:	b170      	cbz	r0, 800ac4c <_vfiprintf_r+0x5c>
 800ac2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac30:	07dc      	lsls	r4, r3, #31
 800ac32:	d504      	bpl.n	800ac3e <_vfiprintf_r+0x4e>
 800ac34:	f04f 30ff 	mov.w	r0, #4294967295
 800ac38:	b01d      	add	sp, #116	@ 0x74
 800ac3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac3e:	89ab      	ldrh	r3, [r5, #12]
 800ac40:	0598      	lsls	r0, r3, #22
 800ac42:	d4f7      	bmi.n	800ac34 <_vfiprintf_r+0x44>
 800ac44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac46:	f7ff feaf 	bl	800a9a8 <__retarget_lock_release_recursive>
 800ac4a:	e7f3      	b.n	800ac34 <_vfiprintf_r+0x44>
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac52:	f04f 0901 	mov.w	r9, #1
 800ac56:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800ae0c <_vfiprintf_r+0x21c>
 800ac5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac5c:	2320      	movs	r3, #32
 800ac5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac62:	2330      	movs	r3, #48	@ 0x30
 800ac64:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac68:	4623      	mov	r3, r4
 800ac6a:	469a      	mov	sl, r3
 800ac6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac70:	b10a      	cbz	r2, 800ac76 <_vfiprintf_r+0x86>
 800ac72:	2a25      	cmp	r2, #37	@ 0x25
 800ac74:	d1f9      	bne.n	800ac6a <_vfiprintf_r+0x7a>
 800ac76:	ebba 0b04 	subs.w	fp, sl, r4
 800ac7a:	d00b      	beq.n	800ac94 <_vfiprintf_r+0xa4>
 800ac7c:	465b      	mov	r3, fp
 800ac7e:	4622      	mov	r2, r4
 800ac80:	4629      	mov	r1, r5
 800ac82:	4630      	mov	r0, r6
 800ac84:	f7ff ffa1 	bl	800abca <__sfputs_r>
 800ac88:	3001      	adds	r0, #1
 800ac8a:	f000 80a7 	beq.w	800addc <_vfiprintf_r+0x1ec>
 800ac8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac90:	445a      	add	r2, fp
 800ac92:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac94:	f89a 3000 	ldrb.w	r3, [sl]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	f000 809f 	beq.w	800addc <_vfiprintf_r+0x1ec>
 800ac9e:	2300      	movs	r3, #0
 800aca0:	f04f 32ff 	mov.w	r2, #4294967295
 800aca4:	f10a 0a01 	add.w	sl, sl, #1
 800aca8:	9304      	str	r3, [sp, #16]
 800acaa:	9307      	str	r3, [sp, #28]
 800acac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800acb0:	931a      	str	r3, [sp, #104]	@ 0x68
 800acb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acb6:	4654      	mov	r4, sl
 800acb8:	2205      	movs	r2, #5
 800acba:	4854      	ldr	r0, [pc, #336]	@ (800ae0c <_vfiprintf_r+0x21c>)
 800acbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acc0:	f000 fb8e 	bl	800b3e0 <memchr>
 800acc4:	9a04      	ldr	r2, [sp, #16]
 800acc6:	b9d8      	cbnz	r0, 800ad00 <_vfiprintf_r+0x110>
 800acc8:	06d1      	lsls	r1, r2, #27
 800acca:	bf44      	itt	mi
 800accc:	2320      	movmi	r3, #32
 800acce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acd2:	0713      	lsls	r3, r2, #28
 800acd4:	bf44      	itt	mi
 800acd6:	232b      	movmi	r3, #43	@ 0x2b
 800acd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acdc:	f89a 3000 	ldrb.w	r3, [sl]
 800ace0:	2b2a      	cmp	r3, #42	@ 0x2a
 800ace2:	d015      	beq.n	800ad10 <_vfiprintf_r+0x120>
 800ace4:	9a07      	ldr	r2, [sp, #28]
 800ace6:	4654      	mov	r4, sl
 800ace8:	2000      	movs	r0, #0
 800acea:	f04f 0c0a 	mov.w	ip, #10
 800acee:	4621      	mov	r1, r4
 800acf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acf4:	3b30      	subs	r3, #48	@ 0x30
 800acf6:	2b09      	cmp	r3, #9
 800acf8:	d94b      	bls.n	800ad92 <_vfiprintf_r+0x1a2>
 800acfa:	b1b0      	cbz	r0, 800ad2a <_vfiprintf_r+0x13a>
 800acfc:	9207      	str	r2, [sp, #28]
 800acfe:	e014      	b.n	800ad2a <_vfiprintf_r+0x13a>
 800ad00:	eba0 0308 	sub.w	r3, r0, r8
 800ad04:	46a2      	mov	sl, r4
 800ad06:	fa09 f303 	lsl.w	r3, r9, r3
 800ad0a:	4313      	orrs	r3, r2
 800ad0c:	9304      	str	r3, [sp, #16]
 800ad0e:	e7d2      	b.n	800acb6 <_vfiprintf_r+0xc6>
 800ad10:	9b03      	ldr	r3, [sp, #12]
 800ad12:	1d19      	adds	r1, r3, #4
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	9103      	str	r1, [sp, #12]
 800ad1a:	bfbb      	ittet	lt
 800ad1c:	425b      	neglt	r3, r3
 800ad1e:	f042 0202 	orrlt.w	r2, r2, #2
 800ad22:	9307      	strge	r3, [sp, #28]
 800ad24:	9307      	strlt	r3, [sp, #28]
 800ad26:	bfb8      	it	lt
 800ad28:	9204      	strlt	r2, [sp, #16]
 800ad2a:	7823      	ldrb	r3, [r4, #0]
 800ad2c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad2e:	d10a      	bne.n	800ad46 <_vfiprintf_r+0x156>
 800ad30:	7863      	ldrb	r3, [r4, #1]
 800ad32:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad34:	d132      	bne.n	800ad9c <_vfiprintf_r+0x1ac>
 800ad36:	9b03      	ldr	r3, [sp, #12]
 800ad38:	3402      	adds	r4, #2
 800ad3a:	1d1a      	adds	r2, r3, #4
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad42:	9203      	str	r2, [sp, #12]
 800ad44:	9305      	str	r3, [sp, #20]
 800ad46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ae1c <_vfiprintf_r+0x22c>
 800ad4a:	2203      	movs	r2, #3
 800ad4c:	7821      	ldrb	r1, [r4, #0]
 800ad4e:	4650      	mov	r0, sl
 800ad50:	f000 fb46 	bl	800b3e0 <memchr>
 800ad54:	b138      	cbz	r0, 800ad66 <_vfiprintf_r+0x176>
 800ad56:	eba0 000a 	sub.w	r0, r0, sl
 800ad5a:	2240      	movs	r2, #64	@ 0x40
 800ad5c:	9b04      	ldr	r3, [sp, #16]
 800ad5e:	3401      	adds	r4, #1
 800ad60:	4082      	lsls	r2, r0
 800ad62:	4313      	orrs	r3, r2
 800ad64:	9304      	str	r3, [sp, #16]
 800ad66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad6a:	2206      	movs	r2, #6
 800ad6c:	4828      	ldr	r0, [pc, #160]	@ (800ae10 <_vfiprintf_r+0x220>)
 800ad6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad72:	f000 fb35 	bl	800b3e0 <memchr>
 800ad76:	2800      	cmp	r0, #0
 800ad78:	d03f      	beq.n	800adfa <_vfiprintf_r+0x20a>
 800ad7a:	4b26      	ldr	r3, [pc, #152]	@ (800ae14 <_vfiprintf_r+0x224>)
 800ad7c:	bb1b      	cbnz	r3, 800adc6 <_vfiprintf_r+0x1d6>
 800ad7e:	9b03      	ldr	r3, [sp, #12]
 800ad80:	3307      	adds	r3, #7
 800ad82:	f023 0307 	bic.w	r3, r3, #7
 800ad86:	3308      	adds	r3, #8
 800ad88:	9303      	str	r3, [sp, #12]
 800ad8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad8c:	443b      	add	r3, r7
 800ad8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad90:	e76a      	b.n	800ac68 <_vfiprintf_r+0x78>
 800ad92:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad96:	460c      	mov	r4, r1
 800ad98:	2001      	movs	r0, #1
 800ad9a:	e7a8      	b.n	800acee <_vfiprintf_r+0xfe>
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	3401      	adds	r4, #1
 800ada0:	f04f 0c0a 	mov.w	ip, #10
 800ada4:	4619      	mov	r1, r3
 800ada6:	9305      	str	r3, [sp, #20]
 800ada8:	4620      	mov	r0, r4
 800adaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adae:	3a30      	subs	r2, #48	@ 0x30
 800adb0:	2a09      	cmp	r2, #9
 800adb2:	d903      	bls.n	800adbc <_vfiprintf_r+0x1cc>
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d0c6      	beq.n	800ad46 <_vfiprintf_r+0x156>
 800adb8:	9105      	str	r1, [sp, #20]
 800adba:	e7c4      	b.n	800ad46 <_vfiprintf_r+0x156>
 800adbc:	fb0c 2101 	mla	r1, ip, r1, r2
 800adc0:	4604      	mov	r4, r0
 800adc2:	2301      	movs	r3, #1
 800adc4:	e7f0      	b.n	800ada8 <_vfiprintf_r+0x1b8>
 800adc6:	ab03      	add	r3, sp, #12
 800adc8:	462a      	mov	r2, r5
 800adca:	a904      	add	r1, sp, #16
 800adcc:	4630      	mov	r0, r6
 800adce:	9300      	str	r3, [sp, #0]
 800add0:	4b11      	ldr	r3, [pc, #68]	@ (800ae18 <_vfiprintf_r+0x228>)
 800add2:	f3af 8000 	nop.w
 800add6:	4607      	mov	r7, r0
 800add8:	1c78      	adds	r0, r7, #1
 800adda:	d1d6      	bne.n	800ad8a <_vfiprintf_r+0x19a>
 800addc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adde:	07d9      	lsls	r1, r3, #31
 800ade0:	d405      	bmi.n	800adee <_vfiprintf_r+0x1fe>
 800ade2:	89ab      	ldrh	r3, [r5, #12]
 800ade4:	059a      	lsls	r2, r3, #22
 800ade6:	d402      	bmi.n	800adee <_vfiprintf_r+0x1fe>
 800ade8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adea:	f7ff fddd 	bl	800a9a8 <__retarget_lock_release_recursive>
 800adee:	89ab      	ldrh	r3, [r5, #12]
 800adf0:	065b      	lsls	r3, r3, #25
 800adf2:	f53f af1f 	bmi.w	800ac34 <_vfiprintf_r+0x44>
 800adf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800adf8:	e71e      	b.n	800ac38 <_vfiprintf_r+0x48>
 800adfa:	ab03      	add	r3, sp, #12
 800adfc:	462a      	mov	r2, r5
 800adfe:	a904      	add	r1, sp, #16
 800ae00:	4630      	mov	r0, r6
 800ae02:	9300      	str	r3, [sp, #0]
 800ae04:	4b04      	ldr	r3, [pc, #16]	@ (800ae18 <_vfiprintf_r+0x228>)
 800ae06:	f000 f87d 	bl	800af04 <_printf_i>
 800ae0a:	e7e4      	b.n	800add6 <_vfiprintf_r+0x1e6>
 800ae0c:	0800bd30 	.word	0x0800bd30
 800ae10:	0800bd3a 	.word	0x0800bd3a
 800ae14:	00000000 	.word	0x00000000
 800ae18:	0800abcb 	.word	0x0800abcb
 800ae1c:	0800bd36 	.word	0x0800bd36

0800ae20 <_printf_common>:
 800ae20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae24:	4616      	mov	r6, r2
 800ae26:	4698      	mov	r8, r3
 800ae28:	688a      	ldr	r2, [r1, #8]
 800ae2a:	4607      	mov	r7, r0
 800ae2c:	690b      	ldr	r3, [r1, #16]
 800ae2e:	460c      	mov	r4, r1
 800ae30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae34:	4293      	cmp	r3, r2
 800ae36:	bfb8      	it	lt
 800ae38:	4613      	movlt	r3, r2
 800ae3a:	6033      	str	r3, [r6, #0]
 800ae3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae40:	b10a      	cbz	r2, 800ae46 <_printf_common+0x26>
 800ae42:	3301      	adds	r3, #1
 800ae44:	6033      	str	r3, [r6, #0]
 800ae46:	6823      	ldr	r3, [r4, #0]
 800ae48:	0699      	lsls	r1, r3, #26
 800ae4a:	bf42      	ittt	mi
 800ae4c:	6833      	ldrmi	r3, [r6, #0]
 800ae4e:	3302      	addmi	r3, #2
 800ae50:	6033      	strmi	r3, [r6, #0]
 800ae52:	6825      	ldr	r5, [r4, #0]
 800ae54:	f015 0506 	ands.w	r5, r5, #6
 800ae58:	d106      	bne.n	800ae68 <_printf_common+0x48>
 800ae5a:	f104 0a19 	add.w	sl, r4, #25
 800ae5e:	68e3      	ldr	r3, [r4, #12]
 800ae60:	6832      	ldr	r2, [r6, #0]
 800ae62:	1a9b      	subs	r3, r3, r2
 800ae64:	42ab      	cmp	r3, r5
 800ae66:	dc2b      	bgt.n	800aec0 <_printf_common+0xa0>
 800ae68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ae6c:	6822      	ldr	r2, [r4, #0]
 800ae6e:	3b00      	subs	r3, #0
 800ae70:	bf18      	it	ne
 800ae72:	2301      	movne	r3, #1
 800ae74:	0692      	lsls	r2, r2, #26
 800ae76:	d430      	bmi.n	800aeda <_printf_common+0xba>
 800ae78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ae7c:	4641      	mov	r1, r8
 800ae7e:	4638      	mov	r0, r7
 800ae80:	47c8      	blx	r9
 800ae82:	3001      	adds	r0, #1
 800ae84:	d023      	beq.n	800aece <_printf_common+0xae>
 800ae86:	6823      	ldr	r3, [r4, #0]
 800ae88:	341a      	adds	r4, #26
 800ae8a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ae8e:	f003 0306 	and.w	r3, r3, #6
 800ae92:	2b04      	cmp	r3, #4
 800ae94:	bf0a      	itet	eq
 800ae96:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ae9a:	2500      	movne	r5, #0
 800ae9c:	6833      	ldreq	r3, [r6, #0]
 800ae9e:	f04f 0600 	mov.w	r6, #0
 800aea2:	bf08      	it	eq
 800aea4:	1aed      	subeq	r5, r5, r3
 800aea6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800aeaa:	bf08      	it	eq
 800aeac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	bfc4      	itt	gt
 800aeb4:	1a9b      	subgt	r3, r3, r2
 800aeb6:	18ed      	addgt	r5, r5, r3
 800aeb8:	42b5      	cmp	r5, r6
 800aeba:	d11a      	bne.n	800aef2 <_printf_common+0xd2>
 800aebc:	2000      	movs	r0, #0
 800aebe:	e008      	b.n	800aed2 <_printf_common+0xb2>
 800aec0:	2301      	movs	r3, #1
 800aec2:	4652      	mov	r2, sl
 800aec4:	4641      	mov	r1, r8
 800aec6:	4638      	mov	r0, r7
 800aec8:	47c8      	blx	r9
 800aeca:	3001      	adds	r0, #1
 800aecc:	d103      	bne.n	800aed6 <_printf_common+0xb6>
 800aece:	f04f 30ff 	mov.w	r0, #4294967295
 800aed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aed6:	3501      	adds	r5, #1
 800aed8:	e7c1      	b.n	800ae5e <_printf_common+0x3e>
 800aeda:	18e1      	adds	r1, r4, r3
 800aedc:	1c5a      	adds	r2, r3, #1
 800aede:	2030      	movs	r0, #48	@ 0x30
 800aee0:	3302      	adds	r3, #2
 800aee2:	4422      	add	r2, r4
 800aee4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aee8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aeec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aef0:	e7c2      	b.n	800ae78 <_printf_common+0x58>
 800aef2:	2301      	movs	r3, #1
 800aef4:	4622      	mov	r2, r4
 800aef6:	4641      	mov	r1, r8
 800aef8:	4638      	mov	r0, r7
 800aefa:	47c8      	blx	r9
 800aefc:	3001      	adds	r0, #1
 800aefe:	d0e6      	beq.n	800aece <_printf_common+0xae>
 800af00:	3601      	adds	r6, #1
 800af02:	e7d9      	b.n	800aeb8 <_printf_common+0x98>

0800af04 <_printf_i>:
 800af04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af08:	7e0f      	ldrb	r7, [r1, #24]
 800af0a:	4691      	mov	r9, r2
 800af0c:	4680      	mov	r8, r0
 800af0e:	460c      	mov	r4, r1
 800af10:	2f78      	cmp	r7, #120	@ 0x78
 800af12:	469a      	mov	sl, r3
 800af14:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af1a:	d807      	bhi.n	800af2c <_printf_i+0x28>
 800af1c:	2f62      	cmp	r7, #98	@ 0x62
 800af1e:	d80a      	bhi.n	800af36 <_printf_i+0x32>
 800af20:	2f00      	cmp	r7, #0
 800af22:	f000 80d1 	beq.w	800b0c8 <_printf_i+0x1c4>
 800af26:	2f58      	cmp	r7, #88	@ 0x58
 800af28:	f000 80b8 	beq.w	800b09c <_printf_i+0x198>
 800af2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af34:	e03a      	b.n	800afac <_printf_i+0xa8>
 800af36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af3a:	2b15      	cmp	r3, #21
 800af3c:	d8f6      	bhi.n	800af2c <_printf_i+0x28>
 800af3e:	a101      	add	r1, pc, #4	@ (adr r1, 800af44 <_printf_i+0x40>)
 800af40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af44:	0800af9d 	.word	0x0800af9d
 800af48:	0800afb1 	.word	0x0800afb1
 800af4c:	0800af2d 	.word	0x0800af2d
 800af50:	0800af2d 	.word	0x0800af2d
 800af54:	0800af2d 	.word	0x0800af2d
 800af58:	0800af2d 	.word	0x0800af2d
 800af5c:	0800afb1 	.word	0x0800afb1
 800af60:	0800af2d 	.word	0x0800af2d
 800af64:	0800af2d 	.word	0x0800af2d
 800af68:	0800af2d 	.word	0x0800af2d
 800af6c:	0800af2d 	.word	0x0800af2d
 800af70:	0800b0af 	.word	0x0800b0af
 800af74:	0800afdb 	.word	0x0800afdb
 800af78:	0800b069 	.word	0x0800b069
 800af7c:	0800af2d 	.word	0x0800af2d
 800af80:	0800af2d 	.word	0x0800af2d
 800af84:	0800b0d1 	.word	0x0800b0d1
 800af88:	0800af2d 	.word	0x0800af2d
 800af8c:	0800afdb 	.word	0x0800afdb
 800af90:	0800af2d 	.word	0x0800af2d
 800af94:	0800af2d 	.word	0x0800af2d
 800af98:	0800b071 	.word	0x0800b071
 800af9c:	6833      	ldr	r3, [r6, #0]
 800af9e:	1d1a      	adds	r2, r3, #4
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	6032      	str	r2, [r6, #0]
 800afa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afa8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800afac:	2301      	movs	r3, #1
 800afae:	e09c      	b.n	800b0ea <_printf_i+0x1e6>
 800afb0:	6833      	ldr	r3, [r6, #0]
 800afb2:	6820      	ldr	r0, [r4, #0]
 800afb4:	1d19      	adds	r1, r3, #4
 800afb6:	6031      	str	r1, [r6, #0]
 800afb8:	0606      	lsls	r6, r0, #24
 800afba:	d501      	bpl.n	800afc0 <_printf_i+0xbc>
 800afbc:	681d      	ldr	r5, [r3, #0]
 800afbe:	e003      	b.n	800afc8 <_printf_i+0xc4>
 800afc0:	0645      	lsls	r5, r0, #25
 800afc2:	d5fb      	bpl.n	800afbc <_printf_i+0xb8>
 800afc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800afc8:	2d00      	cmp	r5, #0
 800afca:	da03      	bge.n	800afd4 <_printf_i+0xd0>
 800afcc:	232d      	movs	r3, #45	@ 0x2d
 800afce:	426d      	negs	r5, r5
 800afd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afd4:	4858      	ldr	r0, [pc, #352]	@ (800b138 <_printf_i+0x234>)
 800afd6:	230a      	movs	r3, #10
 800afd8:	e011      	b.n	800affe <_printf_i+0xfa>
 800afda:	6821      	ldr	r1, [r4, #0]
 800afdc:	6833      	ldr	r3, [r6, #0]
 800afde:	0608      	lsls	r0, r1, #24
 800afe0:	f853 5b04 	ldr.w	r5, [r3], #4
 800afe4:	d402      	bmi.n	800afec <_printf_i+0xe8>
 800afe6:	0649      	lsls	r1, r1, #25
 800afe8:	bf48      	it	mi
 800afea:	b2ad      	uxthmi	r5, r5
 800afec:	2f6f      	cmp	r7, #111	@ 0x6f
 800afee:	6033      	str	r3, [r6, #0]
 800aff0:	4851      	ldr	r0, [pc, #324]	@ (800b138 <_printf_i+0x234>)
 800aff2:	bf14      	ite	ne
 800aff4:	230a      	movne	r3, #10
 800aff6:	2308      	moveq	r3, #8
 800aff8:	2100      	movs	r1, #0
 800affa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800affe:	6866      	ldr	r6, [r4, #4]
 800b000:	2e00      	cmp	r6, #0
 800b002:	60a6      	str	r6, [r4, #8]
 800b004:	db05      	blt.n	800b012 <_printf_i+0x10e>
 800b006:	6821      	ldr	r1, [r4, #0]
 800b008:	432e      	orrs	r6, r5
 800b00a:	f021 0104 	bic.w	r1, r1, #4
 800b00e:	6021      	str	r1, [r4, #0]
 800b010:	d04b      	beq.n	800b0aa <_printf_i+0x1a6>
 800b012:	4616      	mov	r6, r2
 800b014:	fbb5 f1f3 	udiv	r1, r5, r3
 800b018:	fb03 5711 	mls	r7, r3, r1, r5
 800b01c:	5dc7      	ldrb	r7, [r0, r7]
 800b01e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b022:	462f      	mov	r7, r5
 800b024:	460d      	mov	r5, r1
 800b026:	42bb      	cmp	r3, r7
 800b028:	d9f4      	bls.n	800b014 <_printf_i+0x110>
 800b02a:	2b08      	cmp	r3, #8
 800b02c:	d10b      	bne.n	800b046 <_printf_i+0x142>
 800b02e:	6823      	ldr	r3, [r4, #0]
 800b030:	07df      	lsls	r7, r3, #31
 800b032:	d508      	bpl.n	800b046 <_printf_i+0x142>
 800b034:	6923      	ldr	r3, [r4, #16]
 800b036:	6861      	ldr	r1, [r4, #4]
 800b038:	4299      	cmp	r1, r3
 800b03a:	bfde      	ittt	le
 800b03c:	2330      	movle	r3, #48	@ 0x30
 800b03e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b042:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b046:	1b92      	subs	r2, r2, r6
 800b048:	6122      	str	r2, [r4, #16]
 800b04a:	464b      	mov	r3, r9
 800b04c:	aa03      	add	r2, sp, #12
 800b04e:	4621      	mov	r1, r4
 800b050:	4640      	mov	r0, r8
 800b052:	f8cd a000 	str.w	sl, [sp]
 800b056:	f7ff fee3 	bl	800ae20 <_printf_common>
 800b05a:	3001      	adds	r0, #1
 800b05c:	d14a      	bne.n	800b0f4 <_printf_i+0x1f0>
 800b05e:	f04f 30ff 	mov.w	r0, #4294967295
 800b062:	b004      	add	sp, #16
 800b064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b068:	6823      	ldr	r3, [r4, #0]
 800b06a:	f043 0320 	orr.w	r3, r3, #32
 800b06e:	6023      	str	r3, [r4, #0]
 800b070:	2778      	movs	r7, #120	@ 0x78
 800b072:	4832      	ldr	r0, [pc, #200]	@ (800b13c <_printf_i+0x238>)
 800b074:	6823      	ldr	r3, [r4, #0]
 800b076:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b07a:	061f      	lsls	r7, r3, #24
 800b07c:	6831      	ldr	r1, [r6, #0]
 800b07e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b082:	d402      	bmi.n	800b08a <_printf_i+0x186>
 800b084:	065f      	lsls	r7, r3, #25
 800b086:	bf48      	it	mi
 800b088:	b2ad      	uxthmi	r5, r5
 800b08a:	6031      	str	r1, [r6, #0]
 800b08c:	07d9      	lsls	r1, r3, #31
 800b08e:	bf44      	itt	mi
 800b090:	f043 0320 	orrmi.w	r3, r3, #32
 800b094:	6023      	strmi	r3, [r4, #0]
 800b096:	b11d      	cbz	r5, 800b0a0 <_printf_i+0x19c>
 800b098:	2310      	movs	r3, #16
 800b09a:	e7ad      	b.n	800aff8 <_printf_i+0xf4>
 800b09c:	4826      	ldr	r0, [pc, #152]	@ (800b138 <_printf_i+0x234>)
 800b09e:	e7e9      	b.n	800b074 <_printf_i+0x170>
 800b0a0:	6823      	ldr	r3, [r4, #0]
 800b0a2:	f023 0320 	bic.w	r3, r3, #32
 800b0a6:	6023      	str	r3, [r4, #0]
 800b0a8:	e7f6      	b.n	800b098 <_printf_i+0x194>
 800b0aa:	4616      	mov	r6, r2
 800b0ac:	e7bd      	b.n	800b02a <_printf_i+0x126>
 800b0ae:	6833      	ldr	r3, [r6, #0]
 800b0b0:	6825      	ldr	r5, [r4, #0]
 800b0b2:	1d18      	adds	r0, r3, #4
 800b0b4:	6961      	ldr	r1, [r4, #20]
 800b0b6:	6030      	str	r0, [r6, #0]
 800b0b8:	062e      	lsls	r6, r5, #24
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	d501      	bpl.n	800b0c2 <_printf_i+0x1be>
 800b0be:	6019      	str	r1, [r3, #0]
 800b0c0:	e002      	b.n	800b0c8 <_printf_i+0x1c4>
 800b0c2:	0668      	lsls	r0, r5, #25
 800b0c4:	d5fb      	bpl.n	800b0be <_printf_i+0x1ba>
 800b0c6:	8019      	strh	r1, [r3, #0]
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	4616      	mov	r6, r2
 800b0cc:	6123      	str	r3, [r4, #16]
 800b0ce:	e7bc      	b.n	800b04a <_printf_i+0x146>
 800b0d0:	6833      	ldr	r3, [r6, #0]
 800b0d2:	2100      	movs	r1, #0
 800b0d4:	1d1a      	adds	r2, r3, #4
 800b0d6:	6032      	str	r2, [r6, #0]
 800b0d8:	681e      	ldr	r6, [r3, #0]
 800b0da:	6862      	ldr	r2, [r4, #4]
 800b0dc:	4630      	mov	r0, r6
 800b0de:	f000 f97f 	bl	800b3e0 <memchr>
 800b0e2:	b108      	cbz	r0, 800b0e8 <_printf_i+0x1e4>
 800b0e4:	1b80      	subs	r0, r0, r6
 800b0e6:	6060      	str	r0, [r4, #4]
 800b0e8:	6863      	ldr	r3, [r4, #4]
 800b0ea:	6123      	str	r3, [r4, #16]
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0f2:	e7aa      	b.n	800b04a <_printf_i+0x146>
 800b0f4:	6923      	ldr	r3, [r4, #16]
 800b0f6:	4632      	mov	r2, r6
 800b0f8:	4649      	mov	r1, r9
 800b0fa:	4640      	mov	r0, r8
 800b0fc:	47d0      	blx	sl
 800b0fe:	3001      	adds	r0, #1
 800b100:	d0ad      	beq.n	800b05e <_printf_i+0x15a>
 800b102:	6823      	ldr	r3, [r4, #0]
 800b104:	079b      	lsls	r3, r3, #30
 800b106:	d413      	bmi.n	800b130 <_printf_i+0x22c>
 800b108:	68e0      	ldr	r0, [r4, #12]
 800b10a:	9b03      	ldr	r3, [sp, #12]
 800b10c:	4298      	cmp	r0, r3
 800b10e:	bfb8      	it	lt
 800b110:	4618      	movlt	r0, r3
 800b112:	e7a6      	b.n	800b062 <_printf_i+0x15e>
 800b114:	2301      	movs	r3, #1
 800b116:	4632      	mov	r2, r6
 800b118:	4649      	mov	r1, r9
 800b11a:	4640      	mov	r0, r8
 800b11c:	47d0      	blx	sl
 800b11e:	3001      	adds	r0, #1
 800b120:	d09d      	beq.n	800b05e <_printf_i+0x15a>
 800b122:	3501      	adds	r5, #1
 800b124:	68e3      	ldr	r3, [r4, #12]
 800b126:	9903      	ldr	r1, [sp, #12]
 800b128:	1a5b      	subs	r3, r3, r1
 800b12a:	42ab      	cmp	r3, r5
 800b12c:	dcf2      	bgt.n	800b114 <_printf_i+0x210>
 800b12e:	e7eb      	b.n	800b108 <_printf_i+0x204>
 800b130:	2500      	movs	r5, #0
 800b132:	f104 0619 	add.w	r6, r4, #25
 800b136:	e7f5      	b.n	800b124 <_printf_i+0x220>
 800b138:	0800bd41 	.word	0x0800bd41
 800b13c:	0800bd52 	.word	0x0800bd52

0800b140 <__sflush_r>:
 800b140:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b148:	0716      	lsls	r6, r2, #28
 800b14a:	4605      	mov	r5, r0
 800b14c:	460c      	mov	r4, r1
 800b14e:	d454      	bmi.n	800b1fa <__sflush_r+0xba>
 800b150:	684b      	ldr	r3, [r1, #4]
 800b152:	2b00      	cmp	r3, #0
 800b154:	dc02      	bgt.n	800b15c <__sflush_r+0x1c>
 800b156:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b158:	2b00      	cmp	r3, #0
 800b15a:	dd48      	ble.n	800b1ee <__sflush_r+0xae>
 800b15c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b15e:	2e00      	cmp	r6, #0
 800b160:	d045      	beq.n	800b1ee <__sflush_r+0xae>
 800b162:	2300      	movs	r3, #0
 800b164:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b168:	682f      	ldr	r7, [r5, #0]
 800b16a:	6a21      	ldr	r1, [r4, #32]
 800b16c:	602b      	str	r3, [r5, #0]
 800b16e:	d030      	beq.n	800b1d2 <__sflush_r+0x92>
 800b170:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b172:	89a3      	ldrh	r3, [r4, #12]
 800b174:	0759      	lsls	r1, r3, #29
 800b176:	d505      	bpl.n	800b184 <__sflush_r+0x44>
 800b178:	6863      	ldr	r3, [r4, #4]
 800b17a:	1ad2      	subs	r2, r2, r3
 800b17c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b17e:	b10b      	cbz	r3, 800b184 <__sflush_r+0x44>
 800b180:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b182:	1ad2      	subs	r2, r2, r3
 800b184:	2300      	movs	r3, #0
 800b186:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b188:	6a21      	ldr	r1, [r4, #32]
 800b18a:	4628      	mov	r0, r5
 800b18c:	47b0      	blx	r6
 800b18e:	1c43      	adds	r3, r0, #1
 800b190:	89a3      	ldrh	r3, [r4, #12]
 800b192:	d106      	bne.n	800b1a2 <__sflush_r+0x62>
 800b194:	6829      	ldr	r1, [r5, #0]
 800b196:	291d      	cmp	r1, #29
 800b198:	d82b      	bhi.n	800b1f2 <__sflush_r+0xb2>
 800b19a:	4a2a      	ldr	r2, [pc, #168]	@ (800b244 <__sflush_r+0x104>)
 800b19c:	40ca      	lsrs	r2, r1
 800b19e:	07d6      	lsls	r6, r2, #31
 800b1a0:	d527      	bpl.n	800b1f2 <__sflush_r+0xb2>
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	04d9      	lsls	r1, r3, #19
 800b1a6:	6062      	str	r2, [r4, #4]
 800b1a8:	6922      	ldr	r2, [r4, #16]
 800b1aa:	6022      	str	r2, [r4, #0]
 800b1ac:	d504      	bpl.n	800b1b8 <__sflush_r+0x78>
 800b1ae:	1c42      	adds	r2, r0, #1
 800b1b0:	d101      	bne.n	800b1b6 <__sflush_r+0x76>
 800b1b2:	682b      	ldr	r3, [r5, #0]
 800b1b4:	b903      	cbnz	r3, 800b1b8 <__sflush_r+0x78>
 800b1b6:	6560      	str	r0, [r4, #84]	@ 0x54
 800b1b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1ba:	602f      	str	r7, [r5, #0]
 800b1bc:	b1b9      	cbz	r1, 800b1ee <__sflush_r+0xae>
 800b1be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1c2:	4299      	cmp	r1, r3
 800b1c4:	d002      	beq.n	800b1cc <__sflush_r+0x8c>
 800b1c6:	4628      	mov	r0, r5
 800b1c8:	f7ff fbf0 	bl	800a9ac <_free_r>
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	6363      	str	r3, [r4, #52]	@ 0x34
 800b1d0:	e00d      	b.n	800b1ee <__sflush_r+0xae>
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	4628      	mov	r0, r5
 800b1d6:	47b0      	blx	r6
 800b1d8:	4602      	mov	r2, r0
 800b1da:	1c50      	adds	r0, r2, #1
 800b1dc:	d1c9      	bne.n	800b172 <__sflush_r+0x32>
 800b1de:	682b      	ldr	r3, [r5, #0]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d0c6      	beq.n	800b172 <__sflush_r+0x32>
 800b1e4:	2b1d      	cmp	r3, #29
 800b1e6:	d001      	beq.n	800b1ec <__sflush_r+0xac>
 800b1e8:	2b16      	cmp	r3, #22
 800b1ea:	d11d      	bne.n	800b228 <__sflush_r+0xe8>
 800b1ec:	602f      	str	r7, [r5, #0]
 800b1ee:	2000      	movs	r0, #0
 800b1f0:	e021      	b.n	800b236 <__sflush_r+0xf6>
 800b1f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1f6:	b21b      	sxth	r3, r3
 800b1f8:	e01a      	b.n	800b230 <__sflush_r+0xf0>
 800b1fa:	690f      	ldr	r7, [r1, #16]
 800b1fc:	2f00      	cmp	r7, #0
 800b1fe:	d0f6      	beq.n	800b1ee <__sflush_r+0xae>
 800b200:	0793      	lsls	r3, r2, #30
 800b202:	680e      	ldr	r6, [r1, #0]
 800b204:	600f      	str	r7, [r1, #0]
 800b206:	bf0c      	ite	eq
 800b208:	694b      	ldreq	r3, [r1, #20]
 800b20a:	2300      	movne	r3, #0
 800b20c:	eba6 0807 	sub.w	r8, r6, r7
 800b210:	608b      	str	r3, [r1, #8]
 800b212:	f1b8 0f00 	cmp.w	r8, #0
 800b216:	ddea      	ble.n	800b1ee <__sflush_r+0xae>
 800b218:	4643      	mov	r3, r8
 800b21a:	463a      	mov	r2, r7
 800b21c:	6a21      	ldr	r1, [r4, #32]
 800b21e:	4628      	mov	r0, r5
 800b220:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b222:	47b0      	blx	r6
 800b224:	2800      	cmp	r0, #0
 800b226:	dc08      	bgt.n	800b23a <__sflush_r+0xfa>
 800b228:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b22c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b230:	f04f 30ff 	mov.w	r0, #4294967295
 800b234:	81a3      	strh	r3, [r4, #12]
 800b236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b23a:	4407      	add	r7, r0
 800b23c:	eba8 0800 	sub.w	r8, r8, r0
 800b240:	e7e7      	b.n	800b212 <__sflush_r+0xd2>
 800b242:	bf00      	nop
 800b244:	20400001 	.word	0x20400001

0800b248 <_fflush_r>:
 800b248:	b538      	push	{r3, r4, r5, lr}
 800b24a:	690b      	ldr	r3, [r1, #16]
 800b24c:	4605      	mov	r5, r0
 800b24e:	460c      	mov	r4, r1
 800b250:	b913      	cbnz	r3, 800b258 <_fflush_r+0x10>
 800b252:	2500      	movs	r5, #0
 800b254:	4628      	mov	r0, r5
 800b256:	bd38      	pop	{r3, r4, r5, pc}
 800b258:	b118      	cbz	r0, 800b262 <_fflush_r+0x1a>
 800b25a:	6a03      	ldr	r3, [r0, #32]
 800b25c:	b90b      	cbnz	r3, 800b262 <_fflush_r+0x1a>
 800b25e:	f7ff fa9d 	bl	800a79c <__sinit>
 800b262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d0f3      	beq.n	800b252 <_fflush_r+0xa>
 800b26a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b26c:	07d0      	lsls	r0, r2, #31
 800b26e:	d404      	bmi.n	800b27a <_fflush_r+0x32>
 800b270:	0599      	lsls	r1, r3, #22
 800b272:	d402      	bmi.n	800b27a <_fflush_r+0x32>
 800b274:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b276:	f7ff fb96 	bl	800a9a6 <__retarget_lock_acquire_recursive>
 800b27a:	4628      	mov	r0, r5
 800b27c:	4621      	mov	r1, r4
 800b27e:	f7ff ff5f 	bl	800b140 <__sflush_r>
 800b282:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b284:	4605      	mov	r5, r0
 800b286:	07da      	lsls	r2, r3, #31
 800b288:	d4e4      	bmi.n	800b254 <_fflush_r+0xc>
 800b28a:	89a3      	ldrh	r3, [r4, #12]
 800b28c:	059b      	lsls	r3, r3, #22
 800b28e:	d4e1      	bmi.n	800b254 <_fflush_r+0xc>
 800b290:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b292:	f7ff fb89 	bl	800a9a8 <__retarget_lock_release_recursive>
 800b296:	e7dd      	b.n	800b254 <_fflush_r+0xc>

0800b298 <__swbuf_r>:
 800b298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b29a:	460e      	mov	r6, r1
 800b29c:	4614      	mov	r4, r2
 800b29e:	4605      	mov	r5, r0
 800b2a0:	b118      	cbz	r0, 800b2aa <__swbuf_r+0x12>
 800b2a2:	6a03      	ldr	r3, [r0, #32]
 800b2a4:	b90b      	cbnz	r3, 800b2aa <__swbuf_r+0x12>
 800b2a6:	f7ff fa79 	bl	800a79c <__sinit>
 800b2aa:	69a3      	ldr	r3, [r4, #24]
 800b2ac:	60a3      	str	r3, [r4, #8]
 800b2ae:	89a3      	ldrh	r3, [r4, #12]
 800b2b0:	071a      	lsls	r2, r3, #28
 800b2b2:	d501      	bpl.n	800b2b8 <__swbuf_r+0x20>
 800b2b4:	6923      	ldr	r3, [r4, #16]
 800b2b6:	b943      	cbnz	r3, 800b2ca <__swbuf_r+0x32>
 800b2b8:	4621      	mov	r1, r4
 800b2ba:	4628      	mov	r0, r5
 800b2bc:	f000 f82a 	bl	800b314 <__swsetup_r>
 800b2c0:	b118      	cbz	r0, 800b2ca <__swbuf_r+0x32>
 800b2c2:	f04f 37ff 	mov.w	r7, #4294967295
 800b2c6:	4638      	mov	r0, r7
 800b2c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2ca:	6823      	ldr	r3, [r4, #0]
 800b2cc:	b2f6      	uxtb	r6, r6
 800b2ce:	6922      	ldr	r2, [r4, #16]
 800b2d0:	4637      	mov	r7, r6
 800b2d2:	1a98      	subs	r0, r3, r2
 800b2d4:	6963      	ldr	r3, [r4, #20]
 800b2d6:	4283      	cmp	r3, r0
 800b2d8:	dc05      	bgt.n	800b2e6 <__swbuf_r+0x4e>
 800b2da:	4621      	mov	r1, r4
 800b2dc:	4628      	mov	r0, r5
 800b2de:	f7ff ffb3 	bl	800b248 <_fflush_r>
 800b2e2:	2800      	cmp	r0, #0
 800b2e4:	d1ed      	bne.n	800b2c2 <__swbuf_r+0x2a>
 800b2e6:	68a3      	ldr	r3, [r4, #8]
 800b2e8:	3b01      	subs	r3, #1
 800b2ea:	60a3      	str	r3, [r4, #8]
 800b2ec:	6823      	ldr	r3, [r4, #0]
 800b2ee:	1c5a      	adds	r2, r3, #1
 800b2f0:	6022      	str	r2, [r4, #0]
 800b2f2:	701e      	strb	r6, [r3, #0]
 800b2f4:	1c43      	adds	r3, r0, #1
 800b2f6:	6962      	ldr	r2, [r4, #20]
 800b2f8:	429a      	cmp	r2, r3
 800b2fa:	d004      	beq.n	800b306 <__swbuf_r+0x6e>
 800b2fc:	89a3      	ldrh	r3, [r4, #12]
 800b2fe:	07db      	lsls	r3, r3, #31
 800b300:	d5e1      	bpl.n	800b2c6 <__swbuf_r+0x2e>
 800b302:	2e0a      	cmp	r6, #10
 800b304:	d1df      	bne.n	800b2c6 <__swbuf_r+0x2e>
 800b306:	4621      	mov	r1, r4
 800b308:	4628      	mov	r0, r5
 800b30a:	f7ff ff9d 	bl	800b248 <_fflush_r>
 800b30e:	2800      	cmp	r0, #0
 800b310:	d0d9      	beq.n	800b2c6 <__swbuf_r+0x2e>
 800b312:	e7d6      	b.n	800b2c2 <__swbuf_r+0x2a>

0800b314 <__swsetup_r>:
 800b314:	b538      	push	{r3, r4, r5, lr}
 800b316:	4b29      	ldr	r3, [pc, #164]	@ (800b3bc <__swsetup_r+0xa8>)
 800b318:	4605      	mov	r5, r0
 800b31a:	460c      	mov	r4, r1
 800b31c:	6818      	ldr	r0, [r3, #0]
 800b31e:	b118      	cbz	r0, 800b328 <__swsetup_r+0x14>
 800b320:	6a03      	ldr	r3, [r0, #32]
 800b322:	b90b      	cbnz	r3, 800b328 <__swsetup_r+0x14>
 800b324:	f7ff fa3a 	bl	800a79c <__sinit>
 800b328:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b32c:	0719      	lsls	r1, r3, #28
 800b32e:	d422      	bmi.n	800b376 <__swsetup_r+0x62>
 800b330:	06da      	lsls	r2, r3, #27
 800b332:	d407      	bmi.n	800b344 <__swsetup_r+0x30>
 800b334:	2209      	movs	r2, #9
 800b336:	602a      	str	r2, [r5, #0]
 800b338:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b33c:	f04f 30ff 	mov.w	r0, #4294967295
 800b340:	81a3      	strh	r3, [r4, #12]
 800b342:	e033      	b.n	800b3ac <__swsetup_r+0x98>
 800b344:	0758      	lsls	r0, r3, #29
 800b346:	d512      	bpl.n	800b36e <__swsetup_r+0x5a>
 800b348:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b34a:	b141      	cbz	r1, 800b35e <__swsetup_r+0x4a>
 800b34c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b350:	4299      	cmp	r1, r3
 800b352:	d002      	beq.n	800b35a <__swsetup_r+0x46>
 800b354:	4628      	mov	r0, r5
 800b356:	f7ff fb29 	bl	800a9ac <_free_r>
 800b35a:	2300      	movs	r3, #0
 800b35c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b35e:	89a3      	ldrh	r3, [r4, #12]
 800b360:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b364:	81a3      	strh	r3, [r4, #12]
 800b366:	2300      	movs	r3, #0
 800b368:	6063      	str	r3, [r4, #4]
 800b36a:	6923      	ldr	r3, [r4, #16]
 800b36c:	6023      	str	r3, [r4, #0]
 800b36e:	89a3      	ldrh	r3, [r4, #12]
 800b370:	f043 0308 	orr.w	r3, r3, #8
 800b374:	81a3      	strh	r3, [r4, #12]
 800b376:	6923      	ldr	r3, [r4, #16]
 800b378:	b94b      	cbnz	r3, 800b38e <__swsetup_r+0x7a>
 800b37a:	89a3      	ldrh	r3, [r4, #12]
 800b37c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b384:	d003      	beq.n	800b38e <__swsetup_r+0x7a>
 800b386:	4621      	mov	r1, r4
 800b388:	4628      	mov	r0, r5
 800b38a:	f000 f85c 	bl	800b446 <__smakebuf_r>
 800b38e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b392:	f013 0201 	ands.w	r2, r3, #1
 800b396:	d00a      	beq.n	800b3ae <__swsetup_r+0x9a>
 800b398:	2200      	movs	r2, #0
 800b39a:	60a2      	str	r2, [r4, #8]
 800b39c:	6962      	ldr	r2, [r4, #20]
 800b39e:	4252      	negs	r2, r2
 800b3a0:	61a2      	str	r2, [r4, #24]
 800b3a2:	6922      	ldr	r2, [r4, #16]
 800b3a4:	b942      	cbnz	r2, 800b3b8 <__swsetup_r+0xa4>
 800b3a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b3aa:	d1c5      	bne.n	800b338 <__swsetup_r+0x24>
 800b3ac:	bd38      	pop	{r3, r4, r5, pc}
 800b3ae:	0799      	lsls	r1, r3, #30
 800b3b0:	bf58      	it	pl
 800b3b2:	6962      	ldrpl	r2, [r4, #20]
 800b3b4:	60a2      	str	r2, [r4, #8]
 800b3b6:	e7f4      	b.n	800b3a2 <__swsetup_r+0x8e>
 800b3b8:	2000      	movs	r0, #0
 800b3ba:	e7f7      	b.n	800b3ac <__swsetup_r+0x98>
 800b3bc:	20000418 	.word	0x20000418

0800b3c0 <_sbrk_r>:
 800b3c0:	b538      	push	{r3, r4, r5, lr}
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	4d05      	ldr	r5, [pc, #20]	@ (800b3dc <_sbrk_r+0x1c>)
 800b3c6:	4604      	mov	r4, r0
 800b3c8:	4608      	mov	r0, r1
 800b3ca:	602b      	str	r3, [r5, #0]
 800b3cc:	f7f5 fcaa 	bl	8000d24 <_sbrk>
 800b3d0:	1c43      	adds	r3, r0, #1
 800b3d2:	d102      	bne.n	800b3da <_sbrk_r+0x1a>
 800b3d4:	682b      	ldr	r3, [r5, #0]
 800b3d6:	b103      	cbz	r3, 800b3da <_sbrk_r+0x1a>
 800b3d8:	6023      	str	r3, [r4, #0]
 800b3da:	bd38      	pop	{r3, r4, r5, pc}
 800b3dc:	200007f0 	.word	0x200007f0

0800b3e0 <memchr>:
 800b3e0:	b2c9      	uxtb	r1, r1
 800b3e2:	4603      	mov	r3, r0
 800b3e4:	4402      	add	r2, r0
 800b3e6:	b510      	push	{r4, lr}
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	d101      	bne.n	800b3f2 <memchr+0x12>
 800b3ee:	2000      	movs	r0, #0
 800b3f0:	e003      	b.n	800b3fa <memchr+0x1a>
 800b3f2:	7804      	ldrb	r4, [r0, #0]
 800b3f4:	3301      	adds	r3, #1
 800b3f6:	428c      	cmp	r4, r1
 800b3f8:	d1f6      	bne.n	800b3e8 <memchr+0x8>
 800b3fa:	bd10      	pop	{r4, pc}

0800b3fc <__swhatbuf_r>:
 800b3fc:	b570      	push	{r4, r5, r6, lr}
 800b3fe:	460c      	mov	r4, r1
 800b400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b404:	b096      	sub	sp, #88	@ 0x58
 800b406:	4615      	mov	r5, r2
 800b408:	2900      	cmp	r1, #0
 800b40a:	461e      	mov	r6, r3
 800b40c:	da0c      	bge.n	800b428 <__swhatbuf_r+0x2c>
 800b40e:	89a3      	ldrh	r3, [r4, #12]
 800b410:	2100      	movs	r1, #0
 800b412:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b416:	bf14      	ite	ne
 800b418:	2340      	movne	r3, #64	@ 0x40
 800b41a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b41e:	2000      	movs	r0, #0
 800b420:	6031      	str	r1, [r6, #0]
 800b422:	602b      	str	r3, [r5, #0]
 800b424:	b016      	add	sp, #88	@ 0x58
 800b426:	bd70      	pop	{r4, r5, r6, pc}
 800b428:	466a      	mov	r2, sp
 800b42a:	f000 f849 	bl	800b4c0 <_fstat_r>
 800b42e:	2800      	cmp	r0, #0
 800b430:	dbed      	blt.n	800b40e <__swhatbuf_r+0x12>
 800b432:	9901      	ldr	r1, [sp, #4]
 800b434:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b438:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b43c:	4259      	negs	r1, r3
 800b43e:	4159      	adcs	r1, r3
 800b440:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b444:	e7eb      	b.n	800b41e <__swhatbuf_r+0x22>

0800b446 <__smakebuf_r>:
 800b446:	898b      	ldrh	r3, [r1, #12]
 800b448:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b44a:	079d      	lsls	r5, r3, #30
 800b44c:	4606      	mov	r6, r0
 800b44e:	460c      	mov	r4, r1
 800b450:	d507      	bpl.n	800b462 <__smakebuf_r+0x1c>
 800b452:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b456:	6023      	str	r3, [r4, #0]
 800b458:	6123      	str	r3, [r4, #16]
 800b45a:	2301      	movs	r3, #1
 800b45c:	6163      	str	r3, [r4, #20]
 800b45e:	b003      	add	sp, #12
 800b460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b462:	ab01      	add	r3, sp, #4
 800b464:	466a      	mov	r2, sp
 800b466:	f7ff ffc9 	bl	800b3fc <__swhatbuf_r>
 800b46a:	9f00      	ldr	r7, [sp, #0]
 800b46c:	4605      	mov	r5, r0
 800b46e:	4630      	mov	r0, r6
 800b470:	4639      	mov	r1, r7
 800b472:	f7ff fb07 	bl	800aa84 <_malloc_r>
 800b476:	b948      	cbnz	r0, 800b48c <__smakebuf_r+0x46>
 800b478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b47c:	059a      	lsls	r2, r3, #22
 800b47e:	d4ee      	bmi.n	800b45e <__smakebuf_r+0x18>
 800b480:	f023 0303 	bic.w	r3, r3, #3
 800b484:	f043 0302 	orr.w	r3, r3, #2
 800b488:	81a3      	strh	r3, [r4, #12]
 800b48a:	e7e2      	b.n	800b452 <__smakebuf_r+0xc>
 800b48c:	89a3      	ldrh	r3, [r4, #12]
 800b48e:	6020      	str	r0, [r4, #0]
 800b490:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b494:	81a3      	strh	r3, [r4, #12]
 800b496:	9b01      	ldr	r3, [sp, #4]
 800b498:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b49c:	b15b      	cbz	r3, 800b4b6 <__smakebuf_r+0x70>
 800b49e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b4a2:	4630      	mov	r0, r6
 800b4a4:	f000 f81e 	bl	800b4e4 <_isatty_r>
 800b4a8:	b128      	cbz	r0, 800b4b6 <__smakebuf_r+0x70>
 800b4aa:	89a3      	ldrh	r3, [r4, #12]
 800b4ac:	f023 0303 	bic.w	r3, r3, #3
 800b4b0:	f043 0301 	orr.w	r3, r3, #1
 800b4b4:	81a3      	strh	r3, [r4, #12]
 800b4b6:	89a3      	ldrh	r3, [r4, #12]
 800b4b8:	431d      	orrs	r5, r3
 800b4ba:	81a5      	strh	r5, [r4, #12]
 800b4bc:	e7cf      	b.n	800b45e <__smakebuf_r+0x18>
	...

0800b4c0 <_fstat_r>:
 800b4c0:	b538      	push	{r3, r4, r5, lr}
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	4d06      	ldr	r5, [pc, #24]	@ (800b4e0 <_fstat_r+0x20>)
 800b4c6:	4604      	mov	r4, r0
 800b4c8:	4608      	mov	r0, r1
 800b4ca:	4611      	mov	r1, r2
 800b4cc:	602b      	str	r3, [r5, #0]
 800b4ce:	f7f5 fc01 	bl	8000cd4 <_fstat>
 800b4d2:	1c43      	adds	r3, r0, #1
 800b4d4:	d102      	bne.n	800b4dc <_fstat_r+0x1c>
 800b4d6:	682b      	ldr	r3, [r5, #0]
 800b4d8:	b103      	cbz	r3, 800b4dc <_fstat_r+0x1c>
 800b4da:	6023      	str	r3, [r4, #0]
 800b4dc:	bd38      	pop	{r3, r4, r5, pc}
 800b4de:	bf00      	nop
 800b4e0:	200007f0 	.word	0x200007f0

0800b4e4 <_isatty_r>:
 800b4e4:	b538      	push	{r3, r4, r5, lr}
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	4d05      	ldr	r5, [pc, #20]	@ (800b500 <_isatty_r+0x1c>)
 800b4ea:	4604      	mov	r4, r0
 800b4ec:	4608      	mov	r0, r1
 800b4ee:	602b      	str	r3, [r5, #0]
 800b4f0:	f7f5 fc00 	bl	8000cf4 <_isatty>
 800b4f4:	1c43      	adds	r3, r0, #1
 800b4f6:	d102      	bne.n	800b4fe <_isatty_r+0x1a>
 800b4f8:	682b      	ldr	r3, [r5, #0]
 800b4fa:	b103      	cbz	r3, 800b4fe <_isatty_r+0x1a>
 800b4fc:	6023      	str	r3, [r4, #0]
 800b4fe:	bd38      	pop	{r3, r4, r5, pc}
 800b500:	200007f0 	.word	0x200007f0

0800b504 <powf>:
 800b504:	b508      	push	{r3, lr}
 800b506:	ed2d 8b04 	vpush	{d8-d9}
 800b50a:	eeb0 8a60 	vmov.f32	s16, s1
 800b50e:	eeb0 9a40 	vmov.f32	s18, s0
 800b512:	f000 f859 	bl	800b5c8 <__ieee754_powf>
 800b516:	eef0 8a40 	vmov.f32	s17, s0
 800b51a:	eeb4 8a48 	vcmp.f32	s16, s16
 800b51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b522:	d63e      	bvs.n	800b5a2 <powf+0x9e>
 800b524:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800b528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b52c:	d112      	bne.n	800b554 <powf+0x50>
 800b52e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b536:	d039      	beq.n	800b5ac <powf+0xa8>
 800b538:	eeb0 0a48 	vmov.f32	s0, s16
 800b53c:	f000 f839 	bl	800b5b2 <finitef>
 800b540:	b378      	cbz	r0, 800b5a2 <powf+0x9e>
 800b542:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b54a:	d52a      	bpl.n	800b5a2 <powf+0x9e>
 800b54c:	f7ff fa00 	bl	800a950 <__errno>
 800b550:	2322      	movs	r3, #34	@ 0x22
 800b552:	e014      	b.n	800b57e <powf+0x7a>
 800b554:	f000 f82d 	bl	800b5b2 <finitef>
 800b558:	b998      	cbnz	r0, 800b582 <powf+0x7e>
 800b55a:	eeb0 0a49 	vmov.f32	s0, s18
 800b55e:	f000 f828 	bl	800b5b2 <finitef>
 800b562:	b170      	cbz	r0, 800b582 <powf+0x7e>
 800b564:	eeb0 0a48 	vmov.f32	s0, s16
 800b568:	f000 f823 	bl	800b5b2 <finitef>
 800b56c:	b148      	cbz	r0, 800b582 <powf+0x7e>
 800b56e:	eef4 8a68 	vcmp.f32	s17, s17
 800b572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b576:	d7e9      	bvc.n	800b54c <powf+0x48>
 800b578:	f7ff f9ea 	bl	800a950 <__errno>
 800b57c:	2321      	movs	r3, #33	@ 0x21
 800b57e:	6003      	str	r3, [r0, #0]
 800b580:	e00f      	b.n	800b5a2 <powf+0x9e>
 800b582:	eef5 8a40 	vcmp.f32	s17, #0.0
 800b586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b58a:	d10a      	bne.n	800b5a2 <powf+0x9e>
 800b58c:	eeb0 0a49 	vmov.f32	s0, s18
 800b590:	f000 f80f 	bl	800b5b2 <finitef>
 800b594:	b128      	cbz	r0, 800b5a2 <powf+0x9e>
 800b596:	eeb0 0a48 	vmov.f32	s0, s16
 800b59a:	f000 f80a 	bl	800b5b2 <finitef>
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	d1d4      	bne.n	800b54c <powf+0x48>
 800b5a2:	eeb0 0a68 	vmov.f32	s0, s17
 800b5a6:	ecbd 8b04 	vpop	{d8-d9}
 800b5aa:	bd08      	pop	{r3, pc}
 800b5ac:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800b5b0:	e7f7      	b.n	800b5a2 <powf+0x9e>

0800b5b2 <finitef>:
 800b5b2:	ee10 3a10 	vmov	r3, s0
 800b5b6:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800b5ba:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800b5be:	bfac      	ite	ge
 800b5c0:	2000      	movge	r0, #0
 800b5c2:	2001      	movlt	r0, #1
 800b5c4:	4770      	bx	lr
	...

0800b5c8 <__ieee754_powf>:
 800b5c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5cc:	ee10 4a90 	vmov	r4, s1
 800b5d0:	ee10 6a10 	vmov	r6, s0
 800b5d4:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800b5d8:	ed2d 8b02 	vpush	{d8}
 800b5dc:	eeb0 8a40 	vmov.f32	s16, s0
 800b5e0:	eef0 8a60 	vmov.f32	s17, s1
 800b5e4:	d10c      	bne.n	800b600 <__ieee754_powf+0x38>
 800b5e6:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800b5ea:	0076      	lsls	r6, r6, #1
 800b5ec:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800b5f0:	f240 8275 	bls.w	800bade <__ieee754_powf+0x516>
 800b5f4:	ee38 0a28 	vadd.f32	s0, s16, s17
 800b5f8:	ecbd 8b02 	vpop	{d8}
 800b5fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b600:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800b604:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800b608:	d802      	bhi.n	800b610 <__ieee754_powf+0x48>
 800b60a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800b60e:	d908      	bls.n	800b622 <__ieee754_powf+0x5a>
 800b610:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800b614:	d1ee      	bne.n	800b5f4 <__ieee754_powf+0x2c>
 800b616:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800b61a:	0064      	lsls	r4, r4, #1
 800b61c:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800b620:	e7e6      	b.n	800b5f0 <__ieee754_powf+0x28>
 800b622:	2e00      	cmp	r6, #0
 800b624:	da1f      	bge.n	800b666 <__ieee754_powf+0x9e>
 800b626:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800b62a:	f080 8261 	bcs.w	800baf0 <__ieee754_powf+0x528>
 800b62e:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800b632:	d32e      	bcc.n	800b692 <__ieee754_powf+0xca>
 800b634:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800b638:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800b63c:	fa49 f503 	asr.w	r5, r9, r3
 800b640:	fa05 f303 	lsl.w	r3, r5, r3
 800b644:	454b      	cmp	r3, r9
 800b646:	d122      	bne.n	800b68e <__ieee754_powf+0xc6>
 800b648:	f005 0501 	and.w	r5, r5, #1
 800b64c:	f1c5 0502 	rsb	r5, r5, #2
 800b650:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800b654:	d11e      	bne.n	800b694 <__ieee754_powf+0xcc>
 800b656:	2c00      	cmp	r4, #0
 800b658:	f280 8247 	bge.w	800baea <__ieee754_powf+0x522>
 800b65c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b660:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800b664:	e7c8      	b.n	800b5f8 <__ieee754_powf+0x30>
 800b666:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800b66a:	d110      	bne.n	800b68e <__ieee754_powf+0xc6>
 800b66c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800b670:	f000 8235 	beq.w	800bade <__ieee754_powf+0x516>
 800b674:	d905      	bls.n	800b682 <__ieee754_powf+0xba>
 800b676:	2c00      	cmp	r4, #0
 800b678:	ed9f 0ac2 	vldr	s0, [pc, #776]	@ 800b984 <__ieee754_powf+0x3bc>
 800b67c:	fe28 0a80 	vselge.f32	s0, s17, s0
 800b680:	e7ba      	b.n	800b5f8 <__ieee754_powf+0x30>
 800b682:	2c00      	cmp	r4, #0
 800b684:	f280 822e 	bge.w	800bae4 <__ieee754_powf+0x51c>
 800b688:	eeb1 0a68 	vneg.f32	s0, s17
 800b68c:	e7b4      	b.n	800b5f8 <__ieee754_powf+0x30>
 800b68e:	2500      	movs	r5, #0
 800b690:	e7de      	b.n	800b650 <__ieee754_powf+0x88>
 800b692:	2500      	movs	r5, #0
 800b694:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800b698:	d102      	bne.n	800b6a0 <__ieee754_powf+0xd8>
 800b69a:	ee28 0a08 	vmul.f32	s0, s16, s16
 800b69e:	e7ab      	b.n	800b5f8 <__ieee754_powf+0x30>
 800b6a0:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800b6a4:	f040 8229 	bne.w	800bafa <__ieee754_powf+0x532>
 800b6a8:	2e00      	cmp	r6, #0
 800b6aa:	f2c0 8226 	blt.w	800bafa <__ieee754_powf+0x532>
 800b6ae:	eeb0 0a48 	vmov.f32	s0, s16
 800b6b2:	ecbd 8b02 	vpop	{d8}
 800b6b6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6ba:	f000 bae7 	b.w	800bc8c <__ieee754_sqrtf>
 800b6be:	2d01      	cmp	r5, #1
 800b6c0:	d19a      	bne.n	800b5f8 <__ieee754_powf+0x30>
 800b6c2:	eeb1 0a40 	vneg.f32	s0, s0
 800b6c6:	e797      	b.n	800b5f8 <__ieee754_powf+0x30>
 800b6c8:	0ff0      	lsrs	r0, r6, #31
 800b6ca:	3801      	subs	r0, #1
 800b6cc:	ea55 0300 	orrs.w	r3, r5, r0
 800b6d0:	d104      	bne.n	800b6dc <__ieee754_powf+0x114>
 800b6d2:	ee38 8a48 	vsub.f32	s16, s16, s16
 800b6d6:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800b6da:	e78d      	b.n	800b5f8 <__ieee754_powf+0x30>
 800b6dc:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800b6e0:	d96c      	bls.n	800b7bc <__ieee754_powf+0x1f4>
 800b6e2:	4ba9      	ldr	r3, [pc, #676]	@ (800b988 <__ieee754_powf+0x3c0>)
 800b6e4:	4598      	cmp	r8, r3
 800b6e6:	d808      	bhi.n	800b6fa <__ieee754_powf+0x132>
 800b6e8:	2c00      	cmp	r4, #0
 800b6ea:	da0b      	bge.n	800b704 <__ieee754_powf+0x13c>
 800b6ec:	2000      	movs	r0, #0
 800b6ee:	ecbd 8b02 	vpop	{d8}
 800b6f2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6f6:	f000 bac3 	b.w	800bc80 <__math_oflowf>
 800b6fa:	4ba4      	ldr	r3, [pc, #656]	@ (800b98c <__ieee754_powf+0x3c4>)
 800b6fc:	4598      	cmp	r8, r3
 800b6fe:	d908      	bls.n	800b712 <__ieee754_powf+0x14a>
 800b700:	2c00      	cmp	r4, #0
 800b702:	dcf3      	bgt.n	800b6ec <__ieee754_powf+0x124>
 800b704:	2000      	movs	r0, #0
 800b706:	ecbd 8b02 	vpop	{d8}
 800b70a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b70e:	f000 bab1 	b.w	800bc74 <__math_uflowf>
 800b712:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b716:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800b990 <__ieee754_powf+0x3c8>
 800b71a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b71e:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800b722:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b726:	eee0 6a67 	vfms.f32	s13, s0, s15
 800b72a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b72e:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800b732:	eddf 6a98 	vldr	s13, [pc, #608]	@ 800b994 <__ieee754_powf+0x3cc>
 800b736:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b73a:	eddf 7a97 	vldr	s15, [pc, #604]	@ 800b998 <__ieee754_powf+0x3d0>
 800b73e:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800b742:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 800b99c <__ieee754_powf+0x3d4>
 800b746:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b74a:	eeb0 7a67 	vmov.f32	s14, s15
 800b74e:	eea0 7a26 	vfma.f32	s14, s0, s13
 800b752:	ee17 3a10 	vmov	r3, s14
 800b756:	f36f 030b 	bfc	r3, #0, #12
 800b75a:	ee07 3a10 	vmov	s14, r3
 800b75e:	eeb0 6a47 	vmov.f32	s12, s14
 800b762:	eea0 6a66 	vfms.f32	s12, s0, s13
 800b766:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800b76a:	3d01      	subs	r5, #1
 800b76c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b770:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800b774:	f36f 040b 	bfc	r4, #0, #12
 800b778:	4305      	orrs	r5, r0
 800b77a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800b77e:	fe08 8a26 	vseleq.f32	s16, s16, s13
 800b782:	ee06 4a90 	vmov	s13, r4
 800b786:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800b78a:	ee67 7a26 	vmul.f32	s15, s14, s13
 800b78e:	eee6 0a07 	vfma.f32	s1, s12, s14
 800b792:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800b796:	ee17 1a10 	vmov	r1, s14
 800b79a:	2900      	cmp	r1, #0
 800b79c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b7a0:	f340 80dc 	ble.w	800b95c <__ieee754_powf+0x394>
 800b7a4:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800b7a8:	f240 80c9 	bls.w	800b93e <__ieee754_powf+0x376>
 800b7ac:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b7b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7b4:	bf4c      	ite	mi
 800b7b6:	2001      	movmi	r0, #1
 800b7b8:	2000      	movpl	r0, #0
 800b7ba:	e798      	b.n	800b6ee <__ieee754_powf+0x126>
 800b7bc:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800b7c0:	bf05      	ittet	eq
 800b7c2:	eddf 7a77 	vldreq	s15, [pc, #476]	@ 800b9a0 <__ieee754_powf+0x3d8>
 800b7c6:	f06f 0317 	mvneq.w	r3, #23
 800b7ca:	2300      	movne	r3, #0
 800b7cc:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800b7d0:	bf08      	it	eq
 800b7d2:	ee17 7a90 	vmoveq	r7, s15
 800b7d6:	15fa      	asrs	r2, r7, #23
 800b7d8:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800b7dc:	3a7f      	subs	r2, #127	@ 0x7f
 800b7de:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800b7e2:	441a      	add	r2, r3
 800b7e4:	4b6f      	ldr	r3, [pc, #444]	@ (800b9a4 <__ieee754_powf+0x3dc>)
 800b7e6:	429f      	cmp	r7, r3
 800b7e8:	dd06      	ble.n	800b7f8 <__ieee754_powf+0x230>
 800b7ea:	4b6f      	ldr	r3, [pc, #444]	@ (800b9a8 <__ieee754_powf+0x3e0>)
 800b7ec:	429f      	cmp	r7, r3
 800b7ee:	f340 80a4 	ble.w	800b93a <__ieee754_powf+0x372>
 800b7f2:	3201      	adds	r2, #1
 800b7f4:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800b7f8:	2600      	movs	r6, #0
 800b7fa:	4b6c      	ldr	r3, [pc, #432]	@ (800b9ac <__ieee754_powf+0x3e4>)
 800b7fc:	ee07 1a10 	vmov	s14, r1
 800b800:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b804:	1049      	asrs	r1, r1, #1
 800b806:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800b80a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800b80e:	edd3 5a00 	vldr	s11, [r3]
 800b812:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800b816:	4b66      	ldr	r3, [pc, #408]	@ (800b9b0 <__ieee754_powf+0x3e8>)
 800b818:	ee75 7a87 	vadd.f32	s15, s11, s14
 800b81c:	ee37 6a65 	vsub.f32	s12, s14, s11
 800b820:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800b824:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800b828:	ee07 1a90 	vmov	s15, r1
 800b82c:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800b830:	ee37 7a65 	vsub.f32	s14, s14, s11
 800b834:	eddf 5a5f 	vldr	s11, [pc, #380]	@ 800b9b4 <__ieee754_powf+0x3ec>
 800b838:	ee26 5a24 	vmul.f32	s10, s12, s9
 800b83c:	ee15 7a10 	vmov	r7, s10
 800b840:	401f      	ands	r7, r3
 800b842:	ee06 7a90 	vmov	s13, r7
 800b846:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800b84a:	ee65 7a05 	vmul.f32	s15, s10, s10
 800b84e:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800b852:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800b9b8 <__ieee754_powf+0x3f0>
 800b856:	eee7 5a87 	vfma.f32	s11, s15, s14
 800b85a:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800b9bc <__ieee754_powf+0x3f4>
 800b85e:	ee26 6a24 	vmul.f32	s12, s12, s9
 800b862:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800b866:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800b86a:	eddf 5a49 	vldr	s11, [pc, #292]	@ 800b990 <__ieee754_powf+0x3c8>
 800b86e:	eee7 5a27 	vfma.f32	s11, s14, s15
 800b872:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 800b9c0 <__ieee754_powf+0x3f8>
 800b876:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800b87a:	eddf 5a52 	vldr	s11, [pc, #328]	@ 800b9c4 <__ieee754_powf+0x3fc>
 800b87e:	eee7 5a27 	vfma.f32	s11, s14, s15
 800b882:	ee35 7a26 	vadd.f32	s14, s10, s13
 800b886:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800b88a:	ee27 7a06 	vmul.f32	s14, s14, s12
 800b88e:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800b892:	eef0 5a67 	vmov.f32	s11, s15
 800b896:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800b89a:	ee75 5a87 	vadd.f32	s11, s11, s14
 800b89e:	ee15 1a90 	vmov	r1, s11
 800b8a2:	4019      	ands	r1, r3
 800b8a4:	ee05 1a90 	vmov	s11, r1
 800b8a8:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800b8ac:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800b8b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b8b4:	ee67 7a85 	vmul.f32	s15, s15, s10
 800b8b8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b8bc:	eeb0 6a67 	vmov.f32	s12, s15
 800b8c0:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800b8c4:	ee16 1a10 	vmov	r1, s12
 800b8c8:	4019      	ands	r1, r3
 800b8ca:	ee06 1a10 	vmov	s12, r1
 800b8ce:	493e      	ldr	r1, [pc, #248]	@ (800b9c8 <__ieee754_powf+0x400>)
 800b8d0:	eeb0 7a46 	vmov.f32	s14, s12
 800b8d4:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800b8d8:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800b8dc:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800b9cc <__ieee754_powf+0x404>
 800b8e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b8e4:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800b9d0 <__ieee754_powf+0x408>
 800b8e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b8ec:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800b9d4 <__ieee754_powf+0x40c>
 800b8f0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b8f4:	ed91 7a00 	vldr	s14, [r1]
 800b8f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b8fc:	ee07 2a10 	vmov	s14, r2
 800b900:	4a35      	ldr	r2, [pc, #212]	@ (800b9d8 <__ieee754_powf+0x410>)
 800b902:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800b906:	eeb0 7a67 	vmov.f32	s14, s15
 800b90a:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800b90e:	ed92 5a00 	vldr	s10, [r2]
 800b912:	eea6 7a25 	vfma.f32	s14, s12, s11
 800b916:	ee37 7a05 	vadd.f32	s14, s14, s10
 800b91a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800b91e:	ee17 2a10 	vmov	r2, s14
 800b922:	401a      	ands	r2, r3
 800b924:	ee07 2a10 	vmov	s14, r2
 800b928:	ee77 6a66 	vsub.f32	s13, s14, s13
 800b92c:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800b930:	eee6 6a65 	vfms.f32	s13, s12, s11
 800b934:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b938:	e717      	b.n	800b76a <__ieee754_powf+0x1a2>
 800b93a:	2601      	movs	r6, #1
 800b93c:	e75d      	b.n	800b7fa <__ieee754_powf+0x232>
 800b93e:	d151      	bne.n	800b9e4 <__ieee754_powf+0x41c>
 800b940:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b9dc <__ieee754_powf+0x414>
 800b944:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b948:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800b94c:	eef4 6ac7 	vcmpe.f32	s13, s14
 800b950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b954:	f73f af2a 	bgt.w	800b7ac <__ieee754_powf+0x1e4>
 800b958:	2386      	movs	r3, #134	@ 0x86
 800b95a:	e047      	b.n	800b9ec <__ieee754_powf+0x424>
 800b95c:	4a20      	ldr	r2, [pc, #128]	@ (800b9e0 <__ieee754_powf+0x418>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	d907      	bls.n	800b972 <__ieee754_powf+0x3aa>
 800b962:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b96a:	bf4c      	ite	mi
 800b96c:	2001      	movmi	r0, #1
 800b96e:	2000      	movpl	r0, #0
 800b970:	e6c9      	b.n	800b706 <__ieee754_powf+0x13e>
 800b972:	d137      	bne.n	800b9e4 <__ieee754_powf+0x41c>
 800b974:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b978:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800b97c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b980:	dbea      	blt.n	800b958 <__ieee754_powf+0x390>
 800b982:	e7ee      	b.n	800b962 <__ieee754_powf+0x39a>
 800b984:	00000000 	.word	0x00000000
 800b988:	3f7ffff3 	.word	0x3f7ffff3
 800b98c:	3f800007 	.word	0x3f800007
 800b990:	3eaaaaab 	.word	0x3eaaaaab
 800b994:	3fb8aa00 	.word	0x3fb8aa00
 800b998:	3fb8aa3b 	.word	0x3fb8aa3b
 800b99c:	36eca570 	.word	0x36eca570
 800b9a0:	4b800000 	.word	0x4b800000
 800b9a4:	001cc471 	.word	0x001cc471
 800b9a8:	005db3d6 	.word	0x005db3d6
 800b9ac:	0800bd74 	.word	0x0800bd74
 800b9b0:	fffff000 	.word	0xfffff000
 800b9b4:	3e6c3255 	.word	0x3e6c3255
 800b9b8:	3e53f142 	.word	0x3e53f142
 800b9bc:	3e8ba305 	.word	0x3e8ba305
 800b9c0:	3edb6db7 	.word	0x3edb6db7
 800b9c4:	3f19999a 	.word	0x3f19999a
 800b9c8:	0800bd64 	.word	0x0800bd64
 800b9cc:	3f763800 	.word	0x3f763800
 800b9d0:	3f76384f 	.word	0x3f76384f
 800b9d4:	369dc3a0 	.word	0x369dc3a0
 800b9d8:	0800bd6c 	.word	0x0800bd6c
 800b9dc:	3338aa3c 	.word	0x3338aa3c
 800b9e0:	43160000 	.word	0x43160000
 800b9e4:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800b9e8:	d974      	bls.n	800bad4 <__ieee754_powf+0x50c>
 800b9ea:	15db      	asrs	r3, r3, #23
 800b9ec:	3b7e      	subs	r3, #126	@ 0x7e
 800b9ee:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800b9f2:	4a53      	ldr	r2, [pc, #332]	@ (800bb40 <__ieee754_powf+0x578>)
 800b9f4:	2900      	cmp	r1, #0
 800b9f6:	fa40 f003 	asr.w	r0, r0, r3
 800b9fa:	4408      	add	r0, r1
 800b9fc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ba00:	f1a3 037f 	sub.w	r3, r3, #127	@ 0x7f
 800ba04:	fa42 f203 	asr.w	r2, r2, r3
 800ba08:	f1c3 0317 	rsb	r3, r3, #23
 800ba0c:	ea02 0200 	and.w	r2, r2, r0
 800ba10:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800ba14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800ba18:	ee07 2a10 	vmov	s14, r2
 800ba1c:	fa40 f003 	asr.w	r0, r0, r3
 800ba20:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ba24:	bfb8      	it	lt
 800ba26:	4240      	neglt	r0, r0
 800ba28:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800ba2c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800bb44 <__ieee754_powf+0x57c>
 800ba30:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800bb48 <__ieee754_powf+0x580>
 800ba34:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ba38:	ee16 3a90 	vmov	r3, s13
 800ba3c:	f36f 030b 	bfc	r3, #0, #12
 800ba40:	ee06 3a90 	vmov	s13, r3
 800ba44:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ba48:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800ba4c:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800bb4c <__ieee754_powf+0x584>
 800ba50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ba54:	eee0 7a87 	vfma.f32	s15, s1, s14
 800ba58:	eeb0 7a67 	vmov.f32	s14, s15
 800ba5c:	eea6 7a86 	vfma.f32	s14, s13, s12
 800ba60:	eef0 5a47 	vmov.f32	s11, s14
 800ba64:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800ba68:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 800bb50 <__ieee754_powf+0x588>
 800ba6c:	ee67 6a07 	vmul.f32	s13, s14, s14
 800ba70:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800ba74:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800bb54 <__ieee754_powf+0x58c>
 800ba78:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800ba7c:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800bb58 <__ieee754_powf+0x590>
 800ba80:	eee7 7a27 	vfma.f32	s15, s14, s15
 800ba84:	eee6 5a26 	vfma.f32	s11, s12, s13
 800ba88:	ed9f 6a34 	vldr	s12, [pc, #208]	@ 800bb5c <__ieee754_powf+0x594>
 800ba8c:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800ba90:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800bb60 <__ieee754_powf+0x598>
 800ba94:	eee6 5a26 	vfma.f32	s11, s12, s13
 800ba98:	eeb0 6a47 	vmov.f32	s12, s14
 800ba9c:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800baa0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800baa4:	ee67 5a06 	vmul.f32	s11, s14, s12
 800baa8:	ee36 6a66 	vsub.f32	s12, s12, s13
 800baac:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800bab0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800bab4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bab8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800babc:	ee10 3a10 	vmov	r3, s0
 800bac0:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800bac4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bac8:	da06      	bge.n	800bad8 <__ieee754_powf+0x510>
 800baca:	f000 f855 	bl	800bb78 <scalbnf>
 800bace:	ee20 0a08 	vmul.f32	s0, s0, s16
 800bad2:	e591      	b.n	800b5f8 <__ieee754_powf+0x30>
 800bad4:	2000      	movs	r0, #0
 800bad6:	e7a7      	b.n	800ba28 <__ieee754_powf+0x460>
 800bad8:	ee00 3a10 	vmov	s0, r3
 800badc:	e7f7      	b.n	800bace <__ieee754_powf+0x506>
 800bade:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bae2:	e589      	b.n	800b5f8 <__ieee754_powf+0x30>
 800bae4:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800bb64 <__ieee754_powf+0x59c>
 800bae8:	e586      	b.n	800b5f8 <__ieee754_powf+0x30>
 800baea:	eeb0 0a48 	vmov.f32	s0, s16
 800baee:	e583      	b.n	800b5f8 <__ieee754_powf+0x30>
 800baf0:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800baf4:	f43f adba 	beq.w	800b66c <__ieee754_powf+0xa4>
 800baf8:	2502      	movs	r5, #2
 800bafa:	eeb0 0a48 	vmov.f32	s0, s16
 800bafe:	4647      	mov	r7, r8
 800bb00:	f000 f832 	bl	800bb68 <fabsf>
 800bb04:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800bb08:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800bb0c:	d003      	beq.n	800bb16 <__ieee754_powf+0x54e>
 800bb0e:	f1b8 0f00 	cmp.w	r8, #0
 800bb12:	f47f add9 	bne.w	800b6c8 <__ieee754_powf+0x100>
 800bb16:	2c00      	cmp	r4, #0
 800bb18:	bfbc      	itt	lt
 800bb1a:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800bb1e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800bb22:	2e00      	cmp	r6, #0
 800bb24:	f6bf ad68 	bge.w	800b5f8 <__ieee754_powf+0x30>
 800bb28:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800bb2c:	ea58 0805 	orrs.w	r8, r8, r5
 800bb30:	f47f adc5 	bne.w	800b6be <__ieee754_powf+0xf6>
 800bb34:	ee70 7a40 	vsub.f32	s15, s0, s0
 800bb38:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800bb3c:	e55c      	b.n	800b5f8 <__ieee754_powf+0x30>
 800bb3e:	bf00      	nop
 800bb40:	ff800000 	.word	0xff800000
 800bb44:	3f317218 	.word	0x3f317218
 800bb48:	3f317200 	.word	0x3f317200
 800bb4c:	35bfbe8c 	.word	0x35bfbe8c
 800bb50:	b5ddea0e 	.word	0xb5ddea0e
 800bb54:	3331bb4c 	.word	0x3331bb4c
 800bb58:	388ab355 	.word	0x388ab355
 800bb5c:	bb360b61 	.word	0xbb360b61
 800bb60:	3e2aaaab 	.word	0x3e2aaaab
 800bb64:	00000000 	.word	0x00000000

0800bb68 <fabsf>:
 800bb68:	ee10 3a10 	vmov	r3, s0
 800bb6c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bb70:	ee00 3a10 	vmov	s0, r3
 800bb74:	4770      	bx	lr
	...

0800bb78 <scalbnf>:
 800bb78:	ee10 3a10 	vmov	r3, s0
 800bb7c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800bb80:	d02a      	beq.n	800bbd8 <scalbnf+0x60>
 800bb82:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800bb86:	d302      	bcc.n	800bb8e <scalbnf+0x16>
 800bb88:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bb8c:	4770      	bx	lr
 800bb8e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800bb92:	d122      	bne.n	800bbda <scalbnf+0x62>
 800bb94:	4b23      	ldr	r3, [pc, #140]	@ (800bc24 <scalbnf+0xac>)
 800bb96:	eddf 7a24 	vldr	s15, [pc, #144]	@ 800bc28 <scalbnf+0xb0>
 800bb9a:	4298      	cmp	r0, r3
 800bb9c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800bba0:	db16      	blt.n	800bbd0 <scalbnf+0x58>
 800bba2:	ee10 3a10 	vmov	r3, s0
 800bba6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bbaa:	3a19      	subs	r2, #25
 800bbac:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800bbb0:	4288      	cmp	r0, r1
 800bbb2:	dd14      	ble.n	800bbde <scalbnf+0x66>
 800bbb4:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 800bc2c <scalbnf+0xb4>
 800bbb8:	ee10 3a10 	vmov	r3, s0
 800bbbc:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800bc30 <scalbnf+0xb8>
 800bbc0:	eeb0 7a67 	vmov.f32	s14, s15
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	fe67 7aa6 	vselge.f32	s15, s15, s13
 800bbca:	ee27 0a87 	vmul.f32	s0, s15, s14
 800bbce:	4770      	bx	lr
 800bbd0:	eddf 7a18 	vldr	s15, [pc, #96]	@ 800bc34 <scalbnf+0xbc>
 800bbd4:	ee27 0a80 	vmul.f32	s0, s15, s0
 800bbd8:	4770      	bx	lr
 800bbda:	0dd2      	lsrs	r2, r2, #23
 800bbdc:	e7e6      	b.n	800bbac <scalbnf+0x34>
 800bbde:	4410      	add	r0, r2
 800bbe0:	28fe      	cmp	r0, #254	@ 0xfe
 800bbe2:	dce7      	bgt.n	800bbb4 <scalbnf+0x3c>
 800bbe4:	2800      	cmp	r0, #0
 800bbe6:	dd06      	ble.n	800bbf6 <scalbnf+0x7e>
 800bbe8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bbec:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800bbf0:	ee00 3a10 	vmov	s0, r3
 800bbf4:	4770      	bx	lr
 800bbf6:	f110 0f16 	cmn.w	r0, #22
 800bbfa:	da09      	bge.n	800bc10 <scalbnf+0x98>
 800bbfc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800bc34 <scalbnf+0xbc>
 800bc00:	ee10 3a10 	vmov	r3, s0
 800bc04:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800bc38 <scalbnf+0xc0>
 800bc08:	eeb0 7a67 	vmov.f32	s14, s15
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	e7da      	b.n	800bbc6 <scalbnf+0x4e>
 800bc10:	3019      	adds	r0, #25
 800bc12:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bc16:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 800bc3c <scalbnf+0xc4>
 800bc1a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800bc1e:	ee07 3a90 	vmov	s15, r3
 800bc22:	e7d7      	b.n	800bbd4 <scalbnf+0x5c>
 800bc24:	ffff3cb0 	.word	0xffff3cb0
 800bc28:	4c000000 	.word	0x4c000000
 800bc2c:	7149f2ca 	.word	0x7149f2ca
 800bc30:	f149f2ca 	.word	0xf149f2ca
 800bc34:	0da24260 	.word	0x0da24260
 800bc38:	8da24260 	.word	0x8da24260
 800bc3c:	33000000 	.word	0x33000000

0800bc40 <with_errnof>:
 800bc40:	b510      	push	{r4, lr}
 800bc42:	ed2d 8b02 	vpush	{d8}
 800bc46:	eeb0 8a40 	vmov.f32	s16, s0
 800bc4a:	4604      	mov	r4, r0
 800bc4c:	f7fe fe80 	bl	800a950 <__errno>
 800bc50:	6004      	str	r4, [r0, #0]
 800bc52:	eeb0 0a48 	vmov.f32	s0, s16
 800bc56:	ecbd 8b02 	vpop	{d8}
 800bc5a:	bd10      	pop	{r4, pc}

0800bc5c <xflowf>:
 800bc5c:	b130      	cbz	r0, 800bc6c <xflowf+0x10>
 800bc5e:	eef1 7a40 	vneg.f32	s15, s0
 800bc62:	ee27 0a80 	vmul.f32	s0, s15, s0
 800bc66:	2022      	movs	r0, #34	@ 0x22
 800bc68:	f7ff bfea 	b.w	800bc40 <with_errnof>
 800bc6c:	eef0 7a40 	vmov.f32	s15, s0
 800bc70:	e7f7      	b.n	800bc62 <xflowf+0x6>
	...

0800bc74 <__math_uflowf>:
 800bc74:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bc7c <__math_uflowf+0x8>
 800bc78:	f7ff bff0 	b.w	800bc5c <xflowf>
 800bc7c:	10000000 	.word	0x10000000

0800bc80 <__math_oflowf>:
 800bc80:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bc88 <__math_oflowf+0x8>
 800bc84:	f7ff bfea 	b.w	800bc5c <xflowf>
 800bc88:	70000000 	.word	0x70000000

0800bc8c <__ieee754_sqrtf>:
 800bc8c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bc90:	4770      	bx	lr
	...

0800bc94 <_init>:
 800bc94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc96:	bf00      	nop
 800bc98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc9a:	bc08      	pop	{r3}
 800bc9c:	469e      	mov	lr, r3
 800bc9e:	4770      	bx	lr

0800bca0 <_fini>:
 800bca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bca2:	bf00      	nop
 800bca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bca6:	bc08      	pop	{r3}
 800bca8:	469e      	mov	lr, r3
 800bcaa:	4770      	bx	lr
