
\documentclass{article}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\usepackage{amssymb}

%TCIDATA{OutputFilter=LATEX.DLL}
%TCIDATA{Version=5.50.0.2890}
%TCIDATA{<META NAME="SaveForMode" CONTENT="1">}
%TCIDATA{BibliographyScheme=Manual}
%TCIDATA{Created=Tuesday, January 27, 2009 00:28:07}
%TCIDATA{LastRevised=Tuesday, January 27, 2009 05:14:16}
%TCIDATA{<META NAME="GraphicsSave" CONTENT="32">}
%TCIDATA{<META NAME="DocumentShell" CONTENT="Standard LaTeX\Blank - Standard LaTeX Article">}
%TCIDATA{CSTFile=40 LaTeX article.cst}

\newtheorem{theorem}{Theorem}
\newtheorem{acknowledgement}[theorem]{Acknowledgement}
\newtheorem{algorithm}[theorem]{Algorithm}
\newtheorem{axiom}[theorem]{Axiom}
\newtheorem{case}[theorem]{Case}
\newtheorem{claim}[theorem]{Claim}
\newtheorem{conclusion}[theorem]{Conclusion}
\newtheorem{condition}[theorem]{Condition}
\newtheorem{conjecture}[theorem]{Conjecture}
\newtheorem{corollary}[theorem]{Corollary}
\newtheorem{criterion}[theorem]{Criterion}
\newtheorem{definition}[theorem]{Definition}
\newtheorem{example}[theorem]{Example}
\newtheorem{exercise}[theorem]{Exercise}
\newtheorem{lemma}[theorem]{Lemma}
\newtheorem{notation}[theorem]{Notation}
\newtheorem{problem}[theorem]{Problem}
\newtheorem{proposition}[theorem]{Proposition}
\newtheorem{remark}[theorem]{Remark}
\newtheorem{solution}[theorem]{Solution}
\newtheorem{summary}[theorem]{Summary}
\newenvironment{proof}[1][Proof]{\noindent\textbf{#1.} }{\ \rule{0.5em}{0.5em}}
\input{tcilatex}
\begin{document}


\textbf{ldi - Load Immediate (signed)}

Description:

Load an 8 bit immediate to the register at bit 7 to 0

Immediate is 8 bits long and interpreted as signed

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Imm & LDI \ Rd, Imm &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
0 & 0 & 0 & i & i & i & i & i & i & i & i & d & d & d & d & d \\ \hline
\end{tabular}

\bigskip

jmpl - Jump and Link

Description:

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
PC $\longleftarrow $ Addr & JMPL \ \ Addr &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{x}
& \multicolumn{1}{|l|}{x} & \multicolumn{1}{|l|}{x} & \multicolumn{1}{|l|}{x}
& \multicolumn{1}{|l|}{x} \\ \hline
\end{tabular}

\bigskip

brez - Branch if Equal Zero

Description:

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
&  &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} \\ \hline
\end{tabular}

\bigskip

brnez - Branch if Not Equal Zero

Description:

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
&  &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} \\ \hline
\end{tabular}

\bigskip

brezi - Branch if Equal Zero with Immediate

Description:

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
&  &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} \\ \hline
\end{tabular}

\bigskip

brnezi - Branch if Not Equal Zero with Immediate

Description:

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
&  &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} \\ \hline
\end{tabular}

\bigskip

\textbf{addi - Add Immediate}

Description:

Add an immediate to Rd and write the result back to Rd.

Immediate is 7 bit long and interpreted as signed.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd + Imm & ADDI \ \ Rd, Imm &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{muli - Multiply Immediate}

Description:

Multiply an immediate with Rd and write the result back to Rd

Immediate is 7 bit long and interpreted as signed.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd x Imm & MULI \ \ Rd, Imm &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{add - Add without carry}

Description:

Add two registers and write the result back to Rd

Carrybit is set, if an overflow occurrd

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd + Rs & ADD \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{addc - Add with Carry}

Description:

Add two registers and the Carrybit and write the result back to Rd

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd + Rs + C & ADDC \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{sub - Sub without carry}

Description:

Subtract two registers.and write the result back to Rd.

Carrybit is set, if an Underrun occurrd.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd - Rs & SUB \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{subc - Sub with Carry}

Description:

Subtract tow regsiters and the carrybit and write the result back to Rd.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd - Rs - C & SUB \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{mul - Multiply low word signed}

Description:

Multiply two registers and write the result back to Rd.

Registervalues are signed interpreted.

Result contains the low-word of the multiplication

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd x Rs & MUL \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{mulu - Multiply low word Unsigned}

Description:

Multiply two registers and write the result back to Rd.

Registervalues are unsigned interpreted.

Result contains the low-word of the multiplication

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd x Rs & MULU \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{mulh - Multiply High word signed}

Description:

Multiply two registers and write the result back to Rd.

Registervalues are signed interpreted.

Result contains the high-word of the multiplication.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd x Rs & MULH \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{mulhu - Multiply High word Unsigned}

Description:

Multiply two registers and write the result back to Rd.

Registervalues are unsigned interpreted.

Result contains the high-word of the multiplication

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd x Rs & MULHU \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{or - Logical Or}

Description:

Bitwise or combination of the two registers.

Result write back to Rd

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd $\vee $ Rs & OR \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{and - Logical And}

Description:

Bitwise and combination of the two registers.

Result write back to Rd.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd $\wedge $ Rs & AND\ \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{xor - Logical xor}

Description:

Bitwise xor combination of the two registers.

Result write back to Rd.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd $\oplus $ Rs & XOR \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{not - Invert }

Description:

Invert the bits of register Rd, and write the result back to Rd.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ not Rd & NOT \ \ Rd &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{neg - Negate}

Description:

Calculate the 2'es complement of Rd and write the result back to Rd.

Max value 0xFFFF left unchanged.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow \pm $ Rd & NEG \ \ Rd &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{asr - Aritmethic Shift Right}

Description:

Hold MSB and shift all bits in Rd one bit to the right

LSB is shifted out.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd(b15,b15,...,b1) $\leftarrow $ (b15,...,b0) & ASR \ \ Rd &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{lsl - Logical Shift Left}

Description:

Shift all bits in Rd to the left

MSB is shifted out, LSB is cleared.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd(b14,...,b0,0) $\leftarrow $ (b15,...,b0) & LSL\ \ \ Rd &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{lsr - Logical Shift Right}

Description:

Shift all bits in Rd to the right

MSB\ is cleared, LSB is shifted out.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd(0,b15,...,b1) $\leftarrow $ (b15,...,b0) & LSR \ \ Rd &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{lsli - Logical Shift Left Immediate}

Description:

Shift all bits about the given value to the left.

MSB is shifted out, LSB is cleared.

Immediate is 4 bits long and interpreted as unsigned.

Immediate can be in range 0 \TEXTsymbol{<}= imm \TEXTsymbol{<}16.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $(Rd \guillemotleft\ 0, um i stellen) & LSLI \ \ Rd, Imm &  & 
\\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{x} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{lsri - Logical Shift Right Immediate}

Description:

Shift all bits about the given value to the right.

MSB is cleared, LSB is shifted out.

Immediate 4 bits long and interpreted as unsigned.

Immediate value can be in range 0 \TEXTsymbol{<}= imm \TEXTsymbol{<}16.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ (0,um i stellen \guillemotright\ Rd) & LSRI \ \ Rd, Imm & 
&  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{x} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{scb - Set Clear Bit}

Description:

Immediate is 5 bits long and interpreted as unsigned.

Bit3 to bit0 of immediate gives the position which bit in Rd should be set
or cleared.

If bit4 in Imm is 1, bit in Rd is set.

If bit4 in Imm is 0, bit in Rd is cleared.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd(bx) $\leftarrow $ 1/0 &  & SCB \ \ Rd, Imm &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{pos} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{
i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & 
\multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{roti - Rotate right left Immediate}

Description:

Immediate is 5 bits long and interpreted as unsigned.

Bit3 to bit0 of immediate gives to length to rotate the bits in Rd.

If bit4 in Imm is 1 rotation direction is right.

if bit4 in Imm is 0 rotation direction is left

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
\begin{tabular}{l}
Rd(b14,...,b0,b15) $\leftarrow $ Rd(b15,...,b0) if dir =\ 0 \\ 
Rd(b0,b15,...,b1) $\leftarrow $ Rd(b15,...,b0) if dir =\ 1%
\end{tabular}
& ROTI \ \ Rd, Imm &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{dir} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{
i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & 
\multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{cmplt - Compare Less Than}

Description:

Test if Rd \TEXTsymbol{<} Rs

If true write 1 to Rd otherwise 0.

Both registers are signed interpreted.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd \guilsinglleft\ Rs $\leftarrow $ (1/0) & CMPLT \ \ Rd, RS
&  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{cmpltu - Compare Less Than Unsigned}

Description:

Test if Rd \TEXTsymbol{<} Rs

If true write 1 to Rd otherwise 0.

Both registers are unsigned interpreted.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd \guilsinglleft\ Rs $\leftarrow $ (1/0) & CMPLTU \ \ Rd,
Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{cmplte - Compare Less Than Equal}

Description:

Test if Rd \TEXTsymbol{<}= Rs

If true write 1 to Rd otherwise 0.

Both registers are signed interpreted.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd $\leqq $ Rs $\leftarrow $ (1/0) & CMPLTE \ \ Rd, Rs &  & 
\\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{cmplteu - Compare Less Than Equal Unsigned}

Description:

Test if Rd \TEXTsymbol{<}= Rs

If true write 1 to Rd otherwise 0.

Both registers are unsigned interpreted.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd $\leqq $ Rs $\leftarrow $ (1/0) & CMPLTEU \ \ Rd, Rs & 
&  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{cmpe - Compare Equal}

Description:

Test if Rd =\ Rs

If true write 1 to Rd, otherwise 0.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd $=$ Rs $\leftarrow $ (1/0) & CMP \ \ Rd, Rs &  &  \\ 
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{cmpei - Compare Equal Immediate}

Description:

Test if Rd =\ Imm

If true Write 1 to Rd, otherwise 0.

Register and immediate are signed interpreted

Immediate is 5 bits long

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rd =\ Imm $\leftarrow $ (1/0) & CMPEI \ \ Rd, Imm &  &  \\ 
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i}
& \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{i} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

\textbf{mov - Copy Registercontent}

Description:

Copy the content of Rs to Rd.

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Rs & MOV \ \ Rd, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

ld - Load

Description:

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Addr & LD \ \ Rd, Addr &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

ldb - Load Byte

Description:

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Rd $\leftarrow $ Addr (byte) & LDB \ \ Rd, Adrr &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d} & \multicolumn{1}{|l|}{d}
& \multicolumn{1}{|l|}{d} \\ \hline
\end{tabular}

\bigskip

st - Store

Description:

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Addr $\leftarrow $ Rs & ST \ \ Addr, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{0}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} \\ \hline
\end{tabular}

\bigskip

stb - Store Byte

Description:

\begin{tabular}{|l|l|l|l|}
\hline
Operation & Syntax & Operands & Program Counter \\ \hline
Addr $\leftarrow $ Rs (byte) & STB \ \ Addr, Rs &  &  \\ \hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline
\multicolumn{6}{|l|}{Opcode} & \multicolumn{5}{|l|}{} & \multicolumn{5}{|l|}{
} \\ \hline
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline
\multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1} & \multicolumn{1}{|l|}{1}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a}
& \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{a} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s} & \multicolumn{1}{|l|}{s}
& \multicolumn{1}{|l|}{s} \\ \hline
\end{tabular}

\bigskip

\end{document}
