// Seed: 633078794
module module_0;
  wire  id_1;
  logic id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd95,
    parameter id_2 = 32'd72,
    parameter id_4 = 32'd32,
    parameter id_5 = 32'd31
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input logic [7:0] id_9;
  output wire id_8;
  output wire id_7;
  output reg id_6;
  inout wire _id_5;
  input wire _id_4;
  output wire id_3;
  input wire _id_2;
  inout wire _id_1;
  always @* begin : LABEL_0
    if (1) forever @(posedge -1);
    else begin : LABEL_1
      $clog2(90);
      ;
      id_6 = 1;
    end
  end
  wire [id_4 : -1 'b0 +  id_5] id_10;
  id_11 :
  assert property (@(posedge 1 * {id_4 == id_5 - id_9[id_4(id_2, id_1)], 1} - 1) id_5)
  else $signed(13);
  ;
  parameter id_12 = 1 - 1 == ~1;
  wire id_13;
  wire id_14;
  wire [-1 'b0 : -1] id_15;
  wire id_16;
  module_0 modCall_1 ();
endmodule
