<stg><name>md</name>


<trans_list>

<trans id="325" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="11" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="16" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %indvars_iv62 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv62"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
entry:1 %b0_z = alloca i32 1

]]></Node>
<StgValue><ssdm name="b0_z"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="32">
<![CDATA[
entry:2 %indvars_iv66 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv66"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
entry:3 %b0_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="b0_y"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten87 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten87"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
entry:5 %indvars_iv71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv71"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32">
<![CDATA[
entry:6 %b0_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="b0_x"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32">
<![CDATA[
entry:7 %indvar_flatten178 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten178"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
entry:8 %sum_x_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_x_2_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
entry:9 %sum_y_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_y_2_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
entry:10 %sum_z_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_z_2_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:11 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n_points

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %force_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="192">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %force_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %position, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="192">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %position

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:18 %store_ln14 = store i7 0, i7 %indvar_flatten178

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:19 %store_ln14 = store i3 0, i3 %b0_x

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:20 %store_ln14 = store i3 7, i3 %indvars_iv71

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:21 %store_ln14 = store i6 0, i6 %indvar_flatten87

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:22 %store_ln14 = store i3 0, i3 %b0_y

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:23 %store_ln14 = store i3 7, i3 %indvars_iv66

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:24 %store_ln14 = store i3 0, i3 %b0_z

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:25 %store_ln14 = store i3 7, i3 %indvars_iv62

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:26 %br_ln14 = br void %loop_grid1_x

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
loop_grid1_x:0 %indvars_iv66_load = load i3 %indvars_iv66

]]></Node>
<StgValue><ssdm name="indvars_iv66_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
loop_grid1_x:1 %b0_y_1 = load i3 %b0_y

]]></Node>
<StgValue><ssdm name="b0_y_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
loop_grid1_x:2 %indvars_iv71_load = load i3 %indvars_iv71

]]></Node>
<StgValue><ssdm name="indvars_iv71_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
loop_grid1_x:3 %b0_x_1 = load i3 %b0_x

]]></Node>
<StgValue><ssdm name="b0_x_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
loop_grid1_x:4 %indvar_flatten178_load = load i7 %indvar_flatten178

]]></Node>
<StgValue><ssdm name="indvar_flatten178_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="3">
<![CDATA[
loop_grid1_x:5 %trunc_ln14 = trunc i3 %indvars_iv71_load

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_grid1_x:6 %empty = icmp_sgt  i3 %indvars_iv71_load, i3 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
loop_grid1_x:7 %smax73 = select i1 %empty, i2 %trunc_ln14, i2 0

]]></Node>
<StgValue><ssdm name="smax73"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="2">
<![CDATA[
loop_grid1_x:8 %smax73_cast31 = zext i2 %smax73

]]></Node>
<StgValue><ssdm name="smax73_cast31"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="2">
<![CDATA[
loop_grid1_x:9 %smax73_cast30 = zext i2 %smax73

]]></Node>
<StgValue><ssdm name="smax73_cast30"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="3">
<![CDATA[
loop_grid1_x:10 %empty_12 = trunc i3 %b0_x_1

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="2">
<![CDATA[
loop_grid1_x:11 %b0_x_cast_cast = zext i2 %empty_12

]]></Node>
<StgValue><ssdm name="b0_x_cast_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_grid1_x:12 %empty_13 = add i3 %b0_x_1, i3 2

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_grid1_x:13 %cmp18 = icmp_ugt  i3 %empty_13, i3 4

]]></Node>
<StgValue><ssdm name="cmp18"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_grid1_x:14 %empty_14 = add i3 %b0_x_cast_cast, i3 2

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_grid1_x:15 %cond24 = select i1 %cmp18, i3 4, i3 %empty_14

]]></Node>
<StgValue><ssdm name="cond24"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_grid1_x:16 %empty_15 = icmp_ugt  i3 %smax73_cast30, i3 %cond24

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_grid1_x:17 %smax28 = select i1 %empty_15, i3 %smax73_cast30, i3 %cond24

]]></Node>
<StgValue><ssdm name="smax28"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="3">
<![CDATA[
loop_grid1_x:18 %zext_ln16 = zext i3 %smax28

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_grid1_x:19 %sub_ln16 = sub i4 %zext_ln16, i4 %smax73_cast31

]]></Node>
<StgValue><ssdm name="sub_ln16"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="3">
<![CDATA[
loop_grid1_x:20 %trunc_ln16 = trunc i3 %indvars_iv66_load

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_grid1_x:21 %empty_16 = icmp_sgt  i3 %indvars_iv66_load, i3 0

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
loop_grid1_x:22 %smax68 = select i1 %empty_16, i2 %trunc_ln16, i2 0

]]></Node>
<StgValue><ssdm name="smax68"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="2">
<![CDATA[
loop_grid1_x:23 %smax68_cast33 = zext i2 %smax68

]]></Node>
<StgValue><ssdm name="smax68_cast33"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="2">
<![CDATA[
loop_grid1_x:24 %smax68_cast32 = zext i2 %smax68

]]></Node>
<StgValue><ssdm name="smax68_cast32"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="3">
<![CDATA[
loop_grid1_x:25 %empty_17 = trunc i3 %b0_y_1

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="2">
<![CDATA[
loop_grid1_x:26 %b0_y_cast_cast = zext i2 %empty_17

]]></Node>
<StgValue><ssdm name="b0_y_cast_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_grid1_x:27 %empty_18 = add i3 %b0_y_1, i3 2

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_grid1_x:28 %cmp41 = icmp_ugt  i3 %empty_18, i3 4

]]></Node>
<StgValue><ssdm name="cmp41"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_grid1_x:29 %empty_19 = add i3 %b0_y_cast_cast, i3 2

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_grid1_x:30 %cond47 = select i1 %cmp41, i3 4, i3 %empty_19

]]></Node>
<StgValue><ssdm name="cond47"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_grid1_x:31 %empty_20 = icmp_ugt  i3 %smax68_cast32, i3 %cond47

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_grid1_x:32 %smax8 = select i1 %empty_20, i3 %smax68_cast32, i3 %cond47

]]></Node>
<StgValue><ssdm name="smax8"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="3">
<![CDATA[
loop_grid1_x:33 %zext_ln18 = zext i3 %smax8

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_grid1_x:34 %sub_ln18 = sub i4 %zext_ln18, i4 %smax68_cast33

]]></Node>
<StgValue><ssdm name="sub_ln18"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop_grid1_x:35 %icmp_ln14 = icmp_eq  i7 %indvar_flatten178_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop_grid1_x:36 %add_ln14_2 = add i7 %indvar_flatten178_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_grid1_x:37 %br_ln14 = br i1 %icmp_ln14, void %for.inc245, void %for.end248

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc245:2 %indvar_flatten87_load_1 = load i6 %indvar_flatten87

]]></Node>
<StgValue><ssdm name="indvar_flatten87_load_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc245:7 %icmp_ln16 = icmp_eq  i6 %indvar_flatten87_load_1, i6 16

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0">
<![CDATA[
for.end248:0 %ret_ln63 = ret

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc245:1 %b0_z_load = load i3 %b0_z

]]></Node>
<StgValue><ssdm name="b0_z_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:3 %add_ln14 = add i3 %b0_x_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:4 %add_ln14_1 = add i3 %indvars_iv71_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:8 %select_ln14 = select i1 %icmp_ln16, i3 0, i3 %b0_y_1

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:9 %select_ln14_1 = select i1 %icmp_ln16, i3 7, i3 %indvars_iv66_load

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:10 %select_ln14_2 = select i1 %icmp_ln16, i3 %add_ln14, i3 %b0_x_1

]]></Node>
<StgValue><ssdm name="select_ln14_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc245:11 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln14_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="5">
<![CDATA[
for.inc245:12 %zext_ln14_1 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="3">
<![CDATA[
for.inc245:13 %trunc_ln14_1 = trunc i3 %add_ln14_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:14 %p_mid1110 = icmp_sgt  i3 %add_ln14_1, i3 0

]]></Node>
<StgValue><ssdm name="p_mid1110"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc245:15 %smax73_mid1 = select i1 %p_mid1110, i2 %trunc_ln14_1, i2 0

]]></Node>
<StgValue><ssdm name="smax73_mid1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="2">
<![CDATA[
for.inc245:16 %zext_ln14_2 = zext i2 %smax73_mid1

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="2">
<![CDATA[
for.inc245:17 %zext_ln14_3 = zext i2 %smax73_mid1

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc245:18 %select_ln14_3 = select i1 %icmp_ln16, i2 %smax73_mid1, i2 %smax73

]]></Node>
<StgValue><ssdm name="select_ln14_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="3">
<![CDATA[
for.inc245:20 %empty_21 = trunc i3 %add_ln14

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="2">
<![CDATA[
for.inc245:21 %b0_x_cast_cast_mid1 = zext i2 %empty_21

]]></Node>
<StgValue><ssdm name="b0_x_cast_cast_mid1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:22 %p_mid1112 = add i3 %b0_x_1, i3 3

]]></Node>
<StgValue><ssdm name="p_mid1112"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:23 %cmp18_mid1 = icmp_ugt  i3 %p_mid1112, i3 4

]]></Node>
<StgValue><ssdm name="cmp18_mid1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:24 %p_mid1114 = add i3 %b0_x_cast_cast_mid1, i3 2

]]></Node>
<StgValue><ssdm name="p_mid1114"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:25 %cond24_mid1 = select i1 %cmp18_mid1, i3 4, i3 %p_mid1114

]]></Node>
<StgValue><ssdm name="cond24_mid1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:26 %p_mid1128 = icmp_ugt  i3 %zext_ln14_3, i3 %cond24_mid1

]]></Node>
<StgValue><ssdm name="p_mid1128"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:27 %smax28_mid1 = select i1 %p_mid1128, i3 %zext_ln14_3, i3 %cond24_mid1

]]></Node>
<StgValue><ssdm name="smax28_mid1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="3">
<![CDATA[
for.inc245:28 %zext_ln16_1 = zext i3 %smax28_mid1

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc245:29 %sub_ln16_1 = sub i4 %zext_ln16_1, i4 %zext_ln14_2

]]></Node>
<StgValue><ssdm name="sub_ln16_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc245:30 %select_ln14_4 = select i1 %icmp_ln16, i4 %sub_ln16_1, i4 %sub_ln16

]]></Node>
<StgValue><ssdm name="select_ln14_4"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc245:31 %select_ln14_5 = select i1 %icmp_ln16, i2 0, i2 %smax68

]]></Node>
<StgValue><ssdm name="select_ln14_5"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc245:32 %select_ln14_6 = select i1 %icmp_ln16, i4 2, i4 %sub_ln18

]]></Node>
<StgValue><ssdm name="select_ln14_6"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc245:33 %xor_ln14 = xor i1 %icmp_ln16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:34 %icmp_ln18 = icmp_eq  i3 %b0_z_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc245:35 %and_ln14 = and i1 %icmp_ln18, i1 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:36 %select_ln14_7 = select i1 %icmp_ln16, i3 %add_ln14_1, i3 %indvars_iv71_load

]]></Node>
<StgValue><ssdm name="select_ln14_7"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:37 %add_ln16 = add i3 %select_ln14, i3 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:38 %add_ln16_1 = add i3 %select_ln14_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc245:40 %or_ln16 = or i1 %and_ln14, i1 %icmp_ln16

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:41 %select_ln16 = select i1 %or_ln16, i3 0, i3 %b0_z_load

]]></Node>
<StgValue><ssdm name="select_ln16"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:43 %select_ln16_2 = select i1 %and_ln14, i3 %add_ln16, i3 %select_ln14

]]></Node>
<StgValue><ssdm name="select_ln16_2"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="3">
<![CDATA[
for.inc245:44 %select_ln16_2_cast = zext i3 %select_ln16_2

]]></Node>
<StgValue><ssdm name="select_ln16_2_cast"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc245:45 %empty_22 = add i6 %zext_ln14_1, i6 %select_ln16_2_cast

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc245:46 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_22, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="8">
<![CDATA[
for.inc245:47 %tmp_11 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="3">
<![CDATA[
for.inc245:48 %trunc_ln16_1 = trunc i3 %add_ln16_1

]]></Node>
<StgValue><ssdm name="trunc_ln16_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:49 %p_mid1 = icmp_sgt  i3 %add_ln16_1, i3 0

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc245:50 %smax68_mid1 = select i1 %p_mid1, i2 %trunc_ln16_1, i2 0

]]></Node>
<StgValue><ssdm name="smax68_mid1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="2">
<![CDATA[
for.inc245:51 %zext_ln16_2 = zext i2 %smax68_mid1

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="2">
<![CDATA[
for.inc245:52 %zext_ln16_3 = zext i2 %smax68_mid1

]]></Node>
<StgValue><ssdm name="zext_ln16_3"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc245:53 %select_ln16_3 = select i1 %and_ln14, i2 %smax68_mid1, i2 %select_ln14_5

]]></Node>
<StgValue><ssdm name="select_ln16_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="3">
<![CDATA[
for.inc245:55 %empty_23 = trunc i3 %add_ln16

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="2">
<![CDATA[
for.inc245:56 %b0_y_cast_cast_mid1 = zext i2 %empty_23

]]></Node>
<StgValue><ssdm name="b0_y_cast_cast_mid1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:57 %p_mid167 = add i3 %select_ln14, i3 3

]]></Node>
<StgValue><ssdm name="p_mid167"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:58 %cmp41_mid1 = icmp_ugt  i3 %p_mid167, i3 4

]]></Node>
<StgValue><ssdm name="cmp41_mid1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:59 %p_mid169 = add i3 %b0_y_cast_cast_mid1, i3 2

]]></Node>
<StgValue><ssdm name="p_mid169"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:60 %cond47_mid1 = select i1 %cmp41_mid1, i3 4, i3 %p_mid169

]]></Node>
<StgValue><ssdm name="cond47_mid1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:61 %p_mid183 = icmp_ugt  i3 %zext_ln16_3, i3 %cond47_mid1

]]></Node>
<StgValue><ssdm name="p_mid183"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:62 %smax8_mid1 = select i1 %p_mid183, i3 %zext_ln16_3, i3 %cond47_mid1

]]></Node>
<StgValue><ssdm name="smax8_mid1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="3">
<![CDATA[
for.inc245:63 %zext_ln18_1 = zext i3 %smax8_mid1

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc245:64 %sub_ln18_1 = sub i4 %zext_ln18_1, i4 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="sub_ln18_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc245:65 %select_ln16_4 = select i1 %and_ln14, i4 %sub_ln18_1, i4 %select_ln14_6

]]></Node>
<StgValue><ssdm name="select_ln16_4"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:66 %select_ln16_5 = select i1 %and_ln14, i3 %add_ln16_1, i3 %select_ln14_1

]]></Node>
<StgValue><ssdm name="select_ln16_5"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="63" op_0_bw="3">
<![CDATA[
for.inc245:67 %select_ln16_cast = zext i3 %select_ln16

]]></Node>
<StgValue><ssdm name="select_ln16_cast"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc245:68 %empty_24 = add i63 %tmp_11, i63 %select_ln16_cast

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="63">
<![CDATA[
for.inc245:69 %p_cast41 = zext i63 %empty_24

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc245:70 %n_points_addr = getelementptr i32 %n_points, i64 0, i64 %p_cast41

]]></Node>
<StgValue><ssdm name="n_points_addr"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="63">
<![CDATA[
for.inc245:71 %trunc_ln33 = trunc i63 %empty_24

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.inc245:72 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln33, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="63">
<![CDATA[
for.inc245:73 %trunc_ln33_1 = trunc i63 %empty_24

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc245:74 %p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln33_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc245:75 %add_ln33 = add i10 %p_shl, i10 %p_shl1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="3">
<![CDATA[
for.inc245:83 %empty_26 = trunc i3 %select_ln16

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
for.inc245:89 %n_points_load = load i6 %n_points_addr

]]></Node>
<StgValue><ssdm name="n_points_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc245:0 %indvars_iv62_load = load i3 %indvars_iv62

]]></Node>
<StgValue><ssdm name="indvars_iv62_load"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:42 %select_ln16_1 = select i1 %or_ln16, i3 7, i3 %indvars_iv62_load

]]></Node>
<StgValue><ssdm name="select_ln16_1"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="3">
<![CDATA[
for.inc245:76 %trunc_ln18 = trunc i3 %select_ln16_1

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:78 %empty_25 = icmp_sgt  i3 %select_ln16_1, i3 0

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc245:79 %smax = select i1 %empty_25, i2 %trunc_ln18, i2 0

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="2">
<![CDATA[
for.inc245:81 %smax_cast37 = zext i2 %smax

]]></Node>
<StgValue><ssdm name="smax_cast37"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="2">
<![CDATA[
for.inc245:82 %smax_cast36 = zext i2 %smax

]]></Node>
<StgValue><ssdm name="smax_cast36"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="2">
<![CDATA[
for.inc245:84 %b0_z_cast_cast = zext i2 %empty_26

]]></Node>
<StgValue><ssdm name="b0_z_cast_cast"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:85 %empty_27 = add i3 %select_ln16, i3 2

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:86 %cmp64 = icmp_ugt  i3 %empty_27, i3 4

]]></Node>
<StgValue><ssdm name="cmp64"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:87 %empty_28 = add i3 %b0_z_cast_cast, i3 2

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:88 %cond70 = select i1 %cmp64, i3 4, i3 %empty_28

]]></Node>
<StgValue><ssdm name="cond70"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
for.inc245:89 %n_points_load = load i6 %n_points_addr

]]></Node>
<StgValue><ssdm name="n_points_load"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc245:90 %empty_29 = icmp_ugt  i3 %smax_cast36, i3 %cond70

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc245:91 %smax3 = select i1 %empty_29, i3 %smax_cast36, i3 %cond70

]]></Node>
<StgValue><ssdm name="smax3"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="3">
<![CDATA[
for.inc245:92 %zext_ln21 = zext i3 %smax3

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc245:93 %sub_ln21 = sub i4 %zext_ln21, i4 %smax_cast37

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="4">
<![CDATA[
for.inc245:94 %sext_ln8 = sext i4 %sub_ln21

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="96" op_0_bw="64">
<![CDATA[
for.inc245:95 %zext_ln8 = zext i64 %sext_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="96" op_0_bw="32">
<![CDATA[
for.inc245:96 %zext_ln8_1 = zext i32 %n_points_load

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
for.inc245:97 %mul_ln8 = mul i96 %zext_ln8, i96 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="mul_ln8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="175" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
for.inc245:97 %mul_ln8 = mul i96 %zext_ln8, i96 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="mul_ln8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="4">
<![CDATA[
for.inc245:98 %sext_ln8_1 = sext i4 %select_ln16_4

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="160" op_0_bw="64">
<![CDATA[
for.inc245:99 %zext_ln8_2 = zext i64 %sext_ln8_1

]]></Node>
<StgValue><ssdm name="zext_ln8_2"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="160" op_0_bw="96">
<![CDATA[
for.inc245:100 %zext_ln8_3 = zext i96 %mul_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8_3"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
for.inc245:101 %mul_ln8_1 = mul i160 %zext_ln8_2, i160 %zext_ln8_3

]]></Node>
<StgValue><ssdm name="mul_ln8_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="180" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
for.inc245:101 %mul_ln8_1 = mul i160 %zext_ln8_2, i160 %zext_ln8_3

]]></Node>
<StgValue><ssdm name="mul_ln8_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="4">
<![CDATA[
for.inc245:102 %sext_ln8_2 = sext i4 %select_ln14_4

]]></Node>
<StgValue><ssdm name="sext_ln8_2"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="224" op_0_bw="64">
<![CDATA[
for.inc245:103 %zext_ln8_4 = zext i64 %sext_ln8_2

]]></Node>
<StgValue><ssdm name="zext_ln8_4"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="224" op_0_bw="160">
<![CDATA[
for.inc245:104 %zext_ln8_5 = zext i160 %mul_ln8_1

]]></Node>
<StgValue><ssdm name="zext_ln8_5"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
for.inc245:105 %mul_ln8_2 = mul i224 %zext_ln8_4, i224 %zext_ln8_5

]]></Node>
<StgValue><ssdm name="mul_ln8_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc245:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_grid0_x_loop_grid0_y_loop_grid0_z_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc245:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="2">
<![CDATA[
for.inc245:19 %zext_ln14 = zext i2 %select_ln14_3

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc245:39 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_grid0_y_loop_grid0_z_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="2">
<![CDATA[
for.inc245:54 %select_ln16_3_cast40 = zext i2 %select_ln16_3

]]></Node>
<StgValue><ssdm name="select_ln16_3_cast40"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc245:77 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="2">
<![CDATA[
for.inc245:80 %smax_cast = zext i2 %smax

]]></Node>
<StgValue><ssdm name="smax_cast"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
for.inc245:105 %mul_ln8_2 = mul i224 %zext_ln8_4, i224 %zext_ln8_5

]]></Node>
<StgValue><ssdm name="mul_ln8_2"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc245:106 %icmp_ln30_1 = icmp_sgt  i32 %n_points_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
for.inc245:107 %icmp_ln25 = icmp_eq  i96 %mul_ln8, i96 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
for.inc245:108 %br_ln21 = br void %loop_q

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
loop_q:0 %indvar_flatten50 = phi i224 0, void %for.inc245, i224 %add_ln21_1, void %for.inc233

]]></Node>
<StgValue><ssdm name="indvar_flatten50"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
loop_q:1 %b1_x = phi i64 %zext_ln14, void %for.inc245, i64 %select_ln21, void %for.inc233

]]></Node>
<StgValue><ssdm name="b1_x"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="160" op_0_bw="160" op_1_bw="0" op_2_bw="160" op_3_bw="0">
<![CDATA[
loop_q:2 %indvar_flatten22 = phi i160 0, void %for.inc245, i160 %select_ln23_1, void %for.inc233

]]></Node>
<StgValue><ssdm name="indvar_flatten22"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
loop_q:3 %b1_y = phi i64 %select_ln16_3_cast40, void %for.inc245, i64 %select_ln23, void %for.inc233

]]></Node>
<StgValue><ssdm name="b1_y"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
loop_q:4 %indvar_flatten = phi i96 0, void %for.inc245, i96 %select_ln25_1, void %for.inc233

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
loop_q:5 %b1_z = phi i64 %smax_cast, void %for.inc245, i64 %select_ln25, void %for.inc233

]]></Node>
<StgValue><ssdm name="b1_z"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
loop_q:6 %p_idx = phi i10 0, void %for.inc245, i10 %add_ln30, void %for.inc233

]]></Node>
<StgValue><ssdm name="p_idx"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="64">
<![CDATA[
loop_q:7 %trunc_ln29 = trunc i64 %b1_z

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="64">
<![CDATA[
loop_q:8 %trunc_ln29_1 = trunc i64 %b1_x

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
loop_q:9 %tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln29_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="64">
<![CDATA[
loop_q:10 %trunc_ln29_2 = trunc i64 %b1_y

]]></Node>
<StgValue><ssdm name="trunc_ln29_2"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_q:11 %add_ln29 = add i4 %tmp_1, i4 %trunc_ln29_2

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
loop_q:12 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %add_ln29, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="10">
<![CDATA[
loop_q:13 %zext_ln30 = zext i10 %p_idx

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_q:14 %icmp_ln30 = icmp_slt  i32 %zext_ln30, i32 %n_points_load

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="224" op_1_bw="224">
<![CDATA[
loop_q:15 %icmp_ln21 = icmp_eq  i224 %indvar_flatten50, i224 %mul_ln8_2

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
loop_q:16 %add_ln21_1 = add i224 %indvar_flatten50, i224 1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_q:17 %br_ln21 = br i1 %icmp_ln21, void %for.inc233, void %for.inc237

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="160" op_1_bw="160">
<![CDATA[
for.inc233:5 %icmp_ln23 = icmp_eq  i160 %indvar_flatten22, i160 %mul_ln8_1

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:6 %select_ln8 = select i1 %icmp_ln23, i64 %select_ln16_3_cast40, i64 %b1_y

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:7 %select_ln8_1 = select i1 %icmp_ln23, i64 %smax_cast, i64 %b1_z

]]></Node>
<StgValue><ssdm name="select_ln8_1"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc233:8 %add_ln29_1 = add i6 %tmp_s, i6 %trunc_ln29

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc233:10 %select_ln8_3 = select i1 %icmp_ln23, i1 %icmp_ln30_1, i1 %icmp_ln30

]]></Node>
<StgValue><ssdm name="select_ln8_3"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
for.inc233:11 %icmp_ln25_1 = icmp_eq  i96 %indvar_flatten, i96 %mul_ln8

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc233:12 %select_ln8_4 = select i1 %icmp_ln23, i1 %icmp_ln25, i1 %icmp_ln25_1

]]></Node>
<StgValue><ssdm name="select_ln8_4"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:23 %select_ln8_5 = select i1 %select_ln8_4, i64 %smax_cast, i64 %select_ln8_1

]]></Node>
<StgValue><ssdm name="select_ln8_5"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc233:24 %or_ln8 = or i1 %select_ln8_4, i1 %icmp_ln23

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc233:25 %select_ln8_6 = select i1 %or_ln8, i10 0, i10 %p_idx

]]></Node>
<StgValue><ssdm name="select_ln8_6"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc233:27 %select_ln8_8 = select i1 %select_ln8_4, i1 %icmp_ln30_1, i1 %select_ln8_3

]]></Node>
<StgValue><ssdm name="select_ln8_8"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc233:39 %select_ln8_9 = select i1 %select_ln8_8, i10 %select_ln8_6, i10 0

]]></Node>
<StgValue><ssdm name="select_ln8_9"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc233:52 %add_ln33_1 = add i10 %add_ln33, i10 %select_ln8_9

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc233:87 %add_ln30 = add i10 %select_ln8_9, i10 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
for.inc233:88 %add_ln25_1 = add i96 %indvar_flatten, i96 1

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="96" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
for.inc233:89 %select_ln25_1 = select i1 %or_ln8, i96 1, i96 %add_ln25_1

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
for.inc233:90 %add_ln23_1 = add i160 %indvar_flatten22, i160 1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="160" op_0_bw="1" op_1_bw="160" op_2_bw="160">
<![CDATA[
for.inc233:91 %select_ln23_1 = select i1 %icmp_ln23, i160 1, i160 %add_ln23_1

]]></Node>
<StgValue><ssdm name="select_ln23_1"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc237:0 %indvar_flatten87_load = load i6 %indvar_flatten87

]]></Node>
<StgValue><ssdm name="indvar_flatten87_load"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc237:1 %add_ln18 = add i3 %select_ln16, i3 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc237:2 %add_ln18_1 = add i3 %select_ln16_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc237:3 %add_ln16_2 = add i6 %indvar_flatten87_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln16_2"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc237:4 %select_ln16_6 = select i1 %icmp_ln16, i6 1, i6 %add_ln16_2

]]></Node>
<StgValue><ssdm name="select_ln16_6"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc237:5 %store_ln18 = store i7 %add_ln14_2, i7 %indvar_flatten178

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc237:6 %store_ln18 = store i3 %select_ln14_2, i3 %b0_x

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc237:7 %store_ln18 = store i3 %select_ln14_7, i3 %indvars_iv71

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc237:8 %store_ln18 = store i6 %select_ln16_6, i6 %indvar_flatten87

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc237:9 %store_ln18 = store i3 %select_ln16_2, i3 %b0_y

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc237:10 %store_ln18 = store i3 %select_ln16_5, i3 %indvars_iv66

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc237:11 %store_ln18 = store i3 %add_ln18, i3 %b0_z

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc237:12 %store_ln18 = store i3 %add_ln18_1, i3 %indvars_iv62

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
for.inc237:13 %br_ln18 = br void %loop_grid1_x

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="246" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc233:0 %add_ln21 = add i64 %b1_x, i64 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="select_ln8_4" val="0"/>
<literal name="select_ln8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="64">
<![CDATA[
for.inc233:1 %trunc_ln29_3 = trunc i64 %add_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln29_3"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="select_ln8_4" val="0"/>
<literal name="select_ln8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="2" op_3_bw="2">
<![CDATA[
for.inc233:2 %tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %trunc_ln29_3, i2 %select_ln16_3, i2 %smax

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_4" val="0"/>
<literal name="select_ln8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc233:9 %select_ln8_2 = select i1 %icmp_ln23, i6 %tmp_2, i6 %add_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln8_2"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:13 %select_ln21 = select i1 %icmp_ln23, i64 %add_ln21, i64 %b1_x

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="60" op_0_bw="64">
<![CDATA[
for.inc233:14 %trunc_ln29_4 = trunc i64 %select_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln29_4"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_4" val="1"/>
<literal name="select_ln8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="64">
<![CDATA[
for.inc233:15 %trunc_ln29_5 = trunc i64 %select_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln29_5"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="62" op_0_bw="62" op_1_bw="60" op_2_bw="2">
<![CDATA[
for.inc233:16 %tmp_3 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %trunc_ln29_4, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc233:17 %add_ln23 = add i64 %select_ln8, i64 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_4" val="1"/>
<literal name="select_ln8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc233:18 %tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln29_5, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_4" val="1"/>
<literal name="select_ln8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="64">
<![CDATA[
for.inc233:19 %trunc_ln29_6 = trunc i64 %add_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln29_6"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_4" val="1"/>
<literal name="select_ln8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc233:20 %add_ln29_2 = add i4 %tmp_4, i4 %trunc_ln29_6

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_4" val="1"/>
<literal name="select_ln8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc233:21 %tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %add_ln29_2, i2 %smax

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc233:26 %select_ln8_7 = select i1 %select_ln8_4, i6 %tmp_5, i6 %select_ln8_2

]]></Node>
<StgValue><ssdm name="select_ln8_7"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:28 %select_ln23 = select i1 %select_ln8_4, i64 %add_ln23, i64 %select_ln8

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="62" op_0_bw="64">
<![CDATA[
for.inc233:29 %trunc_ln29_7 = trunc i64 %select_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln29_7"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc233:30 %add_ln29_3 = add i62 %tmp_3, i62 %trunc_ln29_7

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="61" op_0_bw="62">
<![CDATA[
for.inc233:31 %trunc_ln29_8 = trunc i62 %add_ln29_3

]]></Node>
<StgValue><ssdm name="trunc_ln29_8"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="62">
<![CDATA[
for.inc233:32 %trunc_ln29_9 = trunc i62 %add_ln29_3

]]></Node>
<StgValue><ssdm name="trunc_ln29_9"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="10">
<![CDATA[
for.inc233:53 %zext_ln33 = zext i10 %add_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:54 %force_r_addr = getelementptr i192 %force_r, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="force_r_addr"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:55 %position_addr = getelementptr i192 %position, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="position_addr"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="192" op_0_bw="10">
<![CDATA[
for.inc233:57 %position_load = load i10 %position_addr

]]></Node>
<StgValue><ssdm name="position_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="63" op_0_bw="63" op_1_bw="61" op_2_bw="2">
<![CDATA[
for.inc233:33 %tmp_6 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %trunc_ln29_8, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc233:34 %tmp_27_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln29_9, i2 0

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc233:35 %add_ln25 = add i64 %select_ln8_5, i64 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="64">
<![CDATA[
for.inc233:36 %trunc_ln29_10 = trunc i64 %add_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln29_10"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln8_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc233:37 %add_ln29_4 = add i6 %tmp_27_cast, i6 %trunc_ln29_10

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc233:40 %select_ln8_10 = select i1 %select_ln8_8, i6 %select_ln8_7, i6 %add_ln29_4

]]></Node>
<StgValue><ssdm name="select_ln8_10"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="6">
<![CDATA[
for.inc233:41 %zext_ln29 = zext i6 %select_ln8_10

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:42 %n_points_addr_1 = getelementptr i32 %n_points, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="n_points_addr_1"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="6">
<![CDATA[
for.inc233:43 %n_points_load_1 = load i6 %n_points_addr_1

]]></Node>
<StgValue><ssdm name="n_points_load_1"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc233:44 %select_ln25 = select i1 %select_ln8_8, i64 %select_ln8_5, i64 %add_ln25

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="63" op_0_bw="64">
<![CDATA[
for.inc233:45 %trunc_ln39 = trunc i64 %select_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc233:46 %add_ln39 = add i63 %tmp_6, i63 %trunc_ln39

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="63">
<![CDATA[
for.inc233:47 %trunc_ln39_4 = trunc i63 %add_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln39_4"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.inc233:48 %p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln39_4, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="63">
<![CDATA[
for.inc233:49 %trunc_ln39_5 = trunc i63 %add_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln39_5"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc233:50 %p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln39_5, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc233:51 %add_ln39_1 = add i10 %p_shl2, i10 %p_shl3

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="192" op_0_bw="10">
<![CDATA[
for.inc233:57 %position_load = load i10 %position_addr

]]></Node>
<StgValue><ssdm name="position_load"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="191" op_0_bw="192">
<![CDATA[
for.inc233:58 %trunc_ln32 = trunc i192 %position_load

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="192">
<![CDATA[
for.inc233:59 %trunc_ln32_3 = trunc i192 %position_load

]]></Node>
<StgValue><ssdm name="trunc_ln32_3"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc233:61 %trunc_ln32_1 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %position_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc233:63 %trunc_ln32_2 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %position_load, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln32_2"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="192" op_0_bw="10">
<![CDATA[
for.inc233:65 %force_r_load = load i10 %force_r_addr

]]></Node>
<StgValue><ssdm name="force_r_load"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="52" op_0_bw="192">
<![CDATA[
for.inc233:72 %trunc_ln42 = trunc i192 %position_load

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc233:73 %icmp_ln42_3 = icmp_eq  i52 %trunc_ln42, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_3"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="52" op_0_bw="52" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc233:74 %trunc_ln42_3 = partselect i52 @_ssdm_op_PartSelect.i52.i192.i32.i32, i192 %position_load, i32 64, i32 115

]]></Node>
<StgValue><ssdm name="trunc_ln42_3"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc233:75 %icmp_ln42_7 = icmp_eq  i52 %trunc_ln42_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_7"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="52" op_0_bw="52" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc233:76 %trunc_ln42_5 = partselect i52 @_ssdm_op_PartSelect.i52.i192.i32.i32, i192 %position_load, i32 128, i32 179

]]></Node>
<StgValue><ssdm name="trunc_ln42_5"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc233:77 %icmp_ln42 = icmp_eq  i52 %trunc_ln42_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="298" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="6">
<![CDATA[
for.inc233:43 %n_points_load_1 = load i6 %n_points_addr_1

]]></Node>
<StgValue><ssdm name="n_points_load_1"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
for.inc233:60 %p_x = bitcast i64 %trunc_ln32_3

]]></Node>
<StgValue><ssdm name="p_x"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64">
<![CDATA[
for.inc233:62 %p_y = bitcast i64 %trunc_ln32_1

]]></Node>
<StgValue><ssdm name="p_y"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64">
<![CDATA[
for.inc233:64 %p_z = bitcast i64 %trunc_ln32_2

]]></Node>
<StgValue><ssdm name="p_z"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="192" op_0_bw="10">
<![CDATA[
for.inc233:65 %force_r_load = load i10 %force_r_addr

]]></Node>
<StgValue><ssdm name="force_r_load"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="192">
<![CDATA[
for.inc233:66 %trunc_ln33_2 = trunc i192 %force_r_load

]]></Node>
<StgValue><ssdm name="trunc_ln33_2"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64">
<![CDATA[
for.inc233:67 %sum_x = bitcast i64 %trunc_ln33_2

]]></Node>
<StgValue><ssdm name="sum_x"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc233:68 %trunc_ln5 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %force_r_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64">
<![CDATA[
for.inc233:69 %sum_y = bitcast i64 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sum_y"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc233:70 %trunc_ln6 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %force_r_load, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64">
<![CDATA[
for.inc233:71 %sum_z = bitcast i64 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sum_z"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="10" op_6_bw="192" op_7_bw="191" op_8_bw="1" op_9_bw="64" op_10_bw="1" op_11_bw="64" op_12_bw="1" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="0">
<![CDATA[
for.inc233:78 %call_ln35 = call void @md_Pipeline_loop_q, i64 %sum_z, i64 %sum_y, i64 %sum_x, i32 %n_points_load_1, i10 %add_ln39_1, i192 %position, i191 %trunc_ln32, i1 %icmp_ln42_3, i64 %p_x, i1 %icmp_ln42_7, i64 %p_y, i1 %icmp_ln42, i64 %p_z, i64 %sum_z_2_loc, i64 %sum_y_2_loc, i64 %sum_x_2_loc

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="310" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="10" op_6_bw="192" op_7_bw="191" op_8_bw="1" op_9_bw="64" op_10_bw="1" op_11_bw="64" op_12_bw="1" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="0">
<![CDATA[
for.inc233:78 %call_ln35 = call void @md_Pipeline_loop_q, i64 %sum_z, i64 %sum_y, i64 %sum_x, i32 %n_points_load_1, i10 %add_ln39_1, i192 %position, i191 %trunc_ln32, i1 %icmp_ln42_3, i64 %p_x, i1 %icmp_ln42_7, i64 %p_y, i1 %icmp_ln42, i64 %p_z, i64 %sum_z_2_loc, i64 %sum_y_2_loc, i64 %sum_x_2_loc

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc233:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_grid1_x_loop_grid1_z_loop_p_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc233:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 270, i64 135

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc233:22 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_grid1_y_loop_grid1_z_loop_p_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc233:38 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_grid1_z_loop_p_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc233:56 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc233:79 %sum_z_2_loc_load = load i64 %sum_z_2_loc

]]></Node>
<StgValue><ssdm name="sum_z_2_loc_load"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc233:80 %sum_y_2_loc_load = load i64 %sum_y_2_loc

]]></Node>
<StgValue><ssdm name="sum_y_2_loc_load"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc233:81 %sum_x_2_loc_load = load i64 %sum_x_2_loc

]]></Node>
<StgValue><ssdm name="sum_x_2_loc_load"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64">
<![CDATA[
for.inc233:82 %bitcast_ln57 = bitcast i64 %sum_x_2_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln57"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64">
<![CDATA[
for.inc233:83 %bitcast_ln58 = bitcast i64 %sum_y_2_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln58"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64">
<![CDATA[
for.inc233:84 %bitcast_ln59 = bitcast i64 %sum_z_2_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln59"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="192" op_0_bw="192" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc233:85 %or_ln = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i64.i64, i64 %bitcast_ln59, i64 %bitcast_ln58, i64 %bitcast_ln57

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="192" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc233:86 %store_ln59 = store i192 %or_ln, i10 %force_r_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
for.inc233:92 %br_ln30 = br void %loop_q

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
