<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>SysCtl Register PCONP</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SysCtl Register PCONP<div class="ingroups"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register.html">System Control Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Defines for the bit fields in the PCONP register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7675905624731482f59352e016c3cb8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga7675905624731482f59352e016c3cb8e">PCONP_PCLCD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga7675905624731482f59352e016c3cb8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Controller power/clock control bit.  <a href="#ga7675905624731482f59352e016c3cb8e">More...</a><br/></td></tr>
<tr class="separator:ga7675905624731482f59352e016c3cb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf2894273a61dfd62501a18ecb2981d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gaccf2894273a61dfd62501a18ecb2981d">PCONP_PCTIM0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaccf2894273a61dfd62501a18ecb2981d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/Counter 0 power/clock control bit.  <a href="#gaccf2894273a61dfd62501a18ecb2981d">More...</a><br/></td></tr>
<tr class="separator:gaccf2894273a61dfd62501a18ecb2981d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37445e908092dec2c2bc0162a25f09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gab37445e908092dec2c2bc0162a25f09b">PCONP_PCTIM1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gab37445e908092dec2c2bc0162a25f09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/Counter 1 power/clock control bit.  <a href="#gab37445e908092dec2c2bc0162a25f09b">More...</a><br/></td></tr>
<tr class="separator:gab37445e908092dec2c2bc0162a25f09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899d4fc8088fa1bbc3bbc61ed545247e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga899d4fc8088fa1bbc3bbc61ed545247e">PCONP_PCUART0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga899d4fc8088fa1bbc3bbc61ed545247e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 Power/clock control bit.  <a href="#ga899d4fc8088fa1bbc3bbc61ed545247e">More...</a><br/></td></tr>
<tr class="separator:ga899d4fc8088fa1bbc3bbc61ed545247e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6258e8b05b7034c9bfc16648fec851a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga6258e8b05b7034c9bfc16648fec851a0">PCONP_PCUART1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga6258e8b05b7034c9bfc16648fec851a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Power/clock control bit.  <a href="#ga6258e8b05b7034c9bfc16648fec851a0">More...</a><br/></td></tr>
<tr class="separator:ga6258e8b05b7034c9bfc16648fec851a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0442ba2093116c41c9489d0b70e1f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gab0442ba2093116c41c9489d0b70e1f7c">PCONP_PCPWM0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gab0442ba2093116c41c9489d0b70e1f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 Power/Clock control bit.  <a href="#gab0442ba2093116c41c9489d0b70e1f7c">More...</a><br/></td></tr>
<tr class="separator:gab0442ba2093116c41c9489d0b70e1f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367c1bdd8006c3ec0836ef7f74edaa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga367c1bdd8006c3ec0836ef7f74edaa1e">PCONP_PCPWM1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga367c1bdd8006c3ec0836ef7f74edaa1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 Power/Clock control bit.  <a href="#ga367c1bdd8006c3ec0836ef7f74edaa1e">More...</a><br/></td></tr>
<tr class="separator:ga367c1bdd8006c3ec0836ef7f74edaa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4874a70f1be76c31258936b8d7c998e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gae4874a70f1be76c31258936b8d7c998e">PCONP_PCI2C0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gae4874a70f1be76c31258936b8d7c998e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C0 Interface Power/Clock control bit.  <a href="#gae4874a70f1be76c31258936b8d7c998e">More...</a><br/></td></tr>
<tr class="separator:gae4874a70f1be76c31258936b8d7c998e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269d6dd37545932911cf48d16240bd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga269d6dd37545932911cf48d16240bd5b">PCONP_PCSPI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga269d6dd37545932911cf48d16240bd5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SPI interface power/clock control bit.  <a href="#ga269d6dd37545932911cf48d16240bd5b">More...</a><br/></td></tr>
<tr class="separator:ga269d6dd37545932911cf48d16240bd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c06013f06625e964323b69ad139bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga45c06013f06625e964323b69ad139bf3">PCONP_PCUART4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga45c06013f06625e964323b69ad139bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 power/clock control bit.  <a href="#ga45c06013f06625e964323b69ad139bf3">More...</a><br/></td></tr>
<tr class="separator:ga45c06013f06625e964323b69ad139bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f6bc40dfd71424583f154dae65c3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga83f6bc40dfd71424583f154dae65c3fd">PCONP_PCRTC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga83f6bc40dfd71424583f154dae65c3fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC and Event Monitor/Recorder power/clock control bit.  <a href="#ga83f6bc40dfd71424583f154dae65c3fd">More...</a><br/></td></tr>
<tr class="separator:ga83f6bc40dfd71424583f154dae65c3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adc9839cced609f9a6147b69d5021cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga5adc9839cced609f9a6147b69d5021cd">PCONP_PCSSP1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:ga5adc9839cced609f9a6147b69d5021cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP 1 interface power/clock control bit.  <a href="#ga5adc9839cced609f9a6147b69d5021cd">More...</a><br/></td></tr>
<tr class="separator:ga5adc9839cced609f9a6147b69d5021cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9416dfb83b02249063be49b0e2fc52c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga9416dfb83b02249063be49b0e2fc52c6">PCONP_PCEMC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="memdesc:ga9416dfb83b02249063be49b0e2fc52c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Memory Controller power/clock control bit.  <a href="#ga9416dfb83b02249063be49b0e2fc52c6">More...</a><br/></td></tr>
<tr class="separator:ga9416dfb83b02249063be49b0e2fc52c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f27a445f0a7541dc34b47fed1a206d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga92f27a445f0a7541dc34b47fed1a206d">PCONP_PCADC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="memdesc:ga92f27a445f0a7541dc34b47fed1a206d"><td class="mdescLeft">&#160;</td><td class="mdescRight">A/D converter (ADC) power/clock control bit.  <a href="#ga92f27a445f0a7541dc34b47fed1a206d">More...</a><br/></td></tr>
<tr class="separator:ga92f27a445f0a7541dc34b47fed1a206d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0363e667e72cd402c6a7b42c0ce67c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga0363e667e72cd402c6a7b42c0ce67c6b">PCONP_PCCAN1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="memdesc:ga0363e667e72cd402c6a7b42c0ce67c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Controller 1 power/clock control bit.  <a href="#ga0363e667e72cd402c6a7b42c0ce67c6b">More...</a><br/></td></tr>
<tr class="separator:ga0363e667e72cd402c6a7b42c0ce67c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe23b4182188e7f7a7b0a8d896edffd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gafe23b4182188e7f7a7b0a8d896edffd8">PCONP_PCCAN2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="memdesc:gafe23b4182188e7f7a7b0a8d896edffd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Controller 2 power/clock control bit.  <a href="#gafe23b4182188e7f7a7b0a8d896edffd8">More...</a><br/></td></tr>
<tr class="separator:gafe23b4182188e7f7a7b0a8d896edffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f91f9da8cb2853f84b29caa89d13b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga72f91f9da8cb2853f84b29caa89d13b1">PCONP_PCGPIO</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td></tr>
<tr class="memdesc:ga72f91f9da8cb2853f84b29caa89d13b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power/clock control bit for IOCON, GPIO, and GPIO interrupts.  <a href="#ga72f91f9da8cb2853f84b29caa89d13b1">More...</a><br/></td></tr>
<tr class="separator:ga72f91f9da8cb2853f84b29caa89d13b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b0b33f515f1e0cd5f4eee9f8148233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga96b0b33f515f1e0cd5f4eee9f8148233">PCONP_PCRIT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:ga96b0b33f515f1e0cd5f4eee9f8148233"><td class="mdescLeft">&#160;</td><td class="mdescRight">Repetitive Interrupt Timer power/clock control bit.  <a href="#ga96b0b33f515f1e0cd5f4eee9f8148233">More...</a><br/></td></tr>
<tr class="separator:ga96b0b33f515f1e0cd5f4eee9f8148233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa323421844f45659af0c9fa828ee8286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gaa323421844f45659af0c9fa828ee8286">PCONP_PCSPIFI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:gaa323421844f45659af0c9fa828ee8286"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Flash Interface power/clock control bit.  <a href="#gaa323421844f45659af0c9fa828ee8286">More...</a><br/></td></tr>
<tr class="separator:gaa323421844f45659af0c9fa828ee8286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfc8990f4a63a30e77e09ba5f14be04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga0cfc8990f4a63a30e77e09ba5f14be04">PCONP_PCMCPWM</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td></tr>
<tr class="memdesc:ga0cfc8990f4a63a30e77e09ba5f14be04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control PWM power/clock control bit.  <a href="#ga0cfc8990f4a63a30e77e09ba5f14be04">More...</a><br/></td></tr>
<tr class="separator:ga0cfc8990f4a63a30e77e09ba5f14be04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769b6754c8e8beed063a1e4cb922240f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga769b6754c8e8beed063a1e4cb922240f">PCONP_PCQEI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td></tr>
<tr class="memdesc:ga769b6754c8e8beed063a1e4cb922240f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface power/clock control bit.  <a href="#ga769b6754c8e8beed063a1e4cb922240f">More...</a><br/></td></tr>
<tr class="separator:ga769b6754c8e8beed063a1e4cb922240f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a084880a086aa735ad2bbc01ec724d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga4a084880a086aa735ad2bbc01ec724d0">PCONP_PCI2C1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td></tr>
<tr class="memdesc:ga4a084880a086aa735ad2bbc01ec724d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 interface power/clock control bit.  <a href="#ga4a084880a086aa735ad2bbc01ec724d0">More...</a><br/></td></tr>
<tr class="separator:ga4a084880a086aa735ad2bbc01ec724d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c44e159282560f6ba8829aafb408b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gac2c44e159282560f6ba8829aafb408b3">PCONP_PCSSP2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td></tr>
<tr class="memdesc:gac2c44e159282560f6ba8829aafb408b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP2 interface power/clock control bit.  <a href="#gac2c44e159282560f6ba8829aafb408b3">More...</a><br/></td></tr>
<tr class="separator:gac2c44e159282560f6ba8829aafb408b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30464cd46b5cbf719c966ee1e9b765b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga30464cd46b5cbf719c966ee1e9b765b9">PCONP_PCSSP0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a></td></tr>
<tr class="memdesc:ga30464cd46b5cbf719c966ee1e9b765b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP0 interface power/clock control bit.  <a href="#ga30464cd46b5cbf719c966ee1e9b765b9">More...</a><br/></td></tr>
<tr class="separator:ga30464cd46b5cbf719c966ee1e9b765b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98182acb391dd007aa33a05d51eb9fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga98182acb391dd007aa33a05d51eb9fdf">PCONP_PCTIM2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td></tr>
<tr class="memdesc:ga98182acb391dd007aa33a05d51eb9fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 power/clock control bit.  <a href="#ga98182acb391dd007aa33a05d51eb9fdf">More...</a><br/></td></tr>
<tr class="separator:ga98182acb391dd007aa33a05d51eb9fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac412d79005515c5cabb0f9bfe189e85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gac412d79005515c5cabb0f9bfe189e85a">PCONP_PCTIM3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a></td></tr>
<tr class="memdesc:gac412d79005515c5cabb0f9bfe189e85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3 power/clock control bit.  <a href="#gac412d79005515c5cabb0f9bfe189e85a">More...</a><br/></td></tr>
<tr class="separator:gac412d79005515c5cabb0f9bfe189e85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584b212c16b520f41dc2efa0f4114b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga584b212c16b520f41dc2efa0f4114b89">PCONP_PCUART2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td></tr>
<tr class="memdesc:ga584b212c16b520f41dc2efa0f4114b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 2 power/clock control bit.  <a href="#ga584b212c16b520f41dc2efa0f4114b89">More...</a><br/></td></tr>
<tr class="separator:ga584b212c16b520f41dc2efa0f4114b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae85b1d47c9024191340bd58aeceaea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gaae85b1d47c9024191340bd58aeceaea9">PCONP_PCUART3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a></td></tr>
<tr class="memdesc:gaae85b1d47c9024191340bd58aeceaea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 3 power/clock control bit.  <a href="#gaae85b1d47c9024191340bd58aeceaea9">More...</a><br/></td></tr>
<tr class="separator:gaae85b1d47c9024191340bd58aeceaea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64efbe69c5361184dc5f58c886394d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gac64efbe69c5361184dc5f58c886394d9">PCONP_PCI2C2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a></td></tr>
<tr class="memdesc:gac64efbe69c5361184dc5f58c886394d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface 2 power/clock control bit.  <a href="#gac64efbe69c5361184dc5f58c886394d9">More...</a><br/></td></tr>
<tr class="separator:gac64efbe69c5361184dc5f58c886394d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f619b6c0e013b24f9895be8140f8b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga5f619b6c0e013b24f9895be8140f8b8b">PCONP_PCI2S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga701de910282a370d8997225861bf56f1">BIT_32_27</a></td></tr>
<tr class="memdesc:ga5f619b6c0e013b24f9895be8140f8b8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S interface power/clock control bit.  <a href="#ga5f619b6c0e013b24f9895be8140f8b8b">More...</a><br/></td></tr>
<tr class="separator:ga5f619b6c0e013b24f9895be8140f8b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941678d2749fec11daee9f7a0afe00ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga941678d2749fec11daee9f7a0afe00ab">PCONP_PCSDC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6cca00f6aaf7d1ae17f4bc9d11a071ca">BIT_32_28</a></td></tr>
<tr class="memdesc:ga941678d2749fec11daee9f7a0afe00ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Card interface power/clock control bit.  <a href="#ga941678d2749fec11daee9f7a0afe00ab">More...</a><br/></td></tr>
<tr class="separator:ga941678d2749fec11daee9f7a0afe00ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0a315457d6995a9ed276ae9422f69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#ga8a0a315457d6995a9ed276ae9422f69d">PCONP_PCGPDMA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa86506d43f95b253b453478614686089">BIT_32_29</a></td></tr>
<tr class="memdesc:ga8a0a315457d6995a9ed276ae9422f69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPDMA function power/clock control bit.  <a href="#ga8a0a315457d6995a9ed276ae9422f69d">More...</a><br/></td></tr>
<tr class="separator:ga8a0a315457d6995a9ed276ae9422f69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd43d0dc78017cf53e635959c7343e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gafcd43d0dc78017cf53e635959c7343e2">PCONP_PCENET</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga8c3eb4a6475a0af70f4f2444ecfbff89">BIT_32_30</a></td></tr>
<tr class="memdesc:gafcd43d0dc78017cf53e635959c7343e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet block power/clock control bit.  <a href="#gafcd43d0dc78017cf53e635959c7343e2">More...</a><br/></td></tr>
<tr class="separator:gafcd43d0dc78017cf53e635959c7343e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace84dd099c7876dcd46d4635a272ed8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_o_n_p.html#gace84dd099c7876dcd46d4635a272ed8d">PCONP_PCUSB</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga3e2a59a316671c63b38ddc1973841022">BIT_32_31</a></td></tr>
<tr class="memdesc:gace84dd099c7876dcd46d4635a272ed8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB interface power/clock control bit.  <a href="#gace84dd099c7876dcd46d4635a272ed8d">More...</a><br/></td></tr>
<tr class="separator:gace84dd099c7876dcd46d4635a272ed8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Defines for the bit fields in the PCONP register. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga92f27a445f0a7541dc34b47fed1a206d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCADC&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A/D converter (ADC) power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00488">488</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0363e667e72cd402c6a7b42c0ce67c6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCCAN1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Controller 1 power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00491">491</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe23b4182188e7f7a7b0a8d896edffd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCCAN2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Controller 2 power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00494">494</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9416dfb83b02249063be49b0e2fc52c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCEMC&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External Memory Controller power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00485">485</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcd43d0dc78017cf53e635959c7343e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCENET&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga8c3eb4a6475a0af70f4f2444ecfbff89">BIT_32_30</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet block power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00545">545</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a0a315457d6995a9ed276ae9422f69d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCGPDMA&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa86506d43f95b253b453478614686089">BIT_32_29</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPDMA function power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00542">542</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72f91f9da8cb2853f84b29caa89d13b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCGPIO&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power/clock control bit for IOCON, GPIO, and GPIO interrupts. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00497">497</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4874a70f1be76c31258936b8d7c998e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCI2C0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C0 Interface Power/Clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00470">470</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a084880a086aa735ad2bbc01ec724d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCI2C1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C1 interface power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00512">512</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac64efbe69c5361184dc5f58c886394d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCI2C2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C interface 2 power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00533">533</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f619b6c0e013b24f9895be8140f8b8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCI2S&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga701de910282a370d8997225861bf56f1">BIT_32_27</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S interface power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00536">536</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7675905624731482f59352e016c3cb8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCLCD&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Controller power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00449">449</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cfc8990f4a63a30e77e09ba5f14be04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCMCPWM&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Motor Control PWM power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00506">506</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0442ba2093116c41c9489d0b70e1f7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCPWM0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM0 Power/Clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00464">464</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga367c1bdd8006c3ec0836ef7f74edaa1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCPWM1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM1 Power/Clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00467">467</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga769b6754c8e8beed063a1e4cb922240f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCQEI&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quadrature Encoder Interface power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00509">509</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96b0b33f515f1e0cd5f4eee9f8148233"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCRIT&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Repetitive Interrupt Timer power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00500">500</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83f6bc40dfd71424583f154dae65c3fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCRTC&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC and Event Monitor/Recorder power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00479">479</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga941678d2749fec11daee9f7a0afe00ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCSDC&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6cca00f6aaf7d1ae17f4bc9d11a071ca">BIT_32_28</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SD Card interface power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00539">539</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga269d6dd37545932911cf48d16240bd5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCSPI&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The SPI interface power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00473">473</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa323421844f45659af0c9fa828ee8286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCSPIFI&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Flash Interface power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00503">503</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30464cd46b5cbf719c966ee1e9b765b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCSSP0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP0 interface power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00518">518</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5adc9839cced609f9a6147b69d5021cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCSSP1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP 1 interface power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00482">482</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac2c44e159282560f6ba8829aafb408b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCSSP2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSP2 interface power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00515">515</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccf2894273a61dfd62501a18ecb2981d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCTIM0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer/Counter 0 power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00452">452</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab37445e908092dec2c2bc0162a25f09b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCTIM1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer/Counter 1 power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00455">455</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98182acb391dd007aa33a05d51eb9fdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCTIM2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2 power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00521">521</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac412d79005515c5cabb0f9bfe189e85a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCTIM3&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 3 power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00524">524</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga899d4fc8088fa1bbc3bbc61ed545247e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCUART0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART0 Power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00458">458</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6258e8b05b7034c9bfc16648fec851a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCUART1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART1 Power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00461">461</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga584b212c16b520f41dc2efa0f4114b89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCUART2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 2 power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00527">527</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae85b1d47c9024191340bd58aeceaea9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCUART3&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 3 power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00530">530</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45c06013f06625e964323b69ad139bf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCUART4&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00476">476</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace84dd099c7876dcd46d4635a272ed8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP_PCUSB&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga3e2a59a316671c63b38ddc1973841022">BIT_32_31</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB interface power/clock control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00548">548</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
