\section{Utilization}\label{sec:utilization}

In the utilization report we can appreciate the fact that even if the pipeline
architecture has an higher area consumption then the basic iterative
implementation, we use few resource with respect to the other. Obviously, given
by the fact that we do not use any multiplier at the end of the algorithm to
scale-out the result makes possible to save some resources, but several area
reduction are also possible thanks to the hardwired shift operations at each
stage and also thanks to the elimination of the ROM to store all the values of
the elementary angles.

As we can see in the report below, for each slice type we do not use more
than \(4.51\%\) of the available resources.

The IO resources instead are highly used since we need 34 input pins and 40
output pins.

\begin{Verbatim}[fontsize=\footnotesize,xleftmargin=-1cm]
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Feb 11 18:26:31 2020
| Host         : Win7VM running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -name utilization_1
| Design       : cordic
| Device       : 7z010clg400-1
| Design State : Routed
--------------------------------------------------------------------------------

Utilization Design Information

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  793 |     0 |     17600 |  4.51 |
|   LUT as Logic          |  793 |     0 |     17600 |  4.51 |
|   LUT as Memory         |    0 |     0 |      6000 |  0.00 |
| Slice Registers         |  872 |     0 |     35200 |  2.48 |
|   Register as Flip Flop |  872 |     0 |     35200 |  2.48 |
|   Register as Latch     |    0 |     0 |     35200 |  0.00 |
| F7 Muxes                |    0 |     0 |      8800 |  0.00 |
| F8 Muxes                |    0 |     0 |      4400 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 872   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  249 |     0 |      4400 |  5.66 |
|   SLICEL                                   |  160 |     0 |           |       |
|   SLICEM                                   |   89 |     0 |           |       |
| LUT as Logic                               |  793 |     0 |     17600 |  4.51 |
|   using O5 output only                     |    3 |       |           |       |
|   using O6 output only                     |  743 |       |           |       |
|   using O5 and O6                          |   47 |       |           |       |
| LUT as Memory                              |    0 |     0 |      6000 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  872 |     0 |     35200 |  2.48 |
|   Register driven from within the Slice    |  831 |       |           |       |
|   Register driven from outside the Slice   |   41 |       |           |       |
|     LUT in front of the register is unused |   14 |       |           |       |
|     LUT in front of the register is used   |   27 |       |           |       |
| Unique Control Sets                        |    2 |       |      4400 |  0.05 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8,
	Review the Control Sets Report for more information
	regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        60 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        60 |  0.00 |
|   RAMB18       |    0 |     0 |       120 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and
	therefore can accommodate only one FIFO36E1 or one FIFO18E1.
	However, if a FIFO18E1 occupies a Block RAM Tile, that tile
	can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        80 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   74 |     0 |       100 | 74.00 |
|   IOB Master Pads           |   35 |       |           |       |
|   IOB Slave Pads            |   37 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         2 |  0.00 |
| PHASER_REF                  |    0 |     0 |         2 |  0.00 |
| OUT_FIFO                    |    0 |     0 |         8 |  0.00 |
| IN_FIFO                     |    0 |     0 |         8 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         2 |  0.00 |
| IBUFDS                      |    0 |     0 |        96 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |         8 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |         8 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       100 |  0.00 |
| ILOGIC                      |    0 |     0 |       100 |  0.00 |
| OLOGIC                      |    0 |     0 |       100 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |         8 |  0.00 |
| MMCME2_ADV |    0 |     0 |         2 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         2 |  0.00 |
| BUFMRCE    |    0 |     0 |         4 |  0.00 |
| BUFHCE     |    0 |     0 |        48 |  0.00 |
| BUFR       |    0 |     0 |         8 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  872 |        Flop & Latch |
| LUT3     |  454 |                 LUT |
| LUT2     |  310 |                 LUT |
| CARRY4   |  217 |          CarryLogic |
| LUT1     |   60 |                 LUT |
| OBUF     |   40 |                  IO |
| IBUF     |   34 |                  IO |
| LUT4     |   16 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
\end{Verbatim}
