|top
clk_50_max10 => clk_50_max10.IN2
fpga_resetn => u_resetn_r1.DATAIN
user_led[0] <= <GND>
user_led[1] <= <GND>
user_led[2] <= <GND>
user_led[3] <= pll:i_pll.locked
user_led[4] <= heart_beat_cnt[25].DB_MAX_OUTPUT_PORT_TYPE
user_pb[0] => user_pb[0].IN1
user_pb[1] => user_pb[1].IN1
user_pb[2] => user_pb[2].IN1
user_pb[3] => user_pb[3].IN1
enet_mdc <= qsys_top:qsys_top_0.triple_speed_ethernet_0_mac_mdio_connection_mdc
enet_mdio <> qsys_top:qsys_top_0.triple_speed_ethernet_0_mac_mdio_connection_mdio_in
enet_mdio <> enet_mdio
enet_resetn <= phy_resetn.DB_MAX_OUTPUT_PORT_TYPE
enet_rx_clk => enet_rx_clk.IN1
enet_gtx_clk <= gtx_clk:gtx_clk_inst.pad_out
enet_rx_d[0] => enet_rx_d[0].IN1
enet_rx_d[1] => enet_rx_d[1].IN1
enet_rx_d[2] => enet_rx_d[2].IN1
enet_rx_d[3] => enet_rx_d[3].IN1
enet_tx_d[0] <= qsys_top:qsys_top_0.triple_speed_ethernet_0_mac_rgmii_connection_rgmii_out
enet_tx_d[1] <= qsys_top:qsys_top_0.triple_speed_ethernet_0_mac_rgmii_connection_rgmii_out
enet_tx_d[2] <= qsys_top:qsys_top_0.triple_speed_ethernet_0_mac_rgmii_connection_rgmii_out
enet_tx_d[3] <= qsys_top:qsys_top_0.triple_speed_ethernet_0_mac_rgmii_connection_rgmii_out
enet_tx_en <= qsys_top:qsys_top_0.triple_speed_ethernet_0_mac_rgmii_connection_tx_control
enet_rx_dv => enet_rx_dv.IN1


|top|debounce:debounce_inst
clk => counter[3][0].CLK
clk => counter[3][1].CLK
clk => counter[3][2].CLK
clk => counter[3][3].CLK
clk => counter[3][4].CLK
clk => counter[3][5].CLK
clk => counter[3][6].CLK
clk => counter[3][7].CLK
clk => counter[3][8].CLK
clk => counter[3][9].CLK
clk => counter[3][10].CLK
clk => counter[3][11].CLK
clk => counter[3][12].CLK
clk => counter[3][13].CLK
clk => counter[3][14].CLK
clk => counter[3][15].CLK
clk => counter[2][0].CLK
clk => counter[2][1].CLK
clk => counter[2][2].CLK
clk => counter[2][3].CLK
clk => counter[2][4].CLK
clk => counter[2][5].CLK
clk => counter[2][6].CLK
clk => counter[2][7].CLK
clk => counter[2][8].CLK
clk => counter[2][9].CLK
clk => counter[2][10].CLK
clk => counter[2][11].CLK
clk => counter[2][12].CLK
clk => counter[2][13].CLK
clk => counter[2][14].CLK
clk => counter[2][15].CLK
clk => counter[1][0].CLK
clk => counter[1][1].CLK
clk => counter[1][2].CLK
clk => counter[1][3].CLK
clk => counter[1][4].CLK
clk => counter[1][5].CLK
clk => counter[1][6].CLK
clk => counter[1][7].CLK
clk => counter[1][8].CLK
clk => counter[1][9].CLK
clk => counter[1][10].CLK
clk => counter[1][11].CLK
clk => counter[1][12].CLK
clk => counter[1][13].CLK
clk => counter[1][14].CLK
clk => counter[1][15].CLK
clk => counter[0][0].CLK
clk => counter[0][1].CLK
clk => counter[0][2].CLK
clk => counter[0][3].CLK
clk => counter[0][4].CLK
clk => counter[0][5].CLK
clk => counter[0][6].CLK
clk => counter[0][7].CLK
clk => counter[0][8].CLK
clk => counter[0][9].CLK
clk => counter[0][10].CLK
clk => counter[0][11].CLK
clk => counter[0][12].CLK
clk => counter[0][13].CLK
clk => counter[0][14].CLK
clk => counter[0][15].CLK
reset_n => counter[0][0].ACLR
reset_n => counter[0][1].ACLR
reset_n => counter[0][2].ACLR
reset_n => counter[0][3].ACLR
reset_n => counter[0][4].ACLR
reset_n => counter[0][5].ACLR
reset_n => counter[0][6].ACLR
reset_n => counter[0][7].ACLR
reset_n => counter[0][8].ACLR
reset_n => counter[0][9].ACLR
reset_n => counter[0][10].ACLR
reset_n => counter[0][11].ACLR
reset_n => counter[0][12].ACLR
reset_n => counter[0][13].ACLR
reset_n => counter[0][14].ACLR
reset_n => counter[0][15].ACLR
reset_n => counter[1][0].ACLR
reset_n => counter[1][1].ACLR
reset_n => counter[1][2].ACLR
reset_n => counter[1][3].ACLR
reset_n => counter[1][4].ACLR
reset_n => counter[1][5].ACLR
reset_n => counter[1][6].ACLR
reset_n => counter[1][7].ACLR
reset_n => counter[1][8].ACLR
reset_n => counter[1][9].ACLR
reset_n => counter[1][10].ACLR
reset_n => counter[1][11].ACLR
reset_n => counter[1][12].ACLR
reset_n => counter[1][13].ACLR
reset_n => counter[1][14].ACLR
reset_n => counter[1][15].ACLR
reset_n => counter[2][0].ACLR
reset_n => counter[2][1].ACLR
reset_n => counter[2][2].ACLR
reset_n => counter[2][3].ACLR
reset_n => counter[2][4].ACLR
reset_n => counter[2][5].ACLR
reset_n => counter[2][6].ACLR
reset_n => counter[2][7].ACLR
reset_n => counter[2][8].ACLR
reset_n => counter[2][9].ACLR
reset_n => counter[2][10].ACLR
reset_n => counter[2][11].ACLR
reset_n => counter[2][12].ACLR
reset_n => counter[2][13].ACLR
reset_n => counter[2][14].ACLR
reset_n => counter[2][15].ACLR
reset_n => counter[3][0].ACLR
reset_n => counter[3][1].ACLR
reset_n => counter[3][2].ACLR
reset_n => counter[3][3].ACLR
reset_n => counter[3][4].ACLR
reset_n => counter[3][5].ACLR
reset_n => counter[3][6].ACLR
reset_n => counter[3][7].ACLR
reset_n => counter[3][8].ACLR
reset_n => counter[3][9].ACLR
reset_n => counter[3][10].ACLR
reset_n => counter[3][11].ACLR
reset_n => counter[3][12].ACLR
reset_n => counter[3][13].ACLR
reset_n => counter[3][14].ACLR
reset_n => counter[3][15].ACLR
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter.OUTPUTSELECT
data_in[0] => counter_enable[0].IN1
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter.OUTPUTSELECT
data_in[1] => counter_enable[1].IN1
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter.OUTPUTSELECT
data_in[2] => counter_enable[2].IN1
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter.OUTPUTSELECT
data_in[3] => counter_enable[3].IN1
data_out[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|top|clkctrl:clkctrl_inst0
inclk => inclk.IN1
outclk <= clkctrl_altclkctrl_0:altclkctrl_0.outclk


|top|clkctrl:clkctrl_inst0|clkctrl_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component.outclk


|top|clkctrl:clkctrl_inst0|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|top|clkctrl:clkctrl_inst1
inclk => inclk.IN1
outclk <= clkctrl_altclkctrl_0:altclkctrl_0.outclk


|top|clkctrl:clkctrl_inst1|clkctrl_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component.outclk


|top|clkctrl:clkctrl_inst1|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|top|gtx_clk:gtx_clk_inst
outclock => outclock.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
pad_out[0] <= altera_gpio_lite:gtx_clk_inst.pad_out


|top|gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|top|gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|pll:i_pll
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top|pll:i_pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|pll:i_pll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0
clk_clk => clk_clk.IN12
reset_reset_n => _.IN1
reset_reset_n => _.IN1
triple_speed_ethernet_0_mac_mdio_connection_mdc <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.mdc
triple_speed_ethernet_0_mac_mdio_connection_mdio_in => triple_speed_ethernet_0_mac_mdio_connection_mdio_in.IN1
triple_speed_ethernet_0_mac_mdio_connection_mdio_out <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.mdio_out
triple_speed_ethernet_0_mac_mdio_connection_mdio_oen <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.mdio_oen
triple_speed_ethernet_0_mac_misc_connection_xon_gen => triple_speed_ethernet_0_mac_misc_connection_xon_gen.IN1
triple_speed_ethernet_0_mac_misc_connection_xoff_gen => triple_speed_ethernet_0_mac_misc_connection_xoff_gen.IN1
triple_speed_ethernet_0_mac_misc_connection_ff_tx_crc_fwd => triple_speed_ethernet_0_mac_misc_connection_ff_tx_crc_fwd.IN1
triple_speed_ethernet_0_mac_misc_connection_ff_tx_septy <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.ff_tx_septy
triple_speed_ethernet_0_mac_misc_connection_tx_ff_uflow <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.tx_ff_uflow
triple_speed_ethernet_0_mac_misc_connection_ff_tx_a_full <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.ff_tx_a_full
triple_speed_ethernet_0_mac_misc_connection_ff_tx_a_empty <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.ff_tx_a_empty
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[0] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[1] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[2] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[3] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[4] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[5] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[6] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[7] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[8] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[9] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[10] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[11] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[12] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[13] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[14] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[15] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[16] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_err_stat[17] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_err_stat
triple_speed_ethernet_0_mac_misc_connection_rx_frm_type[0] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_frm_type
triple_speed_ethernet_0_mac_misc_connection_rx_frm_type[1] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_frm_type
triple_speed_ethernet_0_mac_misc_connection_rx_frm_type[2] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_frm_type
triple_speed_ethernet_0_mac_misc_connection_rx_frm_type[3] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rx_frm_type
triple_speed_ethernet_0_mac_misc_connection_ff_rx_dsav <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.ff_rx_dsav
triple_speed_ethernet_0_mac_misc_connection_ff_rx_a_full <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.ff_rx_a_full
triple_speed_ethernet_0_mac_misc_connection_ff_rx_a_empty <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.ff_rx_a_empty
triple_speed_ethernet_0_mac_rgmii_connection_rgmii_in[0] => triple_speed_ethernet_0_mac_rgmii_connection_rgmii_in[0].IN1
triple_speed_ethernet_0_mac_rgmii_connection_rgmii_in[1] => triple_speed_ethernet_0_mac_rgmii_connection_rgmii_in[1].IN1
triple_speed_ethernet_0_mac_rgmii_connection_rgmii_in[2] => triple_speed_ethernet_0_mac_rgmii_connection_rgmii_in[2].IN1
triple_speed_ethernet_0_mac_rgmii_connection_rgmii_in[3] => triple_speed_ethernet_0_mac_rgmii_connection_rgmii_in[3].IN1
triple_speed_ethernet_0_mac_rgmii_connection_rgmii_out[0] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rgmii_out
triple_speed_ethernet_0_mac_rgmii_connection_rgmii_out[1] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rgmii_out
triple_speed_ethernet_0_mac_rgmii_connection_rgmii_out[2] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rgmii_out
triple_speed_ethernet_0_mac_rgmii_connection_rgmii_out[3] <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.rgmii_out
triple_speed_ethernet_0_mac_rgmii_connection_rx_control => triple_speed_ethernet_0_mac_rgmii_connection_rx_control.IN1
triple_speed_ethernet_0_mac_rgmii_connection_tx_control <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.tx_control
triple_speed_ethernet_0_mac_status_connection_set_10 => triple_speed_ethernet_0_mac_status_connection_set_10.IN1
triple_speed_ethernet_0_mac_status_connection_set_1000 => triple_speed_ethernet_0_mac_status_connection_set_1000.IN1
triple_speed_ethernet_0_mac_status_connection_eth_mode <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.eth_mode
triple_speed_ethernet_0_mac_status_connection_ena_10 <= qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0.ena_10
triple_speed_ethernet_0_pcs_mac_rx_clock_connection_clk => triple_speed_ethernet_0_pcs_mac_rx_clock_connection_clk.IN1
triple_speed_ethernet_0_pcs_mac_tx_clock_connection_clk => triple_speed_ethernet_0_pcs_mac_tx_clock_connection_clk.IN1


|top|qsys_top:qsys_top_0|aso_splitter:aso_splitter_0
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
asi_sink_data[0] => aso_source1_data[0].DATAIN
asi_sink_data[0] => aso_source0_data[0].DATAIN
asi_sink_data[1] => aso_source1_data[1].DATAIN
asi_sink_data[1] => aso_source0_data[1].DATAIN
asi_sink_data[2] => aso_source1_data[2].DATAIN
asi_sink_data[2] => aso_source0_data[2].DATAIN
asi_sink_data[3] => aso_source1_data[3].DATAIN
asi_sink_data[3] => aso_source0_data[3].DATAIN
asi_sink_data[4] => aso_source1_data[4].DATAIN
asi_sink_data[4] => aso_source0_data[4].DATAIN
asi_sink_data[5] => aso_source1_data[5].DATAIN
asi_sink_data[5] => aso_source0_data[5].DATAIN
asi_sink_data[6] => aso_source1_data[6].DATAIN
asi_sink_data[6] => aso_source0_data[6].DATAIN
asi_sink_data[7] => aso_source1_data[7].DATAIN
asi_sink_data[7] => aso_source0_data[7].DATAIN
asi_sink_data[8] => aso_source1_data[8].DATAIN
asi_sink_data[8] => aso_source0_data[8].DATAIN
asi_sink_data[9] => aso_source1_data[9].DATAIN
asi_sink_data[9] => aso_source0_data[9].DATAIN
asi_sink_data[10] => aso_source1_data[10].DATAIN
asi_sink_data[10] => aso_source0_data[10].DATAIN
asi_sink_data[11] => aso_source1_data[11].DATAIN
asi_sink_data[11] => aso_source0_data[11].DATAIN
asi_sink_data[12] => aso_source1_data[12].DATAIN
asi_sink_data[12] => aso_source0_data[12].DATAIN
asi_sink_data[13] => aso_source1_data[13].DATAIN
asi_sink_data[13] => aso_source0_data[13].DATAIN
asi_sink_data[14] => aso_source1_data[14].DATAIN
asi_sink_data[14] => aso_source0_data[14].DATAIN
asi_sink_data[15] => aso_source1_data[15].DATAIN
asi_sink_data[15] => aso_source0_data[15].DATAIN
asi_sink_data[16] => aso_source1_data[16].DATAIN
asi_sink_data[16] => aso_source0_data[16].DATAIN
asi_sink_data[17] => aso_source1_data[17].DATAIN
asi_sink_data[17] => aso_source0_data[17].DATAIN
asi_sink_data[18] => aso_source1_data[18].DATAIN
asi_sink_data[18] => aso_source0_data[18].DATAIN
asi_sink_data[19] => aso_source1_data[19].DATAIN
asi_sink_data[19] => aso_source0_data[19].DATAIN
asi_sink_data[20] => aso_source1_data[20].DATAIN
asi_sink_data[20] => aso_source0_data[20].DATAIN
asi_sink_data[21] => aso_source1_data[21].DATAIN
asi_sink_data[21] => aso_source0_data[21].DATAIN
asi_sink_data[22] => aso_source1_data[22].DATAIN
asi_sink_data[22] => aso_source0_data[22].DATAIN
asi_sink_data[23] => aso_source1_data[23].DATAIN
asi_sink_data[23] => aso_source0_data[23].DATAIN
asi_sink_data[24] => aso_source1_data[24].DATAIN
asi_sink_data[24] => aso_source0_data[24].DATAIN
asi_sink_data[25] => aso_source1_data[25].DATAIN
asi_sink_data[25] => aso_source0_data[25].DATAIN
asi_sink_data[26] => aso_source1_data[26].DATAIN
asi_sink_data[26] => aso_source0_data[26].DATAIN
asi_sink_data[27] => aso_source1_data[27].DATAIN
asi_sink_data[27] => aso_source0_data[27].DATAIN
asi_sink_data[28] => aso_source1_data[28].DATAIN
asi_sink_data[28] => aso_source0_data[28].DATAIN
asi_sink_data[29] => aso_source1_data[29].DATAIN
asi_sink_data[29] => aso_source0_data[29].DATAIN
asi_sink_data[30] => aso_source1_data[30].DATAIN
asi_sink_data[30] => aso_source0_data[30].DATAIN
asi_sink_data[31] => aso_source1_data[31].DATAIN
asi_sink_data[31] => aso_source0_data[31].DATAIN
asi_sink_ready <= asi_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
asi_sink_valid => aso_source1_valid.DATAIN
asi_sink_valid => aso_source0_valid.DATAIN
asi_sink_error[0] => aso_source1_error[0].DATAIN
asi_sink_error[0] => aso_source0_error[0].DATAIN
asi_sink_error[1] => aso_source1_error[1].DATAIN
asi_sink_error[1] => aso_source0_error[1].DATAIN
asi_sink_error[2] => aso_source1_error[2].DATAIN
asi_sink_error[2] => aso_source0_error[2].DATAIN
asi_sink_error[3] => aso_source1_error[3].DATAIN
asi_sink_error[3] => aso_source0_error[3].DATAIN
asi_sink_error[4] => aso_source1_error[4].DATAIN
asi_sink_error[4] => aso_source0_error[4].DATAIN
asi_sink_error[5] => aso_source1_error[5].DATAIN
asi_sink_error[5] => aso_source0_error[5].DATAIN
asi_sink_startofpacket => aso_source1_startofpacket.DATAIN
asi_sink_startofpacket => aso_source0_startofpacket.DATAIN
asi_sink_endofpacket => aso_source1_endofpacket.DATAIN
asi_sink_endofpacket => aso_source0_endofpacket.DATAIN
asi_sink_empty[0] => aso_source1_empty[0].DATAIN
asi_sink_empty[0] => aso_source0_empty[0].DATAIN
asi_sink_empty[1] => aso_source1_empty[1].DATAIN
asi_sink_empty[1] => aso_source0_empty[1].DATAIN
aso_source0_data[0] <= asi_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[1] <= asi_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[2] <= asi_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[3] <= asi_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[4] <= asi_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[5] <= asi_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[6] <= asi_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[7] <= asi_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[8] <= asi_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[9] <= asi_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[10] <= asi_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[11] <= asi_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[12] <= asi_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[13] <= asi_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[14] <= asi_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[15] <= asi_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[16] <= asi_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[17] <= asi_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[18] <= asi_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[19] <= asi_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[20] <= asi_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[21] <= asi_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[22] <= asi_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[23] <= asi_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[24] <= asi_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[25] <= asi_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[26] <= asi_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[27] <= asi_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[28] <= asi_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[29] <= asi_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[30] <= asi_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_data[31] <= asi_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_ready => asi_sink_ready.IN0
aso_source0_valid <= asi_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
aso_source0_error[0] <= asi_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_error[1] <= asi_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_error[2] <= asi_sink_error[2].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_error[3] <= asi_sink_error[3].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_error[4] <= asi_sink_error[4].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_error[5] <= asi_sink_error[5].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_startofpacket <= asi_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
aso_source0_endofpacket <= asi_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
aso_source0_empty[0] <= asi_sink_empty[0].DB_MAX_OUTPUT_PORT_TYPE
aso_source0_empty[1] <= asi_sink_empty[1].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[0] <= asi_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[1] <= asi_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[2] <= asi_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[3] <= asi_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[4] <= asi_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[5] <= asi_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[6] <= asi_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[7] <= asi_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[8] <= asi_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[9] <= asi_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[10] <= asi_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[11] <= asi_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[12] <= asi_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[13] <= asi_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[14] <= asi_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[15] <= asi_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[16] <= asi_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[17] <= asi_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[18] <= asi_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[19] <= asi_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[20] <= asi_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[21] <= asi_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[22] <= asi_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[23] <= asi_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[24] <= asi_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[25] <= asi_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[26] <= asi_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[27] <= asi_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[28] <= asi_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[29] <= asi_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[30] <= asi_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_data[31] <= asi_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_ready => asi_sink_ready.IN1
aso_source1_valid <= asi_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
aso_source1_error[0] <= asi_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_error[1] <= asi_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_error[2] <= asi_sink_error[2].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_error[3] <= asi_sink_error[3].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_error[4] <= asi_sink_error[4].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_error[5] <= asi_sink_error[5].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_startofpacket <= asi_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
aso_source1_endofpacket <= asi_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
aso_source1_empty[0] <= asi_sink_empty[0].DB_MAX_OUTPUT_PORT_TYPE
aso_source1_empty[1] <= asi_sink_empty[1].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|error_adapter2:error_adapter2_0
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
asi_in_data[0] => aso_out_data[0].DATAIN
asi_in_data[1] => aso_out_data[1].DATAIN
asi_in_data[2] => aso_out_data[2].DATAIN
asi_in_data[3] => aso_out_data[3].DATAIN
asi_in_data[4] => aso_out_data[4].DATAIN
asi_in_data[5] => aso_out_data[5].DATAIN
asi_in_data[6] => aso_out_data[6].DATAIN
asi_in_data[7] => aso_out_data[7].DATAIN
asi_in_data[8] => aso_out_data[8].DATAIN
asi_in_data[9] => aso_out_data[9].DATAIN
asi_in_data[10] => aso_out_data[10].DATAIN
asi_in_data[11] => aso_out_data[11].DATAIN
asi_in_data[12] => aso_out_data[12].DATAIN
asi_in_data[13] => aso_out_data[13].DATAIN
asi_in_data[14] => aso_out_data[14].DATAIN
asi_in_data[15] => aso_out_data[15].DATAIN
asi_in_data[16] => aso_out_data[16].DATAIN
asi_in_data[17] => aso_out_data[17].DATAIN
asi_in_data[18] => aso_out_data[18].DATAIN
asi_in_data[19] => aso_out_data[19].DATAIN
asi_in_data[20] => aso_out_data[20].DATAIN
asi_in_data[21] => aso_out_data[21].DATAIN
asi_in_data[22] => aso_out_data[22].DATAIN
asi_in_data[23] => aso_out_data[23].DATAIN
asi_in_data[24] => aso_out_data[24].DATAIN
asi_in_data[25] => aso_out_data[25].DATAIN
asi_in_data[26] => aso_out_data[26].DATAIN
asi_in_data[27] => aso_out_data[27].DATAIN
asi_in_data[28] => aso_out_data[28].DATAIN
asi_in_data[29] => aso_out_data[29].DATAIN
asi_in_data[30] => aso_out_data[30].DATAIN
asi_in_data[31] => aso_out_data[31].DATAIN
asi_in_ready <= aso_out_ready.DB_MAX_OUTPUT_PORT_TYPE
asi_in_valid => aso_out_valid.DATAIN
asi_in_error[0] => aso_out_error[0].DATAIN
asi_in_error[1] => ~NO_FANOUT~
asi_in_error[2] => ~NO_FANOUT~
asi_in_error[3] => ~NO_FANOUT~
asi_in_error[4] => ~NO_FANOUT~
asi_in_error[5] => ~NO_FANOUT~
asi_in_startofpacket => aso_out_startofpacket.DATAIN
asi_in_endofpacket => aso_out_endofpacket.DATAIN
asi_in_empty[0] => aso_out_empty[0].DATAIN
asi_in_empty[1] => aso_out_empty[1].DATAIN
aso_out_data[0] <= asi_in_data[0].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[1] <= asi_in_data[1].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[2] <= asi_in_data[2].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[3] <= asi_in_data[3].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[4] <= asi_in_data[4].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[5] <= asi_in_data[5].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[6] <= asi_in_data[6].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[7] <= asi_in_data[7].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[8] <= asi_in_data[8].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[9] <= asi_in_data[9].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[10] <= asi_in_data[10].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[11] <= asi_in_data[11].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[12] <= asi_in_data[12].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[13] <= asi_in_data[13].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[14] <= asi_in_data[14].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[15] <= asi_in_data[15].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[16] <= asi_in_data[16].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[17] <= asi_in_data[17].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[18] <= asi_in_data[18].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[19] <= asi_in_data[19].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[20] <= asi_in_data[20].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[21] <= asi_in_data[21].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[22] <= asi_in_data[22].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[23] <= asi_in_data[23].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[24] <= asi_in_data[24].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[25] <= asi_in_data[25].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[26] <= asi_in_data[26].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[27] <= asi_in_data[27].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[28] <= asi_in_data[28].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[29] <= asi_in_data[29].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[30] <= asi_in_data[30].DB_MAX_OUTPUT_PORT_TYPE
aso_out_data[31] <= asi_in_data[31].DB_MAX_OUTPUT_PORT_TYPE
aso_out_ready => asi_in_ready.DATAIN
aso_out_valid <= asi_in_valid.DB_MAX_OUTPUT_PORT_TYPE
aso_out_error[0] <= asi_in_error[0].DB_MAX_OUTPUT_PORT_TYPE
aso_out_startofpacket <= asi_in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
aso_out_endofpacket <= asi_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
aso_out_empty[0] <= asi_in_empty[0].DB_MAX_OUTPUT_PORT_TYPE
aso_out_empty[1] <= asi_in_empty[1].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0
clk => clk.IN5
reset => tx_mod[0]~reg0.ACLR
reset => tx_mod[1]~reg0.ACLR
reset => tx_mod_out[0].ACLR
reset => tx_mod_out[1].ACLR
reset => tx_eop~reg0.ACLR
reset => tx_eop_out.ACLR
reset => tx_wren~reg0.ACLR
reset => tx_sop~reg0.ACLR
reset => tx_data[0]~reg0.ACLR
reset => tx_data[1]~reg0.ACLR
reset => tx_data[2]~reg0.ACLR
reset => tx_data[3]~reg0.ACLR
reset => tx_data[4]~reg0.ACLR
reset => tx_data[5]~reg0.ACLR
reset => tx_data[6]~reg0.ACLR
reset => tx_data[7]~reg0.ACLR
reset => tx_data[8]~reg0.ACLR
reset => tx_data[9]~reg0.ACLR
reset => tx_data[10]~reg0.ACLR
reset => tx_data[11]~reg0.ACLR
reset => tx_data[12]~reg0.ACLR
reset => tx_data[13]~reg0.ACLR
reset => tx_data[14]~reg0.ACLR
reset => tx_data[15]~reg0.ACLR
reset => tx_data[16]~reg0.ACLR
reset => tx_data[17]~reg0.ACLR
reset => tx_data[18]~reg0.ACLR
reset => tx_data[19]~reg0.ACLR
reset => tx_data[20]~reg0.ACLR
reset => tx_data[21]~reg0.ACLR
reset => tx_data[22]~reg0.ACLR
reset => tx_data[23]~reg0.ACLR
reset => tx_data[24]~reg0.ACLR
reset => tx_data[25]~reg0.ACLR
reset => tx_data[26]~reg0.ACLR
reset => tx_data[27]~reg0.ACLR
reset => tx_data[28]~reg0.ACLR
reset => tx_data[29]~reg0.ACLR
reset => tx_data[30]~reg0.ACLR
reset => tx_data[31]~reg0.ACLR
reset => checksum_reg_buffer[0].ACLR
reset => checksum_reg_buffer[1].ACLR
reset => checksum_reg_buffer[2].ACLR
reset => checksum_reg_buffer[3].ACLR
reset => checksum_reg_buffer[4].ACLR
reset => checksum_reg_buffer[5].ACLR
reset => checksum_reg_buffer[6].ACLR
reset => checksum_reg_buffer[7].ACLR
reset => checksum_reg_buffer[8].ACLR
reset => checksum_reg_buffer[9].ACLR
reset => checksum_reg_buffer[10].ACLR
reset => checksum_reg_buffer[11].ACLR
reset => checksum_reg_buffer[12].ACLR
reset => checksum_reg_buffer[13].ACLR
reset => checksum_reg_buffer[14].ACLR
reset => checksum_reg_buffer[15].ACLR
reset => checksum_reg_buffer[16].ACLR
reset => checksum_reg_buffer[17].ACLR
reset => checksum_reg_buffer[18].ACLR
reset => checksum_reg_buffer[19].ACLR
reset => checksum_reg_buffer[20].ACLR
reset => checksum_reg_buffer[21].ACLR
reset => checksum_reg_buffer[22].ACLR
reset => checksum_reg_buffer[23].ACLR
reset => checksum_reg_buffer[24].ACLR
reset => checksum_reg_buffer[25].ACLR
reset => checksum_reg_buffer[26].ACLR
reset => checksum_reg_buffer[27].ACLR
reset => checksum_reg_buffer[28].ACLR
reset => checksum_reg_buffer[29].ACLR
reset => checksum_reg_buffer[30].ACLR
reset => checksum_reg_buffer[31].ACLR
reset => checksum_reg[0].ACLR
reset => checksum_reg[1].ACLR
reset => checksum_reg[2].ACLR
reset => checksum_reg[3].ACLR
reset => checksum_reg[4].ACLR
reset => checksum_reg[5].ACLR
reset => checksum_reg[6].ACLR
reset => checksum_reg[7].ACLR
reset => checksum_reg[8].ACLR
reset => checksum_reg[9].ACLR
reset => checksum_reg[10].ACLR
reset => checksum_reg[11].ACLR
reset => checksum_reg[12].ACLR
reset => checksum_reg[13].ACLR
reset => checksum_reg[14].ACLR
reset => checksum_reg[15].ACLR
reset => checksum_reg[16].ACLR
reset => checksum_reg[17].ACLR
reset => checksum_reg[18].ACLR
reset => checksum_reg[19].ACLR
reset => checksum_reg[20].ACLR
reset => checksum_reg[21].ACLR
reset => checksum_reg[22].ACLR
reset => checksum_reg[23].ACLR
reset => checksum_reg[24].ACLR
reset => checksum_reg[25].ACLR
reset => checksum_reg[26].ACLR
reset => checksum_reg[27].ACLR
reset => checksum_reg[28].ACLR
reset => checksum_reg[29].ACLR
reset => checksum_reg[30].ACLR
reset => checksum_reg[31].ACLR
reset => crc_valid_buffer.ACLR
reset => tx_eop_buffer.ACLR
reset => crcvalid_count[0].ACLR
reset => crcvalid_count[1].ACLR
reset => tx_mod_reg[0].ACLR
reset => tx_mod_reg[1].ACLR
reset => tx_eop_reg.ACLR
reset => tx_sop_reg.ACLR
reset => tx_wren_reg.ACLR
reset => tx_data_reg[0].ACLR
reset => tx_data_reg[1].ACLR
reset => tx_data_reg[2].ACLR
reset => tx_data_reg[3].ACLR
reset => tx_data_reg[4].ACLR
reset => tx_data_reg[5].ACLR
reset => tx_data_reg[6].ACLR
reset => tx_data_reg[7].ACLR
reset => tx_data_reg[8].ACLR
reset => tx_data_reg[9].ACLR
reset => tx_data_reg[10].ACLR
reset => tx_data_reg[11].ACLR
reset => tx_data_reg[12].ACLR
reset => tx_data_reg[13].ACLR
reset => tx_data_reg[14].ACLR
reset => tx_data_reg[15].ACLR
reset => tx_data_reg[16].ACLR
reset => tx_data_reg[17].ACLR
reset => tx_data_reg[18].ACLR
reset => tx_data_reg[19].ACLR
reset => tx_data_reg[20].ACLR
reset => tx_data_reg[21].ACLR
reset => tx_data_reg[22].ACLR
reset => tx_data_reg[23].ACLR
reset => tx_data_reg[24].ACLR
reset => tx_data_reg[25].ACLR
reset => tx_data_reg[26].ACLR
reset => tx_data_reg[27].ACLR
reset => tx_data_reg[28].ACLR
reset => tx_data_reg[29].ACLR
reset => tx_data_reg[30].ACLR
reset => tx_data_reg[31].ACLR
reset => data_pattern[0].ACLR
reset => data_pattern[1].ACLR
reset => data_pattern[2].ACLR
reset => data_pattern[3].ACLR
reset => data_pattern[4].ACLR
reset => data_pattern[5].ACLR
reset => data_pattern[6].ACLR
reset => data_pattern[7].ACLR
reset => data_pattern[8].ACLR
reset => data_pattern[9].ACLR
reset => data_pattern[10].ACLR
reset => data_pattern[11].ACLR
reset => data_pattern[12].ACLR
reset => data_pattern[13].ACLR
reset => data_pattern[14].ACLR
reset => data_pattern[15].ACLR
reset => data_pattern[16].ACLR
reset => data_pattern[17].ACLR
reset => data_pattern[18].ACLR
reset => data_pattern[19].ACLR
reset => data_pattern[20].ACLR
reset => data_pattern[21].ACLR
reset => data_pattern[22].ACLR
reset => data_pattern[23].ACLR
reset => data_pattern[24].ACLR
reset => data_pattern[25].ACLR
reset => data_pattern[26].ACLR
reset => data_pattern[27].ACLR
reset => data_pattern[28].ACLR
reset => data_pattern[29].ACLR
reset => data_pattern[30].ACLR
reset => data_pattern[31].ACLR
reset => seq_num[0].ACLR
reset => seq_num[1].ACLR
reset => seq_num[2].ACLR
reset => seq_num[3].ACLR
reset => seq_num[4].ACLR
reset => seq_num[5].ACLR
reset => seq_num[6].ACLR
reset => seq_num[7].ACLR
reset => seq_num[8].ACLR
reset => seq_num[9].ACLR
reset => seq_num[10].ACLR
reset => seq_num[11].ACLR
reset => seq_num[12].ACLR
reset => seq_num[13].ACLR
reset => seq_num[14].ACLR
reset => seq_num[15].ACLR
reset => byte_count[0].ACLR
reset => byte_count[1].ACLR
reset => byte_count[2].ACLR
reset => byte_count[3].ACLR
reset => byte_count[4].ACLR
reset => byte_count[5].ACLR
reset => byte_count[6].ACLR
reset => byte_count[7].ACLR
reset => byte_count[8].ACLR
reset => byte_count[9].ACLR
reset => byte_count[10].ACLR
reset => byte_count[11].ACLR
reset => byte_count[12].ACLR
reset => byte_count[13].ACLR
reset => byte_count[14].ACLR
reset => byte_count[15].ACLR
reset => length[0].ACLR
reset => length[1].ACLR
reset => length[2].ACLR
reset => length[3].ACLR
reset => length[4].ACLR
reset => length[5].ACLR
reset => length[6].ACLR
reset => length[7].ACLR
reset => length[8].ACLR
reset => length[9].ACLR
reset => length[10].ACLR
reset => length[11].ACLR
reset => length[12].ACLR
reset => length[13].ACLR
reset => length[14].ACLR
reset => length[15].ACLR
reset => packet_tx_count[0].ACLR
reset => packet_tx_count[1].ACLR
reset => packet_tx_count[2].ACLR
reset => packet_tx_count[3].ACLR
reset => packet_tx_count[4].ACLR
reset => packet_tx_count[5].ACLR
reset => packet_tx_count[6].ACLR
reset => packet_tx_count[7].ACLR
reset => packet_tx_count[8].ACLR
reset => packet_tx_count[9].ACLR
reset => packet_tx_count[10].ACLR
reset => packet_tx_count[11].ACLR
reset => packet_tx_count[12].ACLR
reset => packet_tx_count[13].ACLR
reset => packet_tx_count[14].ACLR
reset => packet_tx_count[15].ACLR
reset => packet_tx_count[16].ACLR
reset => packet_tx_count[17].ACLR
reset => packet_tx_count[18].ACLR
reset => packet_tx_count[19].ACLR
reset => packet_tx_count[20].ACLR
reset => packet_tx_count[21].ACLR
reset => packet_tx_count[22].ACLR
reset => packet_tx_count[23].ACLR
reset => packet_tx_count[24].ACLR
reset => packet_tx_count[25].ACLR
reset => packet_tx_count[26].ACLR
reset => packet_tx_count[27].ACLR
reset => packet_tx_count[28].ACLR
reset => packet_tx_count[29].ACLR
reset => packet_tx_count[30].ACLR
reset => packet_tx_count[31].ACLR
reset => operation[0].ACLR
reset => operation[1].ACLR
reset => operation[2].ACLR
reset => destination_addr1[0].ACLR
reset => destination_addr1[1].ACLR
reset => destination_addr1[2].ACLR
reset => destination_addr1[3].ACLR
reset => destination_addr1[4].ACLR
reset => destination_addr1[5].ACLR
reset => destination_addr1[6].ACLR
reset => destination_addr1[7].ACLR
reset => destination_addr1[8].ACLR
reset => destination_addr1[9].ACLR
reset => destination_addr1[10].ACLR
reset => destination_addr1[11].ACLR
reset => destination_addr1[12].ACLR
reset => destination_addr1[13].ACLR
reset => destination_addr1[14].ACLR
reset => destination_addr1[15].ACLR
reset => destination_addr0[0].ACLR
reset => destination_addr0[1].ACLR
reset => destination_addr0[2].ACLR
reset => destination_addr0[3].ACLR
reset => destination_addr0[4].ACLR
reset => destination_addr0[5].ACLR
reset => destination_addr0[6].ACLR
reset => destination_addr0[7].ACLR
reset => destination_addr0[8].ACLR
reset => destination_addr0[9].ACLR
reset => destination_addr0[10].ACLR
reset => destination_addr0[11].ACLR
reset => destination_addr0[12].ACLR
reset => destination_addr0[13].ACLR
reset => destination_addr0[14].ACLR
reset => destination_addr0[15].ACLR
reset => destination_addr0[16].ACLR
reset => destination_addr0[17].ACLR
reset => destination_addr0[18].ACLR
reset => destination_addr0[19].ACLR
reset => destination_addr0[20].ACLR
reset => destination_addr0[21].ACLR
reset => destination_addr0[22].ACLR
reset => destination_addr0[23].ACLR
reset => destination_addr0[24].ACLR
reset => destination_addr0[25].ACLR
reset => destination_addr0[26].ACLR
reset => destination_addr0[27].ACLR
reset => destination_addr0[28].ACLR
reset => destination_addr0[29].ACLR
reset => destination_addr0[30].ACLR
reset => destination_addr0[31].ACLR
reset => source_addr1[0].ACLR
reset => source_addr1[1].ACLR
reset => source_addr1[2].ACLR
reset => source_addr1[3].ACLR
reset => source_addr1[4].ACLR
reset => source_addr1[5].ACLR
reset => source_addr1[6].ACLR
reset => source_addr1[7].ACLR
reset => source_addr1[8].ACLR
reset => source_addr1[9].ACLR
reset => source_addr1[10].ACLR
reset => source_addr1[11].ACLR
reset => source_addr1[12].ACLR
reset => source_addr1[13].ACLR
reset => source_addr1[14].ACLR
reset => source_addr1[15].ACLR
reset => source_addr0[0].ACLR
reset => source_addr0[1].ACLR
reset => source_addr0[2].ACLR
reset => source_addr0[3].ACLR
reset => source_addr0[4].ACLR
reset => source_addr0[5].ACLR
reset => source_addr0[6].ACLR
reset => source_addr0[7].ACLR
reset => source_addr0[8].ACLR
reset => source_addr0[9].ACLR
reset => source_addr0[10].ACLR
reset => source_addr0[11].ACLR
reset => source_addr0[12].ACLR
reset => source_addr0[13].ACLR
reset => source_addr0[14].ACLR
reset => source_addr0[15].ACLR
reset => source_addr0[16].ACLR
reset => source_addr0[17].ACLR
reset => source_addr0[18].ACLR
reset => source_addr0[19].ACLR
reset => source_addr0[20].ACLR
reset => source_addr0[21].ACLR
reset => source_addr0[22].ACLR
reset => source_addr0[23].ACLR
reset => source_addr0[24].ACLR
reset => source_addr0[25].ACLR
reset => source_addr0[26].ACLR
reset => source_addr0[27].ACLR
reset => source_addr0[28].ACLR
reset => source_addr0[29].ACLR
reset => source_addr0[30].ACLR
reset => source_addr0[31].ACLR
reset => rand_seed1[0].ACLR
reset => rand_seed1[1].ACLR
reset => rand_seed1[2].ACLR
reset => rand_seed1[3].ACLR
reset => rand_seed1[4].ACLR
reset => rand_seed1[5].ACLR
reset => rand_seed1[6].ACLR
reset => rand_seed1[7].ACLR
reset => rand_seed1[8].ACLR
reset => rand_seed1[9].ACLR
reset => rand_seed1[10].ACLR
reset => rand_seed1[11].ACLR
reset => rand_seed1[12].ACLR
reset => rand_seed1[13].ACLR
reset => rand_seed1[14].ACLR
reset => rand_seed1[15].ACLR
reset => rand_seed0[0].ACLR
reset => rand_seed0[1].ACLR
reset => rand_seed0[2].ACLR
reset => rand_seed0[3].ACLR
reset => rand_seed0[4].ACLR
reset => rand_seed0[5].ACLR
reset => rand_seed0[6].ACLR
reset => rand_seed0[7].ACLR
reset => rand_seed0[8].ACLR
reset => rand_seed0[9].ACLR
reset => rand_seed0[10].ACLR
reset => rand_seed0[11].ACLR
reset => rand_seed0[12].ACLR
reset => rand_seed0[13].ACLR
reset => rand_seed0[14].ACLR
reset => rand_seed0[15].ACLR
reset => rand_seed0[16].ACLR
reset => rand_seed0[17].ACLR
reset => rand_seed0[18].ACLR
reset => rand_seed0[19].ACLR
reset => rand_seed0[20].ACLR
reset => rand_seed0[21].ACLR
reset => rand_seed0[22].ACLR
reset => rand_seed0[23].ACLR
reset => rand_seed0[24].ACLR
reset => rand_seed0[25].ACLR
reset => rand_seed0[26].ACLR
reset => rand_seed0[27].ACLR
reset => rand_seed0[28].ACLR
reset => rand_seed0[29].ACLR
reset => rand_seed0[30].ACLR
reset => rand_seed0[31].ACLR
reset => config_setting[0].ACLR
reset => config_setting[1].ACLR
reset => config_setting[2].ACLR
reset => config_setting[3].ACLR
reset => config_setting[4].ACLR
reset => config_setting[5].ACLR
reset => config_setting[6].ACLR
reset => config_setting[7].ACLR
reset => config_setting[8].ACLR
reset => config_setting[9].ACLR
reset => config_setting[10].ACLR
reset => config_setting[11].ACLR
reset => config_setting[12].ACLR
reset => config_setting[13].ACLR
reset => config_setting[14].ACLR
reset => config_setting[15].ACLR
reset => number_packet[0].ACLR
reset => number_packet[1].ACLR
reset => number_packet[2].ACLR
reset => number_packet[3].ACLR
reset => number_packet[4].ACLR
reset => number_packet[5].ACLR
reset => number_packet[6].ACLR
reset => number_packet[7].ACLR
reset => number_packet[8].ACLR
reset => number_packet[9].ACLR
reset => number_packet[10].ACLR
reset => number_packet[11].ACLR
reset => number_packet[12].ACLR
reset => number_packet[13].ACLR
reset => number_packet[14].ACLR
reset => number_packet[15].ACLR
reset => number_packet[16].ACLR
reset => number_packet[17].ACLR
reset => number_packet[18].ACLR
reset => number_packet[19].ACLR
reset => number_packet[20].ACLR
reset => number_packet[21].ACLR
reset => number_packet[22].ACLR
reset => number_packet[23].ACLR
reset => number_packet[24].ACLR
reset => number_packet[25].ACLR
reset => number_packet[26].ACLR
reset => number_packet[27].ACLR
reset => number_packet[28].ACLR
reset => number_packet[29].ACLR
reset => number_packet[30].ACLR
reset => number_packet[31].ACLR
reset => ps~3.DATAIN
reset => _.IN1
reset => _.IN1
reset => _.IN1
address[0] => Mux0.IN14
address[0] => Mux1.IN14
address[0] => Mux2.IN14
address[0] => Mux3.IN14
address[0] => Mux4.IN14
address[0] => Mux5.IN14
address[0] => Mux6.IN14
address[0] => Mux7.IN14
address[0] => Mux8.IN14
address[0] => Mux9.IN14
address[0] => Mux10.IN14
address[0] => Mux11.IN14
address[0] => Mux12.IN14
address[0] => Mux13.IN14
address[0] => Mux14.IN14
address[0] => Mux15.IN14
address[0] => Mux16.IN10
address[0] => Mux17.IN10
address[0] => Mux18.IN10
address[0] => Mux19.IN10
address[0] => Mux20.IN10
address[0] => Mux21.IN10
address[0] => Mux22.IN10
address[0] => Mux23.IN10
address[0] => Mux24.IN10
address[0] => Mux25.IN10
address[0] => Mux26.IN10
address[0] => Mux27.IN10
address[0] => Mux28.IN10
address[0] => Mux29.IN9
address[0] => Mux30.IN9
address[0] => Mux31.IN9
address[0] => Equal0.IN3
address[0] => Equal1.IN0
address[0] => Equal2.IN3
address[0] => Equal3.IN1
address[0] => Equal4.IN3
address[0] => Equal5.IN1
address[0] => Equal6.IN3
address[0] => Equal7.IN2
address[0] => Equal8.IN3
address[1] => Mux0.IN13
address[1] => Mux1.IN13
address[1] => Mux2.IN13
address[1] => Mux3.IN13
address[1] => Mux4.IN13
address[1] => Mux5.IN13
address[1] => Mux6.IN13
address[1] => Mux7.IN13
address[1] => Mux8.IN13
address[1] => Mux9.IN13
address[1] => Mux10.IN13
address[1] => Mux11.IN13
address[1] => Mux12.IN13
address[1] => Mux13.IN13
address[1] => Mux14.IN13
address[1] => Mux15.IN13
address[1] => Mux16.IN9
address[1] => Mux17.IN9
address[1] => Mux18.IN9
address[1] => Mux19.IN9
address[1] => Mux20.IN9
address[1] => Mux21.IN9
address[1] => Mux22.IN9
address[1] => Mux23.IN9
address[1] => Mux24.IN9
address[1] => Mux25.IN9
address[1] => Mux26.IN9
address[1] => Mux27.IN9
address[1] => Mux28.IN9
address[1] => Mux29.IN8
address[1] => Mux30.IN8
address[1] => Mux31.IN8
address[1] => Equal0.IN2
address[1] => Equal1.IN3
address[1] => Equal2.IN0
address[1] => Equal3.IN0
address[1] => Equal4.IN2
address[1] => Equal5.IN3
address[1] => Equal6.IN1
address[1] => Equal7.IN1
address[1] => Equal8.IN2
address[2] => Mux0.IN12
address[2] => Mux1.IN12
address[2] => Mux2.IN12
address[2] => Mux3.IN12
address[2] => Mux4.IN12
address[2] => Mux5.IN12
address[2] => Mux6.IN12
address[2] => Mux7.IN12
address[2] => Mux8.IN12
address[2] => Mux9.IN12
address[2] => Mux10.IN12
address[2] => Mux11.IN12
address[2] => Mux12.IN12
address[2] => Mux13.IN12
address[2] => Mux14.IN12
address[2] => Mux15.IN12
address[2] => Mux16.IN8
address[2] => Mux17.IN8
address[2] => Mux18.IN8
address[2] => Mux19.IN8
address[2] => Mux20.IN8
address[2] => Mux21.IN8
address[2] => Mux22.IN8
address[2] => Mux23.IN8
address[2] => Mux24.IN8
address[2] => Mux25.IN8
address[2] => Mux26.IN8
address[2] => Mux27.IN8
address[2] => Mux28.IN8
address[2] => Mux29.IN7
address[2] => Mux30.IN7
address[2] => Mux31.IN7
address[2] => Equal0.IN1
address[2] => Equal1.IN2
address[2] => Equal2.IN2
address[2] => Equal3.IN3
address[2] => Equal4.IN0
address[2] => Equal5.IN0
address[2] => Equal6.IN0
address[2] => Equal7.IN0
address[2] => Equal8.IN1
address[3] => Mux0.IN11
address[3] => Mux1.IN11
address[3] => Mux2.IN11
address[3] => Mux3.IN11
address[3] => Mux4.IN11
address[3] => Mux5.IN11
address[3] => Mux6.IN11
address[3] => Mux7.IN11
address[3] => Mux8.IN11
address[3] => Mux9.IN11
address[3] => Mux10.IN11
address[3] => Mux11.IN11
address[3] => Mux12.IN11
address[3] => Mux13.IN11
address[3] => Mux14.IN11
address[3] => Mux15.IN11
address[3] => Mux16.IN7
address[3] => Mux17.IN7
address[3] => Mux18.IN7
address[3] => Mux19.IN7
address[3] => Mux20.IN7
address[3] => Mux21.IN7
address[3] => Mux22.IN7
address[3] => Mux23.IN7
address[3] => Mux24.IN7
address[3] => Mux25.IN7
address[3] => Mux26.IN7
address[3] => Mux27.IN7
address[3] => Mux28.IN7
address[3] => Mux29.IN6
address[3] => Mux30.IN6
address[3] => Mux31.IN6
address[3] => Equal0.IN0
address[3] => Equal1.IN1
address[3] => Equal2.IN1
address[3] => Equal3.IN2
address[3] => Equal4.IN1
address[3] => Equal5.IN2
address[3] => Equal6.IN2
address[3] => Equal7.IN3
address[3] => Equal8.IN0
write => always0.IN1
write => always2.IN1
write => always3.IN1
write => always5.IN1
write => always6.IN1
write => always8.IN1
write => always9.IN1
write => always11.IN1
write => always13.IN1
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
writedata[0] => rand_seed0.DATAB
writedata[0] => rand_seed1.DATAB
writedata[0] => operation.DATAB
writedata[0] => number_packet[0].DATAIN
writedata[0] => config_setting[0].DATAIN
writedata[0] => source_addr0[0].DATAIN
writedata[0] => source_addr1[0].DATAIN
writedata[0] => destination_addr0[0].DATAIN
writedata[0] => destination_addr1[0].DATAIN
writedata[1] => rand_seed0.DATAB
writedata[1] => rand_seed1.DATAB
writedata[1] => operation.DATAB
writedata[1] => number_packet[1].DATAIN
writedata[1] => config_setting[1].DATAIN
writedata[1] => source_addr0[1].DATAIN
writedata[1] => source_addr1[1].DATAIN
writedata[1] => destination_addr0[1].DATAIN
writedata[1] => destination_addr1[1].DATAIN
writedata[2] => rand_seed0.DATAB
writedata[2] => rand_seed1.DATAB
writedata[2] => number_packet[2].DATAIN
writedata[2] => config_setting[2].DATAIN
writedata[2] => source_addr0[2].DATAIN
writedata[2] => source_addr1[2].DATAIN
writedata[2] => destination_addr0[2].DATAIN
writedata[2] => destination_addr1[2].DATAIN
writedata[3] => rand_seed0.DATAB
writedata[3] => rand_seed1.DATAB
writedata[3] => number_packet[3].DATAIN
writedata[3] => config_setting[3].DATAIN
writedata[3] => source_addr0[3].DATAIN
writedata[3] => source_addr1[3].DATAIN
writedata[3] => destination_addr0[3].DATAIN
writedata[3] => destination_addr1[3].DATAIN
writedata[4] => rand_seed0.DATAB
writedata[4] => rand_seed1.DATAB
writedata[4] => number_packet[4].DATAIN
writedata[4] => config_setting[4].DATAIN
writedata[4] => source_addr0[4].DATAIN
writedata[4] => source_addr1[4].DATAIN
writedata[4] => destination_addr0[4].DATAIN
writedata[4] => destination_addr1[4].DATAIN
writedata[5] => rand_seed0.DATAB
writedata[5] => rand_seed1.DATAB
writedata[5] => number_packet[5].DATAIN
writedata[5] => config_setting[5].DATAIN
writedata[5] => source_addr0[5].DATAIN
writedata[5] => source_addr1[5].DATAIN
writedata[5] => destination_addr0[5].DATAIN
writedata[5] => destination_addr1[5].DATAIN
writedata[6] => rand_seed0.DATAB
writedata[6] => rand_seed1.DATAB
writedata[6] => number_packet[6].DATAIN
writedata[6] => config_setting[6].DATAIN
writedata[6] => source_addr0[6].DATAIN
writedata[6] => source_addr1[6].DATAIN
writedata[6] => destination_addr0[6].DATAIN
writedata[6] => destination_addr1[6].DATAIN
writedata[7] => rand_seed0.DATAB
writedata[7] => rand_seed1.DATAB
writedata[7] => number_packet[7].DATAIN
writedata[7] => config_setting[7].DATAIN
writedata[7] => source_addr0[7].DATAIN
writedata[7] => source_addr1[7].DATAIN
writedata[7] => destination_addr0[7].DATAIN
writedata[7] => destination_addr1[7].DATAIN
writedata[8] => rand_seed0.DATAB
writedata[8] => rand_seed1.DATAB
writedata[8] => number_packet[8].DATAIN
writedata[8] => config_setting[8].DATAIN
writedata[8] => source_addr0[8].DATAIN
writedata[8] => source_addr1[8].DATAIN
writedata[8] => destination_addr0[8].DATAIN
writedata[8] => destination_addr1[8].DATAIN
writedata[9] => rand_seed0.DATAB
writedata[9] => rand_seed1.DATAB
writedata[9] => number_packet[9].DATAIN
writedata[9] => config_setting[9].DATAIN
writedata[9] => source_addr0[9].DATAIN
writedata[9] => source_addr1[9].DATAIN
writedata[9] => destination_addr0[9].DATAIN
writedata[9] => destination_addr1[9].DATAIN
writedata[10] => rand_seed0.DATAB
writedata[10] => rand_seed1.DATAB
writedata[10] => number_packet[10].DATAIN
writedata[10] => config_setting[10].DATAIN
writedata[10] => source_addr0[10].DATAIN
writedata[10] => source_addr1[10].DATAIN
writedata[10] => destination_addr0[10].DATAIN
writedata[10] => destination_addr1[10].DATAIN
writedata[11] => rand_seed0.DATAB
writedata[11] => rand_seed1.DATAB
writedata[11] => number_packet[11].DATAIN
writedata[11] => config_setting[11].DATAIN
writedata[11] => source_addr0[11].DATAIN
writedata[11] => source_addr1[11].DATAIN
writedata[11] => destination_addr0[11].DATAIN
writedata[11] => destination_addr1[11].DATAIN
writedata[12] => rand_seed0.DATAB
writedata[12] => rand_seed1.DATAB
writedata[12] => number_packet[12].DATAIN
writedata[12] => config_setting[12].DATAIN
writedata[12] => source_addr0[12].DATAIN
writedata[12] => source_addr1[12].DATAIN
writedata[12] => destination_addr0[12].DATAIN
writedata[12] => destination_addr1[12].DATAIN
writedata[13] => rand_seed0.DATAB
writedata[13] => rand_seed1.DATAB
writedata[13] => number_packet[13].DATAIN
writedata[13] => config_setting[13].DATAIN
writedata[13] => source_addr0[13].DATAIN
writedata[13] => source_addr1[13].DATAIN
writedata[13] => destination_addr0[13].DATAIN
writedata[13] => destination_addr1[13].DATAIN
writedata[14] => rand_seed0.DATAB
writedata[14] => number_packet[14].DATAIN
writedata[14] => config_setting[14].DATAIN
writedata[14] => rand_seed1[14].DATAIN
writedata[14] => source_addr0[14].DATAIN
writedata[14] => source_addr1[14].DATAIN
writedata[14] => destination_addr0[14].DATAIN
writedata[14] => destination_addr1[14].DATAIN
writedata[15] => rand_seed0.DATAB
writedata[15] => number_packet[15].DATAIN
writedata[15] => config_setting[15].DATAIN
writedata[15] => rand_seed1[15].DATAIN
writedata[15] => source_addr0[15].DATAIN
writedata[15] => source_addr1[15].DATAIN
writedata[15] => destination_addr0[15].DATAIN
writedata[15] => destination_addr1[15].DATAIN
writedata[16] => rand_seed0.DATAB
writedata[16] => number_packet[16].DATAIN
writedata[16] => source_addr0[16].DATAIN
writedata[16] => destination_addr0[16].DATAIN
writedata[17] => rand_seed0.DATAB
writedata[17] => number_packet[17].DATAIN
writedata[17] => source_addr0[17].DATAIN
writedata[17] => destination_addr0[17].DATAIN
writedata[18] => rand_seed0.DATAB
writedata[18] => number_packet[18].DATAIN
writedata[18] => source_addr0[18].DATAIN
writedata[18] => destination_addr0[18].DATAIN
writedata[19] => rand_seed0.DATAB
writedata[19] => number_packet[19].DATAIN
writedata[19] => source_addr0[19].DATAIN
writedata[19] => destination_addr0[19].DATAIN
writedata[20] => rand_seed0.DATAB
writedata[20] => number_packet[20].DATAIN
writedata[20] => source_addr0[20].DATAIN
writedata[20] => destination_addr0[20].DATAIN
writedata[21] => rand_seed0.DATAB
writedata[21] => number_packet[21].DATAIN
writedata[21] => source_addr0[21].DATAIN
writedata[21] => destination_addr0[21].DATAIN
writedata[22] => rand_seed0.DATAB
writedata[22] => number_packet[22].DATAIN
writedata[22] => source_addr0[22].DATAIN
writedata[22] => destination_addr0[22].DATAIN
writedata[23] => rand_seed0.DATAB
writedata[23] => number_packet[23].DATAIN
writedata[23] => source_addr0[23].DATAIN
writedata[23] => destination_addr0[23].DATAIN
writedata[24] => rand_seed0.DATAB
writedata[24] => number_packet[24].DATAIN
writedata[24] => source_addr0[24].DATAIN
writedata[24] => destination_addr0[24].DATAIN
writedata[25] => rand_seed0.DATAB
writedata[25] => number_packet[25].DATAIN
writedata[25] => source_addr0[25].DATAIN
writedata[25] => destination_addr0[25].DATAIN
writedata[26] => rand_seed0.DATAB
writedata[26] => number_packet[26].DATAIN
writedata[26] => source_addr0[26].DATAIN
writedata[26] => destination_addr0[26].DATAIN
writedata[27] => rand_seed0.DATAB
writedata[27] => number_packet[27].DATAIN
writedata[27] => source_addr0[27].DATAIN
writedata[27] => destination_addr0[27].DATAIN
writedata[28] => rand_seed0.DATAB
writedata[28] => number_packet[28].DATAIN
writedata[28] => source_addr0[28].DATAIN
writedata[28] => destination_addr0[28].DATAIN
writedata[29] => rand_seed0.DATAB
writedata[29] => number_packet[29].DATAIN
writedata[29] => source_addr0[29].DATAIN
writedata[29] => destination_addr0[29].DATAIN
writedata[30] => rand_seed0.DATAB
writedata[30] => number_packet[30].DATAIN
writedata[30] => source_addr0[30].DATAIN
writedata[30] => destination_addr0[30].DATAIN
writedata[31] => rand_seed0.DATAB
writedata[31] => number_packet[31].DATAIN
writedata[31] => source_addr0[31].DATAIN
writedata[31] => destination_addr0[31].DATAIN
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
tx_rdy => tx_rdy.IN2
tx_data[0] <= tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[8] <= tx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[9] <= tx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[10] <= tx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[11] <= tx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[12] <= tx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[13] <= tx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[14] <= tx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[15] <= tx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[16] <= tx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[17] <= tx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[18] <= tx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[19] <= tx_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[20] <= tx_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[21] <= tx_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[22] <= tx_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[23] <= tx_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[24] <= tx_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[25] <= tx_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[26] <= tx_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[27] <= tx_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[28] <= tx_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[29] <= tx_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[30] <= tx_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[31] <= tx_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_wren <= tx_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_sop <= tx_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_eop <= tx_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_mod[0] <= tx_mod[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_mod[1] <= tx_mod[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_err <= <GND>


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0
clk => m[0]~reg0.CLK
clk => m[1]~reg0.CLK
clk => m[2]~reg0.CLK
clk => m[3]~reg0.CLK
clk => m[4]~reg0.CLK
clk => m[5]~reg0.CLK
clk => m[6]~reg0.CLK
clk => m[7]~reg0.CLK
clk => m[8]~reg0.CLK
clk => m[9]~reg0.CLK
clk => m[10]~reg0.CLK
clk => m[11]~reg0.CLK
clk => m[12]~reg0.CLK
clk => m[13]~reg0.CLK
clk => m[14]~reg0.CLK
clk => m[15]~reg0.CLK
clk => m[16]~reg0.CLK
clk => m[17]~reg0.CLK
clk => m[18]~reg0.CLK
clk => m[19]~reg0.CLK
clk => m[20]~reg0.CLK
clk => m[21]~reg0.CLK
clk => m[22]~reg0.CLK
rst_n => m[0]~reg0.ALOAD
rst_n => m[1]~reg0.ALOAD
rst_n => m[2]~reg0.ALOAD
rst_n => m[3]~reg0.ALOAD
rst_n => m[4]~reg0.ALOAD
rst_n => m[5]~reg0.ALOAD
rst_n => m[6]~reg0.ALOAD
rst_n => m[7]~reg0.ALOAD
rst_n => m[8]~reg0.ALOAD
rst_n => m[9]~reg0.ALOAD
rst_n => m[10]~reg0.ALOAD
rst_n => m[11]~reg0.ALOAD
rst_n => m[12]~reg0.ALOAD
rst_n => m[13]~reg0.ALOAD
rst_n => m[14]~reg0.ALOAD
rst_n => m[15]~reg0.ALOAD
rst_n => m[16]~reg0.ALOAD
rst_n => m[17]~reg0.ALOAD
rst_n => m[18]~reg0.ALOAD
rst_n => m[19]~reg0.ALOAD
rst_n => m[20]~reg0.ALOAD
rst_n => m[21]~reg0.ALOAD
rst_n => m[22]~reg0.ALOAD
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
seed[0] => m.DATAB
seed[0] => m[0]~reg0.ADATA
seed[1] => m.DATAB
seed[1] => m[1]~reg0.ADATA
seed[2] => m.DATAB
seed[2] => m[2]~reg0.ADATA
seed[3] => m.DATAB
seed[3] => m[3]~reg0.ADATA
seed[4] => m.DATAB
seed[4] => m[4]~reg0.ADATA
seed[5] => m.DATAB
seed[5] => m[5]~reg0.ADATA
seed[6] => m.DATAB
seed[6] => m[6]~reg0.ADATA
seed[7] => m.DATAB
seed[7] => m[7]~reg0.ADATA
seed[8] => m.DATAB
seed[8] => m[8]~reg0.ADATA
seed[9] => m.DATAB
seed[9] => m[9]~reg0.ADATA
seed[10] => m.DATAB
seed[10] => m[10]~reg0.ADATA
seed[11] => m.DATAB
seed[11] => m[11]~reg0.ADATA
seed[12] => m.DATAB
seed[12] => m[12]~reg0.ADATA
seed[13] => m.DATAB
seed[13] => m[13]~reg0.ADATA
seed[14] => m.DATAB
seed[14] => m[14]~reg0.ADATA
seed[15] => m.DATAB
seed[15] => m[15]~reg0.ADATA
seed[16] => m.DATAB
seed[16] => m[16]~reg0.ADATA
seed[17] => m.DATAB
seed[17] => m[17]~reg0.ADATA
seed[18] => m.DATAB
seed[18] => m[18]~reg0.ADATA
seed[19] => m.DATAB
seed[19] => m[19]~reg0.ADATA
seed[20] => m.DATAB
seed[20] => m[20]~reg0.ADATA
seed[21] => m.DATAB
seed[21] => m[21]~reg0.ADATA
seed[22] => m.DATAB
seed[22] => m[22]~reg0.ADATA
d[0] => tmpb.IN0
d[1] => tmpb.IN0
d[2] => tmpb.IN0
d[3] => tmpb.IN0
d[4] => tmpb.IN0
d[5] => tmpb.IN1
d[6] => tmpb.IN1
d[7] => tmpb.IN1
d[8] => tmpb.IN1
d[9] => tmpb.IN1
d[10] => tmpb.IN1
d[11] => tmpb.IN1
d[12] => tmpb.IN1
d[13] => tmpb.IN1
d[14] => tmpb.IN1
d[15] => tmpb.IN1
d[16] => tmpb.IN1
d[17] => tmpb.IN1
d[18] => tmpb.IN1
d[18] => tmpb.IN1
d[19] => tmpb.IN1
d[19] => tmpb.IN1
d[20] => tmpb.IN1
d[20] => tmpb.IN1
d[21] => tmpb.IN1
d[21] => tmpb.IN1
d[22] => tmpb.IN1
d[22] => tmpb.IN1
m[0] <= m[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[1] <= m[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[2] <= m[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[3] <= m[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[4] <= m[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[5] <= m[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[6] <= m[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[7] <= m[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[8] <= m[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[9] <= m[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[10] <= m[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[11] <= m[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[12] <= m[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[13] <= m[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[14] <= m[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[15] <= m[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[16] <= m[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[17] <= m[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[18] <= m[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[19] <= m[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[20] <= m[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[21] <= m[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[22] <= m[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1
clk => m[0]~reg0.CLK
clk => m[1]~reg0.CLK
clk => m[2]~reg0.CLK
clk => m[3]~reg0.CLK
clk => m[4]~reg0.CLK
clk => m[5]~reg0.CLK
clk => m[6]~reg0.CLK
clk => m[7]~reg0.CLK
clk => m[8]~reg0.CLK
clk => m[9]~reg0.CLK
clk => m[10]~reg0.CLK
clk => m[11]~reg0.CLK
clk => m[12]~reg0.CLK
clk => m[13]~reg0.CLK
clk => m[14]~reg0.CLK
clk => m[15]~reg0.CLK
clk => m[16]~reg0.CLK
clk => m[17]~reg0.CLK
clk => m[18]~reg0.CLK
clk => m[19]~reg0.CLK
clk => m[20]~reg0.CLK
clk => m[21]~reg0.CLK
clk => m[22]~reg0.CLK
rst_n => m[0]~reg0.ALOAD
rst_n => m[1]~reg0.ALOAD
rst_n => m[2]~reg0.ALOAD
rst_n => m[3]~reg0.ALOAD
rst_n => m[4]~reg0.ALOAD
rst_n => m[5]~reg0.ALOAD
rst_n => m[6]~reg0.ALOAD
rst_n => m[7]~reg0.ALOAD
rst_n => m[8]~reg0.ALOAD
rst_n => m[9]~reg0.ALOAD
rst_n => m[10]~reg0.ALOAD
rst_n => m[11]~reg0.ALOAD
rst_n => m[12]~reg0.ALOAD
rst_n => m[13]~reg0.ALOAD
rst_n => m[14]~reg0.ALOAD
rst_n => m[15]~reg0.ALOAD
rst_n => m[16]~reg0.ALOAD
rst_n => m[17]~reg0.ALOAD
rst_n => m[18]~reg0.ALOAD
rst_n => m[19]~reg0.ALOAD
rst_n => m[20]~reg0.ALOAD
rst_n => m[21]~reg0.ALOAD
rst_n => m[22]~reg0.ALOAD
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
load => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
enable => m.OUTPUTSELECT
seed[0] => m.DATAB
seed[0] => m[0]~reg0.ADATA
seed[1] => m.DATAB
seed[1] => m[1]~reg0.ADATA
seed[2] => m.DATAB
seed[2] => m[2]~reg0.ADATA
seed[3] => m.DATAB
seed[3] => m[3]~reg0.ADATA
seed[4] => m.DATAB
seed[4] => m[4]~reg0.ADATA
seed[5] => m.DATAB
seed[5] => m[5]~reg0.ADATA
seed[6] => m.DATAB
seed[6] => m[6]~reg0.ADATA
seed[7] => m.DATAB
seed[7] => m[7]~reg0.ADATA
seed[8] => m.DATAB
seed[8] => m[8]~reg0.ADATA
seed[9] => m.DATAB
seed[9] => m[9]~reg0.ADATA
seed[10] => m.DATAB
seed[10] => m[10]~reg0.ADATA
seed[11] => m.DATAB
seed[11] => m[11]~reg0.ADATA
seed[12] => m.DATAB
seed[12] => m[12]~reg0.ADATA
seed[13] => m.DATAB
seed[13] => m[13]~reg0.ADATA
seed[14] => m.DATAB
seed[14] => m[14]~reg0.ADATA
seed[15] => m.DATAB
seed[15] => m[15]~reg0.ADATA
seed[16] => m.DATAB
seed[16] => m[16]~reg0.ADATA
seed[17] => m.DATAB
seed[17] => m[17]~reg0.ADATA
seed[18] => m.DATAB
seed[18] => m[18]~reg0.ADATA
seed[19] => m.DATAB
seed[19] => m[19]~reg0.ADATA
seed[20] => m.DATAB
seed[20] => m[20]~reg0.ADATA
seed[21] => m.DATAB
seed[21] => m[21]~reg0.ADATA
seed[22] => m.DATAB
seed[22] => m[22]~reg0.ADATA
d[0] => tmpb.IN0
d[1] => tmpb.IN0
d[2] => tmpb.IN0
d[3] => tmpb.IN0
d[4] => tmpb.IN0
d[5] => tmpb.IN1
d[6] => tmpb.IN1
d[7] => tmpb.IN1
d[8] => tmpb.IN1
d[9] => tmpb.IN1
d[10] => tmpb.IN1
d[11] => tmpb.IN1
d[12] => tmpb.IN1
d[13] => tmpb.IN1
d[14] => tmpb.IN1
d[15] => tmpb.IN1
d[16] => tmpb.IN1
d[17] => tmpb.IN1
d[18] => tmpb.IN1
d[18] => tmpb.IN1
d[19] => tmpb.IN1
d[19] => tmpb.IN1
d[20] => tmpb.IN1
d[20] => tmpb.IN1
d[21] => tmpb.IN1
d[21] => tmpb.IN1
d[22] => tmpb.IN1
d[22] => tmpb.IN1
m[0] <= m[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[1] <= m[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[2] <= m[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[3] <= m[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[4] <= m[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[5] <= m[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[6] <= m[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[7] <= m[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[8] <= m[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[9] <= m[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[10] <= m[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[11] <= m[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[12] <= m[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[13] <= m[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[14] <= m[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[15] <= m[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[16] <= m[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[17] <= m[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[18] <= m[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[19] <= m[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[20] <= m[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[21] <= m[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[22] <= m[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst
clk => clk.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
datavalid => datavalid.IN1
empty[0] => empty[0].IN1
empty[1] => empty[1].IN1
endofpacket => endofpacket.IN1
reset_n => reset_n.IN1
startofpacket => startofpacket.IN1
checksum[0] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[1] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[2] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[3] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[4] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[5] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[6] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[7] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[8] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[9] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[10] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[11] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[12] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[13] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[14] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[15] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[16] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[17] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[18] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[19] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[20] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[21] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[22] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[23] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[24] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[25] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[26] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[27] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[28] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[29] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[30] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
checksum[31] <= crc32_gen:crc32_gen_inst.CRC_CHECKSUM
crcvalid <= crc32_gen:crc32_gen_inst.CRC_VALID


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst
CLK => CLK.IN2
RESET_N => RESET_N.IN2
AVST_READY <= crc32_calculator:crc32_calculator_u0.AVST_READY
AVST_VALID => AVST_VALID.IN1
AVST_SOP => AVST_SOP.IN1
AVST_DATA[0] => AVST_DATA[0].IN1
AVST_DATA[1] => AVST_DATA[1].IN1
AVST_DATA[2] => AVST_DATA[2].IN1
AVST_DATA[3] => AVST_DATA[3].IN1
AVST_DATA[4] => AVST_DATA[4].IN1
AVST_DATA[5] => AVST_DATA[5].IN1
AVST_DATA[6] => AVST_DATA[6].IN1
AVST_DATA[7] => AVST_DATA[7].IN1
AVST_DATA[8] => AVST_DATA[8].IN1
AVST_DATA[9] => AVST_DATA[9].IN1
AVST_DATA[10] => AVST_DATA[10].IN1
AVST_DATA[11] => AVST_DATA[11].IN1
AVST_DATA[12] => AVST_DATA[12].IN1
AVST_DATA[13] => AVST_DATA[13].IN1
AVST_DATA[14] => AVST_DATA[14].IN1
AVST_DATA[15] => AVST_DATA[15].IN1
AVST_DATA[16] => AVST_DATA[16].IN1
AVST_DATA[17] => AVST_DATA[17].IN1
AVST_DATA[18] => AVST_DATA[18].IN1
AVST_DATA[19] => AVST_DATA[19].IN1
AVST_DATA[20] => AVST_DATA[20].IN1
AVST_DATA[21] => AVST_DATA[21].IN1
AVST_DATA[22] => AVST_DATA[22].IN1
AVST_DATA[23] => AVST_DATA[23].IN1
AVST_DATA[24] => AVST_DATA[24].IN1
AVST_DATA[25] => AVST_DATA[25].IN1
AVST_DATA[26] => AVST_DATA[26].IN1
AVST_DATA[27] => AVST_DATA[27].IN1
AVST_DATA[28] => AVST_DATA[28].IN1
AVST_DATA[29] => AVST_DATA[29].IN1
AVST_DATA[30] => AVST_DATA[30].IN1
AVST_DATA[31] => AVST_DATA[31].IN1
AVST_EOP => AVST_EOP.IN1
AVST_EMPTY[0] => AVST_EMPTY[0].IN1
AVST_EMPTY[1] => AVST_EMPTY[1].IN1
CRC_VALID <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_VALID_OUT
CRC_CHECKSUM[0] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[1] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[2] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[3] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[4] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[5] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[6] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[7] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[8] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[9] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[10] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[11] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[12] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[13] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[14] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[15] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[16] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[17] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[18] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[19] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[20] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[21] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[22] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[23] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[24] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[25] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[26] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[27] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[28] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[29] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[30] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT
CRC_CHECKSUM[31] <= crc_checksum_aligner:crc_checksum_aligner_u0.CRC_CHECKSUM_OUT


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0
CLK => CLK.IN2
RESET_N => RESET_N.IN1
DATA_INPUT_ENDIAN_SEL => DATA_INPUT_ENDIAN_SEL.IN1
CRC_OUTPUT_ENDIAN_SEL => CRC_OUTPUT_ENDIAN_SEL.IN1
AVST_READY <= avalon_st_to_crc_if_bridge:crc_bridge_u0.AVST_READY
AVST_VALID => AVST_VALID.IN1
AVST_SOP => AVST_SOP.IN1
AVST_DATA[0] => AVST_DATA[0].IN1
AVST_DATA[1] => AVST_DATA[1].IN1
AVST_DATA[2] => AVST_DATA[2].IN1
AVST_DATA[3] => AVST_DATA[3].IN1
AVST_DATA[4] => AVST_DATA[4].IN1
AVST_DATA[5] => AVST_DATA[5].IN1
AVST_DATA[6] => AVST_DATA[6].IN1
AVST_DATA[7] => AVST_DATA[7].IN1
AVST_DATA[8] => AVST_DATA[8].IN1
AVST_DATA[9] => AVST_DATA[9].IN1
AVST_DATA[10] => AVST_DATA[10].IN1
AVST_DATA[11] => AVST_DATA[11].IN1
AVST_DATA[12] => AVST_DATA[12].IN1
AVST_DATA[13] => AVST_DATA[13].IN1
AVST_DATA[14] => AVST_DATA[14].IN1
AVST_DATA[15] => AVST_DATA[15].IN1
AVST_DATA[16] => AVST_DATA[16].IN1
AVST_DATA[17] => AVST_DATA[17].IN1
AVST_DATA[18] => AVST_DATA[18].IN1
AVST_DATA[19] => AVST_DATA[19].IN1
AVST_DATA[20] => AVST_DATA[20].IN1
AVST_DATA[21] => AVST_DATA[21].IN1
AVST_DATA[22] => AVST_DATA[22].IN1
AVST_DATA[23] => AVST_DATA[23].IN1
AVST_DATA[24] => AVST_DATA[24].IN1
AVST_DATA[25] => AVST_DATA[25].IN1
AVST_DATA[26] => AVST_DATA[26].IN1
AVST_DATA[27] => AVST_DATA[27].IN1
AVST_DATA[28] => AVST_DATA[28].IN1
AVST_DATA[29] => AVST_DATA[29].IN1
AVST_DATA[30] => AVST_DATA[30].IN1
AVST_DATA[31] => AVST_DATA[31].IN1
AVST_EOP => AVST_EOP.IN1
AVST_EMPTY[0] => AVST_EMPTY[0].IN1
AVST_EMPTY[1] => AVST_EMPTY[1].IN1
CRC_VALID <= avalon_st_to_crc_if_bridge:crc_bridge_u0.CRC_OUT_LATCH
CRC_CHECKSUM[0] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[1] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[2] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[3] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[4] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[5] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[6] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[7] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[8] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[9] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[10] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[11] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[12] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[13] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[14] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[15] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[16] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[17] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[18] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[19] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[20] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[21] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[22] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[23] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[24] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[25] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[26] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[27] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[28] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[29] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[30] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[31] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0
CLK => CRC_OUT_LATCH~reg0.CLK
CLK => CRC_DATA_SIZE[0]~reg0.CLK
CLK => CRC_DATA_SIZE[1]~reg0.CLK
CLK => CRC_DATA[0]~reg0.CLK
CLK => CRC_DATA[1]~reg0.CLK
CLK => CRC_DATA[2]~reg0.CLK
CLK => CRC_DATA[3]~reg0.CLK
CLK => CRC_DATA[4]~reg0.CLK
CLK => CRC_DATA[5]~reg0.CLK
CLK => CRC_DATA[6]~reg0.CLK
CLK => CRC_DATA[7]~reg0.CLK
CLK => CRC_DATA[8]~reg0.CLK
CLK => CRC_DATA[9]~reg0.CLK
CLK => CRC_DATA[10]~reg0.CLK
CLK => CRC_DATA[11]~reg0.CLK
CLK => CRC_DATA[12]~reg0.CLK
CLK => CRC_DATA[13]~reg0.CLK
CLK => CRC_DATA[14]~reg0.CLK
CLK => CRC_DATA[15]~reg0.CLK
CLK => CRC_DATA[16]~reg0.CLK
CLK => CRC_DATA[17]~reg0.CLK
CLK => CRC_DATA[18]~reg0.CLK
CLK => CRC_DATA[19]~reg0.CLK
CLK => CRC_DATA[20]~reg0.CLK
CLK => CRC_DATA[21]~reg0.CLK
CLK => CRC_DATA[22]~reg0.CLK
CLK => CRC_DATA[23]~reg0.CLK
CLK => CRC_DATA[24]~reg0.CLK
CLK => CRC_DATA[25]~reg0.CLK
CLK => CRC_DATA[26]~reg0.CLK
CLK => CRC_DATA[27]~reg0.CLK
CLK => CRC_DATA[28]~reg0.CLK
CLK => CRC_DATA[29]~reg0.CLK
CLK => CRC_DATA[30]~reg0.CLK
CLK => CRC_DATA[31]~reg0.CLK
CLK => CRC_INIT~reg0.CLK
CLK => CRC_ENA~reg0.CLK
CLK => AVST_READY~reg0.CLK
CLK => state~1.DATAIN
RESET_N => CRC_DATA[0]~reg0.ACLR
RESET_N => CRC_DATA[1]~reg0.ACLR
RESET_N => CRC_DATA[2]~reg0.ACLR
RESET_N => CRC_DATA[3]~reg0.ACLR
RESET_N => CRC_DATA[4]~reg0.ACLR
RESET_N => CRC_DATA[5]~reg0.ACLR
RESET_N => CRC_DATA[6]~reg0.ACLR
RESET_N => CRC_DATA[7]~reg0.ACLR
RESET_N => CRC_DATA[8]~reg0.ACLR
RESET_N => CRC_DATA[9]~reg0.ACLR
RESET_N => CRC_DATA[10]~reg0.ACLR
RESET_N => CRC_DATA[11]~reg0.ACLR
RESET_N => CRC_DATA[12]~reg0.ACLR
RESET_N => CRC_DATA[13]~reg0.ACLR
RESET_N => CRC_DATA[14]~reg0.ACLR
RESET_N => CRC_DATA[15]~reg0.ACLR
RESET_N => CRC_DATA[16]~reg0.ACLR
RESET_N => CRC_DATA[17]~reg0.ACLR
RESET_N => CRC_DATA[18]~reg0.ACLR
RESET_N => CRC_DATA[19]~reg0.ACLR
RESET_N => CRC_DATA[20]~reg0.ACLR
RESET_N => CRC_DATA[21]~reg0.ACLR
RESET_N => CRC_DATA[22]~reg0.ACLR
RESET_N => CRC_DATA[23]~reg0.ACLR
RESET_N => CRC_DATA[24]~reg0.ACLR
RESET_N => CRC_DATA[25]~reg0.ACLR
RESET_N => CRC_DATA[26]~reg0.ACLR
RESET_N => CRC_DATA[27]~reg0.ACLR
RESET_N => CRC_DATA[28]~reg0.ACLR
RESET_N => CRC_DATA[29]~reg0.ACLR
RESET_N => CRC_DATA[30]~reg0.ACLR
RESET_N => CRC_DATA[31]~reg0.ACLR
RESET_N => AVST_READY~reg0.ACLR
RESET_N => CRC_ENA~reg0.ACLR
RESET_N => CRC_INIT~reg0.ACLR
RESET_N => CRC_DATA_SIZE[0]~reg0.ACLR
RESET_N => CRC_DATA_SIZE[1]~reg0.ACLR
RESET_N => CRC_OUT_LATCH~reg0.ACLR
RESET_N => state~3.DATAIN
AVST_READY <= AVST_READY~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVST_VALID => CRC_ENA.DATAA
AVST_VALID => always4.IN0
AVST_SOP => ~NO_FANOUT~
AVST_DATA[0] => CRC_DATA[0]~reg0.DATAIN
AVST_DATA[1] => CRC_DATA[1]~reg0.DATAIN
AVST_DATA[2] => CRC_DATA[2]~reg0.DATAIN
AVST_DATA[3] => CRC_DATA[3]~reg0.DATAIN
AVST_DATA[4] => CRC_DATA[4]~reg0.DATAIN
AVST_DATA[5] => CRC_DATA[5]~reg0.DATAIN
AVST_DATA[6] => CRC_DATA[6]~reg0.DATAIN
AVST_DATA[7] => CRC_DATA[7]~reg0.DATAIN
AVST_DATA[8] => CRC_DATA[8]~reg0.DATAIN
AVST_DATA[9] => CRC_DATA[9]~reg0.DATAIN
AVST_DATA[10] => CRC_DATA[10]~reg0.DATAIN
AVST_DATA[11] => CRC_DATA[11]~reg0.DATAIN
AVST_DATA[12] => CRC_DATA[12]~reg0.DATAIN
AVST_DATA[13] => CRC_DATA[13]~reg0.DATAIN
AVST_DATA[14] => CRC_DATA[14]~reg0.DATAIN
AVST_DATA[15] => CRC_DATA[15]~reg0.DATAIN
AVST_DATA[16] => CRC_DATA[16]~reg0.DATAIN
AVST_DATA[17] => CRC_DATA[17]~reg0.DATAIN
AVST_DATA[18] => CRC_DATA[18]~reg0.DATAIN
AVST_DATA[19] => CRC_DATA[19]~reg0.DATAIN
AVST_DATA[20] => CRC_DATA[20]~reg0.DATAIN
AVST_DATA[21] => CRC_DATA[21]~reg0.DATAIN
AVST_DATA[22] => CRC_DATA[22]~reg0.DATAIN
AVST_DATA[23] => CRC_DATA[23]~reg0.DATAIN
AVST_DATA[24] => CRC_DATA[24]~reg0.DATAIN
AVST_DATA[25] => CRC_DATA[25]~reg0.DATAIN
AVST_DATA[26] => CRC_DATA[26]~reg0.DATAIN
AVST_DATA[27] => CRC_DATA[27]~reg0.DATAIN
AVST_DATA[28] => CRC_DATA[28]~reg0.DATAIN
AVST_DATA[29] => CRC_DATA[29]~reg0.DATAIN
AVST_DATA[30] => CRC_DATA[30]~reg0.DATAIN
AVST_DATA[31] => CRC_DATA[31]~reg0.DATAIN
AVST_EOP => always4.IN1
AVST_EMPTY[0] => CRC_DATA_SIZE[0]~reg0.DATAIN
AVST_EMPTY[1] => CRC_DATA_SIZE[1]~reg0.DATAIN
CRC_ENA <= CRC_ENA~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_INIT <= CRC_INIT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[0] <= CRC_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[1] <= CRC_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[2] <= CRC_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[3] <= CRC_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[4] <= CRC_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[5] <= CRC_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[6] <= CRC_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[7] <= CRC_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[8] <= CRC_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[9] <= CRC_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[10] <= CRC_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[11] <= CRC_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[12] <= CRC_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[13] <= CRC_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[14] <= CRC_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[15] <= CRC_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[16] <= CRC_DATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[17] <= CRC_DATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[18] <= CRC_DATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[19] <= CRC_DATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[20] <= CRC_DATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[21] <= CRC_DATA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[22] <= CRC_DATA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[23] <= CRC_DATA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[24] <= CRC_DATA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[25] <= CRC_DATA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[26] <= CRC_DATA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[27] <= CRC_DATA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[28] <= CRC_DATA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[29] <= CRC_DATA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[30] <= CRC_DATA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[31] <= CRC_DATA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA_SIZE[0] <= CRC_DATA_SIZE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA_SIZE[1] <= CRC_DATA_SIZE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_OUT_LATCH <= CRC_OUT_LATCH~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u0
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
DATA_IN[0] => DATA_OUT.DATAB
DATA_IN[0] => DATA_OUT.DATAA
DATA_IN[1] => DATA_OUT.DATAB
DATA_IN[1] => DATA_OUT.DATAA
DATA_IN[2] => DATA_OUT.DATAB
DATA_IN[2] => DATA_OUT.DATAA
DATA_IN[3] => DATA_OUT.DATAB
DATA_IN[3] => DATA_OUT.DATAA
DATA_IN[4] => DATA_OUT.DATAB
DATA_IN[4] => DATA_OUT.DATAA
DATA_IN[5] => DATA_OUT.DATAB
DATA_IN[5] => DATA_OUT.DATAA
DATA_IN[6] => DATA_OUT.DATAB
DATA_IN[6] => DATA_OUT.DATAA
DATA_IN[7] => DATA_OUT.DATAB
DATA_IN[7] => DATA_OUT.DATAA
DATA_IN[8] => DATA_OUT.DATAB
DATA_IN[8] => DATA_OUT.DATAA
DATA_IN[9] => DATA_OUT.DATAB
DATA_IN[9] => DATA_OUT.DATAA
DATA_IN[10] => DATA_OUT.DATAB
DATA_IN[10] => DATA_OUT.DATAA
DATA_IN[11] => DATA_OUT.DATAB
DATA_IN[11] => DATA_OUT.DATAA
DATA_IN[12] => DATA_OUT.DATAB
DATA_IN[12] => DATA_OUT.DATAA
DATA_IN[13] => DATA_OUT.DATAB
DATA_IN[13] => DATA_OUT.DATAA
DATA_IN[14] => DATA_OUT.DATAB
DATA_IN[14] => DATA_OUT.DATAA
DATA_IN[15] => DATA_OUT.DATAB
DATA_IN[15] => DATA_OUT.DATAA
DATA_IN[16] => DATA_OUT.DATAA
DATA_IN[16] => DATA_OUT.DATAB
DATA_IN[17] => DATA_OUT.DATAA
DATA_IN[17] => DATA_OUT.DATAB
DATA_IN[18] => DATA_OUT.DATAA
DATA_IN[18] => DATA_OUT.DATAB
DATA_IN[19] => DATA_OUT.DATAA
DATA_IN[19] => DATA_OUT.DATAB
DATA_IN[20] => DATA_OUT.DATAA
DATA_IN[20] => DATA_OUT.DATAB
DATA_IN[21] => DATA_OUT.DATAA
DATA_IN[21] => DATA_OUT.DATAB
DATA_IN[22] => DATA_OUT.DATAA
DATA_IN[22] => DATA_OUT.DATAB
DATA_IN[23] => DATA_OUT.DATAA
DATA_IN[23] => DATA_OUT.DATAB
DATA_IN[24] => DATA_OUT.DATAA
DATA_IN[24] => DATA_OUT.DATAB
DATA_IN[25] => DATA_OUT.DATAA
DATA_IN[25] => DATA_OUT.DATAB
DATA_IN[26] => DATA_OUT.DATAA
DATA_IN[26] => DATA_OUT.DATAB
DATA_IN[27] => DATA_OUT.DATAA
DATA_IN[27] => DATA_OUT.DATAB
DATA_IN[28] => DATA_OUT.DATAA
DATA_IN[28] => DATA_OUT.DATAB
DATA_IN[29] => DATA_OUT.DATAA
DATA_IN[29] => DATA_OUT.DATAB
DATA_IN[30] => DATA_OUT.DATAA
DATA_IN[30] => DATA_OUT.DATAB
DATA_IN[31] => DATA_OUT.DATAA
DATA_IN[31] => DATA_OUT.DATAB
DATA_OUT[0] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0
aclr => aclr.IN1
clk => clk.IN1
ena => ena.IN1
init => init.IN1
dat_size[0] => dat_size[0].IN1
dat_size[1] => dat_size[1].IN1
crc_out[0] <= crc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[1] <= crc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[2] <= crc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[3] <= crc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[4] <= crc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[5] <= crc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[6] <= crc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[7] <= crc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[8] <= crc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[9] <= crc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[10] <= crc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[11] <= crc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[12] <= crc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[13] <= crc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[14] <= crc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[15] <= crc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[16] <= crc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[17] <= crc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[18] <= crc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[19] <= crc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[20] <= crc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[21] <= crc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[22] <= crc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[23] <= crc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[24] <= crc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[25] <= crc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[26] <= crc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[27] <= crc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[28] <= crc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[29] <= crc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[30] <= crc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[31] <= crc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat[0] => dat[0].IN4
dat[1] => dat[1].IN4
dat[2] => dat[2].IN4
dat[3] => dat[3].IN4
dat[4] => dat[4].IN4
dat[5] => dat[5].IN4
dat[6] => dat[6].IN4
dat[7] => dat[7].IN4
dat[8] => dat[8].IN3
dat[9] => dat[9].IN3
dat[10] => dat[10].IN3
dat[11] => dat[11].IN3
dat[12] => dat[12].IN3
dat[13] => dat[13].IN3
dat[14] => dat[14].IN3
dat[15] => dat[15].IN3
dat[16] => dat[16].IN2
dat[17] => dat[17].IN2
dat[18] => dat[18].IN2
dat[19] => dat[19].IN2
dat[20] => dat[20].IN2
dat[21] => dat[21].IN2
dat[22] => dat[22].IN2
dat[23] => dat[23].IN2
dat[24] => dat[24].IN1
dat[25] => dat[25].IN1
dat[26] => dat[26].IN1
dat[27] => dat[27].IN1
dat[28] => dat[28].IN1
dat[29] => dat[29].IN1
dat[30] => dat[30].IN1
dat[31] => dat[31].IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
d[16] => q.DATAA
d[17] => q.DATAA
d[18] => q.DATAA
d[19] => q.DATAA
d[20] => q.DATAA
d[21] => q.DATAA
d[22] => q.DATAA
d[23] => q.DATAA
d[24] => q.DATAA
d[25] => q.DATAA
d[26] => q.DATAA
d[27] => q.DATAA
d[28] => q.DATAA
d[29] => q.DATAA
d[30] => q.DATAA
d[31] => q.DATAA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
ena => q[31]~reg0.ENA
ena => q[30]~reg0.ENA
ena => q[29]~reg0.ENA
ena => q[28]~reg0.ENA
ena => q[27]~reg0.ENA
ena => q[26]~reg0.ENA
ena => q[25]~reg0.ENA
ena => q[24]~reg0.ENA
ena => q[23]~reg0.ENA
ena => q[22]~reg0.ENA
ena => q[21]~reg0.ENA
ena => q[20]~reg0.ENA
ena => q[19]~reg0.ENA
ena => q[18]~reg0.ENA
ena => q[17]~reg0.ENA
ena => q[16]~reg0.ENA
ena => q[15]~reg0.ENA
ena => q[14]~reg0.ENA
ena => q[13]~reg0.ENA
ena => q[12]~reg0.ENA
ena => q[11]~reg0.ENA
ena => q[10]~reg0.ENA
ena => q[9]~reg0.ENA
ena => q[8]~reg0.ENA
ena => q[7]~reg0.ENA
ena => q[6]~reg0.ENA
ena => q[5]~reg0.ENA
ena => q[4]~reg0.ENA
ena => q[3]~reg0.ENA
ena => q[2]~reg0.ENA
ena => q[1]~reg0.ENA
ena => q[0]~reg0.ENA
aclr => q[0]~reg0.ACLR
aclr => q[1]~reg0.ACLR
aclr => q[2]~reg0.ACLR
aclr => q[3]~reg0.ACLR
aclr => q[4]~reg0.ACLR
aclr => q[5]~reg0.ACLR
aclr => q[6]~reg0.ACLR
aclr => q[7]~reg0.ACLR
aclr => q[8]~reg0.ACLR
aclr => q[9]~reg0.ACLR
aclr => q[10]~reg0.ACLR
aclr => q[11]~reg0.ACLR
aclr => q[12]~reg0.ACLR
aclr => q[13]~reg0.ACLR
aclr => q[14]~reg0.ACLR
aclr => q[15]~reg0.ACLR
aclr => q[16]~reg0.ACLR
aclr => q[17]~reg0.ACLR
aclr => q[18]~reg0.ACLR
aclr => q[19]~reg0.ACLR
aclr => q[20]~reg0.ACLR
aclr => q[21]~reg0.ACLR
aclr => q[22]~reg0.ACLR
aclr => q[23]~reg0.ACLR
aclr => q[24]~reg0.ACLR
aclr => q[25]~reg0.ACLR
aclr => q[26]~reg0.ACLR
aclr => q[27]~reg0.ACLR
aclr => q[28]~reg0.ACLR
aclr => q[29]~reg0.ACLR
aclr => q[30]~reg0.ACLR
aclr => q[31]~reg0.ACLR


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr
dat_size[0] => Mux0.IN1
dat_size[0] => Mux1.IN1
dat_size[0] => Mux2.IN1
dat_size[0] => Mux3.IN1
dat_size[0] => Mux4.IN1
dat_size[0] => Mux5.IN1
dat_size[0] => Mux6.IN1
dat_size[0] => Mux7.IN1
dat_size[0] => Mux8.IN1
dat_size[0] => Mux9.IN1
dat_size[0] => Mux10.IN1
dat_size[0] => Mux11.IN1
dat_size[0] => Mux12.IN1
dat_size[0] => Mux13.IN1
dat_size[0] => Mux14.IN1
dat_size[0] => Mux15.IN1
dat_size[0] => Mux16.IN1
dat_size[0] => Mux17.IN1
dat_size[0] => Mux18.IN1
dat_size[0] => Mux19.IN1
dat_size[0] => Mux20.IN1
dat_size[0] => Mux21.IN1
dat_size[0] => Mux22.IN1
dat_size[0] => Mux23.IN1
dat_size[0] => Mux24.IN1
dat_size[0] => Mux25.IN1
dat_size[0] => Mux26.IN1
dat_size[0] => Mux27.IN1
dat_size[0] => Mux28.IN1
dat_size[0] => Mux29.IN1
dat_size[0] => Mux30.IN1
dat_size[0] => Mux31.IN1
dat_size[1] => Mux0.IN0
dat_size[1] => Mux1.IN0
dat_size[1] => Mux2.IN0
dat_size[1] => Mux3.IN0
dat_size[1] => Mux4.IN0
dat_size[1] => Mux5.IN0
dat_size[1] => Mux6.IN0
dat_size[1] => Mux7.IN0
dat_size[1] => Mux8.IN0
dat_size[1] => Mux9.IN0
dat_size[1] => Mux10.IN0
dat_size[1] => Mux11.IN0
dat_size[1] => Mux12.IN0
dat_size[1] => Mux13.IN0
dat_size[1] => Mux14.IN0
dat_size[1] => Mux15.IN0
dat_size[1] => Mux16.IN0
dat_size[1] => Mux17.IN0
dat_size[1] => Mux18.IN0
dat_size[1] => Mux19.IN0
dat_size[1] => Mux20.IN0
dat_size[1] => Mux21.IN0
dat_size[1] => Mux22.IN0
dat_size[1] => Mux23.IN0
dat_size[1] => Mux24.IN0
dat_size[1] => Mux25.IN0
dat_size[1] => Mux26.IN0
dat_size[1] => Mux27.IN0
dat_size[1] => Mux28.IN0
dat_size[1] => Mux29.IN0
dat_size[1] => Mux30.IN0
dat_size[1] => Mux31.IN0
crc_in[0] => crc_in[0].IN4
crc_in[1] => crc_in[1].IN4
crc_in[2] => crc_in[2].IN4
crc_in[3] => crc_in[3].IN4
crc_in[4] => crc_in[4].IN4
crc_in[5] => crc_in[5].IN4
crc_in[6] => crc_in[6].IN4
crc_in[7] => crc_in[7].IN4
crc_in[8] => crc_in[8].IN4
crc_in[9] => crc_in[9].IN4
crc_in[10] => crc_in[10].IN4
crc_in[11] => crc_in[11].IN4
crc_in[12] => crc_in[12].IN4
crc_in[13] => crc_in[13].IN4
crc_in[14] => crc_in[14].IN4
crc_in[15] => crc_in[15].IN4
crc_in[16] => crc_in[16].IN4
crc_in[17] => crc_in[17].IN4
crc_in[18] => crc_in[18].IN4
crc_in[19] => crc_in[19].IN4
crc_in[20] => crc_in[20].IN4
crc_in[21] => crc_in[21].IN4
crc_in[22] => crc_in[22].IN4
crc_in[23] => crc_in[23].IN4
crc_in[24] => crc_in[24].IN4
crc_in[25] => crc_in[25].IN4
crc_in[26] => crc_in[26].IN4
crc_in[27] => crc_in[27].IN4
crc_in[28] => crc_in[28].IN4
crc_in[29] => crc_in[29].IN4
crc_in[30] => crc_in[30].IN4
crc_in[31] => crc_in[31].IN4
crc_out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
crc_out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
crc_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
crc_out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
crc_out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
crc_out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
crc_out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
crc_out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
crc_out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
crc_out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
crc_out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
crc_out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
crc_out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
crc_out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
crc_out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
crc_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
crc_out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
crc_out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
crc_out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
crc_out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
crc_out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
crc_out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
crc_out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
crc_out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
crc_out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
crc_out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
crc_out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
crc_out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
crc_out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
crc_out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
crc_out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dat8[0] => dat8_w[7].IN1
dat8[1] => dat8_w[6].IN1
dat8[2] => dat8_w[5].IN1
dat8[3] => dat8_w[4].IN1
dat8[4] => dat8_w[3].IN1
dat8[5] => dat8_w[2].IN1
dat8[6] => dat8_w[1].IN1
dat8[7] => dat8_w[0].IN1
dat16[0] => dat16_w[15].IN1
dat16[1] => dat16_w[14].IN1
dat16[2] => dat16_w[13].IN1
dat16[3] => dat16_w[12].IN1
dat16[4] => dat16_w[11].IN1
dat16[5] => dat16_w[10].IN1
dat16[6] => dat16_w[9].IN1
dat16[7] => dat16_w[8].IN1
dat16[8] => dat16_w[7].IN1
dat16[9] => dat16_w[6].IN1
dat16[10] => dat16_w[5].IN1
dat16[11] => dat16_w[4].IN1
dat16[12] => dat16_w[3].IN1
dat16[13] => dat16_w[2].IN1
dat16[14] => dat16_w[1].IN1
dat16[15] => dat16_w[0].IN1
dat24[0] => dat24_w[23].IN1
dat24[1] => dat24_w[22].IN1
dat24[2] => dat24_w[21].IN1
dat24[3] => dat24_w[20].IN1
dat24[4] => dat24_w[19].IN1
dat24[5] => dat24_w[18].IN1
dat24[6] => dat24_w[17].IN1
dat24[7] => dat24_w[16].IN1
dat24[8] => dat24_w[15].IN1
dat24[9] => dat24_w[14].IN1
dat24[10] => dat24_w[13].IN1
dat24[11] => dat24_w[12].IN1
dat24[12] => dat24_w[11].IN1
dat24[13] => dat24_w[10].IN1
dat24[14] => dat24_w[9].IN1
dat24[15] => dat24_w[8].IN1
dat24[16] => dat24_w[7].IN1
dat24[17] => dat24_w[6].IN1
dat24[18] => dat24_w[5].IN1
dat24[19] => dat24_w[4].IN1
dat24[20] => dat24_w[3].IN1
dat24[21] => dat24_w[2].IN1
dat24[22] => dat24_w[1].IN1
dat24[23] => dat24_w[0].IN1
dat32[0] => dat32_w[31].IN1
dat32[1] => dat32_w[30].IN1
dat32[2] => dat32_w[29].IN1
dat32[3] => dat32_w[28].IN1
dat32[4] => dat32_w[27].IN1
dat32[5] => dat32_w[26].IN1
dat32[6] => dat32_w[25].IN1
dat32[7] => dat32_w[24].IN1
dat32[8] => dat32_w[23].IN1
dat32[9] => dat32_w[22].IN1
dat32[10] => dat32_w[21].IN1
dat32[11] => dat32_w[20].IN1
dat32[12] => dat32_w[19].IN1
dat32[13] => dat32_w[18].IN1
dat32[14] => dat32_w[17].IN1
dat32[15] => dat32_w[16].IN1
dat32[16] => dat32_w[15].IN1
dat32[17] => dat32_w[14].IN1
dat32[18] => dat32_w[13].IN1
dat32[19] => dat32_w[12].IN1
dat32[20] => dat32_w[11].IN1
dat32[21] => dat32_w[10].IN1
dat32[22] => dat32_w[9].IN1
dat32[23] => dat32_w[8].IN1
dat32[24] => dat32_w[7].IN1
dat32[25] => dat32_w[6].IN1
dat32[26] => dat32_w[5].IN1
dat32[27] => dat32_w[4].IN1
dat32[28] => dat32_w[3].IN1
dat32[29] => dat32_w[2].IN1
dat32[30] => dat32_w[1].IN1
dat32[31] => dat32_w[0].IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a
crc_in[0] => crc_in[0].IN1
crc_in[1] => crc_in[1].IN1
crc_in[2] => crc_in[2].IN1
crc_in[3] => crc_in[3].IN1
crc_in[4] => crc_in[4].IN1
crc_in[5] => crc_in[5].IN1
crc_in[6] => crc_in[6].IN1
crc_in[7] => crc_in[7].IN1
crc_in[8] => crc_in[8].IN1
crc_in[9] => crc_in[9].IN1
crc_in[10] => crc_in[10].IN1
crc_in[11] => crc_in[11].IN1
crc_in[12] => crc_in[12].IN1
crc_in[13] => crc_in[13].IN1
crc_in[14] => crc_in[14].IN1
crc_in[15] => crc_in[15].IN1
crc_in[16] => crc_in[16].IN1
crc_in[17] => crc_in[17].IN1
crc_in[18] => crc_in[18].IN1
crc_in[19] => crc_in[19].IN1
crc_in[20] => crc_in[20].IN1
crc_in[21] => crc_in[21].IN1
crc_in[22] => crc_in[22].IN1
crc_in[23] => crc_in[23].IN1
crc_in[24] => crc_in[24].IN1
crc_in[25] => crc_in[25].IN1
crc_in[26] => crc_in[26].IN1
crc_in[27] => crc_in[27].IN1
crc_in[28] => crc_in[28].IN1
crc_in[29] => crc_in[29].IN1
crc_in[30] => crc_in[30].IN1
crc_in[31] => crc_in[31].IN1
dat_in[0] => dat_in[0].IN1
dat_in[1] => dat_in[1].IN1
dat_in[2] => dat_in[2].IN1
dat_in[3] => dat_in[3].IN1
dat_in[4] => dat_in[4].IN1
dat_in[5] => dat_in[5].IN1
dat_in[6] => dat_in[6].IN1
dat_in[7] => dat_in[7].IN1
crc_out[0] <= crc32_dat8_factor:cc.crc_out
crc_out[1] <= crc32_dat8_factor:cc.crc_out
crc_out[2] <= crc32_dat8_factor:cc.crc_out
crc_out[3] <= crc32_dat8_factor:cc.crc_out
crc_out[4] <= crc32_dat8_factor:cc.crc_out
crc_out[5] <= crc32_dat8_factor:cc.crc_out
crc_out[6] <= crc32_dat8_factor:cc.crc_out
crc_out[7] <= crc32_dat8_factor:cc.crc_out
crc_out[8] <= crc32_dat8_factor:cc.crc_out
crc_out[9] <= crc32_dat8_factor:cc.crc_out
crc_out[10] <= crc32_dat8_factor:cc.crc_out
crc_out[11] <= crc32_dat8_factor:cc.crc_out
crc_out[12] <= crc32_dat8_factor:cc.crc_out
crc_out[13] <= crc32_dat8_factor:cc.crc_out
crc_out[14] <= crc32_dat8_factor:cc.crc_out
crc_out[15] <= crc32_dat8_factor:cc.crc_out
crc_out[16] <= crc32_dat8_factor:cc.crc_out
crc_out[17] <= crc32_dat8_factor:cc.crc_out
crc_out[18] <= crc32_dat8_factor:cc.crc_out
crc_out[19] <= crc32_dat8_factor:cc.crc_out
crc_out[20] <= crc32_dat8_factor:cc.crc_out
crc_out[21] <= crc32_dat8_factor:cc.crc_out
crc_out[22] <= crc32_dat8_factor:cc.crc_out
crc_out[23] <= crc32_dat8_factor:cc.crc_out
crc_out[24] <= crc32_dat8_factor:cc.crc_out
crc_out[25] <= crc32_dat8_factor:cc.crc_out
crc_out[26] <= crc32_dat8_factor:cc.crc_out
crc_out[27] <= crc32_dat8_factor:cc.crc_out
crc_out[28] <= crc32_dat8_factor:cc.crc_out
crc_out[29] <= crc32_dat8_factor:cc.crc_out
crc_out[30] <= crc32_dat8_factor:cc.crc_out
crc_out[31] <= crc32_dat8_factor:cc.crc_out


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc
crc_in[0] => c0.IN1
crc_in[1] => c1.IN1
crc_in[2] => c2.IN1
crc_in[3] => c3.IN1
crc_in[4] => c4.IN1
crc_in[5] => c5.IN1
crc_in[6] => c6.IN1
crc_in[7] => c7.IN1
crc_in[8] => c8.IN1
crc_in[9] => c9.IN1
crc_in[10] => c10.IN1
crc_in[11] => c11.IN1
crc_in[12] => c12.IN1
crc_in[13] => c13.IN1
crc_in[14] => c14.IN1
crc_in[15] => c15.IN1
crc_in[16] => c16.IN1
crc_in[17] => c17.IN2
crc_in[18] => c18.IN1
crc_in[19] => c19.IN1
crc_in[20] => c20.IN1
crc_in[21] => c21.IN1
crc_in[22] => c22.IN1
crc_in[23] => c23.IN1
crc_in[24] => c24.IN7
crc_in[25] => c25.IN5
crc_in[26] => c26.IN5
crc_in[27] => c27.IN4
crc_in[28] => c28.IN7
crc_in[29] => c29.IN7
crc_in[30] => c30.IN12
crc_in[31] => c31.IN5
dat_in[0] => d0.IN7
dat_in[1] => d1.IN5
dat_in[2] => d2.IN11
dat_in[3] => d3.IN4
dat_in[4] => d4.IN7
dat_in[5] => d5.IN7
dat_in[6] => d6.IN8
dat_in[7] => d7.IN5
crc_out[0] <= xor6:x0i.out
crc_out[1] <= xor6:x1i.out
crc_out[2] <= xor6:x2i.out
crc_out[3] <= xor6:x3i.out
crc_out[4] <= xor6:x4i.out
crc_out[5] <= xor6:x5i.out
crc_out[6] <= xor6:x6i.out
crc_out[7] <= xor6:x7i.out
crc_out[8] <= xor6:x8i.out
crc_out[9] <= xor6:x9i.out
crc_out[10] <= xor6:x10i.out
crc_out[11] <= xor6:x11i.out
crc_out[12] <= xor6:x12i.out
crc_out[13] <= xor6:x13i.out
crc_out[14] <= xor6:x14i.out
crc_out[15] <= xor6:x15i.out
crc_out[16] <= xor6:x16i.out
crc_out[17] <= xor6:x17i.out
crc_out[18] <= xor6:x18i.out
crc_out[19] <= xor6:x19i.out
crc_out[20] <= xor6:x20i.out
crc_out[21] <= xor6:x21i.out
crc_out[22] <= xor6:x22i.out
crc_out[23] <= xor6:x23i.out
crc_out[24] <= xor6:x24i.out
crc_out[25] <= x42.DB_MAX_OUTPUT_PORT_TYPE
crc_out[26] <= xor6:x26i.out
crc_out[27] <= xor6:x27i.out
crc_out[28] <= xor6:x28i.out
crc_out[29] <= xor6:x29i.out
crc_out[30] <= xor6:x30i.out
crc_out[31] <= xor6:x31i.out


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x44i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x43i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x42i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x39i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x38i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x37i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x36i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x35i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x34i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x33i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x32i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x7i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x6i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x5i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x4i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x3i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x2i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x1i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x0i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x31i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x30i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x29i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x28i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x27i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x26i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x24i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x23i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x22i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x21i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x20i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x19i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x18i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x17i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x16i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x15i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x14i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x13i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x12i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x11i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x10i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x9i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x8i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b
crc_in[0] => crc_in[0].IN1
crc_in[1] => crc_in[1].IN1
crc_in[2] => crc_in[2].IN1
crc_in[3] => crc_in[3].IN1
crc_in[4] => crc_in[4].IN1
crc_in[5] => crc_in[5].IN1
crc_in[6] => crc_in[6].IN1
crc_in[7] => crc_in[7].IN1
crc_in[8] => crc_in[8].IN1
crc_in[9] => crc_in[9].IN1
crc_in[10] => crc_in[10].IN1
crc_in[11] => crc_in[11].IN1
crc_in[12] => crc_in[12].IN1
crc_in[13] => crc_in[13].IN1
crc_in[14] => crc_in[14].IN1
crc_in[15] => crc_in[15].IN1
crc_in[16] => crc_in[16].IN1
crc_in[17] => crc_in[17].IN1
crc_in[18] => crc_in[18].IN1
crc_in[19] => crc_in[19].IN1
crc_in[20] => crc_in[20].IN1
crc_in[21] => crc_in[21].IN1
crc_in[22] => crc_in[22].IN1
crc_in[23] => crc_in[23].IN1
crc_in[24] => crc_in[24].IN1
crc_in[25] => crc_in[25].IN1
crc_in[26] => crc_in[26].IN1
crc_in[27] => crc_in[27].IN1
crc_in[28] => crc_in[28].IN1
crc_in[29] => crc_in[29].IN1
crc_in[30] => crc_in[30].IN1
crc_in[31] => crc_in[31].IN1
dat_in[0] => dat_in[0].IN1
dat_in[1] => dat_in[1].IN1
dat_in[2] => dat_in[2].IN1
dat_in[3] => dat_in[3].IN1
dat_in[4] => dat_in[4].IN1
dat_in[5] => dat_in[5].IN1
dat_in[6] => dat_in[6].IN1
dat_in[7] => dat_in[7].IN1
dat_in[8] => dat_in[8].IN1
dat_in[9] => dat_in[9].IN1
dat_in[10] => dat_in[10].IN1
dat_in[11] => dat_in[11].IN1
dat_in[12] => dat_in[12].IN1
dat_in[13] => dat_in[13].IN1
dat_in[14] => dat_in[14].IN1
dat_in[15] => dat_in[15].IN1
crc_out[0] <= crc32_dat16_factor:cc.crc_out
crc_out[1] <= crc32_dat16_factor:cc.crc_out
crc_out[2] <= crc32_dat16_factor:cc.crc_out
crc_out[3] <= crc32_dat16_factor:cc.crc_out
crc_out[4] <= crc32_dat16_factor:cc.crc_out
crc_out[5] <= crc32_dat16_factor:cc.crc_out
crc_out[6] <= crc32_dat16_factor:cc.crc_out
crc_out[7] <= crc32_dat16_factor:cc.crc_out
crc_out[8] <= crc32_dat16_factor:cc.crc_out
crc_out[9] <= crc32_dat16_factor:cc.crc_out
crc_out[10] <= crc32_dat16_factor:cc.crc_out
crc_out[11] <= crc32_dat16_factor:cc.crc_out
crc_out[12] <= crc32_dat16_factor:cc.crc_out
crc_out[13] <= crc32_dat16_factor:cc.crc_out
crc_out[14] <= crc32_dat16_factor:cc.crc_out
crc_out[15] <= crc32_dat16_factor:cc.crc_out
crc_out[16] <= crc32_dat16_factor:cc.crc_out
crc_out[17] <= crc32_dat16_factor:cc.crc_out
crc_out[18] <= crc32_dat16_factor:cc.crc_out
crc_out[19] <= crc32_dat16_factor:cc.crc_out
crc_out[20] <= crc32_dat16_factor:cc.crc_out
crc_out[21] <= crc32_dat16_factor:cc.crc_out
crc_out[22] <= crc32_dat16_factor:cc.crc_out
crc_out[23] <= crc32_dat16_factor:cc.crc_out
crc_out[24] <= crc32_dat16_factor:cc.crc_out
crc_out[25] <= crc32_dat16_factor:cc.crc_out
crc_out[26] <= crc32_dat16_factor:cc.crc_out
crc_out[27] <= crc32_dat16_factor:cc.crc_out
crc_out[28] <= crc32_dat16_factor:cc.crc_out
crc_out[29] <= crc32_dat16_factor:cc.crc_out
crc_out[30] <= crc32_dat16_factor:cc.crc_out
crc_out[31] <= crc32_dat16_factor:cc.crc_out


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc
crc_in[0] => c0.IN1
crc_in[1] => c1.IN1
crc_in[2] => c2.IN1
crc_in[3] => c3.IN1
crc_in[4] => c4.IN1
crc_in[5] => c5.IN1
crc_in[6] => c6.IN1
crc_in[7] => c7.IN1
crc_in[8] => c8.IN1
crc_in[9] => c9.IN1
crc_in[10] => c10.IN1
crc_in[11] => c11.IN1
crc_in[12] => c12.IN1
crc_in[13] => c13.IN1
crc_in[14] => c14.IN1
crc_in[15] => c15.IN1
crc_in[16] => c16.IN5
crc_in[17] => c17.IN5
crc_in[18] => c18.IN6
crc_in[19] => c19.IN4
crc_in[20] => c20.IN5
crc_in[21] => c21.IN7
crc_in[22] => c22.IN7
crc_in[23] => c23.IN5
crc_in[24] => c24.IN6
crc_in[25] => c25.IN7
crc_in[26] => c26.IN5
crc_in[27] => c27.IN8
crc_in[28] => c28.IN3
crc_in[29] => c29.IN5
crc_in[30] => c30.IN6
crc_in[31] => c31.IN3
dat_in[0] => d0.IN5
dat_in[1] => d1.IN5
dat_in[2] => d2.IN6
dat_in[3] => d3.IN5
dat_in[4] => d4.IN5
dat_in[5] => d5.IN7
dat_in[6] => d6.IN7
dat_in[7] => d7.IN5
dat_in[8] => d8.IN6
dat_in[9] => d9.IN7
dat_in[10] => d10.IN5
dat_in[11] => d11.IN8
dat_in[12] => d12.IN3
dat_in[13] => d13.IN3
dat_in[14] => d14.IN6
dat_in[15] => d15.IN3
crc_out[0] <= xor6:x0i.out
crc_out[1] <= xor6:x1i.out
crc_out[2] <= xor6:x2i.out
crc_out[3] <= xor6:x3i.out
crc_out[4] <= xor6:x4i.out
crc_out[5] <= xor6:x5i.out
crc_out[6] <= xor6:x6i.out
crc_out[7] <= xor6:x7i.out
crc_out[8] <= xor6:x8i.out
crc_out[9] <= xor6:x9i.out
crc_out[10] <= xor6:x10i.out
crc_out[11] <= xor6:x11i.out
crc_out[12] <= xor6:x12i.out
crc_out[13] <= xor6:x13i.out
crc_out[14] <= xor6:x14i.out
crc_out[15] <= xor6:x15i.out
crc_out[16] <= xor6:x16i.out
crc_out[17] <= xor6:x17i.out
crc_out[18] <= xor6:x18i.out
crc_out[19] <= xor6:x19i.out
crc_out[20] <= xor6:x20i.out
crc_out[21] <= xor6:x21i.out
crc_out[22] <= xor6:x22i.out
crc_out[23] <= xor6:x23i.out
crc_out[24] <= xor6:x24i.out
crc_out[25] <= xor6:x25i.out
crc_out[26] <= xor6:x26i.out
crc_out[27] <= xor6:x27i.out
crc_out[28] <= xor6:x28i.out
crc_out[29] <= xor6:x29i.out
crc_out[30] <= xor6:x30i.out
crc_out[31] <= xor6:x31i.out


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x64i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x63i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x62i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x61i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x60i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x59i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x58i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x57i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x55i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x54i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x53i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x52i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x51i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x50i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x49i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x48i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x47i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x46i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x45i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x44i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x43i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x42i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x41i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x40i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x39i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x38i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x37i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x36i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x35i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x34i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x33i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x32i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x15i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x14i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x13i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x12i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x11i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x10i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x9i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x8i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x7i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x6i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x5i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x4i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x3i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x2i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x1i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x0i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x31i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x30i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x29i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x28i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x27i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x26i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x25i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x24i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x23i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x22i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x21i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x20i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x19i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x18i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x17i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x16i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c
crc_in[0] => crc_in[0].IN1
crc_in[1] => crc_in[1].IN1
crc_in[2] => crc_in[2].IN1
crc_in[3] => crc_in[3].IN1
crc_in[4] => crc_in[4].IN1
crc_in[5] => crc_in[5].IN1
crc_in[6] => crc_in[6].IN1
crc_in[7] => crc_in[7].IN1
crc_in[8] => crc_in[8].IN1
crc_in[9] => crc_in[9].IN1
crc_in[10] => crc_in[10].IN1
crc_in[11] => crc_in[11].IN1
crc_in[12] => crc_in[12].IN1
crc_in[13] => crc_in[13].IN1
crc_in[14] => crc_in[14].IN1
crc_in[15] => crc_in[15].IN1
crc_in[16] => crc_in[16].IN1
crc_in[17] => crc_in[17].IN1
crc_in[18] => crc_in[18].IN1
crc_in[19] => crc_in[19].IN1
crc_in[20] => crc_in[20].IN1
crc_in[21] => crc_in[21].IN1
crc_in[22] => crc_in[22].IN1
crc_in[23] => crc_in[23].IN1
crc_in[24] => crc_in[24].IN1
crc_in[25] => crc_in[25].IN1
crc_in[26] => crc_in[26].IN1
crc_in[27] => crc_in[27].IN1
crc_in[28] => crc_in[28].IN1
crc_in[29] => crc_in[29].IN1
crc_in[30] => crc_in[30].IN1
crc_in[31] => crc_in[31].IN1
dat_in[0] => dat_in[0].IN1
dat_in[1] => dat_in[1].IN1
dat_in[2] => dat_in[2].IN1
dat_in[3] => dat_in[3].IN1
dat_in[4] => dat_in[4].IN1
dat_in[5] => dat_in[5].IN1
dat_in[6] => dat_in[6].IN1
dat_in[7] => dat_in[7].IN1
dat_in[8] => dat_in[8].IN1
dat_in[9] => dat_in[9].IN1
dat_in[10] => dat_in[10].IN1
dat_in[11] => dat_in[11].IN1
dat_in[12] => dat_in[12].IN1
dat_in[13] => dat_in[13].IN1
dat_in[14] => dat_in[14].IN1
dat_in[15] => dat_in[15].IN1
dat_in[16] => dat_in[16].IN1
dat_in[17] => dat_in[17].IN1
dat_in[18] => dat_in[18].IN1
dat_in[19] => dat_in[19].IN1
dat_in[20] => dat_in[20].IN1
dat_in[21] => dat_in[21].IN1
dat_in[22] => dat_in[22].IN1
dat_in[23] => dat_in[23].IN1
crc_out[0] <= crc32_dat24_factor:cc.crc_out
crc_out[1] <= crc32_dat24_factor:cc.crc_out
crc_out[2] <= crc32_dat24_factor:cc.crc_out
crc_out[3] <= crc32_dat24_factor:cc.crc_out
crc_out[4] <= crc32_dat24_factor:cc.crc_out
crc_out[5] <= crc32_dat24_factor:cc.crc_out
crc_out[6] <= crc32_dat24_factor:cc.crc_out
crc_out[7] <= crc32_dat24_factor:cc.crc_out
crc_out[8] <= crc32_dat24_factor:cc.crc_out
crc_out[9] <= crc32_dat24_factor:cc.crc_out
crc_out[10] <= crc32_dat24_factor:cc.crc_out
crc_out[11] <= crc32_dat24_factor:cc.crc_out
crc_out[12] <= crc32_dat24_factor:cc.crc_out
crc_out[13] <= crc32_dat24_factor:cc.crc_out
crc_out[14] <= crc32_dat24_factor:cc.crc_out
crc_out[15] <= crc32_dat24_factor:cc.crc_out
crc_out[16] <= crc32_dat24_factor:cc.crc_out
crc_out[17] <= crc32_dat24_factor:cc.crc_out
crc_out[18] <= crc32_dat24_factor:cc.crc_out
crc_out[19] <= crc32_dat24_factor:cc.crc_out
crc_out[20] <= crc32_dat24_factor:cc.crc_out
crc_out[21] <= crc32_dat24_factor:cc.crc_out
crc_out[22] <= crc32_dat24_factor:cc.crc_out
crc_out[23] <= crc32_dat24_factor:cc.crc_out
crc_out[24] <= crc32_dat24_factor:cc.crc_out
crc_out[25] <= crc32_dat24_factor:cc.crc_out
crc_out[26] <= crc32_dat24_factor:cc.crc_out
crc_out[27] <= crc32_dat24_factor:cc.crc_out
crc_out[28] <= crc32_dat24_factor:cc.crc_out
crc_out[29] <= crc32_dat24_factor:cc.crc_out
crc_out[30] <= crc32_dat24_factor:cc.crc_out
crc_out[31] <= crc32_dat24_factor:cc.crc_out


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc
crc_in[0] => c0.IN1
crc_in[1] => c1.IN1
crc_in[2] => c2.IN1
crc_in[3] => c3.IN1
crc_in[4] => c4.IN1
crc_in[5] => c5.IN1
crc_in[6] => c6.IN1
crc_in[7] => c7.IN1
crc_in[8] => c8.IN7
crc_in[9] => c9.IN9
crc_in[10] => c10.IN8
crc_in[11] => c11.IN7
crc_in[12] => c12.IN3
crc_in[13] => c13.IN5
crc_in[14] => c14.IN7
crc_in[15] => c15.IN5
crc_in[16] => c16.IN5
crc_in[17] => c17.IN5
crc_in[18] => c18.IN7
crc_in[19] => c19.IN6
crc_in[20] => c20.IN3
crc_in[21] => c21.IN4
crc_in[22] => c22.IN6
crc_in[23] => c23.IN4
crc_in[24] => c24.IN3
crc_in[25] => c25.IN5
crc_in[26] => c26.IN8
crc_in[27] => c27.IN6
crc_in[28] => c28.IN5
crc_in[29] => c29.IN5
crc_in[30] => c30.IN5
crc_in[31] => c31.IN3
dat_in[0] => d0.IN11
dat_in[1] => d1.IN10
dat_in[2] => d2.IN10
dat_in[3] => d3.IN6
dat_in[4] => d4.IN3
dat_in[5] => d5.IN4
dat_in[6] => d6.IN5
dat_in[7] => d7.IN5
dat_in[8] => d8.IN5
dat_in[9] => d9.IN5
dat_in[10] => d10.IN7
dat_in[11] => d11.IN5
dat_in[12] => d12.IN3
dat_in[13] => d13.IN4
dat_in[14] => d14.IN5
dat_in[15] => d15.IN4
dat_in[16] => d16.IN3
dat_in[17] => d17.IN4
dat_in[18] => d18.IN7
dat_in[19] => d19.IN6
dat_in[20] => d20.IN5
dat_in[21] => d21.IN5
dat_in[22] => d22.IN5
dat_in[23] => d23.IN3
crc_out[0] <= xor6:x0i.out
crc_out[1] <= xor6:x1i.out
crc_out[2] <= xor6:x2i.out
crc_out[3] <= xor6:x3i.out
crc_out[4] <= xor6:x4i.out
crc_out[5] <= xor6:x5i.out
crc_out[6] <= xor6:x6i.out
crc_out[7] <= xor6:x7i.out
crc_out[8] <= xor6:x8i.out
crc_out[9] <= xor6:x9i.out
crc_out[10] <= xor6:x10i.out
crc_out[11] <= xor6:x11i.out
crc_out[12] <= xor6:x12i.out
crc_out[13] <= xor6:x13i.out
crc_out[14] <= xor6:x14i.out
crc_out[15] <= xor6:x15i.out
crc_out[16] <= xor6:x16i.out
crc_out[17] <= xor6:x17i.out
crc_out[18] <= xor6:x18i.out
crc_out[19] <= xor6:x19i.out
crc_out[20] <= xor6:x20i.out
crc_out[21] <= xor6:x21i.out
crc_out[22] <= xor6:x22i.out
crc_out[23] <= xor6:x23i.out
crc_out[24] <= xor6:x24i.out
crc_out[25] <= xor6:x25i.out
crc_out[26] <= xor6:x26i.out
crc_out[27] <= xor6:x27i.out
crc_out[28] <= xor6:x28i.out
crc_out[29] <= xor6:x29i.out
crc_out[30] <= xor6:x30i.out
crc_out[31] <= xor6:x31i.out


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x142i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x141i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x140i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x139i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x138i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x137i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x136i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x135i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x134i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x133i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x132i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x131i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x130i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x129i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x128i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x127i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x126i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x125i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x124i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x123i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x122i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x121i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x120i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x119i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x118i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x117i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x116i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x115i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x114i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x113i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x112i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x111i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x110i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x109i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x108i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x107i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x106i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x105i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x104i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x103i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x102i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x101i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x100i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x99i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x98i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x97i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x96i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x95i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x94i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x93i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x92i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x91i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x90i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x89i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x23i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x22i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x21i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x20i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x19i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x18i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x17i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x16i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x15i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x14i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x13i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x12i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x11i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x10i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x9i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x8i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x7i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x6i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x5i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x4i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x3i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x2i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x1i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x0i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x31i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x30i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x29i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x28i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x27i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x26i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x25i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x24i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d
crc_in[0] => crc_in[0].IN1
crc_in[1] => crc_in[1].IN1
crc_in[2] => crc_in[2].IN1
crc_in[3] => crc_in[3].IN1
crc_in[4] => crc_in[4].IN1
crc_in[5] => crc_in[5].IN1
crc_in[6] => crc_in[6].IN1
crc_in[7] => crc_in[7].IN1
crc_in[8] => crc_in[8].IN1
crc_in[9] => crc_in[9].IN1
crc_in[10] => crc_in[10].IN1
crc_in[11] => crc_in[11].IN1
crc_in[12] => crc_in[12].IN1
crc_in[13] => crc_in[13].IN1
crc_in[14] => crc_in[14].IN1
crc_in[15] => crc_in[15].IN1
crc_in[16] => crc_in[16].IN1
crc_in[17] => crc_in[17].IN1
crc_in[18] => crc_in[18].IN1
crc_in[19] => crc_in[19].IN1
crc_in[20] => crc_in[20].IN1
crc_in[21] => crc_in[21].IN1
crc_in[22] => crc_in[22].IN1
crc_in[23] => crc_in[23].IN1
crc_in[24] => crc_in[24].IN1
crc_in[25] => crc_in[25].IN1
crc_in[26] => crc_in[26].IN1
crc_in[27] => crc_in[27].IN1
crc_in[28] => crc_in[28].IN1
crc_in[29] => crc_in[29].IN1
crc_in[30] => crc_in[30].IN1
crc_in[31] => crc_in[31].IN1
dat_in[0] => dat_in[0].IN1
dat_in[1] => dat_in[1].IN1
dat_in[2] => dat_in[2].IN1
dat_in[3] => dat_in[3].IN1
dat_in[4] => dat_in[4].IN1
dat_in[5] => dat_in[5].IN1
dat_in[6] => dat_in[6].IN1
dat_in[7] => dat_in[7].IN1
dat_in[8] => dat_in[8].IN1
dat_in[9] => dat_in[9].IN1
dat_in[10] => dat_in[10].IN1
dat_in[11] => dat_in[11].IN1
dat_in[12] => dat_in[12].IN1
dat_in[13] => dat_in[13].IN1
dat_in[14] => dat_in[14].IN1
dat_in[15] => dat_in[15].IN1
dat_in[16] => dat_in[16].IN1
dat_in[17] => dat_in[17].IN1
dat_in[18] => dat_in[18].IN1
dat_in[19] => dat_in[19].IN1
dat_in[20] => dat_in[20].IN1
dat_in[21] => dat_in[21].IN1
dat_in[22] => dat_in[22].IN1
dat_in[23] => dat_in[23].IN1
dat_in[24] => dat_in[24].IN1
dat_in[25] => dat_in[25].IN1
dat_in[26] => dat_in[26].IN1
dat_in[27] => dat_in[27].IN1
dat_in[28] => dat_in[28].IN1
dat_in[29] => dat_in[29].IN1
dat_in[30] => dat_in[30].IN1
dat_in[31] => dat_in[31].IN1
crc_out[0] <= crc32_dat32_factor:cc.crc_out
crc_out[1] <= crc32_dat32_factor:cc.crc_out
crc_out[2] <= crc32_dat32_factor:cc.crc_out
crc_out[3] <= crc32_dat32_factor:cc.crc_out
crc_out[4] <= crc32_dat32_factor:cc.crc_out
crc_out[5] <= crc32_dat32_factor:cc.crc_out
crc_out[6] <= crc32_dat32_factor:cc.crc_out
crc_out[7] <= crc32_dat32_factor:cc.crc_out
crc_out[8] <= crc32_dat32_factor:cc.crc_out
crc_out[9] <= crc32_dat32_factor:cc.crc_out
crc_out[10] <= crc32_dat32_factor:cc.crc_out
crc_out[11] <= crc32_dat32_factor:cc.crc_out
crc_out[12] <= crc32_dat32_factor:cc.crc_out
crc_out[13] <= crc32_dat32_factor:cc.crc_out
crc_out[14] <= crc32_dat32_factor:cc.crc_out
crc_out[15] <= crc32_dat32_factor:cc.crc_out
crc_out[16] <= crc32_dat32_factor:cc.crc_out
crc_out[17] <= crc32_dat32_factor:cc.crc_out
crc_out[18] <= crc32_dat32_factor:cc.crc_out
crc_out[19] <= crc32_dat32_factor:cc.crc_out
crc_out[20] <= crc32_dat32_factor:cc.crc_out
crc_out[21] <= crc32_dat32_factor:cc.crc_out
crc_out[22] <= crc32_dat32_factor:cc.crc_out
crc_out[23] <= crc32_dat32_factor:cc.crc_out
crc_out[24] <= crc32_dat32_factor:cc.crc_out
crc_out[25] <= crc32_dat32_factor:cc.crc_out
crc_out[26] <= crc32_dat32_factor:cc.crc_out
crc_out[27] <= crc32_dat32_factor:cc.crc_out
crc_out[28] <= crc32_dat32_factor:cc.crc_out
crc_out[29] <= crc32_dat32_factor:cc.crc_out
crc_out[30] <= crc32_dat32_factor:cc.crc_out
crc_out[31] <= crc32_dat32_factor:cc.crc_out


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc
crc_in[0] => c0.IN6
crc_in[1] => c1.IN8
crc_in[2] => c2.IN7
crc_in[3] => c3.IN6
crc_in[4] => c4.IN7
crc_in[5] => c5.IN5
crc_in[6] => c6.IN9
crc_in[7] => c7.IN6
crc_in[8] => c8.IN5
crc_in[9] => c9.IN5
crc_in[10] => c10.IN5
crc_in[11] => c11.IN5
crc_in[12] => c12.IN5
crc_in[13] => c13.IN3
crc_in[14] => c14.IN5
crc_in[15] => c15.IN7
crc_in[16] => c16.IN6
crc_in[17] => c17.IN6
crc_in[18] => c18.IN6
crc_in[19] => c19.IN8
crc_in[20] => c20.IN6
crc_in[21] => c21.IN9
crc_in[22] => c22.IN8
crc_in[23] => c23.IN6
crc_in[24] => c24.IN6
crc_in[25] => c25.IN6
crc_in[26] => c26.IN8
crc_in[27] => c27.IN5
crc_in[28] => c28.IN8
crc_in[29] => c29.IN8
crc_in[30] => c30.IN8
crc_in[31] => c31.IN7
dat_in[0] => d0.IN6
dat_in[1] => d1.IN7
dat_in[2] => d2.IN8
dat_in[3] => d3.IN6
dat_in[4] => d4.IN7
dat_in[5] => d5.IN5
dat_in[6] => d6.IN8
dat_in[7] => d7.IN6
dat_in[8] => d8.IN5
dat_in[9] => d9.IN5
dat_in[10] => d10.IN5
dat_in[11] => d11.IN5
dat_in[12] => d12.IN5
dat_in[13] => d13.IN3
dat_in[14] => d14.IN5
dat_in[15] => d15.IN7
dat_in[16] => d16.IN6
dat_in[17] => d17.IN6
dat_in[18] => d18.IN6
dat_in[19] => d19.IN7
dat_in[20] => d20.IN6
dat_in[21] => d21.IN11
dat_in[22] => d22.IN9
dat_in[23] => d23.IN6
dat_in[24] => d24.IN6
dat_in[25] => d25.IN7
dat_in[26] => d26.IN8
dat_in[27] => d27.IN5
dat_in[28] => d28.IN8
dat_in[29] => d29.IN8
dat_in[30] => d30.IN7
dat_in[31] => d31.IN6
crc_out[0] <= xor6:x0i.out
crc_out[1] <= xor6:x1i.out
crc_out[2] <= xor6:x2i.out
crc_out[3] <= xor6:x3i.out
crc_out[4] <= xor6:x4i.out
crc_out[5] <= xor6:x5i.out
crc_out[6] <= xor6:x6i.out
crc_out[7] <= xor6:x7i.out
crc_out[8] <= xor6:x8i.out
crc_out[9] <= xor6:x9i.out
crc_out[10] <= xor6:x10i.out
crc_out[11] <= xor6:x11i.out
crc_out[12] <= xor6:x12i.out
crc_out[13] <= xor6:x13i.out
crc_out[14] <= xor6:x14i.out
crc_out[15] <= xor6:x15i.out
crc_out[16] <= xor6:x16i.out
crc_out[17] <= xor6:x17i.out
crc_out[18] <= xor6:x18i.out
crc_out[19] <= xor6:x19i.out
crc_out[20] <= xor6:x20i.out
crc_out[21] <= xor6:x21i.out
crc_out[22] <= xor6:x22i.out
crc_out[23] <= xor6:x23i.out
crc_out[24] <= xor6:x24i.out
crc_out[25] <= xor6:x25i.out
crc_out[26] <= xor6:x26i.out
crc_out[27] <= xor6:x27i.out
crc_out[28] <= xor6:x28i.out
crc_out[29] <= xor6:x29i.out
crc_out[30] <= xor6:x30i.out
crc_out[31] <= xor6:x31i.out


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x631i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x630i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x629i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x628i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x627i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x626i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x625i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x624i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x623i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x622i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x621i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x620i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x619i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x618i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x617i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x616i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x615i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x614i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x613i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x612i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x611i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x610i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x609i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x608i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x607i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x606i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x605i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x604i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x603i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x602i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x601i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x600i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x599i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x598i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x597i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x596i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x595i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x594i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x593i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x592i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x591i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x590i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x589i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x588i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x587i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x586i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x585i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x584i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x583i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x582i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x581i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x580i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x579i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x578i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x577i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x576i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x575i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x574i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x573i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x572i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x571i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x570i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x569i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x568i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x567i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x566i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x565i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x564i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x563i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x562i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x561i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x560i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x559i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x558i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x557i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x556i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x31i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x30i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x29i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x28i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x27i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x26i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x25i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x24i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x23i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x22i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x21i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x20i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x19i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x18i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x17i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x16i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x15i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x14i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x13i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x12i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x11i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x10i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x9i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x8i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x7i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x6i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x5i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x4i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x3i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x2i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x1i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x0i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u1
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
DATA_IN[0] => DATA_OUT.DATAB
DATA_IN[0] => DATA_OUT.DATAA
DATA_IN[1] => DATA_OUT.DATAB
DATA_IN[1] => DATA_OUT.DATAA
DATA_IN[2] => DATA_OUT.DATAB
DATA_IN[2] => DATA_OUT.DATAA
DATA_IN[3] => DATA_OUT.DATAB
DATA_IN[3] => DATA_OUT.DATAA
DATA_IN[4] => DATA_OUT.DATAB
DATA_IN[4] => DATA_OUT.DATAA
DATA_IN[5] => DATA_OUT.DATAB
DATA_IN[5] => DATA_OUT.DATAA
DATA_IN[6] => DATA_OUT.DATAB
DATA_IN[6] => DATA_OUT.DATAA
DATA_IN[7] => DATA_OUT.DATAB
DATA_IN[7] => DATA_OUT.DATAA
DATA_IN[8] => DATA_OUT.DATAB
DATA_IN[8] => DATA_OUT.DATAA
DATA_IN[9] => DATA_OUT.DATAB
DATA_IN[9] => DATA_OUT.DATAA
DATA_IN[10] => DATA_OUT.DATAB
DATA_IN[10] => DATA_OUT.DATAA
DATA_IN[11] => DATA_OUT.DATAB
DATA_IN[11] => DATA_OUT.DATAA
DATA_IN[12] => DATA_OUT.DATAB
DATA_IN[12] => DATA_OUT.DATAA
DATA_IN[13] => DATA_OUT.DATAB
DATA_IN[13] => DATA_OUT.DATAA
DATA_IN[14] => DATA_OUT.DATAB
DATA_IN[14] => DATA_OUT.DATAA
DATA_IN[15] => DATA_OUT.DATAB
DATA_IN[15] => DATA_OUT.DATAA
DATA_IN[16] => DATA_OUT.DATAA
DATA_IN[16] => DATA_OUT.DATAB
DATA_IN[17] => DATA_OUT.DATAA
DATA_IN[17] => DATA_OUT.DATAB
DATA_IN[18] => DATA_OUT.DATAA
DATA_IN[18] => DATA_OUT.DATAB
DATA_IN[19] => DATA_OUT.DATAA
DATA_IN[19] => DATA_OUT.DATAB
DATA_IN[20] => DATA_OUT.DATAA
DATA_IN[20] => DATA_OUT.DATAB
DATA_IN[21] => DATA_OUT.DATAA
DATA_IN[21] => DATA_OUT.DATAB
DATA_IN[22] => DATA_OUT.DATAA
DATA_IN[22] => DATA_OUT.DATAB
DATA_IN[23] => DATA_OUT.DATAA
DATA_IN[23] => DATA_OUT.DATAB
DATA_IN[24] => DATA_OUT.DATAA
DATA_IN[24] => DATA_OUT.DATAB
DATA_IN[25] => DATA_OUT.DATAA
DATA_IN[25] => DATA_OUT.DATAB
DATA_IN[26] => DATA_OUT.DATAA
DATA_IN[26] => DATA_OUT.DATAB
DATA_IN[27] => DATA_OUT.DATAA
DATA_IN[27] => DATA_OUT.DATAB
DATA_IN[28] => DATA_OUT.DATAA
DATA_IN[28] => DATA_OUT.DATAB
DATA_IN[29] => DATA_OUT.DATAA
DATA_IN[29] => DATA_OUT.DATAB
DATA_IN[30] => DATA_OUT.DATAA
DATA_IN[30] => DATA_OUT.DATAB
DATA_IN[31] => DATA_OUT.DATAA
DATA_IN[31] => DATA_OUT.DATAB
DATA_OUT[0] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc_checksum_aligner:crc_checksum_aligner_u0
CLK => crc_checksum_delay[2][0].CLK
CLK => crc_checksum_delay[2][1].CLK
CLK => crc_checksum_delay[2][2].CLK
CLK => crc_checksum_delay[2][3].CLK
CLK => crc_checksum_delay[2][4].CLK
CLK => crc_checksum_delay[2][5].CLK
CLK => crc_checksum_delay[2][6].CLK
CLK => crc_checksum_delay[2][7].CLK
CLK => crc_checksum_delay[2][8].CLK
CLK => crc_checksum_delay[2][9].CLK
CLK => crc_checksum_delay[2][10].CLK
CLK => crc_checksum_delay[2][11].CLK
CLK => crc_checksum_delay[2][12].CLK
CLK => crc_checksum_delay[2][13].CLK
CLK => crc_checksum_delay[2][14].CLK
CLK => crc_checksum_delay[2][15].CLK
CLK => crc_checksum_delay[2][16].CLK
CLK => crc_checksum_delay[2][17].CLK
CLK => crc_checksum_delay[2][18].CLK
CLK => crc_checksum_delay[2][19].CLK
CLK => crc_checksum_delay[2][20].CLK
CLK => crc_checksum_delay[2][21].CLK
CLK => crc_checksum_delay[2][22].CLK
CLK => crc_checksum_delay[2][23].CLK
CLK => crc_checksum_delay[2][24].CLK
CLK => crc_checksum_delay[2][25].CLK
CLK => crc_checksum_delay[2][26].CLK
CLK => crc_checksum_delay[2][27].CLK
CLK => crc_checksum_delay[2][28].CLK
CLK => crc_checksum_delay[2][29].CLK
CLK => crc_checksum_delay[2][30].CLK
CLK => crc_checksum_delay[2][31].CLK
CLK => crc_checksum_delay[1][0].CLK
CLK => crc_checksum_delay[1][1].CLK
CLK => crc_checksum_delay[1][2].CLK
CLK => crc_checksum_delay[1][3].CLK
CLK => crc_checksum_delay[1][4].CLK
CLK => crc_checksum_delay[1][5].CLK
CLK => crc_checksum_delay[1][6].CLK
CLK => crc_checksum_delay[1][7].CLK
CLK => crc_checksum_delay[1][8].CLK
CLK => crc_checksum_delay[1][9].CLK
CLK => crc_checksum_delay[1][10].CLK
CLK => crc_checksum_delay[1][11].CLK
CLK => crc_checksum_delay[1][12].CLK
CLK => crc_checksum_delay[1][13].CLK
CLK => crc_checksum_delay[1][14].CLK
CLK => crc_checksum_delay[1][15].CLK
CLK => crc_checksum_delay[1][16].CLK
CLK => crc_checksum_delay[1][17].CLK
CLK => crc_checksum_delay[1][18].CLK
CLK => crc_checksum_delay[1][19].CLK
CLK => crc_checksum_delay[1][20].CLK
CLK => crc_checksum_delay[1][21].CLK
CLK => crc_checksum_delay[1][22].CLK
CLK => crc_checksum_delay[1][23].CLK
CLK => crc_checksum_delay[1][24].CLK
CLK => crc_checksum_delay[1][25].CLK
CLK => crc_checksum_delay[1][26].CLK
CLK => crc_checksum_delay[1][27].CLK
CLK => crc_checksum_delay[1][28].CLK
CLK => crc_checksum_delay[1][29].CLK
CLK => crc_checksum_delay[1][30].CLK
CLK => crc_checksum_delay[1][31].CLK
CLK => crc_checksum_delay[0][0].CLK
CLK => crc_checksum_delay[0][1].CLK
CLK => crc_checksum_delay[0][2].CLK
CLK => crc_checksum_delay[0][3].CLK
CLK => crc_checksum_delay[0][4].CLK
CLK => crc_checksum_delay[0][5].CLK
CLK => crc_checksum_delay[0][6].CLK
CLK => crc_checksum_delay[0][7].CLK
CLK => crc_checksum_delay[0][8].CLK
CLK => crc_checksum_delay[0][9].CLK
CLK => crc_checksum_delay[0][10].CLK
CLK => crc_checksum_delay[0][11].CLK
CLK => crc_checksum_delay[0][12].CLK
CLK => crc_checksum_delay[0][13].CLK
CLK => crc_checksum_delay[0][14].CLK
CLK => crc_checksum_delay[0][15].CLK
CLK => crc_checksum_delay[0][16].CLK
CLK => crc_checksum_delay[0][17].CLK
CLK => crc_checksum_delay[0][18].CLK
CLK => crc_checksum_delay[0][19].CLK
CLK => crc_checksum_delay[0][20].CLK
CLK => crc_checksum_delay[0][21].CLK
CLK => crc_checksum_delay[0][22].CLK
CLK => crc_checksum_delay[0][23].CLK
CLK => crc_checksum_delay[0][24].CLK
CLK => crc_checksum_delay[0][25].CLK
CLK => crc_checksum_delay[0][26].CLK
CLK => crc_checksum_delay[0][27].CLK
CLK => crc_checksum_delay[0][28].CLK
CLK => crc_checksum_delay[0][29].CLK
CLK => crc_checksum_delay[0][30].CLK
CLK => crc_checksum_delay[0][31].CLK
CLK => crc_valid_delay[2].CLK
CLK => crc_valid_delay[1].CLK
CLK => crc_valid_delay[0].CLK
RESET_N => crc_checksum_delay[2][0].ACLR
RESET_N => crc_checksum_delay[2][1].ACLR
RESET_N => crc_checksum_delay[2][2].ACLR
RESET_N => crc_checksum_delay[2][3].ACLR
RESET_N => crc_checksum_delay[2][4].ACLR
RESET_N => crc_checksum_delay[2][5].ACLR
RESET_N => crc_checksum_delay[2][6].ACLR
RESET_N => crc_checksum_delay[2][7].ACLR
RESET_N => crc_checksum_delay[2][8].ACLR
RESET_N => crc_checksum_delay[2][9].ACLR
RESET_N => crc_checksum_delay[2][10].ACLR
RESET_N => crc_checksum_delay[2][11].ACLR
RESET_N => crc_checksum_delay[2][12].ACLR
RESET_N => crc_checksum_delay[2][13].ACLR
RESET_N => crc_checksum_delay[2][14].ACLR
RESET_N => crc_checksum_delay[2][15].ACLR
RESET_N => crc_checksum_delay[2][16].ACLR
RESET_N => crc_checksum_delay[2][17].ACLR
RESET_N => crc_checksum_delay[2][18].ACLR
RESET_N => crc_checksum_delay[2][19].ACLR
RESET_N => crc_checksum_delay[2][20].ACLR
RESET_N => crc_checksum_delay[2][21].ACLR
RESET_N => crc_checksum_delay[2][22].ACLR
RESET_N => crc_checksum_delay[2][23].ACLR
RESET_N => crc_checksum_delay[2][24].ACLR
RESET_N => crc_checksum_delay[2][25].ACLR
RESET_N => crc_checksum_delay[2][26].ACLR
RESET_N => crc_checksum_delay[2][27].ACLR
RESET_N => crc_checksum_delay[2][28].ACLR
RESET_N => crc_checksum_delay[2][29].ACLR
RESET_N => crc_checksum_delay[2][30].ACLR
RESET_N => crc_checksum_delay[2][31].ACLR
RESET_N => crc_checksum_delay[1][0].ACLR
RESET_N => crc_checksum_delay[1][1].ACLR
RESET_N => crc_checksum_delay[1][2].ACLR
RESET_N => crc_checksum_delay[1][3].ACLR
RESET_N => crc_checksum_delay[1][4].ACLR
RESET_N => crc_checksum_delay[1][5].ACLR
RESET_N => crc_checksum_delay[1][6].ACLR
RESET_N => crc_checksum_delay[1][7].ACLR
RESET_N => crc_checksum_delay[1][8].ACLR
RESET_N => crc_checksum_delay[1][9].ACLR
RESET_N => crc_checksum_delay[1][10].ACLR
RESET_N => crc_checksum_delay[1][11].ACLR
RESET_N => crc_checksum_delay[1][12].ACLR
RESET_N => crc_checksum_delay[1][13].ACLR
RESET_N => crc_checksum_delay[1][14].ACLR
RESET_N => crc_checksum_delay[1][15].ACLR
RESET_N => crc_checksum_delay[1][16].ACLR
RESET_N => crc_checksum_delay[1][17].ACLR
RESET_N => crc_checksum_delay[1][18].ACLR
RESET_N => crc_checksum_delay[1][19].ACLR
RESET_N => crc_checksum_delay[1][20].ACLR
RESET_N => crc_checksum_delay[1][21].ACLR
RESET_N => crc_checksum_delay[1][22].ACLR
RESET_N => crc_checksum_delay[1][23].ACLR
RESET_N => crc_checksum_delay[1][24].ACLR
RESET_N => crc_checksum_delay[1][25].ACLR
RESET_N => crc_checksum_delay[1][26].ACLR
RESET_N => crc_checksum_delay[1][27].ACLR
RESET_N => crc_checksum_delay[1][28].ACLR
RESET_N => crc_checksum_delay[1][29].ACLR
RESET_N => crc_checksum_delay[1][30].ACLR
RESET_N => crc_checksum_delay[1][31].ACLR
RESET_N => crc_checksum_delay[0][0].ACLR
RESET_N => crc_checksum_delay[0][1].ACLR
RESET_N => crc_checksum_delay[0][2].ACLR
RESET_N => crc_checksum_delay[0][3].ACLR
RESET_N => crc_checksum_delay[0][4].ACLR
RESET_N => crc_checksum_delay[0][5].ACLR
RESET_N => crc_checksum_delay[0][6].ACLR
RESET_N => crc_checksum_delay[0][7].ACLR
RESET_N => crc_checksum_delay[0][8].ACLR
RESET_N => crc_checksum_delay[0][9].ACLR
RESET_N => crc_checksum_delay[0][10].ACLR
RESET_N => crc_checksum_delay[0][11].ACLR
RESET_N => crc_checksum_delay[0][12].ACLR
RESET_N => crc_checksum_delay[0][13].ACLR
RESET_N => crc_checksum_delay[0][14].ACLR
RESET_N => crc_checksum_delay[0][15].ACLR
RESET_N => crc_checksum_delay[0][16].ACLR
RESET_N => crc_checksum_delay[0][17].ACLR
RESET_N => crc_checksum_delay[0][18].ACLR
RESET_N => crc_checksum_delay[0][19].ACLR
RESET_N => crc_checksum_delay[0][20].ACLR
RESET_N => crc_checksum_delay[0][21].ACLR
RESET_N => crc_checksum_delay[0][22].ACLR
RESET_N => crc_checksum_delay[0][23].ACLR
RESET_N => crc_checksum_delay[0][24].ACLR
RESET_N => crc_checksum_delay[0][25].ACLR
RESET_N => crc_checksum_delay[0][26].ACLR
RESET_N => crc_checksum_delay[0][27].ACLR
RESET_N => crc_checksum_delay[0][28].ACLR
RESET_N => crc_checksum_delay[0][29].ACLR
RESET_N => crc_checksum_delay[0][30].ACLR
RESET_N => crc_checksum_delay[0][31].ACLR
RESET_N => crc_valid_delay[2].ACLR
RESET_N => crc_valid_delay[1].ACLR
RESET_N => crc_valid_delay[0].ACLR
CRC_CHECKSUM_LATCH_IN => crc_valid_delay[0].DATAIN
CRC_CHECKSUM_IN[0] => crc_checksum_delay[0][0].DATAIN
CRC_CHECKSUM_IN[1] => crc_checksum_delay[0][1].DATAIN
CRC_CHECKSUM_IN[2] => crc_checksum_delay[0][2].DATAIN
CRC_CHECKSUM_IN[3] => crc_checksum_delay[0][3].DATAIN
CRC_CHECKSUM_IN[4] => crc_checksum_delay[0][4].DATAIN
CRC_CHECKSUM_IN[5] => crc_checksum_delay[0][5].DATAIN
CRC_CHECKSUM_IN[6] => crc_checksum_delay[0][6].DATAIN
CRC_CHECKSUM_IN[7] => crc_checksum_delay[0][7].DATAIN
CRC_CHECKSUM_IN[8] => crc_checksum_delay[0][8].DATAIN
CRC_CHECKSUM_IN[9] => crc_checksum_delay[0][9].DATAIN
CRC_CHECKSUM_IN[10] => crc_checksum_delay[0][10].DATAIN
CRC_CHECKSUM_IN[11] => crc_checksum_delay[0][11].DATAIN
CRC_CHECKSUM_IN[12] => crc_checksum_delay[0][12].DATAIN
CRC_CHECKSUM_IN[13] => crc_checksum_delay[0][13].DATAIN
CRC_CHECKSUM_IN[14] => crc_checksum_delay[0][14].DATAIN
CRC_CHECKSUM_IN[15] => crc_checksum_delay[0][15].DATAIN
CRC_CHECKSUM_IN[16] => crc_checksum_delay[0][16].DATAIN
CRC_CHECKSUM_IN[17] => crc_checksum_delay[0][17].DATAIN
CRC_CHECKSUM_IN[18] => crc_checksum_delay[0][18].DATAIN
CRC_CHECKSUM_IN[19] => crc_checksum_delay[0][19].DATAIN
CRC_CHECKSUM_IN[20] => crc_checksum_delay[0][20].DATAIN
CRC_CHECKSUM_IN[21] => crc_checksum_delay[0][21].DATAIN
CRC_CHECKSUM_IN[22] => crc_checksum_delay[0][22].DATAIN
CRC_CHECKSUM_IN[23] => crc_checksum_delay[0][23].DATAIN
CRC_CHECKSUM_IN[24] => crc_checksum_delay[0][24].DATAIN
CRC_CHECKSUM_IN[25] => crc_checksum_delay[0][25].DATAIN
CRC_CHECKSUM_IN[26] => crc_checksum_delay[0][26].DATAIN
CRC_CHECKSUM_IN[27] => crc_checksum_delay[0][27].DATAIN
CRC_CHECKSUM_IN[28] => crc_checksum_delay[0][28].DATAIN
CRC_CHECKSUM_IN[29] => crc_checksum_delay[0][29].DATAIN
CRC_CHECKSUM_IN[30] => crc_checksum_delay[0][30].DATAIN
CRC_CHECKSUM_IN[31] => crc_checksum_delay[0][31].DATAIN
CRC_VALID_OUT <= crc_valid_delay[2].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[0] <= crc_checksum_delay[2][0].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[1] <= crc_checksum_delay[2][1].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[2] <= crc_checksum_delay[2][2].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[3] <= crc_checksum_delay[2][3].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[4] <= crc_checksum_delay[2][4].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[5] <= crc_checksum_delay[2][5].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[6] <= crc_checksum_delay[2][6].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[7] <= crc_checksum_delay[2][7].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[8] <= crc_checksum_delay[2][8].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[9] <= crc_checksum_delay[2][9].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[10] <= crc_checksum_delay[2][10].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[11] <= crc_checksum_delay[2][11].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[12] <= crc_checksum_delay[2][12].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[13] <= crc_checksum_delay[2][13].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[14] <= crc_checksum_delay[2][14].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[15] <= crc_checksum_delay[2][15].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[16] <= crc_checksum_delay[2][16].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[17] <= crc_checksum_delay[2][17].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[18] <= crc_checksum_delay[2][18].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[19] <= crc_checksum_delay[2][19].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[20] <= crc_checksum_delay[2][20].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[21] <= crc_checksum_delay[2][21].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[22] <= crc_checksum_delay[2][22].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[23] <= crc_checksum_delay[2][23].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[24] <= crc_checksum_delay[2][24].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[25] <= crc_checksum_delay[2][25].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[26] <= crc_checksum_delay[2][26].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[27] <= crc_checksum_delay[2][27].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[28] <= crc_checksum_delay[2][28].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[29] <= crc_checksum_delay[2][29].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[30] <= crc_checksum_delay[2][30].DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[31] <= crc_checksum_delay[2][31].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftin[16] => shiftin[16].IN1
shiftin[17] => shiftin[17].IN1
shiftin[18] => shiftin[18].IN1
shiftin[19] => shiftin[19].IN1
shiftin[20] => shiftin[20].IN1
shiftin[21] => shiftin[21].IN1
shiftin[22] => shiftin[22].IN1
shiftin[23] => shiftin[23].IN1
shiftin[24] => shiftin[24].IN1
shiftin[25] => shiftin[25].IN1
shiftin[26] => shiftin[26].IN1
shiftin[27] => shiftin[27].IN1
shiftin[28] => shiftin[28].IN1
shiftin[29] => shiftin[29].IN1
shiftin[30] => shiftin[30].IN1
shiftin[31] => shiftin[31].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[16] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[17] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[18] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[19] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[20] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[21] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[22] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[23] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[24] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[25] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[26] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[27] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[28] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[29] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[30] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[31] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[16] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[17] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[18] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[19] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[20] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[21] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[22] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[23] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[24] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[25] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[26] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[27] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[28] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[29] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[30] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[31] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_euu:auto_generated.shiftin[0]
shiftin[1] => shift_taps_euu:auto_generated.shiftin[1]
shiftin[2] => shift_taps_euu:auto_generated.shiftin[2]
shiftin[3] => shift_taps_euu:auto_generated.shiftin[3]
shiftin[4] => shift_taps_euu:auto_generated.shiftin[4]
shiftin[5] => shift_taps_euu:auto_generated.shiftin[5]
shiftin[6] => shift_taps_euu:auto_generated.shiftin[6]
shiftin[7] => shift_taps_euu:auto_generated.shiftin[7]
shiftin[8] => shift_taps_euu:auto_generated.shiftin[8]
shiftin[9] => shift_taps_euu:auto_generated.shiftin[9]
shiftin[10] => shift_taps_euu:auto_generated.shiftin[10]
shiftin[11] => shift_taps_euu:auto_generated.shiftin[11]
shiftin[12] => shift_taps_euu:auto_generated.shiftin[12]
shiftin[13] => shift_taps_euu:auto_generated.shiftin[13]
shiftin[14] => shift_taps_euu:auto_generated.shiftin[14]
shiftin[15] => shift_taps_euu:auto_generated.shiftin[15]
shiftin[16] => shift_taps_euu:auto_generated.shiftin[16]
shiftin[17] => shift_taps_euu:auto_generated.shiftin[17]
shiftin[18] => shift_taps_euu:auto_generated.shiftin[18]
shiftin[19] => shift_taps_euu:auto_generated.shiftin[19]
shiftin[20] => shift_taps_euu:auto_generated.shiftin[20]
shiftin[21] => shift_taps_euu:auto_generated.shiftin[21]
shiftin[22] => shift_taps_euu:auto_generated.shiftin[22]
shiftin[23] => shift_taps_euu:auto_generated.shiftin[23]
shiftin[24] => shift_taps_euu:auto_generated.shiftin[24]
shiftin[25] => shift_taps_euu:auto_generated.shiftin[25]
shiftin[26] => shift_taps_euu:auto_generated.shiftin[26]
shiftin[27] => shift_taps_euu:auto_generated.shiftin[27]
shiftin[28] => shift_taps_euu:auto_generated.shiftin[28]
shiftin[29] => shift_taps_euu:auto_generated.shiftin[29]
shiftin[30] => shift_taps_euu:auto_generated.shiftin[30]
shiftin[31] => shift_taps_euu:auto_generated.shiftin[31]
clock => shift_taps_euu:auto_generated.clock
clken => shift_taps_euu:auto_generated.clken
shiftout[0] <= shift_taps_euu:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_euu:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_euu:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_euu:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_euu:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_euu:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_euu:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_euu:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_euu:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_euu:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_euu:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_euu:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_euu:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_euu:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_euu:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_euu:auto_generated.shiftout[15]
shiftout[16] <= shift_taps_euu:auto_generated.shiftout[16]
shiftout[17] <= shift_taps_euu:auto_generated.shiftout[17]
shiftout[18] <= shift_taps_euu:auto_generated.shiftout[18]
shiftout[19] <= shift_taps_euu:auto_generated.shiftout[19]
shiftout[20] <= shift_taps_euu:auto_generated.shiftout[20]
shiftout[21] <= shift_taps_euu:auto_generated.shiftout[21]
shiftout[22] <= shift_taps_euu:auto_generated.shiftout[22]
shiftout[23] <= shift_taps_euu:auto_generated.shiftout[23]
shiftout[24] <= shift_taps_euu:auto_generated.shiftout[24]
shiftout[25] <= shift_taps_euu:auto_generated.shiftout[25]
shiftout[26] <= shift_taps_euu:auto_generated.shiftout[26]
shiftout[27] <= shift_taps_euu:auto_generated.shiftout[27]
shiftout[28] <= shift_taps_euu:auto_generated.shiftout[28]
shiftout[29] <= shift_taps_euu:auto_generated.shiftout[29]
shiftout[30] <= shift_taps_euu:auto_generated.shiftout[30]
shiftout[31] <= shift_taps_euu:auto_generated.shiftout[31]
taps[0] <= shift_taps_euu:auto_generated.taps[0]
taps[1] <= shift_taps_euu:auto_generated.taps[1]
taps[2] <= shift_taps_euu:auto_generated.taps[2]
taps[3] <= shift_taps_euu:auto_generated.taps[3]
taps[4] <= shift_taps_euu:auto_generated.taps[4]
taps[5] <= shift_taps_euu:auto_generated.taps[5]
taps[6] <= shift_taps_euu:auto_generated.taps[6]
taps[7] <= shift_taps_euu:auto_generated.taps[7]
taps[8] <= shift_taps_euu:auto_generated.taps[8]
taps[9] <= shift_taps_euu:auto_generated.taps[9]
taps[10] <= shift_taps_euu:auto_generated.taps[10]
taps[11] <= shift_taps_euu:auto_generated.taps[11]
taps[12] <= shift_taps_euu:auto_generated.taps[12]
taps[13] <= shift_taps_euu:auto_generated.taps[13]
taps[14] <= shift_taps_euu:auto_generated.taps[14]
taps[15] <= shift_taps_euu:auto_generated.taps[15]
taps[16] <= shift_taps_euu:auto_generated.taps[16]
taps[17] <= shift_taps_euu:auto_generated.taps[17]
taps[18] <= shift_taps_euu:auto_generated.taps[18]
taps[19] <= shift_taps_euu:auto_generated.taps[19]
taps[20] <= shift_taps_euu:auto_generated.taps[20]
taps[21] <= shift_taps_euu:auto_generated.taps[21]
taps[22] <= shift_taps_euu:auto_generated.taps[22]
taps[23] <= shift_taps_euu:auto_generated.taps[23]
taps[24] <= shift_taps_euu:auto_generated.taps[24]
taps[25] <= shift_taps_euu:auto_generated.taps[25]
taps[26] <= shift_taps_euu:auto_generated.taps[26]
taps[27] <= shift_taps_euu:auto_generated.taps[27]
taps[28] <= shift_taps_euu:auto_generated.taps[28]
taps[29] <= shift_taps_euu:auto_generated.taps[29]
taps[30] <= shift_taps_euu:auto_generated.taps[30]
taps[31] <= shift_taps_euu:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated
clken => altsyncram_so91:altsyncram2.clocken0
clken => cntr_s3f:cntr1.clk_en
clock => altsyncram_so91:altsyncram2.clock0
clock => cntr_s3f:cntr1.clock
shiftin[0] => altsyncram_so91:altsyncram2.data_a[0]
shiftin[1] => altsyncram_so91:altsyncram2.data_a[1]
shiftin[2] => altsyncram_so91:altsyncram2.data_a[2]
shiftin[3] => altsyncram_so91:altsyncram2.data_a[3]
shiftin[4] => altsyncram_so91:altsyncram2.data_a[4]
shiftin[5] => altsyncram_so91:altsyncram2.data_a[5]
shiftin[6] => altsyncram_so91:altsyncram2.data_a[6]
shiftin[7] => altsyncram_so91:altsyncram2.data_a[7]
shiftin[8] => altsyncram_so91:altsyncram2.data_a[8]
shiftin[9] => altsyncram_so91:altsyncram2.data_a[9]
shiftin[10] => altsyncram_so91:altsyncram2.data_a[10]
shiftin[11] => altsyncram_so91:altsyncram2.data_a[11]
shiftin[12] => altsyncram_so91:altsyncram2.data_a[12]
shiftin[13] => altsyncram_so91:altsyncram2.data_a[13]
shiftin[14] => altsyncram_so91:altsyncram2.data_a[14]
shiftin[15] => altsyncram_so91:altsyncram2.data_a[15]
shiftin[16] => altsyncram_so91:altsyncram2.data_a[16]
shiftin[17] => altsyncram_so91:altsyncram2.data_a[17]
shiftin[18] => altsyncram_so91:altsyncram2.data_a[18]
shiftin[19] => altsyncram_so91:altsyncram2.data_a[19]
shiftin[20] => altsyncram_so91:altsyncram2.data_a[20]
shiftin[21] => altsyncram_so91:altsyncram2.data_a[21]
shiftin[22] => altsyncram_so91:altsyncram2.data_a[22]
shiftin[23] => altsyncram_so91:altsyncram2.data_a[23]
shiftin[24] => altsyncram_so91:altsyncram2.data_a[24]
shiftin[25] => altsyncram_so91:altsyncram2.data_a[25]
shiftin[26] => altsyncram_so91:altsyncram2.data_a[26]
shiftin[27] => altsyncram_so91:altsyncram2.data_a[27]
shiftin[28] => altsyncram_so91:altsyncram2.data_a[28]
shiftin[29] => altsyncram_so91:altsyncram2.data_a[29]
shiftin[30] => altsyncram_so91:altsyncram2.data_a[30]
shiftin[31] => altsyncram_so91:altsyncram2.data_a[31]
shiftout[0] <= altsyncram_so91:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_so91:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_so91:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_so91:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_so91:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_so91:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_so91:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_so91:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_so91:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_so91:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_so91:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_so91:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_so91:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_so91:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_so91:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_so91:altsyncram2.q_b[15]
shiftout[16] <= altsyncram_so91:altsyncram2.q_b[16]
shiftout[17] <= altsyncram_so91:altsyncram2.q_b[17]
shiftout[18] <= altsyncram_so91:altsyncram2.q_b[18]
shiftout[19] <= altsyncram_so91:altsyncram2.q_b[19]
shiftout[20] <= altsyncram_so91:altsyncram2.q_b[20]
shiftout[21] <= altsyncram_so91:altsyncram2.q_b[21]
shiftout[22] <= altsyncram_so91:altsyncram2.q_b[22]
shiftout[23] <= altsyncram_so91:altsyncram2.q_b[23]
shiftout[24] <= altsyncram_so91:altsyncram2.q_b[24]
shiftout[25] <= altsyncram_so91:altsyncram2.q_b[25]
shiftout[26] <= altsyncram_so91:altsyncram2.q_b[26]
shiftout[27] <= altsyncram_so91:altsyncram2.q_b[27]
shiftout[28] <= altsyncram_so91:altsyncram2.q_b[28]
shiftout[29] <= altsyncram_so91:altsyncram2.q_b[29]
shiftout[30] <= altsyncram_so91:altsyncram2.q_b[30]
shiftout[31] <= altsyncram_so91:altsyncram2.q_b[31]
taps[0] <= altsyncram_so91:altsyncram2.q_b[0]
taps[1] <= altsyncram_so91:altsyncram2.q_b[1]
taps[2] <= altsyncram_so91:altsyncram2.q_b[2]
taps[3] <= altsyncram_so91:altsyncram2.q_b[3]
taps[4] <= altsyncram_so91:altsyncram2.q_b[4]
taps[5] <= altsyncram_so91:altsyncram2.q_b[5]
taps[6] <= altsyncram_so91:altsyncram2.q_b[6]
taps[7] <= altsyncram_so91:altsyncram2.q_b[7]
taps[8] <= altsyncram_so91:altsyncram2.q_b[8]
taps[9] <= altsyncram_so91:altsyncram2.q_b[9]
taps[10] <= altsyncram_so91:altsyncram2.q_b[10]
taps[11] <= altsyncram_so91:altsyncram2.q_b[11]
taps[12] <= altsyncram_so91:altsyncram2.q_b[12]
taps[13] <= altsyncram_so91:altsyncram2.q_b[13]
taps[14] <= altsyncram_so91:altsyncram2.q_b[14]
taps[15] <= altsyncram_so91:altsyncram2.q_b[15]
taps[16] <= altsyncram_so91:altsyncram2.q_b[16]
taps[17] <= altsyncram_so91:altsyncram2.q_b[17]
taps[18] <= altsyncram_so91:altsyncram2.q_b[18]
taps[19] <= altsyncram_so91:altsyncram2.q_b[19]
taps[20] <= altsyncram_so91:altsyncram2.q_b[20]
taps[21] <= altsyncram_so91:altsyncram2.q_b[21]
taps[22] <= altsyncram_so91:altsyncram2.q_b[22]
taps[23] <= altsyncram_so91:altsyncram2.q_b[23]
taps[24] <= altsyncram_so91:altsyncram2.q_b[24]
taps[25] <= altsyncram_so91:altsyncram2.q_b[25]
taps[26] <= altsyncram_so91:altsyncram2.q_b[26]
taps[27] <= altsyncram_so91:altsyncram2.q_b[27]
taps[28] <= altsyncram_so91:altsyncram2.q_b[28]
taps[29] <= altsyncram_so91:altsyncram2.q_b[29]
taps[30] <= altsyncram_so91:altsyncram2.q_b[30]
taps[31] <= altsyncram_so91:altsyncram2.q_b[31]


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|altsyncram_so91:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|cntr_s3f:cntr1
clk_en => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|cntr_s3f:cntr1|cmpr_erb:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_usu:auto_generated.shiftin[0]
shiftin[1] => shift_taps_usu:auto_generated.shiftin[1]
shiftin[2] => shift_taps_usu:auto_generated.shiftin[2]
shiftin[3] => shift_taps_usu:auto_generated.shiftin[3]
shiftin[4] => shift_taps_usu:auto_generated.shiftin[4]
clock => shift_taps_usu:auto_generated.clock
clken => shift_taps_usu:auto_generated.clken
shiftout[0] <= shift_taps_usu:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_usu:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_usu:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_usu:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_usu:auto_generated.shiftout[4]
taps[0] <= shift_taps_usu:auto_generated.taps[0]
taps[1] <= shift_taps_usu:auto_generated.taps[1]
taps[2] <= shift_taps_usu:auto_generated.taps[2]
taps[3] <= shift_taps_usu:auto_generated.taps[3]
taps[4] <= shift_taps_usu:auto_generated.taps[4]
aclr => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated
clken => altsyncram_sl91:altsyncram2.clocken0
clken => cntr_s3f:cntr1.clk_en
clock => altsyncram_sl91:altsyncram2.clock0
clock => cntr_s3f:cntr1.clock
shiftin[0] => altsyncram_sl91:altsyncram2.data_a[0]
shiftin[1] => altsyncram_sl91:altsyncram2.data_a[1]
shiftin[2] => altsyncram_sl91:altsyncram2.data_a[2]
shiftin[3] => altsyncram_sl91:altsyncram2.data_a[3]
shiftin[4] => altsyncram_sl91:altsyncram2.data_a[4]
shiftout[0] <= altsyncram_sl91:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_sl91:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_sl91:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_sl91:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_sl91:altsyncram2.q_b[4]
taps[0] <= altsyncram_sl91:altsyncram2.q_b[0]
taps[1] <= altsyncram_sl91:altsyncram2.q_b[1]
taps[2] <= altsyncram_sl91:altsyncram2.q_b[2]
taps[3] <= altsyncram_sl91:altsyncram2.q_b[3]
taps[4] <= altsyncram_sl91:altsyncram2.q_b[4]


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|altsyncram_sl91:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|cntr_s3f:cntr1
clk_en => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|cntr_s3f:cntr1|cmpr_erb:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0
clk => clk.IN1
reset => rx_rdy~reg0.ACLR
reset => receive_ctrl_status[0].ACLR
reset => receive_ctrl_status[1].ACLR
reset => receive_ctrl_status[2].ACLR
reset => receive_ctrl_status[3].ACLR
reset => receive_ctrl_status[4].ACLR
reset => receive_ctrl_status[5].ACLR
reset => receive_ctrl_status[6].ACLR
reset => receive_ctrl_status[7].ACLR
reset => receive_ctrl_status[8].ACLR
reset => receive_ctrl_status[9].ACLR
reset => cycle_rx_count[0].ACLR
reset => cycle_rx_count[1].ACLR
reset => cycle_rx_count[2].ACLR
reset => cycle_rx_count[3].ACLR
reset => cycle_rx_count[4].ACLR
reset => cycle_rx_count[5].ACLR
reset => cycle_rx_count[6].ACLR
reset => cycle_rx_count[7].ACLR
reset => cycle_rx_count[8].ACLR
reset => cycle_rx_count[9].ACLR
reset => cycle_rx_count[10].ACLR
reset => cycle_rx_count[11].ACLR
reset => cycle_rx_count[12].ACLR
reset => cycle_rx_count[13].ACLR
reset => cycle_rx_count[14].ACLR
reset => cycle_rx_count[15].ACLR
reset => cycle_rx_count[16].ACLR
reset => cycle_rx_count[17].ACLR
reset => cycle_rx_count[18].ACLR
reset => cycle_rx_count[19].ACLR
reset => cycle_rx_count[20].ACLR
reset => cycle_rx_count[21].ACLR
reset => cycle_rx_count[22].ACLR
reset => cycle_rx_count[23].ACLR
reset => cycle_rx_count[24].ACLR
reset => cycle_rx_count[25].ACLR
reset => cycle_rx_count[26].ACLR
reset => cycle_rx_count[27].ACLR
reset => cycle_rx_count[28].ACLR
reset => cycle_rx_count[29].ACLR
reset => cycle_rx_count[30].ACLR
reset => cycle_rx_count[31].ACLR
reset => cycle_rx_count[32].ACLR
reset => cycle_rx_count[33].ACLR
reset => cycle_rx_count[34].ACLR
reset => cycle_rx_count[35].ACLR
reset => cycle_rx_count[36].ACLR
reset => cycle_rx_count[37].ACLR
reset => cycle_rx_count[38].ACLR
reset => cycle_rx_count[39].ACLR
reset => cycle_rx_count[40].ACLR
reset => cycle_rx_count[41].ACLR
reset => cycle_rx_count[42].ACLR
reset => cycle_rx_count[43].ACLR
reset => cycle_rx_count[44].ACLR
reset => cycle_rx_count[45].ACLR
reset => cycle_rx_count[46].ACLR
reset => cycle_rx_count[47].ACLR
reset => cycle_rx_count[48].ACLR
reset => cycle_rx_count[49].ACLR
reset => cycle_rx_count[50].ACLR
reset => cycle_rx_count[51].ACLR
reset => cycle_rx_count[52].ACLR
reset => cycle_rx_count[53].ACLR
reset => cycle_rx_count[54].ACLR
reset => cycle_rx_count[55].ACLR
reset => cycle_rx_count[56].ACLR
reset => cycle_rx_count[57].ACLR
reset => cycle_rx_count[58].ACLR
reset => cycle_rx_count[59].ACLR
reset => cycle_rx_count[60].ACLR
reset => cycle_rx_count[61].ACLR
reset => cycle_rx_count[62].ACLR
reset => cycle_rx_count[63].ACLR
reset => byte_rx_count[0].ACLR
reset => byte_rx_count[1].ACLR
reset => byte_rx_count[2].ACLR
reset => byte_rx_count[3].ACLR
reset => byte_rx_count[4].ACLR
reset => byte_rx_count[5].ACLR
reset => byte_rx_count[6].ACLR
reset => byte_rx_count[7].ACLR
reset => byte_rx_count[8].ACLR
reset => byte_rx_count[9].ACLR
reset => byte_rx_count[10].ACLR
reset => byte_rx_count[11].ACLR
reset => byte_rx_count[12].ACLR
reset => byte_rx_count[13].ACLR
reset => byte_rx_count[14].ACLR
reset => byte_rx_count[15].ACLR
reset => byte_rx_count[16].ACLR
reset => byte_rx_count[17].ACLR
reset => byte_rx_count[18].ACLR
reset => byte_rx_count[19].ACLR
reset => byte_rx_count[20].ACLR
reset => byte_rx_count[21].ACLR
reset => byte_rx_count[22].ACLR
reset => byte_rx_count[23].ACLR
reset => byte_rx_count[24].ACLR
reset => byte_rx_count[25].ACLR
reset => byte_rx_count[26].ACLR
reset => byte_rx_count[27].ACLR
reset => byte_rx_count[28].ACLR
reset => byte_rx_count[29].ACLR
reset => byte_rx_count[30].ACLR
reset => byte_rx_count[31].ACLR
reset => byte_rx_count[32].ACLR
reset => byte_rx_count[33].ACLR
reset => byte_rx_count[34].ACLR
reset => byte_rx_count[35].ACLR
reset => byte_rx_count[36].ACLR
reset => byte_rx_count[37].ACLR
reset => byte_rx_count[38].ACLR
reset => byte_rx_count[39].ACLR
reset => byte_rx_count[40].ACLR
reset => byte_rx_count[41].ACLR
reset => byte_rx_count[42].ACLR
reset => byte_rx_count[43].ACLR
reset => byte_rx_count[44].ACLR
reset => byte_rx_count[45].ACLR
reset => byte_rx_count[46].ACLR
reset => byte_rx_count[47].ACLR
reset => byte_rx_count[48].ACLR
reset => byte_rx_count[49].ACLR
reset => byte_rx_count[50].ACLR
reset => byte_rx_count[51].ACLR
reset => byte_rx_count[52].ACLR
reset => byte_rx_count[53].ACLR
reset => byte_rx_count[54].ACLR
reset => byte_rx_count[55].ACLR
reset => byte_rx_count[56].ACLR
reset => byte_rx_count[57].ACLR
reset => byte_rx_count[58].ACLR
reset => byte_rx_count[59].ACLR
reset => byte_rx_count[60].ACLR
reset => byte_rx_count[61].ACLR
reset => byte_rx_count[62].ACLR
reset => byte_rx_count[63].ACLR
reset => packet_rx_error[0].ACLR
reset => packet_rx_error[1].ACLR
reset => packet_rx_error[2].ACLR
reset => packet_rx_error[3].ACLR
reset => packet_rx_error[4].ACLR
reset => packet_rx_error[5].ACLR
reset => packet_rx_error[6].ACLR
reset => packet_rx_error[7].ACLR
reset => packet_rx_error[8].ACLR
reset => packet_rx_error[9].ACLR
reset => packet_rx_error[10].ACLR
reset => packet_rx_error[11].ACLR
reset => packet_rx_error[12].ACLR
reset => packet_rx_error[13].ACLR
reset => packet_rx_error[14].ACLR
reset => packet_rx_error[15].ACLR
reset => packet_rx_error[16].ACLR
reset => packet_rx_error[17].ACLR
reset => packet_rx_error[18].ACLR
reset => packet_rx_error[19].ACLR
reset => packet_rx_error[20].ACLR
reset => packet_rx_error[21].ACLR
reset => packet_rx_error[22].ACLR
reset => packet_rx_error[23].ACLR
reset => packet_rx_error[24].ACLR
reset => packet_rx_error[25].ACLR
reset => packet_rx_error[26].ACLR
reset => packet_rx_error[27].ACLR
reset => packet_rx_error[28].ACLR
reset => packet_rx_error[29].ACLR
reset => packet_rx_error[30].ACLR
reset => packet_rx_error[31].ACLR
reset => packet_rx_ok[0].ACLR
reset => packet_rx_ok[1].ACLR
reset => packet_rx_ok[2].ACLR
reset => packet_rx_ok[3].ACLR
reset => packet_rx_ok[4].ACLR
reset => packet_rx_ok[5].ACLR
reset => packet_rx_ok[6].ACLR
reset => packet_rx_ok[7].ACLR
reset => packet_rx_ok[8].ACLR
reset => packet_rx_ok[9].ACLR
reset => packet_rx_ok[10].ACLR
reset => packet_rx_ok[11].ACLR
reset => packet_rx_ok[12].ACLR
reset => packet_rx_ok[13].ACLR
reset => packet_rx_ok[14].ACLR
reset => packet_rx_ok[15].ACLR
reset => packet_rx_ok[16].ACLR
reset => packet_rx_ok[17].ACLR
reset => packet_rx_ok[18].ACLR
reset => packet_rx_ok[19].ACLR
reset => packet_rx_ok[20].ACLR
reset => packet_rx_ok[21].ACLR
reset => packet_rx_ok[22].ACLR
reset => packet_rx_ok[23].ACLR
reset => packet_rx_ok[24].ACLR
reset => packet_rx_ok[25].ACLR
reset => packet_rx_ok[26].ACLR
reset => packet_rx_ok[27].ACLR
reset => packet_rx_ok[28].ACLR
reset => packet_rx_ok[29].ACLR
reset => packet_rx_ok[30].ACLR
reset => packet_rx_ok[31].ACLR
reset => number_packet[0].ACLR
reset => number_packet[1].ACLR
reset => number_packet[2].ACLR
reset => number_packet[3].ACLR
reset => number_packet[4].ACLR
reset => number_packet[5].ACLR
reset => number_packet[6].ACLR
reset => number_packet[7].ACLR
reset => number_packet[8].ACLR
reset => number_packet[9].ACLR
reset => number_packet[10].ACLR
reset => number_packet[11].ACLR
reset => number_packet[12].ACLR
reset => number_packet[13].ACLR
reset => number_packet[14].ACLR
reset => number_packet[15].ACLR
reset => number_packet[16].ACLR
reset => number_packet[17].ACLR
reset => number_packet[18].ACLR
reset => number_packet[19].ACLR
reset => number_packet[20].ACLR
reset => number_packet[21].ACLR
reset => number_packet[22].ACLR
reset => number_packet[23].ACLR
reset => number_packet[24].ACLR
reset => number_packet[25].ACLR
reset => number_packet[26].ACLR
reset => number_packet[27].ACLR
reset => number_packet[28].ACLR
reset => number_packet[29].ACLR
reset => number_packet[30].ACLR
reset => number_packet[31].ACLR
reset => _.IN1
address[0] => Mux0.IN3
address[0] => Mux1.IN3
address[0] => Mux2.IN3
address[0] => Mux3.IN3
address[0] => Mux4.IN3
address[0] => Mux5.IN3
address[0] => Mux6.IN3
address[0] => Mux7.IN3
address[0] => Mux8.IN3
address[0] => Mux9.IN3
address[0] => Mux10.IN3
address[0] => Mux11.IN3
address[0] => Mux12.IN3
address[0] => Mux13.IN3
address[0] => Mux14.IN3
address[0] => Mux15.IN3
address[0] => Mux16.IN3
address[0] => Mux17.IN3
address[0] => Mux18.IN3
address[0] => Mux19.IN3
address[0] => Mux20.IN3
address[0] => Mux21.IN3
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Equal0.IN2
address[0] => Equal4.IN2
address[1] => Mux0.IN2
address[1] => Mux1.IN2
address[1] => Mux2.IN2
address[1] => Mux3.IN2
address[1] => Mux4.IN2
address[1] => Mux5.IN2
address[1] => Mux6.IN2
address[1] => Mux7.IN2
address[1] => Mux8.IN2
address[1] => Mux9.IN2
address[1] => Mux10.IN2
address[1] => Mux11.IN2
address[1] => Mux12.IN2
address[1] => Mux13.IN2
address[1] => Mux14.IN2
address[1] => Mux15.IN2
address[1] => Mux16.IN2
address[1] => Mux17.IN2
address[1] => Mux18.IN2
address[1] => Mux19.IN2
address[1] => Mux20.IN2
address[1] => Mux21.IN2
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Equal0.IN1
address[1] => Equal4.IN1
address[2] => Mux0.IN1
address[2] => Mux1.IN1
address[2] => Mux2.IN1
address[2] => Mux3.IN1
address[2] => Mux4.IN1
address[2] => Mux5.IN1
address[2] => Mux6.IN1
address[2] => Mux7.IN1
address[2] => Mux8.IN1
address[2] => Mux9.IN1
address[2] => Mux10.IN1
address[2] => Mux11.IN1
address[2] => Mux12.IN1
address[2] => Mux13.IN1
address[2] => Mux14.IN1
address[2] => Mux15.IN1
address[2] => Mux16.IN1
address[2] => Mux17.IN1
address[2] => Mux18.IN1
address[2] => Mux19.IN1
address[2] => Mux20.IN1
address[2] => Mux21.IN1
address[2] => Mux22.IN0
address[2] => Mux23.IN0
address[2] => Mux24.IN0
address[2] => Mux25.IN0
address[2] => Mux26.IN0
address[2] => Mux27.IN0
address[2] => Mux28.IN0
address[2] => Mux29.IN0
address[2] => Mux30.IN0
address[2] => Mux31.IN0
address[2] => Equal0.IN0
address[2] => Equal4.IN0
write => always0.IN1
write => always6.IN1
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
writedata[0] => receive_ctrl_status.DATAB
writedata[0] => number_packet[0].DATAIN
writedata[1] => receive_ctrl_status.DATAB
writedata[1] => number_packet[1].DATAIN
writedata[2] => number_packet[2].DATAIN
writedata[3] => number_packet[3].DATAIN
writedata[4] => number_packet[4].DATAIN
writedata[5] => number_packet[5].DATAIN
writedata[6] => number_packet[6].DATAIN
writedata[7] => number_packet[7].DATAIN
writedata[8] => number_packet[8].DATAIN
writedata[9] => number_packet[9].DATAIN
writedata[10] => number_packet[10].DATAIN
writedata[11] => number_packet[11].DATAIN
writedata[12] => number_packet[12].DATAIN
writedata[13] => number_packet[13].DATAIN
writedata[14] => number_packet[14].DATAIN
writedata[15] => number_packet[15].DATAIN
writedata[16] => number_packet[16].DATAIN
writedata[17] => number_packet[17].DATAIN
writedata[18] => number_packet[18].DATAIN
writedata[19] => number_packet[19].DATAIN
writedata[20] => number_packet[20].DATAIN
writedata[21] => number_packet[21].DATAIN
writedata[22] => number_packet[22].DATAIN
writedata[23] => number_packet[23].DATAIN
writedata[24] => number_packet[24].DATAIN
writedata[25] => number_packet[25].DATAIN
writedata[26] => number_packet[26].DATAIN
writedata[27] => number_packet[27].DATAIN
writedata[28] => number_packet[28].DATAIN
writedata[29] => number_packet[29].DATAIN
writedata[30] => number_packet[30].DATAIN
writedata[31] => number_packet[31].DATAIN
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] => rx_data[0].IN1
rx_data[1] => rx_data[1].IN1
rx_data[2] => rx_data[2].IN1
rx_data[3] => rx_data[3].IN1
rx_data[4] => rx_data[4].IN1
rx_data[5] => rx_data[5].IN1
rx_data[6] => rx_data[6].IN1
rx_data[7] => rx_data[7].IN1
rx_data[8] => rx_data[8].IN1
rx_data[9] => rx_data[9].IN1
rx_data[10] => rx_data[10].IN1
rx_data[11] => rx_data[11].IN1
rx_data[12] => rx_data[12].IN1
rx_data[13] => rx_data[13].IN1
rx_data[14] => rx_data[14].IN1
rx_data[15] => rx_data[15].IN1
rx_data[16] => rx_data[16].IN1
rx_data[17] => rx_data[17].IN1
rx_data[18] => rx_data[18].IN1
rx_data[19] => rx_data[19].IN1
rx_data[20] => rx_data[20].IN1
rx_data[21] => rx_data[21].IN1
rx_data[22] => rx_data[22].IN1
rx_data[23] => rx_data[23].IN1
rx_data[24] => rx_data[24].IN1
rx_data[25] => rx_data[25].IN1
rx_data[26] => rx_data[26].IN1
rx_data[27] => rx_data[27].IN1
rx_data[28] => rx_data[28].IN1
rx_data[29] => rx_data[29].IN1
rx_data[30] => rx_data[30].IN1
rx_data[31] => rx_data[31].IN1
rx_dval => rx_dval.IN1
rx_sop => rx_sop.IN1
rx_eop => rx_eop.IN1
rx_mod[0] => rx_mod[0].IN1
rx_mod[1] => rx_mod[1].IN1
rx_err[0] => receive_ctrl_status.DATAB
rx_err[1] => receive_ctrl_status.DATAB
rx_err[2] => receive_ctrl_status.DATAB
rx_err[3] => receive_ctrl_status.DATAB
rx_err[4] => receive_ctrl_status.DATAB
rx_err[5] => receive_ctrl_status.DATAB
rx_rdy <= rx_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst
clk => clk.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
datavalid => datavalid.IN1
empty[0] => empty[0].IN1
empty[1] => empty[1].IN1
endofpacket => endofpacket.IN1
reset_n => reset_n.IN1
startofpacket => startofpacket.IN1
crcbad <= crc32_chk:crc32_chk_inst.CRC_BAD
crcvalid <= crc32_chk:crc32_chk_inst.CRC_VALID


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst
CLK => CLK.IN3
RESET_N => RESET_N.IN3
AVST_READY <= crc32_calculator:crc32_calculator_u0.AVST_READY
AVST_VALID => AVST_VALID.IN1
AVST_SOP => AVST_SOP.IN1
AVST_DATA[0] => AVST_DATA[0].IN1
AVST_DATA[1] => AVST_DATA[1].IN1
AVST_DATA[2] => AVST_DATA[2].IN1
AVST_DATA[3] => AVST_DATA[3].IN1
AVST_DATA[4] => AVST_DATA[4].IN1
AVST_DATA[5] => AVST_DATA[5].IN1
AVST_DATA[6] => AVST_DATA[6].IN1
AVST_DATA[7] => AVST_DATA[7].IN1
AVST_DATA[8] => AVST_DATA[8].IN1
AVST_DATA[9] => AVST_DATA[9].IN1
AVST_DATA[10] => AVST_DATA[10].IN1
AVST_DATA[11] => AVST_DATA[11].IN1
AVST_DATA[12] => AVST_DATA[12].IN1
AVST_DATA[13] => AVST_DATA[13].IN1
AVST_DATA[14] => AVST_DATA[14].IN1
AVST_DATA[15] => AVST_DATA[15].IN1
AVST_DATA[16] => AVST_DATA[16].IN1
AVST_DATA[17] => AVST_DATA[17].IN1
AVST_DATA[18] => AVST_DATA[18].IN1
AVST_DATA[19] => AVST_DATA[19].IN1
AVST_DATA[20] => AVST_DATA[20].IN1
AVST_DATA[21] => AVST_DATA[21].IN1
AVST_DATA[22] => AVST_DATA[22].IN1
AVST_DATA[23] => AVST_DATA[23].IN1
AVST_DATA[24] => AVST_DATA[24].IN1
AVST_DATA[25] => AVST_DATA[25].IN1
AVST_DATA[26] => AVST_DATA[26].IN1
AVST_DATA[27] => AVST_DATA[27].IN1
AVST_DATA[28] => AVST_DATA[28].IN1
AVST_DATA[29] => AVST_DATA[29].IN1
AVST_DATA[30] => AVST_DATA[30].IN1
AVST_DATA[31] => AVST_DATA[31].IN1
AVST_EOP => AVST_EOP.IN1
AVST_EMPTY[0] => AVST_EMPTY[0].IN1
AVST_EMPTY[1] => AVST_EMPTY[1].IN1
CRC_VALID <= crc_checksum_aligner:crc_aligner_u0.CRC_VALID_OUT
CRC_BAD <= crc_checksum_aligner:crc_aligner_u0.CRC_CHECKSUM_OUT


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0
CLK => CLK.IN2
RESET_N => RESET_N.IN1
DATA_INPUT_ENDIAN_SEL => DATA_INPUT_ENDIAN_SEL.IN1
CRC_OUTPUT_ENDIAN_SEL => CRC_OUTPUT_ENDIAN_SEL.IN1
AVST_READY <= avalon_st_to_crc_if_bridge:crc_bridge_u0.AVST_READY
AVST_VALID => AVST_VALID.IN1
AVST_SOP => AVST_SOP.IN1
AVST_DATA[0] => AVST_DATA[0].IN1
AVST_DATA[1] => AVST_DATA[1].IN1
AVST_DATA[2] => AVST_DATA[2].IN1
AVST_DATA[3] => AVST_DATA[3].IN1
AVST_DATA[4] => AVST_DATA[4].IN1
AVST_DATA[5] => AVST_DATA[5].IN1
AVST_DATA[6] => AVST_DATA[6].IN1
AVST_DATA[7] => AVST_DATA[7].IN1
AVST_DATA[8] => AVST_DATA[8].IN1
AVST_DATA[9] => AVST_DATA[9].IN1
AVST_DATA[10] => AVST_DATA[10].IN1
AVST_DATA[11] => AVST_DATA[11].IN1
AVST_DATA[12] => AVST_DATA[12].IN1
AVST_DATA[13] => AVST_DATA[13].IN1
AVST_DATA[14] => AVST_DATA[14].IN1
AVST_DATA[15] => AVST_DATA[15].IN1
AVST_DATA[16] => AVST_DATA[16].IN1
AVST_DATA[17] => AVST_DATA[17].IN1
AVST_DATA[18] => AVST_DATA[18].IN1
AVST_DATA[19] => AVST_DATA[19].IN1
AVST_DATA[20] => AVST_DATA[20].IN1
AVST_DATA[21] => AVST_DATA[21].IN1
AVST_DATA[22] => AVST_DATA[22].IN1
AVST_DATA[23] => AVST_DATA[23].IN1
AVST_DATA[24] => AVST_DATA[24].IN1
AVST_DATA[25] => AVST_DATA[25].IN1
AVST_DATA[26] => AVST_DATA[26].IN1
AVST_DATA[27] => AVST_DATA[27].IN1
AVST_DATA[28] => AVST_DATA[28].IN1
AVST_DATA[29] => AVST_DATA[29].IN1
AVST_DATA[30] => AVST_DATA[30].IN1
AVST_DATA[31] => AVST_DATA[31].IN1
AVST_EOP => AVST_EOP.IN1
AVST_EMPTY[0] => AVST_EMPTY[0].IN1
AVST_EMPTY[1] => AVST_EMPTY[1].IN1
CRC_VALID <= avalon_st_to_crc_if_bridge:crc_bridge_u0.CRC_OUT_LATCH
CRC_CHECKSUM[0] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[1] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[2] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[3] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[4] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[5] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[6] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[7] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[8] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[9] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[10] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[11] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[12] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[13] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[14] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[15] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[16] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[17] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[18] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[19] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[20] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[21] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[22] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[23] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[24] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[25] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[26] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[27] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[28] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[29] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[30] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT
CRC_CHECKSUM[31] <= byte_endian_converter:byte_endian_converter_u1.DATA_OUT


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0
CLK => CRC_OUT_LATCH~reg0.CLK
CLK => CRC_DATA_SIZE[0]~reg0.CLK
CLK => CRC_DATA_SIZE[1]~reg0.CLK
CLK => CRC_DATA[0]~reg0.CLK
CLK => CRC_DATA[1]~reg0.CLK
CLK => CRC_DATA[2]~reg0.CLK
CLK => CRC_DATA[3]~reg0.CLK
CLK => CRC_DATA[4]~reg0.CLK
CLK => CRC_DATA[5]~reg0.CLK
CLK => CRC_DATA[6]~reg0.CLK
CLK => CRC_DATA[7]~reg0.CLK
CLK => CRC_DATA[8]~reg0.CLK
CLK => CRC_DATA[9]~reg0.CLK
CLK => CRC_DATA[10]~reg0.CLK
CLK => CRC_DATA[11]~reg0.CLK
CLK => CRC_DATA[12]~reg0.CLK
CLK => CRC_DATA[13]~reg0.CLK
CLK => CRC_DATA[14]~reg0.CLK
CLK => CRC_DATA[15]~reg0.CLK
CLK => CRC_DATA[16]~reg0.CLK
CLK => CRC_DATA[17]~reg0.CLK
CLK => CRC_DATA[18]~reg0.CLK
CLK => CRC_DATA[19]~reg0.CLK
CLK => CRC_DATA[20]~reg0.CLK
CLK => CRC_DATA[21]~reg0.CLK
CLK => CRC_DATA[22]~reg0.CLK
CLK => CRC_DATA[23]~reg0.CLK
CLK => CRC_DATA[24]~reg0.CLK
CLK => CRC_DATA[25]~reg0.CLK
CLK => CRC_DATA[26]~reg0.CLK
CLK => CRC_DATA[27]~reg0.CLK
CLK => CRC_DATA[28]~reg0.CLK
CLK => CRC_DATA[29]~reg0.CLK
CLK => CRC_DATA[30]~reg0.CLK
CLK => CRC_DATA[31]~reg0.CLK
CLK => CRC_INIT~reg0.CLK
CLK => CRC_ENA~reg0.CLK
CLK => AVST_READY~reg0.CLK
CLK => state~1.DATAIN
RESET_N => CRC_DATA[0]~reg0.ACLR
RESET_N => CRC_DATA[1]~reg0.ACLR
RESET_N => CRC_DATA[2]~reg0.ACLR
RESET_N => CRC_DATA[3]~reg0.ACLR
RESET_N => CRC_DATA[4]~reg0.ACLR
RESET_N => CRC_DATA[5]~reg0.ACLR
RESET_N => CRC_DATA[6]~reg0.ACLR
RESET_N => CRC_DATA[7]~reg0.ACLR
RESET_N => CRC_DATA[8]~reg0.ACLR
RESET_N => CRC_DATA[9]~reg0.ACLR
RESET_N => CRC_DATA[10]~reg0.ACLR
RESET_N => CRC_DATA[11]~reg0.ACLR
RESET_N => CRC_DATA[12]~reg0.ACLR
RESET_N => CRC_DATA[13]~reg0.ACLR
RESET_N => CRC_DATA[14]~reg0.ACLR
RESET_N => CRC_DATA[15]~reg0.ACLR
RESET_N => CRC_DATA[16]~reg0.ACLR
RESET_N => CRC_DATA[17]~reg0.ACLR
RESET_N => CRC_DATA[18]~reg0.ACLR
RESET_N => CRC_DATA[19]~reg0.ACLR
RESET_N => CRC_DATA[20]~reg0.ACLR
RESET_N => CRC_DATA[21]~reg0.ACLR
RESET_N => CRC_DATA[22]~reg0.ACLR
RESET_N => CRC_DATA[23]~reg0.ACLR
RESET_N => CRC_DATA[24]~reg0.ACLR
RESET_N => CRC_DATA[25]~reg0.ACLR
RESET_N => CRC_DATA[26]~reg0.ACLR
RESET_N => CRC_DATA[27]~reg0.ACLR
RESET_N => CRC_DATA[28]~reg0.ACLR
RESET_N => CRC_DATA[29]~reg0.ACLR
RESET_N => CRC_DATA[30]~reg0.ACLR
RESET_N => CRC_DATA[31]~reg0.ACLR
RESET_N => AVST_READY~reg0.ACLR
RESET_N => CRC_ENA~reg0.ACLR
RESET_N => CRC_INIT~reg0.ACLR
RESET_N => CRC_DATA_SIZE[0]~reg0.ACLR
RESET_N => CRC_DATA_SIZE[1]~reg0.ACLR
RESET_N => CRC_OUT_LATCH~reg0.ACLR
RESET_N => state~3.DATAIN
AVST_READY <= AVST_READY~reg0.DB_MAX_OUTPUT_PORT_TYPE
AVST_VALID => CRC_ENA.DATAA
AVST_VALID => always4.IN0
AVST_SOP => ~NO_FANOUT~
AVST_DATA[0] => CRC_DATA[0]~reg0.DATAIN
AVST_DATA[1] => CRC_DATA[1]~reg0.DATAIN
AVST_DATA[2] => CRC_DATA[2]~reg0.DATAIN
AVST_DATA[3] => CRC_DATA[3]~reg0.DATAIN
AVST_DATA[4] => CRC_DATA[4]~reg0.DATAIN
AVST_DATA[5] => CRC_DATA[5]~reg0.DATAIN
AVST_DATA[6] => CRC_DATA[6]~reg0.DATAIN
AVST_DATA[7] => CRC_DATA[7]~reg0.DATAIN
AVST_DATA[8] => CRC_DATA[8]~reg0.DATAIN
AVST_DATA[9] => CRC_DATA[9]~reg0.DATAIN
AVST_DATA[10] => CRC_DATA[10]~reg0.DATAIN
AVST_DATA[11] => CRC_DATA[11]~reg0.DATAIN
AVST_DATA[12] => CRC_DATA[12]~reg0.DATAIN
AVST_DATA[13] => CRC_DATA[13]~reg0.DATAIN
AVST_DATA[14] => CRC_DATA[14]~reg0.DATAIN
AVST_DATA[15] => CRC_DATA[15]~reg0.DATAIN
AVST_DATA[16] => CRC_DATA[16]~reg0.DATAIN
AVST_DATA[17] => CRC_DATA[17]~reg0.DATAIN
AVST_DATA[18] => CRC_DATA[18]~reg0.DATAIN
AVST_DATA[19] => CRC_DATA[19]~reg0.DATAIN
AVST_DATA[20] => CRC_DATA[20]~reg0.DATAIN
AVST_DATA[21] => CRC_DATA[21]~reg0.DATAIN
AVST_DATA[22] => CRC_DATA[22]~reg0.DATAIN
AVST_DATA[23] => CRC_DATA[23]~reg0.DATAIN
AVST_DATA[24] => CRC_DATA[24]~reg0.DATAIN
AVST_DATA[25] => CRC_DATA[25]~reg0.DATAIN
AVST_DATA[26] => CRC_DATA[26]~reg0.DATAIN
AVST_DATA[27] => CRC_DATA[27]~reg0.DATAIN
AVST_DATA[28] => CRC_DATA[28]~reg0.DATAIN
AVST_DATA[29] => CRC_DATA[29]~reg0.DATAIN
AVST_DATA[30] => CRC_DATA[30]~reg0.DATAIN
AVST_DATA[31] => CRC_DATA[31]~reg0.DATAIN
AVST_EOP => always4.IN1
AVST_EMPTY[0] => CRC_DATA_SIZE[0]~reg0.DATAIN
AVST_EMPTY[1] => CRC_DATA_SIZE[1]~reg0.DATAIN
CRC_ENA <= CRC_ENA~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_INIT <= CRC_INIT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[0] <= CRC_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[1] <= CRC_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[2] <= CRC_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[3] <= CRC_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[4] <= CRC_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[5] <= CRC_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[6] <= CRC_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[7] <= CRC_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[8] <= CRC_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[9] <= CRC_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[10] <= CRC_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[11] <= CRC_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[12] <= CRC_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[13] <= CRC_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[14] <= CRC_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[15] <= CRC_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[16] <= CRC_DATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[17] <= CRC_DATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[18] <= CRC_DATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[19] <= CRC_DATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[20] <= CRC_DATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[21] <= CRC_DATA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[22] <= CRC_DATA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[23] <= CRC_DATA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[24] <= CRC_DATA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[25] <= CRC_DATA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[26] <= CRC_DATA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[27] <= CRC_DATA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[28] <= CRC_DATA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[29] <= CRC_DATA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[30] <= CRC_DATA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA[31] <= CRC_DATA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA_SIZE[0] <= CRC_DATA_SIZE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_DATA_SIZE[1] <= CRC_DATA_SIZE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_OUT_LATCH <= CRC_OUT_LATCH~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u0
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
DATA_IN[0] => DATA_OUT.DATAB
DATA_IN[0] => DATA_OUT.DATAA
DATA_IN[1] => DATA_OUT.DATAB
DATA_IN[1] => DATA_OUT.DATAA
DATA_IN[2] => DATA_OUT.DATAB
DATA_IN[2] => DATA_OUT.DATAA
DATA_IN[3] => DATA_OUT.DATAB
DATA_IN[3] => DATA_OUT.DATAA
DATA_IN[4] => DATA_OUT.DATAB
DATA_IN[4] => DATA_OUT.DATAA
DATA_IN[5] => DATA_OUT.DATAB
DATA_IN[5] => DATA_OUT.DATAA
DATA_IN[6] => DATA_OUT.DATAB
DATA_IN[6] => DATA_OUT.DATAA
DATA_IN[7] => DATA_OUT.DATAB
DATA_IN[7] => DATA_OUT.DATAA
DATA_IN[8] => DATA_OUT.DATAB
DATA_IN[8] => DATA_OUT.DATAA
DATA_IN[9] => DATA_OUT.DATAB
DATA_IN[9] => DATA_OUT.DATAA
DATA_IN[10] => DATA_OUT.DATAB
DATA_IN[10] => DATA_OUT.DATAA
DATA_IN[11] => DATA_OUT.DATAB
DATA_IN[11] => DATA_OUT.DATAA
DATA_IN[12] => DATA_OUT.DATAB
DATA_IN[12] => DATA_OUT.DATAA
DATA_IN[13] => DATA_OUT.DATAB
DATA_IN[13] => DATA_OUT.DATAA
DATA_IN[14] => DATA_OUT.DATAB
DATA_IN[14] => DATA_OUT.DATAA
DATA_IN[15] => DATA_OUT.DATAB
DATA_IN[15] => DATA_OUT.DATAA
DATA_IN[16] => DATA_OUT.DATAA
DATA_IN[16] => DATA_OUT.DATAB
DATA_IN[17] => DATA_OUT.DATAA
DATA_IN[17] => DATA_OUT.DATAB
DATA_IN[18] => DATA_OUT.DATAA
DATA_IN[18] => DATA_OUT.DATAB
DATA_IN[19] => DATA_OUT.DATAA
DATA_IN[19] => DATA_OUT.DATAB
DATA_IN[20] => DATA_OUT.DATAA
DATA_IN[20] => DATA_OUT.DATAB
DATA_IN[21] => DATA_OUT.DATAA
DATA_IN[21] => DATA_OUT.DATAB
DATA_IN[22] => DATA_OUT.DATAA
DATA_IN[22] => DATA_OUT.DATAB
DATA_IN[23] => DATA_OUT.DATAA
DATA_IN[23] => DATA_OUT.DATAB
DATA_IN[24] => DATA_OUT.DATAA
DATA_IN[24] => DATA_OUT.DATAB
DATA_IN[25] => DATA_OUT.DATAA
DATA_IN[25] => DATA_OUT.DATAB
DATA_IN[26] => DATA_OUT.DATAA
DATA_IN[26] => DATA_OUT.DATAB
DATA_IN[27] => DATA_OUT.DATAA
DATA_IN[27] => DATA_OUT.DATAB
DATA_IN[28] => DATA_OUT.DATAA
DATA_IN[28] => DATA_OUT.DATAB
DATA_IN[29] => DATA_OUT.DATAA
DATA_IN[29] => DATA_OUT.DATAB
DATA_IN[30] => DATA_OUT.DATAA
DATA_IN[30] => DATA_OUT.DATAB
DATA_IN[31] => DATA_OUT.DATAA
DATA_IN[31] => DATA_OUT.DATAB
DATA_OUT[0] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0
aclr => aclr.IN1
clk => clk.IN1
ena => ena.IN1
init => init.IN1
dat_size[0] => dat_size[0].IN1
dat_size[1] => dat_size[1].IN1
crc_out[0] <= crc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[1] <= crc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[2] <= crc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[3] <= crc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[4] <= crc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[5] <= crc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[6] <= crc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[7] <= crc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[8] <= crc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[9] <= crc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[10] <= crc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[11] <= crc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[12] <= crc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[13] <= crc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[14] <= crc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[15] <= crc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[16] <= crc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[17] <= crc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[18] <= crc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[19] <= crc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[20] <= crc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[21] <= crc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[22] <= crc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[23] <= crc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[24] <= crc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[25] <= crc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[26] <= crc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[27] <= crc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[28] <= crc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[29] <= crc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[30] <= crc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[31] <= crc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat[0] => dat[0].IN4
dat[1] => dat[1].IN4
dat[2] => dat[2].IN4
dat[3] => dat[3].IN4
dat[4] => dat[4].IN4
dat[5] => dat[5].IN4
dat[6] => dat[6].IN4
dat[7] => dat[7].IN4
dat[8] => dat[8].IN3
dat[9] => dat[9].IN3
dat[10] => dat[10].IN3
dat[11] => dat[11].IN3
dat[12] => dat[12].IN3
dat[13] => dat[13].IN3
dat[14] => dat[14].IN3
dat[15] => dat[15].IN3
dat[16] => dat[16].IN2
dat[17] => dat[17].IN2
dat[18] => dat[18].IN2
dat[19] => dat[19].IN2
dat[20] => dat[20].IN2
dat[21] => dat[21].IN2
dat[22] => dat[22].IN2
dat[23] => dat[23].IN2
dat[24] => dat[24].IN1
dat[25] => dat[25].IN1
dat[26] => dat[26].IN1
dat[27] => dat[27].IN1
dat[28] => dat[28].IN1
dat[29] => dat[29].IN1
dat[30] => dat[30].IN1
dat[31] => dat[31].IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
d[16] => q.DATAA
d[17] => q.DATAA
d[18] => q.DATAA
d[19] => q.DATAA
d[20] => q.DATAA
d[21] => q.DATAA
d[22] => q.DATAA
d[23] => q.DATAA
d[24] => q.DATAA
d[25] => q.DATAA
d[26] => q.DATAA
d[27] => q.DATAA
d[28] => q.DATAA
d[29] => q.DATAA
d[30] => q.DATAA
d[31] => q.DATAA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
init => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
sclr => q.OUTPUTSELECT
ena => q[31]~reg0.ENA
ena => q[30]~reg0.ENA
ena => q[29]~reg0.ENA
ena => q[28]~reg0.ENA
ena => q[27]~reg0.ENA
ena => q[26]~reg0.ENA
ena => q[25]~reg0.ENA
ena => q[24]~reg0.ENA
ena => q[23]~reg0.ENA
ena => q[22]~reg0.ENA
ena => q[21]~reg0.ENA
ena => q[20]~reg0.ENA
ena => q[19]~reg0.ENA
ena => q[18]~reg0.ENA
ena => q[17]~reg0.ENA
ena => q[16]~reg0.ENA
ena => q[15]~reg0.ENA
ena => q[14]~reg0.ENA
ena => q[13]~reg0.ENA
ena => q[12]~reg0.ENA
ena => q[11]~reg0.ENA
ena => q[10]~reg0.ENA
ena => q[9]~reg0.ENA
ena => q[8]~reg0.ENA
ena => q[7]~reg0.ENA
ena => q[6]~reg0.ENA
ena => q[5]~reg0.ENA
ena => q[4]~reg0.ENA
ena => q[3]~reg0.ENA
ena => q[2]~reg0.ENA
ena => q[1]~reg0.ENA
ena => q[0]~reg0.ENA
aclr => q[0]~reg0.ACLR
aclr => q[1]~reg0.ACLR
aclr => q[2]~reg0.ACLR
aclr => q[3]~reg0.ACLR
aclr => q[4]~reg0.ACLR
aclr => q[5]~reg0.ACLR
aclr => q[6]~reg0.ACLR
aclr => q[7]~reg0.ACLR
aclr => q[8]~reg0.ACLR
aclr => q[9]~reg0.ACLR
aclr => q[10]~reg0.ACLR
aclr => q[11]~reg0.ACLR
aclr => q[12]~reg0.ACLR
aclr => q[13]~reg0.ACLR
aclr => q[14]~reg0.ACLR
aclr => q[15]~reg0.ACLR
aclr => q[16]~reg0.ACLR
aclr => q[17]~reg0.ACLR
aclr => q[18]~reg0.ACLR
aclr => q[19]~reg0.ACLR
aclr => q[20]~reg0.ACLR
aclr => q[21]~reg0.ACLR
aclr => q[22]~reg0.ACLR
aclr => q[23]~reg0.ACLR
aclr => q[24]~reg0.ACLR
aclr => q[25]~reg0.ACLR
aclr => q[26]~reg0.ACLR
aclr => q[27]~reg0.ACLR
aclr => q[28]~reg0.ACLR
aclr => q[29]~reg0.ACLR
aclr => q[30]~reg0.ACLR
aclr => q[31]~reg0.ACLR


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr
dat_size[0] => Mux0.IN1
dat_size[0] => Mux1.IN1
dat_size[0] => Mux2.IN1
dat_size[0] => Mux3.IN1
dat_size[0] => Mux4.IN1
dat_size[0] => Mux5.IN1
dat_size[0] => Mux6.IN1
dat_size[0] => Mux7.IN1
dat_size[0] => Mux8.IN1
dat_size[0] => Mux9.IN1
dat_size[0] => Mux10.IN1
dat_size[0] => Mux11.IN1
dat_size[0] => Mux12.IN1
dat_size[0] => Mux13.IN1
dat_size[0] => Mux14.IN1
dat_size[0] => Mux15.IN1
dat_size[0] => Mux16.IN1
dat_size[0] => Mux17.IN1
dat_size[0] => Mux18.IN1
dat_size[0] => Mux19.IN1
dat_size[0] => Mux20.IN1
dat_size[0] => Mux21.IN1
dat_size[0] => Mux22.IN1
dat_size[0] => Mux23.IN1
dat_size[0] => Mux24.IN1
dat_size[0] => Mux25.IN1
dat_size[0] => Mux26.IN1
dat_size[0] => Mux27.IN1
dat_size[0] => Mux28.IN1
dat_size[0] => Mux29.IN1
dat_size[0] => Mux30.IN1
dat_size[0] => Mux31.IN1
dat_size[1] => Mux0.IN0
dat_size[1] => Mux1.IN0
dat_size[1] => Mux2.IN0
dat_size[1] => Mux3.IN0
dat_size[1] => Mux4.IN0
dat_size[1] => Mux5.IN0
dat_size[1] => Mux6.IN0
dat_size[1] => Mux7.IN0
dat_size[1] => Mux8.IN0
dat_size[1] => Mux9.IN0
dat_size[1] => Mux10.IN0
dat_size[1] => Mux11.IN0
dat_size[1] => Mux12.IN0
dat_size[1] => Mux13.IN0
dat_size[1] => Mux14.IN0
dat_size[1] => Mux15.IN0
dat_size[1] => Mux16.IN0
dat_size[1] => Mux17.IN0
dat_size[1] => Mux18.IN0
dat_size[1] => Mux19.IN0
dat_size[1] => Mux20.IN0
dat_size[1] => Mux21.IN0
dat_size[1] => Mux22.IN0
dat_size[1] => Mux23.IN0
dat_size[1] => Mux24.IN0
dat_size[1] => Mux25.IN0
dat_size[1] => Mux26.IN0
dat_size[1] => Mux27.IN0
dat_size[1] => Mux28.IN0
dat_size[1] => Mux29.IN0
dat_size[1] => Mux30.IN0
dat_size[1] => Mux31.IN0
crc_in[0] => crc_in[0].IN4
crc_in[1] => crc_in[1].IN4
crc_in[2] => crc_in[2].IN4
crc_in[3] => crc_in[3].IN4
crc_in[4] => crc_in[4].IN4
crc_in[5] => crc_in[5].IN4
crc_in[6] => crc_in[6].IN4
crc_in[7] => crc_in[7].IN4
crc_in[8] => crc_in[8].IN4
crc_in[9] => crc_in[9].IN4
crc_in[10] => crc_in[10].IN4
crc_in[11] => crc_in[11].IN4
crc_in[12] => crc_in[12].IN4
crc_in[13] => crc_in[13].IN4
crc_in[14] => crc_in[14].IN4
crc_in[15] => crc_in[15].IN4
crc_in[16] => crc_in[16].IN4
crc_in[17] => crc_in[17].IN4
crc_in[18] => crc_in[18].IN4
crc_in[19] => crc_in[19].IN4
crc_in[20] => crc_in[20].IN4
crc_in[21] => crc_in[21].IN4
crc_in[22] => crc_in[22].IN4
crc_in[23] => crc_in[23].IN4
crc_in[24] => crc_in[24].IN4
crc_in[25] => crc_in[25].IN4
crc_in[26] => crc_in[26].IN4
crc_in[27] => crc_in[27].IN4
crc_in[28] => crc_in[28].IN4
crc_in[29] => crc_in[29].IN4
crc_in[30] => crc_in[30].IN4
crc_in[31] => crc_in[31].IN4
crc_out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
crc_out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
crc_out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
crc_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
crc_out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
crc_out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
crc_out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
crc_out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
crc_out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
crc_out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
crc_out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
crc_out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
crc_out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
crc_out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
crc_out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
crc_out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
crc_out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
crc_out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
crc_out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
crc_out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
crc_out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
crc_out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
crc_out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
crc_out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
crc_out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
crc_out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
crc_out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
crc_out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
crc_out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
crc_out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
crc_out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
crc_out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dat8[0] => dat8_w[7].IN1
dat8[1] => dat8_w[6].IN1
dat8[2] => dat8_w[5].IN1
dat8[3] => dat8_w[4].IN1
dat8[4] => dat8_w[3].IN1
dat8[5] => dat8_w[2].IN1
dat8[6] => dat8_w[1].IN1
dat8[7] => dat8_w[0].IN1
dat16[0] => dat16_w[15].IN1
dat16[1] => dat16_w[14].IN1
dat16[2] => dat16_w[13].IN1
dat16[3] => dat16_w[12].IN1
dat16[4] => dat16_w[11].IN1
dat16[5] => dat16_w[10].IN1
dat16[6] => dat16_w[9].IN1
dat16[7] => dat16_w[8].IN1
dat16[8] => dat16_w[7].IN1
dat16[9] => dat16_w[6].IN1
dat16[10] => dat16_w[5].IN1
dat16[11] => dat16_w[4].IN1
dat16[12] => dat16_w[3].IN1
dat16[13] => dat16_w[2].IN1
dat16[14] => dat16_w[1].IN1
dat16[15] => dat16_w[0].IN1
dat24[0] => dat24_w[23].IN1
dat24[1] => dat24_w[22].IN1
dat24[2] => dat24_w[21].IN1
dat24[3] => dat24_w[20].IN1
dat24[4] => dat24_w[19].IN1
dat24[5] => dat24_w[18].IN1
dat24[6] => dat24_w[17].IN1
dat24[7] => dat24_w[16].IN1
dat24[8] => dat24_w[15].IN1
dat24[9] => dat24_w[14].IN1
dat24[10] => dat24_w[13].IN1
dat24[11] => dat24_w[12].IN1
dat24[12] => dat24_w[11].IN1
dat24[13] => dat24_w[10].IN1
dat24[14] => dat24_w[9].IN1
dat24[15] => dat24_w[8].IN1
dat24[16] => dat24_w[7].IN1
dat24[17] => dat24_w[6].IN1
dat24[18] => dat24_w[5].IN1
dat24[19] => dat24_w[4].IN1
dat24[20] => dat24_w[3].IN1
dat24[21] => dat24_w[2].IN1
dat24[22] => dat24_w[1].IN1
dat24[23] => dat24_w[0].IN1
dat32[0] => dat32_w[31].IN1
dat32[1] => dat32_w[30].IN1
dat32[2] => dat32_w[29].IN1
dat32[3] => dat32_w[28].IN1
dat32[4] => dat32_w[27].IN1
dat32[5] => dat32_w[26].IN1
dat32[6] => dat32_w[25].IN1
dat32[7] => dat32_w[24].IN1
dat32[8] => dat32_w[23].IN1
dat32[9] => dat32_w[22].IN1
dat32[10] => dat32_w[21].IN1
dat32[11] => dat32_w[20].IN1
dat32[12] => dat32_w[19].IN1
dat32[13] => dat32_w[18].IN1
dat32[14] => dat32_w[17].IN1
dat32[15] => dat32_w[16].IN1
dat32[16] => dat32_w[15].IN1
dat32[17] => dat32_w[14].IN1
dat32[18] => dat32_w[13].IN1
dat32[19] => dat32_w[12].IN1
dat32[20] => dat32_w[11].IN1
dat32[21] => dat32_w[10].IN1
dat32[22] => dat32_w[9].IN1
dat32[23] => dat32_w[8].IN1
dat32[24] => dat32_w[7].IN1
dat32[25] => dat32_w[6].IN1
dat32[26] => dat32_w[5].IN1
dat32[27] => dat32_w[4].IN1
dat32[28] => dat32_w[3].IN1
dat32[29] => dat32_w[2].IN1
dat32[30] => dat32_w[1].IN1
dat32[31] => dat32_w[0].IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a
crc_in[0] => crc_in[0].IN1
crc_in[1] => crc_in[1].IN1
crc_in[2] => crc_in[2].IN1
crc_in[3] => crc_in[3].IN1
crc_in[4] => crc_in[4].IN1
crc_in[5] => crc_in[5].IN1
crc_in[6] => crc_in[6].IN1
crc_in[7] => crc_in[7].IN1
crc_in[8] => crc_in[8].IN1
crc_in[9] => crc_in[9].IN1
crc_in[10] => crc_in[10].IN1
crc_in[11] => crc_in[11].IN1
crc_in[12] => crc_in[12].IN1
crc_in[13] => crc_in[13].IN1
crc_in[14] => crc_in[14].IN1
crc_in[15] => crc_in[15].IN1
crc_in[16] => crc_in[16].IN1
crc_in[17] => crc_in[17].IN1
crc_in[18] => crc_in[18].IN1
crc_in[19] => crc_in[19].IN1
crc_in[20] => crc_in[20].IN1
crc_in[21] => crc_in[21].IN1
crc_in[22] => crc_in[22].IN1
crc_in[23] => crc_in[23].IN1
crc_in[24] => crc_in[24].IN1
crc_in[25] => crc_in[25].IN1
crc_in[26] => crc_in[26].IN1
crc_in[27] => crc_in[27].IN1
crc_in[28] => crc_in[28].IN1
crc_in[29] => crc_in[29].IN1
crc_in[30] => crc_in[30].IN1
crc_in[31] => crc_in[31].IN1
dat_in[0] => dat_in[0].IN1
dat_in[1] => dat_in[1].IN1
dat_in[2] => dat_in[2].IN1
dat_in[3] => dat_in[3].IN1
dat_in[4] => dat_in[4].IN1
dat_in[5] => dat_in[5].IN1
dat_in[6] => dat_in[6].IN1
dat_in[7] => dat_in[7].IN1
crc_out[0] <= crc32_dat8_factor:cc.crc_out
crc_out[1] <= crc32_dat8_factor:cc.crc_out
crc_out[2] <= crc32_dat8_factor:cc.crc_out
crc_out[3] <= crc32_dat8_factor:cc.crc_out
crc_out[4] <= crc32_dat8_factor:cc.crc_out
crc_out[5] <= crc32_dat8_factor:cc.crc_out
crc_out[6] <= crc32_dat8_factor:cc.crc_out
crc_out[7] <= crc32_dat8_factor:cc.crc_out
crc_out[8] <= crc32_dat8_factor:cc.crc_out
crc_out[9] <= crc32_dat8_factor:cc.crc_out
crc_out[10] <= crc32_dat8_factor:cc.crc_out
crc_out[11] <= crc32_dat8_factor:cc.crc_out
crc_out[12] <= crc32_dat8_factor:cc.crc_out
crc_out[13] <= crc32_dat8_factor:cc.crc_out
crc_out[14] <= crc32_dat8_factor:cc.crc_out
crc_out[15] <= crc32_dat8_factor:cc.crc_out
crc_out[16] <= crc32_dat8_factor:cc.crc_out
crc_out[17] <= crc32_dat8_factor:cc.crc_out
crc_out[18] <= crc32_dat8_factor:cc.crc_out
crc_out[19] <= crc32_dat8_factor:cc.crc_out
crc_out[20] <= crc32_dat8_factor:cc.crc_out
crc_out[21] <= crc32_dat8_factor:cc.crc_out
crc_out[22] <= crc32_dat8_factor:cc.crc_out
crc_out[23] <= crc32_dat8_factor:cc.crc_out
crc_out[24] <= crc32_dat8_factor:cc.crc_out
crc_out[25] <= crc32_dat8_factor:cc.crc_out
crc_out[26] <= crc32_dat8_factor:cc.crc_out
crc_out[27] <= crc32_dat8_factor:cc.crc_out
crc_out[28] <= crc32_dat8_factor:cc.crc_out
crc_out[29] <= crc32_dat8_factor:cc.crc_out
crc_out[30] <= crc32_dat8_factor:cc.crc_out
crc_out[31] <= crc32_dat8_factor:cc.crc_out


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc
crc_in[0] => c0.IN1
crc_in[1] => c1.IN1
crc_in[2] => c2.IN1
crc_in[3] => c3.IN1
crc_in[4] => c4.IN1
crc_in[5] => c5.IN1
crc_in[6] => c6.IN1
crc_in[7] => c7.IN1
crc_in[8] => c8.IN1
crc_in[9] => c9.IN1
crc_in[10] => c10.IN1
crc_in[11] => c11.IN1
crc_in[12] => c12.IN1
crc_in[13] => c13.IN1
crc_in[14] => c14.IN1
crc_in[15] => c15.IN1
crc_in[16] => c16.IN1
crc_in[17] => c17.IN2
crc_in[18] => c18.IN1
crc_in[19] => c19.IN1
crc_in[20] => c20.IN1
crc_in[21] => c21.IN1
crc_in[22] => c22.IN1
crc_in[23] => c23.IN1
crc_in[24] => c24.IN7
crc_in[25] => c25.IN5
crc_in[26] => c26.IN5
crc_in[27] => c27.IN4
crc_in[28] => c28.IN7
crc_in[29] => c29.IN7
crc_in[30] => c30.IN12
crc_in[31] => c31.IN5
dat_in[0] => d0.IN7
dat_in[1] => d1.IN5
dat_in[2] => d2.IN11
dat_in[3] => d3.IN4
dat_in[4] => d4.IN7
dat_in[5] => d5.IN7
dat_in[6] => d6.IN8
dat_in[7] => d7.IN5
crc_out[0] <= xor6:x0i.out
crc_out[1] <= xor6:x1i.out
crc_out[2] <= xor6:x2i.out
crc_out[3] <= xor6:x3i.out
crc_out[4] <= xor6:x4i.out
crc_out[5] <= xor6:x5i.out
crc_out[6] <= xor6:x6i.out
crc_out[7] <= xor6:x7i.out
crc_out[8] <= xor6:x8i.out
crc_out[9] <= xor6:x9i.out
crc_out[10] <= xor6:x10i.out
crc_out[11] <= xor6:x11i.out
crc_out[12] <= xor6:x12i.out
crc_out[13] <= xor6:x13i.out
crc_out[14] <= xor6:x14i.out
crc_out[15] <= xor6:x15i.out
crc_out[16] <= xor6:x16i.out
crc_out[17] <= xor6:x17i.out
crc_out[18] <= xor6:x18i.out
crc_out[19] <= xor6:x19i.out
crc_out[20] <= xor6:x20i.out
crc_out[21] <= xor6:x21i.out
crc_out[22] <= xor6:x22i.out
crc_out[23] <= xor6:x23i.out
crc_out[24] <= xor6:x24i.out
crc_out[25] <= x42.DB_MAX_OUTPUT_PORT_TYPE
crc_out[26] <= xor6:x26i.out
crc_out[27] <= xor6:x27i.out
crc_out[28] <= xor6:x28i.out
crc_out[29] <= xor6:x29i.out
crc_out[30] <= xor6:x30i.out
crc_out[31] <= xor6:x31i.out


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x44i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x43i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x42i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x39i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x38i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x37i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x36i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x35i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x34i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x33i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x32i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x7i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x6i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x5i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x4i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x3i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x2i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x1i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x0i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x31i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x30i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x29i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x28i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x27i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x26i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x24i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x23i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x22i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x21i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x20i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x19i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x18i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x17i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x16i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x15i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x14i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x13i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x12i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x11i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x10i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x9i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x8i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b
crc_in[0] => crc_in[0].IN1
crc_in[1] => crc_in[1].IN1
crc_in[2] => crc_in[2].IN1
crc_in[3] => crc_in[3].IN1
crc_in[4] => crc_in[4].IN1
crc_in[5] => crc_in[5].IN1
crc_in[6] => crc_in[6].IN1
crc_in[7] => crc_in[7].IN1
crc_in[8] => crc_in[8].IN1
crc_in[9] => crc_in[9].IN1
crc_in[10] => crc_in[10].IN1
crc_in[11] => crc_in[11].IN1
crc_in[12] => crc_in[12].IN1
crc_in[13] => crc_in[13].IN1
crc_in[14] => crc_in[14].IN1
crc_in[15] => crc_in[15].IN1
crc_in[16] => crc_in[16].IN1
crc_in[17] => crc_in[17].IN1
crc_in[18] => crc_in[18].IN1
crc_in[19] => crc_in[19].IN1
crc_in[20] => crc_in[20].IN1
crc_in[21] => crc_in[21].IN1
crc_in[22] => crc_in[22].IN1
crc_in[23] => crc_in[23].IN1
crc_in[24] => crc_in[24].IN1
crc_in[25] => crc_in[25].IN1
crc_in[26] => crc_in[26].IN1
crc_in[27] => crc_in[27].IN1
crc_in[28] => crc_in[28].IN1
crc_in[29] => crc_in[29].IN1
crc_in[30] => crc_in[30].IN1
crc_in[31] => crc_in[31].IN1
dat_in[0] => dat_in[0].IN1
dat_in[1] => dat_in[1].IN1
dat_in[2] => dat_in[2].IN1
dat_in[3] => dat_in[3].IN1
dat_in[4] => dat_in[4].IN1
dat_in[5] => dat_in[5].IN1
dat_in[6] => dat_in[6].IN1
dat_in[7] => dat_in[7].IN1
dat_in[8] => dat_in[8].IN1
dat_in[9] => dat_in[9].IN1
dat_in[10] => dat_in[10].IN1
dat_in[11] => dat_in[11].IN1
dat_in[12] => dat_in[12].IN1
dat_in[13] => dat_in[13].IN1
dat_in[14] => dat_in[14].IN1
dat_in[15] => dat_in[15].IN1
crc_out[0] <= crc32_dat16_factor:cc.crc_out
crc_out[1] <= crc32_dat16_factor:cc.crc_out
crc_out[2] <= crc32_dat16_factor:cc.crc_out
crc_out[3] <= crc32_dat16_factor:cc.crc_out
crc_out[4] <= crc32_dat16_factor:cc.crc_out
crc_out[5] <= crc32_dat16_factor:cc.crc_out
crc_out[6] <= crc32_dat16_factor:cc.crc_out
crc_out[7] <= crc32_dat16_factor:cc.crc_out
crc_out[8] <= crc32_dat16_factor:cc.crc_out
crc_out[9] <= crc32_dat16_factor:cc.crc_out
crc_out[10] <= crc32_dat16_factor:cc.crc_out
crc_out[11] <= crc32_dat16_factor:cc.crc_out
crc_out[12] <= crc32_dat16_factor:cc.crc_out
crc_out[13] <= crc32_dat16_factor:cc.crc_out
crc_out[14] <= crc32_dat16_factor:cc.crc_out
crc_out[15] <= crc32_dat16_factor:cc.crc_out
crc_out[16] <= crc32_dat16_factor:cc.crc_out
crc_out[17] <= crc32_dat16_factor:cc.crc_out
crc_out[18] <= crc32_dat16_factor:cc.crc_out
crc_out[19] <= crc32_dat16_factor:cc.crc_out
crc_out[20] <= crc32_dat16_factor:cc.crc_out
crc_out[21] <= crc32_dat16_factor:cc.crc_out
crc_out[22] <= crc32_dat16_factor:cc.crc_out
crc_out[23] <= crc32_dat16_factor:cc.crc_out
crc_out[24] <= crc32_dat16_factor:cc.crc_out
crc_out[25] <= crc32_dat16_factor:cc.crc_out
crc_out[26] <= crc32_dat16_factor:cc.crc_out
crc_out[27] <= crc32_dat16_factor:cc.crc_out
crc_out[28] <= crc32_dat16_factor:cc.crc_out
crc_out[29] <= crc32_dat16_factor:cc.crc_out
crc_out[30] <= crc32_dat16_factor:cc.crc_out
crc_out[31] <= crc32_dat16_factor:cc.crc_out


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc
crc_in[0] => c0.IN1
crc_in[1] => c1.IN1
crc_in[2] => c2.IN1
crc_in[3] => c3.IN1
crc_in[4] => c4.IN1
crc_in[5] => c5.IN1
crc_in[6] => c6.IN1
crc_in[7] => c7.IN1
crc_in[8] => c8.IN1
crc_in[9] => c9.IN1
crc_in[10] => c10.IN1
crc_in[11] => c11.IN1
crc_in[12] => c12.IN1
crc_in[13] => c13.IN1
crc_in[14] => c14.IN1
crc_in[15] => c15.IN1
crc_in[16] => c16.IN5
crc_in[17] => c17.IN5
crc_in[18] => c18.IN6
crc_in[19] => c19.IN4
crc_in[20] => c20.IN5
crc_in[21] => c21.IN7
crc_in[22] => c22.IN7
crc_in[23] => c23.IN5
crc_in[24] => c24.IN6
crc_in[25] => c25.IN7
crc_in[26] => c26.IN5
crc_in[27] => c27.IN8
crc_in[28] => c28.IN3
crc_in[29] => c29.IN5
crc_in[30] => c30.IN6
crc_in[31] => c31.IN3
dat_in[0] => d0.IN5
dat_in[1] => d1.IN5
dat_in[2] => d2.IN6
dat_in[3] => d3.IN5
dat_in[4] => d4.IN5
dat_in[5] => d5.IN7
dat_in[6] => d6.IN7
dat_in[7] => d7.IN5
dat_in[8] => d8.IN6
dat_in[9] => d9.IN7
dat_in[10] => d10.IN5
dat_in[11] => d11.IN8
dat_in[12] => d12.IN3
dat_in[13] => d13.IN3
dat_in[14] => d14.IN6
dat_in[15] => d15.IN3
crc_out[0] <= xor6:x0i.out
crc_out[1] <= xor6:x1i.out
crc_out[2] <= xor6:x2i.out
crc_out[3] <= xor6:x3i.out
crc_out[4] <= xor6:x4i.out
crc_out[5] <= xor6:x5i.out
crc_out[6] <= xor6:x6i.out
crc_out[7] <= xor6:x7i.out
crc_out[8] <= xor6:x8i.out
crc_out[9] <= xor6:x9i.out
crc_out[10] <= xor6:x10i.out
crc_out[11] <= xor6:x11i.out
crc_out[12] <= xor6:x12i.out
crc_out[13] <= xor6:x13i.out
crc_out[14] <= xor6:x14i.out
crc_out[15] <= xor6:x15i.out
crc_out[16] <= xor6:x16i.out
crc_out[17] <= xor6:x17i.out
crc_out[18] <= xor6:x18i.out
crc_out[19] <= xor6:x19i.out
crc_out[20] <= xor6:x20i.out
crc_out[21] <= xor6:x21i.out
crc_out[22] <= xor6:x22i.out
crc_out[23] <= xor6:x23i.out
crc_out[24] <= xor6:x24i.out
crc_out[25] <= xor6:x25i.out
crc_out[26] <= xor6:x26i.out
crc_out[27] <= xor6:x27i.out
crc_out[28] <= xor6:x28i.out
crc_out[29] <= xor6:x29i.out
crc_out[30] <= xor6:x30i.out
crc_out[31] <= xor6:x31i.out


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x64i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x63i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x62i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x61i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x60i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x59i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x58i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x57i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x55i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x54i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x53i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x52i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x51i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x50i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x49i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x48i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x47i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x46i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x45i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x44i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x43i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x42i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x41i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x40i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x39i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x38i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x37i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x36i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x35i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x34i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x33i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x32i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x15i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x14i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x13i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x12i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x11i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x10i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x9i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x8i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x7i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x6i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x5i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x4i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x3i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x2i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x1i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x0i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x31i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x30i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x29i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x28i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x27i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x26i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x25i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x24i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x23i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x22i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x21i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x20i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x19i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x18i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x17i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x16i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c
crc_in[0] => crc_in[0].IN1
crc_in[1] => crc_in[1].IN1
crc_in[2] => crc_in[2].IN1
crc_in[3] => crc_in[3].IN1
crc_in[4] => crc_in[4].IN1
crc_in[5] => crc_in[5].IN1
crc_in[6] => crc_in[6].IN1
crc_in[7] => crc_in[7].IN1
crc_in[8] => crc_in[8].IN1
crc_in[9] => crc_in[9].IN1
crc_in[10] => crc_in[10].IN1
crc_in[11] => crc_in[11].IN1
crc_in[12] => crc_in[12].IN1
crc_in[13] => crc_in[13].IN1
crc_in[14] => crc_in[14].IN1
crc_in[15] => crc_in[15].IN1
crc_in[16] => crc_in[16].IN1
crc_in[17] => crc_in[17].IN1
crc_in[18] => crc_in[18].IN1
crc_in[19] => crc_in[19].IN1
crc_in[20] => crc_in[20].IN1
crc_in[21] => crc_in[21].IN1
crc_in[22] => crc_in[22].IN1
crc_in[23] => crc_in[23].IN1
crc_in[24] => crc_in[24].IN1
crc_in[25] => crc_in[25].IN1
crc_in[26] => crc_in[26].IN1
crc_in[27] => crc_in[27].IN1
crc_in[28] => crc_in[28].IN1
crc_in[29] => crc_in[29].IN1
crc_in[30] => crc_in[30].IN1
crc_in[31] => crc_in[31].IN1
dat_in[0] => dat_in[0].IN1
dat_in[1] => dat_in[1].IN1
dat_in[2] => dat_in[2].IN1
dat_in[3] => dat_in[3].IN1
dat_in[4] => dat_in[4].IN1
dat_in[5] => dat_in[5].IN1
dat_in[6] => dat_in[6].IN1
dat_in[7] => dat_in[7].IN1
dat_in[8] => dat_in[8].IN1
dat_in[9] => dat_in[9].IN1
dat_in[10] => dat_in[10].IN1
dat_in[11] => dat_in[11].IN1
dat_in[12] => dat_in[12].IN1
dat_in[13] => dat_in[13].IN1
dat_in[14] => dat_in[14].IN1
dat_in[15] => dat_in[15].IN1
dat_in[16] => dat_in[16].IN1
dat_in[17] => dat_in[17].IN1
dat_in[18] => dat_in[18].IN1
dat_in[19] => dat_in[19].IN1
dat_in[20] => dat_in[20].IN1
dat_in[21] => dat_in[21].IN1
dat_in[22] => dat_in[22].IN1
dat_in[23] => dat_in[23].IN1
crc_out[0] <= crc32_dat24_factor:cc.crc_out
crc_out[1] <= crc32_dat24_factor:cc.crc_out
crc_out[2] <= crc32_dat24_factor:cc.crc_out
crc_out[3] <= crc32_dat24_factor:cc.crc_out
crc_out[4] <= crc32_dat24_factor:cc.crc_out
crc_out[5] <= crc32_dat24_factor:cc.crc_out
crc_out[6] <= crc32_dat24_factor:cc.crc_out
crc_out[7] <= crc32_dat24_factor:cc.crc_out
crc_out[8] <= crc32_dat24_factor:cc.crc_out
crc_out[9] <= crc32_dat24_factor:cc.crc_out
crc_out[10] <= crc32_dat24_factor:cc.crc_out
crc_out[11] <= crc32_dat24_factor:cc.crc_out
crc_out[12] <= crc32_dat24_factor:cc.crc_out
crc_out[13] <= crc32_dat24_factor:cc.crc_out
crc_out[14] <= crc32_dat24_factor:cc.crc_out
crc_out[15] <= crc32_dat24_factor:cc.crc_out
crc_out[16] <= crc32_dat24_factor:cc.crc_out
crc_out[17] <= crc32_dat24_factor:cc.crc_out
crc_out[18] <= crc32_dat24_factor:cc.crc_out
crc_out[19] <= crc32_dat24_factor:cc.crc_out
crc_out[20] <= crc32_dat24_factor:cc.crc_out
crc_out[21] <= crc32_dat24_factor:cc.crc_out
crc_out[22] <= crc32_dat24_factor:cc.crc_out
crc_out[23] <= crc32_dat24_factor:cc.crc_out
crc_out[24] <= crc32_dat24_factor:cc.crc_out
crc_out[25] <= crc32_dat24_factor:cc.crc_out
crc_out[26] <= crc32_dat24_factor:cc.crc_out
crc_out[27] <= crc32_dat24_factor:cc.crc_out
crc_out[28] <= crc32_dat24_factor:cc.crc_out
crc_out[29] <= crc32_dat24_factor:cc.crc_out
crc_out[30] <= crc32_dat24_factor:cc.crc_out
crc_out[31] <= crc32_dat24_factor:cc.crc_out


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc
crc_in[0] => c0.IN1
crc_in[1] => c1.IN1
crc_in[2] => c2.IN1
crc_in[3] => c3.IN1
crc_in[4] => c4.IN1
crc_in[5] => c5.IN1
crc_in[6] => c6.IN1
crc_in[7] => c7.IN1
crc_in[8] => c8.IN7
crc_in[9] => c9.IN9
crc_in[10] => c10.IN8
crc_in[11] => c11.IN7
crc_in[12] => c12.IN3
crc_in[13] => c13.IN5
crc_in[14] => c14.IN7
crc_in[15] => c15.IN5
crc_in[16] => c16.IN5
crc_in[17] => c17.IN5
crc_in[18] => c18.IN7
crc_in[19] => c19.IN6
crc_in[20] => c20.IN3
crc_in[21] => c21.IN4
crc_in[22] => c22.IN6
crc_in[23] => c23.IN4
crc_in[24] => c24.IN3
crc_in[25] => c25.IN5
crc_in[26] => c26.IN8
crc_in[27] => c27.IN6
crc_in[28] => c28.IN5
crc_in[29] => c29.IN5
crc_in[30] => c30.IN5
crc_in[31] => c31.IN3
dat_in[0] => d0.IN11
dat_in[1] => d1.IN10
dat_in[2] => d2.IN10
dat_in[3] => d3.IN6
dat_in[4] => d4.IN3
dat_in[5] => d5.IN4
dat_in[6] => d6.IN5
dat_in[7] => d7.IN5
dat_in[8] => d8.IN5
dat_in[9] => d9.IN5
dat_in[10] => d10.IN7
dat_in[11] => d11.IN5
dat_in[12] => d12.IN3
dat_in[13] => d13.IN4
dat_in[14] => d14.IN5
dat_in[15] => d15.IN4
dat_in[16] => d16.IN3
dat_in[17] => d17.IN4
dat_in[18] => d18.IN7
dat_in[19] => d19.IN6
dat_in[20] => d20.IN5
dat_in[21] => d21.IN5
dat_in[22] => d22.IN5
dat_in[23] => d23.IN3
crc_out[0] <= xor6:x0i.out
crc_out[1] <= xor6:x1i.out
crc_out[2] <= xor6:x2i.out
crc_out[3] <= xor6:x3i.out
crc_out[4] <= xor6:x4i.out
crc_out[5] <= xor6:x5i.out
crc_out[6] <= xor6:x6i.out
crc_out[7] <= xor6:x7i.out
crc_out[8] <= xor6:x8i.out
crc_out[9] <= xor6:x9i.out
crc_out[10] <= xor6:x10i.out
crc_out[11] <= xor6:x11i.out
crc_out[12] <= xor6:x12i.out
crc_out[13] <= xor6:x13i.out
crc_out[14] <= xor6:x14i.out
crc_out[15] <= xor6:x15i.out
crc_out[16] <= xor6:x16i.out
crc_out[17] <= xor6:x17i.out
crc_out[18] <= xor6:x18i.out
crc_out[19] <= xor6:x19i.out
crc_out[20] <= xor6:x20i.out
crc_out[21] <= xor6:x21i.out
crc_out[22] <= xor6:x22i.out
crc_out[23] <= xor6:x23i.out
crc_out[24] <= xor6:x24i.out
crc_out[25] <= xor6:x25i.out
crc_out[26] <= xor6:x26i.out
crc_out[27] <= xor6:x27i.out
crc_out[28] <= xor6:x28i.out
crc_out[29] <= xor6:x29i.out
crc_out[30] <= xor6:x30i.out
crc_out[31] <= xor6:x31i.out


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x142i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x141i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x140i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x139i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x138i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x137i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x136i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x135i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x134i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x133i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x132i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x131i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x130i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x129i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x128i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x127i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x126i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x125i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x124i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x123i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x122i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x121i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x120i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x119i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x118i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x117i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x116i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x115i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x114i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x113i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x112i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x111i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x110i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x109i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x108i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x107i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x106i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x105i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x104i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x103i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x102i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x101i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x100i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x99i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x98i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x97i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x96i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x95i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x94i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x93i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x92i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x91i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x90i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x89i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x23i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x22i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x21i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x20i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x19i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x18i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x17i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x16i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x15i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x14i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x13i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x12i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x11i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x10i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x9i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x8i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x7i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x6i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x5i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x4i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x3i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x2i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x1i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x0i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x31i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x30i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x29i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x28i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x27i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x26i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x25i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x24i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d
crc_in[0] => crc_in[0].IN1
crc_in[1] => crc_in[1].IN1
crc_in[2] => crc_in[2].IN1
crc_in[3] => crc_in[3].IN1
crc_in[4] => crc_in[4].IN1
crc_in[5] => crc_in[5].IN1
crc_in[6] => crc_in[6].IN1
crc_in[7] => crc_in[7].IN1
crc_in[8] => crc_in[8].IN1
crc_in[9] => crc_in[9].IN1
crc_in[10] => crc_in[10].IN1
crc_in[11] => crc_in[11].IN1
crc_in[12] => crc_in[12].IN1
crc_in[13] => crc_in[13].IN1
crc_in[14] => crc_in[14].IN1
crc_in[15] => crc_in[15].IN1
crc_in[16] => crc_in[16].IN1
crc_in[17] => crc_in[17].IN1
crc_in[18] => crc_in[18].IN1
crc_in[19] => crc_in[19].IN1
crc_in[20] => crc_in[20].IN1
crc_in[21] => crc_in[21].IN1
crc_in[22] => crc_in[22].IN1
crc_in[23] => crc_in[23].IN1
crc_in[24] => crc_in[24].IN1
crc_in[25] => crc_in[25].IN1
crc_in[26] => crc_in[26].IN1
crc_in[27] => crc_in[27].IN1
crc_in[28] => crc_in[28].IN1
crc_in[29] => crc_in[29].IN1
crc_in[30] => crc_in[30].IN1
crc_in[31] => crc_in[31].IN1
dat_in[0] => dat_in[0].IN1
dat_in[1] => dat_in[1].IN1
dat_in[2] => dat_in[2].IN1
dat_in[3] => dat_in[3].IN1
dat_in[4] => dat_in[4].IN1
dat_in[5] => dat_in[5].IN1
dat_in[6] => dat_in[6].IN1
dat_in[7] => dat_in[7].IN1
dat_in[8] => dat_in[8].IN1
dat_in[9] => dat_in[9].IN1
dat_in[10] => dat_in[10].IN1
dat_in[11] => dat_in[11].IN1
dat_in[12] => dat_in[12].IN1
dat_in[13] => dat_in[13].IN1
dat_in[14] => dat_in[14].IN1
dat_in[15] => dat_in[15].IN1
dat_in[16] => dat_in[16].IN1
dat_in[17] => dat_in[17].IN1
dat_in[18] => dat_in[18].IN1
dat_in[19] => dat_in[19].IN1
dat_in[20] => dat_in[20].IN1
dat_in[21] => dat_in[21].IN1
dat_in[22] => dat_in[22].IN1
dat_in[23] => dat_in[23].IN1
dat_in[24] => dat_in[24].IN1
dat_in[25] => dat_in[25].IN1
dat_in[26] => dat_in[26].IN1
dat_in[27] => dat_in[27].IN1
dat_in[28] => dat_in[28].IN1
dat_in[29] => dat_in[29].IN1
dat_in[30] => dat_in[30].IN1
dat_in[31] => dat_in[31].IN1
crc_out[0] <= crc32_dat32_factor:cc.crc_out
crc_out[1] <= crc32_dat32_factor:cc.crc_out
crc_out[2] <= crc32_dat32_factor:cc.crc_out
crc_out[3] <= crc32_dat32_factor:cc.crc_out
crc_out[4] <= crc32_dat32_factor:cc.crc_out
crc_out[5] <= crc32_dat32_factor:cc.crc_out
crc_out[6] <= crc32_dat32_factor:cc.crc_out
crc_out[7] <= crc32_dat32_factor:cc.crc_out
crc_out[8] <= crc32_dat32_factor:cc.crc_out
crc_out[9] <= crc32_dat32_factor:cc.crc_out
crc_out[10] <= crc32_dat32_factor:cc.crc_out
crc_out[11] <= crc32_dat32_factor:cc.crc_out
crc_out[12] <= crc32_dat32_factor:cc.crc_out
crc_out[13] <= crc32_dat32_factor:cc.crc_out
crc_out[14] <= crc32_dat32_factor:cc.crc_out
crc_out[15] <= crc32_dat32_factor:cc.crc_out
crc_out[16] <= crc32_dat32_factor:cc.crc_out
crc_out[17] <= crc32_dat32_factor:cc.crc_out
crc_out[18] <= crc32_dat32_factor:cc.crc_out
crc_out[19] <= crc32_dat32_factor:cc.crc_out
crc_out[20] <= crc32_dat32_factor:cc.crc_out
crc_out[21] <= crc32_dat32_factor:cc.crc_out
crc_out[22] <= crc32_dat32_factor:cc.crc_out
crc_out[23] <= crc32_dat32_factor:cc.crc_out
crc_out[24] <= crc32_dat32_factor:cc.crc_out
crc_out[25] <= crc32_dat32_factor:cc.crc_out
crc_out[26] <= crc32_dat32_factor:cc.crc_out
crc_out[27] <= crc32_dat32_factor:cc.crc_out
crc_out[28] <= crc32_dat32_factor:cc.crc_out
crc_out[29] <= crc32_dat32_factor:cc.crc_out
crc_out[30] <= crc32_dat32_factor:cc.crc_out
crc_out[31] <= crc32_dat32_factor:cc.crc_out


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc
crc_in[0] => c0.IN6
crc_in[1] => c1.IN8
crc_in[2] => c2.IN7
crc_in[3] => c3.IN6
crc_in[4] => c4.IN7
crc_in[5] => c5.IN5
crc_in[6] => c6.IN9
crc_in[7] => c7.IN6
crc_in[8] => c8.IN5
crc_in[9] => c9.IN5
crc_in[10] => c10.IN5
crc_in[11] => c11.IN5
crc_in[12] => c12.IN5
crc_in[13] => c13.IN3
crc_in[14] => c14.IN5
crc_in[15] => c15.IN7
crc_in[16] => c16.IN6
crc_in[17] => c17.IN6
crc_in[18] => c18.IN6
crc_in[19] => c19.IN8
crc_in[20] => c20.IN6
crc_in[21] => c21.IN9
crc_in[22] => c22.IN8
crc_in[23] => c23.IN6
crc_in[24] => c24.IN6
crc_in[25] => c25.IN6
crc_in[26] => c26.IN8
crc_in[27] => c27.IN5
crc_in[28] => c28.IN8
crc_in[29] => c29.IN8
crc_in[30] => c30.IN8
crc_in[31] => c31.IN7
dat_in[0] => d0.IN6
dat_in[1] => d1.IN7
dat_in[2] => d2.IN8
dat_in[3] => d3.IN6
dat_in[4] => d4.IN7
dat_in[5] => d5.IN5
dat_in[6] => d6.IN8
dat_in[7] => d7.IN6
dat_in[8] => d8.IN5
dat_in[9] => d9.IN5
dat_in[10] => d10.IN5
dat_in[11] => d11.IN5
dat_in[12] => d12.IN5
dat_in[13] => d13.IN3
dat_in[14] => d14.IN5
dat_in[15] => d15.IN7
dat_in[16] => d16.IN6
dat_in[17] => d17.IN6
dat_in[18] => d18.IN6
dat_in[19] => d19.IN7
dat_in[20] => d20.IN6
dat_in[21] => d21.IN11
dat_in[22] => d22.IN9
dat_in[23] => d23.IN6
dat_in[24] => d24.IN6
dat_in[25] => d25.IN7
dat_in[26] => d26.IN8
dat_in[27] => d27.IN5
dat_in[28] => d28.IN8
dat_in[29] => d29.IN8
dat_in[30] => d30.IN7
dat_in[31] => d31.IN6
crc_out[0] <= xor6:x0i.out
crc_out[1] <= xor6:x1i.out
crc_out[2] <= xor6:x2i.out
crc_out[3] <= xor6:x3i.out
crc_out[4] <= xor6:x4i.out
crc_out[5] <= xor6:x5i.out
crc_out[6] <= xor6:x6i.out
crc_out[7] <= xor6:x7i.out
crc_out[8] <= xor6:x8i.out
crc_out[9] <= xor6:x9i.out
crc_out[10] <= xor6:x10i.out
crc_out[11] <= xor6:x11i.out
crc_out[12] <= xor6:x12i.out
crc_out[13] <= xor6:x13i.out
crc_out[14] <= xor6:x14i.out
crc_out[15] <= xor6:x15i.out
crc_out[16] <= xor6:x16i.out
crc_out[17] <= xor6:x17i.out
crc_out[18] <= xor6:x18i.out
crc_out[19] <= xor6:x19i.out
crc_out[20] <= xor6:x20i.out
crc_out[21] <= xor6:x21i.out
crc_out[22] <= xor6:x22i.out
crc_out[23] <= xor6:x23i.out
crc_out[24] <= xor6:x24i.out
crc_out[25] <= xor6:x25i.out
crc_out[26] <= xor6:x26i.out
crc_out[27] <= xor6:x27i.out
crc_out[28] <= xor6:x28i.out
crc_out[29] <= xor6:x29i.out
crc_out[30] <= xor6:x30i.out
crc_out[31] <= xor6:x31i.out


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x631i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x630i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x629i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x628i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x627i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x626i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x625i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x624i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x623i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x622i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x621i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x620i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x619i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x618i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x617i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x616i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x615i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x614i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x613i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x612i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x611i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x610i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x609i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x608i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x607i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x606i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x605i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x604i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x603i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x602i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x601i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x600i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x599i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x598i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x597i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x596i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x595i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x594i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x593i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x592i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x591i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x590i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x589i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x588i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x587i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x586i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x585i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x584i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x583i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x582i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x581i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x580i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x579i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x578i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x577i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x576i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x575i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x574i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x573i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x572i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x571i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x570i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x569i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x568i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x567i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x566i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x565i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x564i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x563i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x562i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x561i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x560i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x559i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x558i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x557i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x556i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x31i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x30i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x29i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x28i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x27i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x26i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x25i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x24i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x23i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x22i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x21i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x20i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x19i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x18i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x17i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x16i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x15i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x14i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x13i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x12i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x11i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x10i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x9i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x8i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x7i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x6i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x5i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x4i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x3i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x2i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x1i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x0i
out <= out.DB_MAX_OUTPUT_PORT_TYPE
a => out.IN0
b => out.IN1
c => out.IN1
d => out.IN1
e => out.IN1
f => out.IN1


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u1
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
ENABLE => DATA_OUT.OUTPUTSELECT
DATA_IN[0] => DATA_OUT.DATAB
DATA_IN[0] => DATA_OUT.DATAA
DATA_IN[1] => DATA_OUT.DATAB
DATA_IN[1] => DATA_OUT.DATAA
DATA_IN[2] => DATA_OUT.DATAB
DATA_IN[2] => DATA_OUT.DATAA
DATA_IN[3] => DATA_OUT.DATAB
DATA_IN[3] => DATA_OUT.DATAA
DATA_IN[4] => DATA_OUT.DATAB
DATA_IN[4] => DATA_OUT.DATAA
DATA_IN[5] => DATA_OUT.DATAB
DATA_IN[5] => DATA_OUT.DATAA
DATA_IN[6] => DATA_OUT.DATAB
DATA_IN[6] => DATA_OUT.DATAA
DATA_IN[7] => DATA_OUT.DATAB
DATA_IN[7] => DATA_OUT.DATAA
DATA_IN[8] => DATA_OUT.DATAB
DATA_IN[8] => DATA_OUT.DATAA
DATA_IN[9] => DATA_OUT.DATAB
DATA_IN[9] => DATA_OUT.DATAA
DATA_IN[10] => DATA_OUT.DATAB
DATA_IN[10] => DATA_OUT.DATAA
DATA_IN[11] => DATA_OUT.DATAB
DATA_IN[11] => DATA_OUT.DATAA
DATA_IN[12] => DATA_OUT.DATAB
DATA_IN[12] => DATA_OUT.DATAA
DATA_IN[13] => DATA_OUT.DATAB
DATA_IN[13] => DATA_OUT.DATAA
DATA_IN[14] => DATA_OUT.DATAB
DATA_IN[14] => DATA_OUT.DATAA
DATA_IN[15] => DATA_OUT.DATAB
DATA_IN[15] => DATA_OUT.DATAA
DATA_IN[16] => DATA_OUT.DATAA
DATA_IN[16] => DATA_OUT.DATAB
DATA_IN[17] => DATA_OUT.DATAA
DATA_IN[17] => DATA_OUT.DATAB
DATA_IN[18] => DATA_OUT.DATAA
DATA_IN[18] => DATA_OUT.DATAB
DATA_IN[19] => DATA_OUT.DATAA
DATA_IN[19] => DATA_OUT.DATAB
DATA_IN[20] => DATA_OUT.DATAA
DATA_IN[20] => DATA_OUT.DATAB
DATA_IN[21] => DATA_OUT.DATAA
DATA_IN[21] => DATA_OUT.DATAB
DATA_IN[22] => DATA_OUT.DATAA
DATA_IN[22] => DATA_OUT.DATAB
DATA_IN[23] => DATA_OUT.DATAA
DATA_IN[23] => DATA_OUT.DATAB
DATA_IN[24] => DATA_OUT.DATAA
DATA_IN[24] => DATA_OUT.DATAB
DATA_IN[25] => DATA_OUT.DATAA
DATA_IN[25] => DATA_OUT.DATAB
DATA_IN[26] => DATA_OUT.DATAA
DATA_IN[26] => DATA_OUT.DATAB
DATA_IN[27] => DATA_OUT.DATAA
DATA_IN[27] => DATA_OUT.DATAB
DATA_IN[28] => DATA_OUT.DATAA
DATA_IN[28] => DATA_OUT.DATAB
DATA_IN[29] => DATA_OUT.DATAA
DATA_IN[29] => DATA_OUT.DATAB
DATA_IN[30] => DATA_OUT.DATAA
DATA_IN[30] => DATA_OUT.DATAB
DATA_IN[31] => DATA_OUT.DATAA
DATA_IN[31] => DATA_OUT.DATAB
DATA_OUT[0] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0
CLK => CRC_CHK_BAD_STATUS_OUT~reg0.CLK
CLK => CRC_CHK_VALID_OUT~reg0.CLK
CLK => crc_gen_checksum[0].CLK
CLK => crc_gen_checksum[1].CLK
CLK => crc_gen_checksum[2].CLK
CLK => crc_gen_checksum[3].CLK
CLK => crc_gen_checksum[4].CLK
CLK => crc_gen_checksum[5].CLK
CLK => crc_gen_checksum[6].CLK
CLK => crc_gen_checksum[7].CLK
CLK => crc_gen_checksum[8].CLK
CLK => crc_gen_checksum[9].CLK
CLK => crc_gen_checksum[10].CLK
CLK => crc_gen_checksum[11].CLK
CLK => crc_gen_checksum[12].CLK
CLK => crc_gen_checksum[13].CLK
CLK => crc_gen_checksum[14].CLK
CLK => crc_gen_checksum[15].CLK
CLK => crc_gen_checksum[16].CLK
CLK => crc_gen_checksum[17].CLK
CLK => crc_gen_checksum[18].CLK
CLK => crc_gen_checksum[19].CLK
CLK => crc_gen_checksum[20].CLK
CLK => crc_gen_checksum[21].CLK
CLK => crc_gen_checksum[22].CLK
CLK => crc_gen_checksum[23].CLK
CLK => crc_gen_checksum[24].CLK
CLK => crc_gen_checksum[25].CLK
CLK => crc_gen_checksum[26].CLK
CLK => crc_gen_checksum[27].CLK
CLK => crc_gen_checksum[28].CLK
CLK => crc_gen_checksum[29].CLK
CLK => crc_gen_checksum[30].CLK
CLK => crc_gen_checksum[31].CLK
CLK => pkt_crc_checksum[0].CLK
CLK => pkt_crc_checksum[1].CLK
CLK => pkt_crc_checksum[2].CLK
CLK => pkt_crc_checksum[3].CLK
CLK => pkt_crc_checksum[4].CLK
CLK => pkt_crc_checksum[5].CLK
CLK => pkt_crc_checksum[6].CLK
CLK => pkt_crc_checksum[7].CLK
CLK => pkt_crc_checksum[8].CLK
CLK => pkt_crc_checksum[9].CLK
CLK => pkt_crc_checksum[10].CLK
CLK => pkt_crc_checksum[11].CLK
CLK => pkt_crc_checksum[12].CLK
CLK => pkt_crc_checksum[13].CLK
CLK => pkt_crc_checksum[14].CLK
CLK => pkt_crc_checksum[15].CLK
CLK => pkt_crc_checksum[16].CLK
CLK => pkt_crc_checksum[17].CLK
CLK => pkt_crc_checksum[18].CLK
CLK => pkt_crc_checksum[19].CLK
CLK => pkt_crc_checksum[20].CLK
CLK => pkt_crc_checksum[21].CLK
CLK => pkt_crc_checksum[22].CLK
CLK => pkt_crc_checksum[23].CLK
CLK => pkt_crc_checksum[24].CLK
CLK => pkt_crc_checksum[25].CLK
CLK => pkt_crc_checksum[26].CLK
CLK => pkt_crc_checksum[27].CLK
CLK => pkt_crc_checksum[28].CLK
CLK => pkt_crc_checksum[29].CLK
CLK => pkt_crc_checksum[30].CLK
CLK => pkt_crc_checksum[31].CLK
CLK => crc_gen_ready.CLK
CLK => pkt_crc_ready.CLK
RESET_N => pkt_crc_checksum[0].ACLR
RESET_N => pkt_crc_checksum[1].ACLR
RESET_N => pkt_crc_checksum[2].ACLR
RESET_N => pkt_crc_checksum[3].ACLR
RESET_N => pkt_crc_checksum[4].ACLR
RESET_N => pkt_crc_checksum[5].ACLR
RESET_N => pkt_crc_checksum[6].ACLR
RESET_N => pkt_crc_checksum[7].ACLR
RESET_N => pkt_crc_checksum[8].ACLR
RESET_N => pkt_crc_checksum[9].ACLR
RESET_N => pkt_crc_checksum[10].ACLR
RESET_N => pkt_crc_checksum[11].ACLR
RESET_N => pkt_crc_checksum[12].ACLR
RESET_N => pkt_crc_checksum[13].ACLR
RESET_N => pkt_crc_checksum[14].ACLR
RESET_N => pkt_crc_checksum[15].ACLR
RESET_N => pkt_crc_checksum[16].ACLR
RESET_N => pkt_crc_checksum[17].ACLR
RESET_N => pkt_crc_checksum[18].ACLR
RESET_N => pkt_crc_checksum[19].ACLR
RESET_N => pkt_crc_checksum[20].ACLR
RESET_N => pkt_crc_checksum[21].ACLR
RESET_N => pkt_crc_checksum[22].ACLR
RESET_N => pkt_crc_checksum[23].ACLR
RESET_N => pkt_crc_checksum[24].ACLR
RESET_N => pkt_crc_checksum[25].ACLR
RESET_N => pkt_crc_checksum[26].ACLR
RESET_N => pkt_crc_checksum[27].ACLR
RESET_N => pkt_crc_checksum[28].ACLR
RESET_N => pkt_crc_checksum[29].ACLR
RESET_N => pkt_crc_checksum[30].ACLR
RESET_N => pkt_crc_checksum[31].ACLR
RESET_N => CRC_CHK_VALID_OUT~reg0.ACLR
RESET_N => CRC_CHK_BAD_STATUS_OUT~reg0.ACLR
RESET_N => pkt_crc_ready.ACLR
RESET_N => crc_gen_ready.ACLR
RESET_N => crc_gen_checksum[0].ACLR
RESET_N => crc_gen_checksum[1].ACLR
RESET_N => crc_gen_checksum[2].ACLR
RESET_N => crc_gen_checksum[3].ACLR
RESET_N => crc_gen_checksum[4].ACLR
RESET_N => crc_gen_checksum[5].ACLR
RESET_N => crc_gen_checksum[6].ACLR
RESET_N => crc_gen_checksum[7].ACLR
RESET_N => crc_gen_checksum[8].ACLR
RESET_N => crc_gen_checksum[9].ACLR
RESET_N => crc_gen_checksum[10].ACLR
RESET_N => crc_gen_checksum[11].ACLR
RESET_N => crc_gen_checksum[12].ACLR
RESET_N => crc_gen_checksum[13].ACLR
RESET_N => crc_gen_checksum[14].ACLR
RESET_N => crc_gen_checksum[15].ACLR
RESET_N => crc_gen_checksum[16].ACLR
RESET_N => crc_gen_checksum[17].ACLR
RESET_N => crc_gen_checksum[18].ACLR
RESET_N => crc_gen_checksum[19].ACLR
RESET_N => crc_gen_checksum[20].ACLR
RESET_N => crc_gen_checksum[21].ACLR
RESET_N => crc_gen_checksum[22].ACLR
RESET_N => crc_gen_checksum[23].ACLR
RESET_N => crc_gen_checksum[24].ACLR
RESET_N => crc_gen_checksum[25].ACLR
RESET_N => crc_gen_checksum[26].ACLR
RESET_N => crc_gen_checksum[27].ACLR
RESET_N => crc_gen_checksum[28].ACLR
RESET_N => crc_gen_checksum[29].ACLR
RESET_N => crc_gen_checksum[30].ACLR
RESET_N => crc_gen_checksum[31].ACLR
PKT_CRC_VALID_IN => pkt_crc_ready.OUTPUTSELECT
PKT_CRC_VALID_IN => pkt_crc_checksum[31].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[30].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[29].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[28].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[27].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[26].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[25].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[24].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[23].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[22].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[21].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[20].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[19].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[18].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[17].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[16].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[15].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[14].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[13].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[12].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[11].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[10].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[9].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[8].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[7].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[6].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[5].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[4].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[3].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[2].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[1].ENA
PKT_CRC_VALID_IN => pkt_crc_checksum[0].ENA
PKT_CRC_CHECKSUM_IN[0] => pkt_crc_checksum[0].DATAIN
PKT_CRC_CHECKSUM_IN[1] => pkt_crc_checksum[1].DATAIN
PKT_CRC_CHECKSUM_IN[2] => pkt_crc_checksum[2].DATAIN
PKT_CRC_CHECKSUM_IN[3] => pkt_crc_checksum[3].DATAIN
PKT_CRC_CHECKSUM_IN[4] => pkt_crc_checksum[4].DATAIN
PKT_CRC_CHECKSUM_IN[5] => pkt_crc_checksum[5].DATAIN
PKT_CRC_CHECKSUM_IN[6] => pkt_crc_checksum[6].DATAIN
PKT_CRC_CHECKSUM_IN[7] => pkt_crc_checksum[7].DATAIN
PKT_CRC_CHECKSUM_IN[8] => pkt_crc_checksum[8].DATAIN
PKT_CRC_CHECKSUM_IN[9] => pkt_crc_checksum[9].DATAIN
PKT_CRC_CHECKSUM_IN[10] => pkt_crc_checksum[10].DATAIN
PKT_CRC_CHECKSUM_IN[11] => pkt_crc_checksum[11].DATAIN
PKT_CRC_CHECKSUM_IN[12] => pkt_crc_checksum[12].DATAIN
PKT_CRC_CHECKSUM_IN[13] => pkt_crc_checksum[13].DATAIN
PKT_CRC_CHECKSUM_IN[14] => pkt_crc_checksum[14].DATAIN
PKT_CRC_CHECKSUM_IN[15] => pkt_crc_checksum[15].DATAIN
PKT_CRC_CHECKSUM_IN[16] => pkt_crc_checksum[16].DATAIN
PKT_CRC_CHECKSUM_IN[17] => pkt_crc_checksum[17].DATAIN
PKT_CRC_CHECKSUM_IN[18] => pkt_crc_checksum[18].DATAIN
PKT_CRC_CHECKSUM_IN[19] => pkt_crc_checksum[19].DATAIN
PKT_CRC_CHECKSUM_IN[20] => pkt_crc_checksum[20].DATAIN
PKT_CRC_CHECKSUM_IN[21] => pkt_crc_checksum[21].DATAIN
PKT_CRC_CHECKSUM_IN[22] => pkt_crc_checksum[22].DATAIN
PKT_CRC_CHECKSUM_IN[23] => pkt_crc_checksum[23].DATAIN
PKT_CRC_CHECKSUM_IN[24] => pkt_crc_checksum[24].DATAIN
PKT_CRC_CHECKSUM_IN[25] => pkt_crc_checksum[25].DATAIN
PKT_CRC_CHECKSUM_IN[26] => pkt_crc_checksum[26].DATAIN
PKT_CRC_CHECKSUM_IN[27] => pkt_crc_checksum[27].DATAIN
PKT_CRC_CHECKSUM_IN[28] => pkt_crc_checksum[28].DATAIN
PKT_CRC_CHECKSUM_IN[29] => pkt_crc_checksum[29].DATAIN
PKT_CRC_CHECKSUM_IN[30] => pkt_crc_checksum[30].DATAIN
PKT_CRC_CHECKSUM_IN[31] => pkt_crc_checksum[31].DATAIN
CRC_GEN_VALID_IN => crc_gen_ready.OUTPUTSELECT
CRC_GEN_VALID_IN => crc_gen_checksum[31].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[30].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[29].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[28].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[27].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[26].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[25].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[24].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[23].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[22].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[21].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[20].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[19].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[18].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[17].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[16].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[15].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[14].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[13].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[12].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[11].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[10].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[9].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[8].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[7].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[6].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[5].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[4].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[3].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[2].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[1].ENA
CRC_GEN_VALID_IN => crc_gen_checksum[0].ENA
CRC_GEN_CHECKSUM_IN[0] => crc_gen_checksum[0].DATAIN
CRC_GEN_CHECKSUM_IN[1] => crc_gen_checksum[1].DATAIN
CRC_GEN_CHECKSUM_IN[2] => crc_gen_checksum[2].DATAIN
CRC_GEN_CHECKSUM_IN[3] => crc_gen_checksum[3].DATAIN
CRC_GEN_CHECKSUM_IN[4] => crc_gen_checksum[4].DATAIN
CRC_GEN_CHECKSUM_IN[5] => crc_gen_checksum[5].DATAIN
CRC_GEN_CHECKSUM_IN[6] => crc_gen_checksum[6].DATAIN
CRC_GEN_CHECKSUM_IN[7] => crc_gen_checksum[7].DATAIN
CRC_GEN_CHECKSUM_IN[8] => crc_gen_checksum[8].DATAIN
CRC_GEN_CHECKSUM_IN[9] => crc_gen_checksum[9].DATAIN
CRC_GEN_CHECKSUM_IN[10] => crc_gen_checksum[10].DATAIN
CRC_GEN_CHECKSUM_IN[11] => crc_gen_checksum[11].DATAIN
CRC_GEN_CHECKSUM_IN[12] => crc_gen_checksum[12].DATAIN
CRC_GEN_CHECKSUM_IN[13] => crc_gen_checksum[13].DATAIN
CRC_GEN_CHECKSUM_IN[14] => crc_gen_checksum[14].DATAIN
CRC_GEN_CHECKSUM_IN[15] => crc_gen_checksum[15].DATAIN
CRC_GEN_CHECKSUM_IN[16] => crc_gen_checksum[16].DATAIN
CRC_GEN_CHECKSUM_IN[17] => crc_gen_checksum[17].DATAIN
CRC_GEN_CHECKSUM_IN[18] => crc_gen_checksum[18].DATAIN
CRC_GEN_CHECKSUM_IN[19] => crc_gen_checksum[19].DATAIN
CRC_GEN_CHECKSUM_IN[20] => crc_gen_checksum[20].DATAIN
CRC_GEN_CHECKSUM_IN[21] => crc_gen_checksum[21].DATAIN
CRC_GEN_CHECKSUM_IN[22] => crc_gen_checksum[22].DATAIN
CRC_GEN_CHECKSUM_IN[23] => crc_gen_checksum[23].DATAIN
CRC_GEN_CHECKSUM_IN[24] => crc_gen_checksum[24].DATAIN
CRC_GEN_CHECKSUM_IN[25] => crc_gen_checksum[25].DATAIN
CRC_GEN_CHECKSUM_IN[26] => crc_gen_checksum[26].DATAIN
CRC_GEN_CHECKSUM_IN[27] => crc_gen_checksum[27].DATAIN
CRC_GEN_CHECKSUM_IN[28] => crc_gen_checksum[28].DATAIN
CRC_GEN_CHECKSUM_IN[29] => crc_gen_checksum[29].DATAIN
CRC_GEN_CHECKSUM_IN[30] => crc_gen_checksum[30].DATAIN
CRC_GEN_CHECKSUM_IN[31] => crc_gen_checksum[31].DATAIN
CRC_CHK_VALID_OUT <= CRC_CHK_VALID_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CRC_CHK_BAD_STATUS_OUT <= CRC_CHK_BAD_STATUS_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_checksum_aligner:crc_aligner_u0
CLK => ~NO_FANOUT~
RESET_N => ~NO_FANOUT~
CRC_CHECKSUM_LATCH_IN => CRC_VALID_OUT.DATAIN
CRC_CHECKSUM_IN[0] => CRC_CHECKSUM_OUT[0].DATAIN
CRC_VALID_OUT <= CRC_CHECKSUM_LATCH_IN.DB_MAX_OUTPUT_PORT_TYPE
CRC_CHECKSUM_OUT[0] <= CRC_CHECKSUM_IN[0].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0
clk_clk => clk_clk.IN9
clk_reset_reset => clk_reset_reset.IN1
master_address[0] <= altera_avalon_packets_to_master:transacto.address
master_address[1] <= altera_avalon_packets_to_master:transacto.address
master_address[2] <= altera_avalon_packets_to_master:transacto.address
master_address[3] <= altera_avalon_packets_to_master:transacto.address
master_address[4] <= altera_avalon_packets_to_master:transacto.address
master_address[5] <= altera_avalon_packets_to_master:transacto.address
master_address[6] <= altera_avalon_packets_to_master:transacto.address
master_address[7] <= altera_avalon_packets_to_master:transacto.address
master_address[8] <= altera_avalon_packets_to_master:transacto.address
master_address[9] <= altera_avalon_packets_to_master:transacto.address
master_address[10] <= altera_avalon_packets_to_master:transacto.address
master_address[11] <= altera_avalon_packets_to_master:transacto.address
master_address[12] <= altera_avalon_packets_to_master:transacto.address
master_address[13] <= altera_avalon_packets_to_master:transacto.address
master_address[14] <= altera_avalon_packets_to_master:transacto.address
master_address[15] <= altera_avalon_packets_to_master:transacto.address
master_address[16] <= altera_avalon_packets_to_master:transacto.address
master_address[17] <= altera_avalon_packets_to_master:transacto.address
master_address[18] <= altera_avalon_packets_to_master:transacto.address
master_address[19] <= altera_avalon_packets_to_master:transacto.address
master_address[20] <= altera_avalon_packets_to_master:transacto.address
master_address[21] <= altera_avalon_packets_to_master:transacto.address
master_address[22] <= altera_avalon_packets_to_master:transacto.address
master_address[23] <= altera_avalon_packets_to_master:transacto.address
master_address[24] <= altera_avalon_packets_to_master:transacto.address
master_address[25] <= altera_avalon_packets_to_master:transacto.address
master_address[26] <= altera_avalon_packets_to_master:transacto.address
master_address[27] <= altera_avalon_packets_to_master:transacto.address
master_address[28] <= altera_avalon_packets_to_master:transacto.address
master_address[29] <= altera_avalon_packets_to_master:transacto.address
master_address[30] <= altera_avalon_packets_to_master:transacto.address
master_address[31] <= altera_avalon_packets_to_master:transacto.address
master_readdata[0] => master_readdata[0].IN1
master_readdata[1] => master_readdata[1].IN1
master_readdata[2] => master_readdata[2].IN1
master_readdata[3] => master_readdata[3].IN1
master_readdata[4] => master_readdata[4].IN1
master_readdata[5] => master_readdata[5].IN1
master_readdata[6] => master_readdata[6].IN1
master_readdata[7] => master_readdata[7].IN1
master_readdata[8] => master_readdata[8].IN1
master_readdata[9] => master_readdata[9].IN1
master_readdata[10] => master_readdata[10].IN1
master_readdata[11] => master_readdata[11].IN1
master_readdata[12] => master_readdata[12].IN1
master_readdata[13] => master_readdata[13].IN1
master_readdata[14] => master_readdata[14].IN1
master_readdata[15] => master_readdata[15].IN1
master_readdata[16] => master_readdata[16].IN1
master_readdata[17] => master_readdata[17].IN1
master_readdata[18] => master_readdata[18].IN1
master_readdata[19] => master_readdata[19].IN1
master_readdata[20] => master_readdata[20].IN1
master_readdata[21] => master_readdata[21].IN1
master_readdata[22] => master_readdata[22].IN1
master_readdata[23] => master_readdata[23].IN1
master_readdata[24] => master_readdata[24].IN1
master_readdata[25] => master_readdata[25].IN1
master_readdata[26] => master_readdata[26].IN1
master_readdata[27] => master_readdata[27].IN1
master_readdata[28] => master_readdata[28].IN1
master_readdata[29] => master_readdata[29].IN1
master_readdata[30] => master_readdata[30].IN1
master_readdata[31] => master_readdata[31].IN1
master_read <= altera_avalon_packets_to_master:transacto.read
master_write <= altera_avalon_packets_to_master:transacto.write
master_writedata[0] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[1] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[2] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[3] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[4] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[5] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[6] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[7] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[8] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[9] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[10] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[11] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[12] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[13] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[14] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[15] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[16] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[17] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[18] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[19] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[20] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[21] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[22] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[23] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[24] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[25] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[26] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[27] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[28] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[29] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[30] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[31] <= altera_avalon_packets_to_master:transacto.writedata
master_waitrequest => master_waitrequest.IN1
master_readdatavalid => master_readdatavalid.IN1
master_byteenable[0] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[1] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[2] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[3] <= altera_avalon_packets_to_master:transacto.byteenable
master_reset_reset <= altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master.resetrequest


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
jtag_tck => ~NO_FANOUT~
jtag_tms => ~NO_FANOUT~
jtag_tdi => ~NO_FANOUT~
jtag_tdo <= <GND>
jtag_ena => ~NO_FANOUT~
jtag_usr1 => ~NO_FANOUT~
jtag_clr => ~NO_FANOUT~
jtag_clrn => ~NO_FANOUT~
jtag_state_tlr => ~NO_FANOUT~
jtag_state_rti => ~NO_FANOUT~
jtag_state_sdrs => ~NO_FANOUT~
jtag_state_cdr => ~NO_FANOUT~
jtag_state_sdr => ~NO_FANOUT~
jtag_state_e1dr => ~NO_FANOUT~
jtag_state_pdr => ~NO_FANOUT~
jtag_state_e2dr => ~NO_FANOUT~
jtag_state_udr => ~NO_FANOUT~
jtag_state_sirs => ~NO_FANOUT~
jtag_state_cir => ~NO_FANOUT~
jtag_state_sir => ~NO_FANOUT~
jtag_state_e1ir => ~NO_FANOUT~
jtag_state_pir => ~NO_FANOUT~
jtag_state_e2ir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_ir_in[0] => ~NO_FANOUT~
jtag_ir_in[1] => ~NO_FANOUT~
jtag_ir_in[2] => ~NO_FANOUT~
jtag_irq <= <GND>
jtag_ir_out[0] <= <GND>
jtag_ir_out[1] <= <GND>
jtag_ir_out[2] <= <GND>
clk => clk.IN1
reset_n => reset_n.IN1
source_ready => ~NO_FANOUT~
source_data[0] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[1] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[2] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[3] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[4] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[5] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[6] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[7] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_valid <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_valid
sink_data[0] => sink_data[0].IN1
sink_data[1] => sink_data[1].IN1
sink_data[2] => sink_data[2].IN1
sink_data[3] => sink_data[3].IN1
sink_data[4] => sink_data[4].IN1
sink_data[5] => sink_data[5].IN1
sink_data[6] => sink_data[6].IN1
sink_data[7] => sink_data[7].IN1
sink_valid => sink_valid.IN1
sink_ready <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.sink_ready
resetrequest <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.resetrequest
debug_reset <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.debug_reset
mgmt_valid <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.mgmt_valid
mgmt_channel[0] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.mgmt_channel
mgmt_data <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.mgmt_data


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_uir


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
tck => tck.IN4
tdi => tdi.IN1
tdo <= altera_jtag_streaming:jtag_streaming.tdo
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
virtual_state_cdr => virtual_state_cdr.IN1
virtual_state_sdr => virtual_state_sdr.IN1
virtual_state_udr => virtual_state_udr.IN1
clk => clk.IN3
reset_n => reset_n.IN3
source_data[0] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[1] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[2] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[3] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[4] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[5] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[6] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[7] <= altera_jtag_src_crosser:source_crosser.src_data
source_valid <= altera_jtag_src_crosser:source_crosser.src_valid
sink_data[0] => sink_data[0].IN1
sink_data[1] => sink_data[1].IN1
sink_data[2] => sink_data[2].IN1
sink_data[3] => sink_data[3].IN1
sink_data[4] => sink_data[4].IN1
sink_data[5] => sink_data[5].IN1
sink_data[6] => sink_data[6].IN1
sink_data[7] => sink_data[7].IN1
sink_valid => sink_valid.IN1
sink_ready <= altera_avalon_st_clock_crosser:sink_crosser.in_ready
resetrequest <= altera_jtag_streaming:jtag_streaming.resetrequest
debug_reset <= altera_jtag_streaming:jtag_streaming.debug_reset
mgmt_valid <= altera_jtag_streaming:jtag_streaming.mgmt_valid
mgmt_channel[0] <= altera_jtag_streaming:jtag_streaming.mgmt_channel
mgmt_data <= altera_jtag_streaming:jtag_streaming.mgmt_data


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
tck => tck.IN3
tdi => read_data_length.DATAB
tdi => write_data_length.DATAB
tdi => idle_remover_sink_data.DATAB
tdi => header_in.DATAA
tdi => dr_data_in.DATAB
tdi => dr_loopback.DATAB
tdi => dr_control.DATAB
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_in[0] => Mux0.IN4
ir_in[0] => Equal14.IN31
ir_in[0] => Equal20.IN60
ir_in[0] => Equal21.IN30
ir_in[0] => Equal22.IN60
ir_in[0] => Equal23.IN30
ir_in[1] => Mux0.IN3
ir_in[1] => Equal14.IN30
ir_in[1] => Equal20.IN30
ir_in[1] => Equal21.IN60
ir_in[1] => Equal22.IN59
ir_in[1] => Equal23.IN29
ir_in[2] => Mux0.IN2
ir_in[2] => Equal14.IN29
ir_in[2] => Equal20.IN29
ir_in[2] => Equal21.IN29
ir_in[2] => Equal22.IN29
ir_in[2] => Equal23.IN60
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => decode_header_1.OUTPUTSELECT
virtual_state_cdr => decode_header_2.OUTPUTSELECT
virtual_state_cdr => read_data_all_valid.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => read_data_valid.OUTPUTSELECT
virtual_state_cdr => dr_loopback.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => decode_header_1.OUTPUTSELECT
virtual_state_sdr => read_data_all_valid.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => decode_header_2.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_valid.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_valid.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => idle_inserter_source_ready.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_data_valid.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => dr_loopback.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => tdo.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_udr => resetrequest.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => clock_sense_reset_n.DATAB
reset_n => altera_avalon_st_idle_remover:idle_remover.reset_n
reset_n => altera_avalon_st_idle_inserter:idle_inserter.reset_n
source_data[0] <= altera_avalon_st_idle_remover:idle_remover.out_data[0]
source_data[1] <= altera_avalon_st_idle_remover:idle_remover.out_data[1]
source_data[2] <= altera_avalon_st_idle_remover:idle_remover.out_data[2]
source_data[3] <= altera_avalon_st_idle_remover:idle_remover.out_data[3]
source_data[4] <= altera_avalon_st_idle_remover:idle_remover.out_data[4]
source_data[5] <= altera_avalon_st_idle_remover:idle_remover.out_data[5]
source_data[6] <= altera_avalon_st_idle_remover:idle_remover.out_data[6]
source_data[7] <= altera_avalon_st_idle_remover:idle_remover.out_data[7]
source_valid <= altera_avalon_st_idle_remover:idle_remover.out_valid
sink_data[0] => altera_avalon_st_idle_inserter:idle_inserter.in_data[0]
sink_data[1] => altera_avalon_st_idle_inserter:idle_inserter.in_data[1]
sink_data[2] => altera_avalon_st_idle_inserter:idle_inserter.in_data[2]
sink_data[3] => altera_avalon_st_idle_inserter:idle_inserter.in_data[3]
sink_data[4] => altera_avalon_st_idle_inserter:idle_inserter.in_data[4]
sink_data[5] => altera_avalon_st_idle_inserter:idle_inserter.in_data[5]
sink_data[6] => altera_avalon_st_idle_inserter:idle_inserter.in_data[6]
sink_data[7] => altera_avalon_st_idle_inserter:idle_inserter.in_data[7]
sink_valid => dr_data_out.DATAB
sink_valid => altera_avalon_st_idle_inserter:idle_inserter.in_valid
sink_ready <= altera_avalon_st_idle_inserter:idle_inserter.in_ready
clock_to_sample => clock_to_sample.IN1
reset_to_sample => reset_to_sample.IN1
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_reset <= <GND>
mgmt_valid <= mgmt_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_channel[0] <= mgmt_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_data <= mgmt_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover
clk => received_esc.CLK
reset_n => received_esc.ACLR
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always0.IN0
in_valid => out_valid.IN1
in_data[0] => out_data[0].DATAIN
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN3
in_data[1] => out_data[1].DATAIN
in_data[1] => Equal0.IN2
in_data[1] => Equal1.IN7
in_data[2] => out_data[2].DATAIN
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN2
in_data[3] => out_data[3].DATAIN
in_data[3] => Equal0.IN1
in_data[3] => Equal1.IN1
in_data[4] => out_data[4].DATAIN
in_data[4] => Equal0.IN5
in_data[4] => Equal1.IN6
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN4
in_data[5] => Equal1.IN5
in_data[5] => out_data.DATAB
in_data[6] => out_data[6].DATAIN
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[7] => out_data[7].DATAIN
in_data[7] => Equal0.IN3
in_data[7] => Equal1.IN4
out_ready => always0.IN1
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter
clk => received_esc.CLK
reset_n => received_esc.ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always0.IN0
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => in_ready.IN1
in_data[0] => out_data.DATAA
in_data[0] => out_data.DATAB
in_data[0] => Equal0.IN4
in_data[0] => Equal1.IN7
in_data[1] => out_data.DATAA
in_data[1] => out_data.DATAB
in_data[1] => Equal0.IN7
in_data[1] => Equal1.IN3
in_data[2] => out_data.DATAA
in_data[2] => out_data.DATAB
in_data[2] => Equal0.IN3
in_data[2] => Equal1.IN6
in_data[3] => out_data.DATAA
in_data[3] => out_data.DATAB
in_data[3] => Equal0.IN6
in_data[3] => Equal1.IN5
in_data[4] => out_data.DATAA
in_data[4] => out_data.DATAB
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => out_data.DATAB
in_data[6] => out_data.DATAA
in_data[6] => out_data.DATAB
in_data[6] => Equal0.IN5
in_data[6] => Equal1.IN4
in_data[7] => out_data.DATAA
in_data[7] => out_data.DATAB
in_data[7] => Equal0.IN0
in_data[7] => Equal1.IN0
out_ready => always0.IN1
out_ready => always0.IN1
out_ready => in_ready.IN1
out_valid <= <VCC>
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
out_clk => out_clk.IN2
out_reset => out_reset.IN1
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_pipeline_base:output_stage.out_valid
out_data[0] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[1] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[2] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[3] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[4] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[5] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[6] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[7] <= altera_avalon_st_pipeline_base:output_stage.out_data


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
clk => full1.CLK
clk => full0.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
reset => full1.ACLR
reset => full0.ACLR
reset => data1[0].ACLR
reset => data1[1].ACLR
reset => data1[2].ACLR
reset => data1[3].ACLR
reset => data1[4].ACLR
reset => data1[5].ACLR
reset => data1[6].ACLR
reset => data1[7].ACLR
reset => data0[0].ACLR
reset => data0[1].ACLR
reset => data0[2].ACLR
reset => data0[3].ACLR
reset => data0[4].ACLR
reset => data0[5].ACLR
reset => data0[6].ACLR
reset => data0[7].ACLR
in_ready <= full0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => full1.OUTPUTSELECT
in_valid => always1.IN0
in_valid => always1.IN0
in_data[0] => data1.DATAA
in_data[0] => data0[0].DATAIN
in_data[1] => data1.DATAA
in_data[1] => data0[1].DATAIN
in_data[2] => data1.DATAA
in_data[2] => data0[2].DATAIN
in_data[3] => data1.DATAA
in_data[3] => data0[3].DATAIN
in_data[4] => data1.DATAA
in_data[4] => data0[4].DATAIN
in_data[5] => data1.DATAA
in_data[5] => data0[5].DATAIN
in_data[6] => data1.DATAA
in_data[6] => data0[6].DATAIN
in_data[7] => data1.DATAA
in_data[7] => data0[7].DATAIN
out_ready => always0.IN1
out_ready => always1.IN1
out_ready => full0.OUTPUTSELECT
out_ready => always1.IN1
out_valid <= full1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
sink_clk => sink_data_buffer[0].CLK
sink_clk => sink_data_buffer[1].CLK
sink_clk => sink_data_buffer[2].CLK
sink_clk => sink_data_buffer[3].CLK
sink_clk => sink_data_buffer[4].CLK
sink_clk => sink_data_buffer[5].CLK
sink_clk => sink_data_buffer[6].CLK
sink_clk => sink_data_buffer[7].CLK
sink_clk => sink_valid_buffer.CLK
sink_reset_n => sink_data_buffer[0].ACLR
sink_reset_n => sink_data_buffer[1].ACLR
sink_reset_n => sink_data_buffer[2].ACLR
sink_reset_n => sink_data_buffer[3].ACLR
sink_reset_n => sink_data_buffer[4].ACLR
sink_reset_n => sink_data_buffer[5].ACLR
sink_reset_n => sink_data_buffer[6].ACLR
sink_reset_n => sink_data_buffer[7].ACLR
sink_reset_n => sink_valid_buffer.ACLR
sink_valid => sink_valid_buffer.DATAIN
sink_valid => sink_data_buffer[7].ENA
sink_valid => sink_data_buffer[6].ENA
sink_valid => sink_data_buffer[5].ENA
sink_valid => sink_data_buffer[4].ENA
sink_valid => sink_data_buffer[3].ENA
sink_valid => sink_data_buffer[2].ENA
sink_valid => sink_data_buffer[1].ENA
sink_valid => sink_data_buffer[0].ENA
sink_data[0] => sink_data_buffer[0].DATAIN
sink_data[1] => sink_data_buffer[1].DATAIN
sink_data[2] => sink_data_buffer[2].DATAIN
sink_data[3] => sink_data_buffer[3].DATAIN
sink_data[4] => sink_data_buffer[4].DATAIN
sink_data[5] => sink_data_buffer[5].DATAIN
sink_data[6] => sink_data_buffer[6].DATAIN
sink_data[7] => sink_data_buffer[7].DATAIN
src_clk => src_clk.IN1
src_reset_n => src_reset_n.IN1
src_valid <= src_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
clk => clk.IN1
reset_n => reset_n.IN1
async_control_signal => async_control_signal.IN1
sense_pos_edge => sync_control_signal.OUTPUTSELECT
sync_control_signal <= sync_control_signal.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_timing_adt:timing_adt
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
out_ready => ~NO_FANOUT~
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo
clk => mem.we_a.CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => out_payload[0].CLK
clk => out_payload[1].CLK
clk => out_payload[2].CLK
clk => out_payload[3].CLK
clk => out_payload[4].CLK
clk => out_payload[5].CLK
clk => out_payload[6].CLK
clk => out_payload[7].CLK
clk => out_valid~reg0.CLK
clk => internal_out_valid.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => rd_ptr[3].CLK
clk => rd_ptr[4].CLK
clk => rd_ptr[5].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => wr_ptr[3].CLK
clk => wr_ptr[4].CLK
clk => wr_ptr[5].CLK
clk => internal_out_payload[0].CLK
clk => internal_out_payload[1].CLK
clk => internal_out_payload[2].CLK
clk => internal_out_payload[3].CLK
clk => internal_out_payload[4].CLK
clk => internal_out_payload[5].CLK
clk => internal_out_payload[6].CLK
clk => internal_out_payload[7].CLK
clk => mem.CLK0
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => out_payload[0].ACLR
reset => out_payload[1].ACLR
reset => out_payload[2].ACLR
reset => out_payload[3].ACLR
reset => out_payload[4].ACLR
reset => out_payload[5].ACLR
reset => out_payload[6].ACLR
reset => out_payload[7].ACLR
reset => out_valid~reg0.ACLR
reset => internal_out_valid.ACLR
reset => full.ACLR
reset => empty.PRESET
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
reset => rd_ptr[3].ACLR
reset => rd_ptr[4].ACLR
reset => rd_ptr[5].ACLR
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => wr_ptr[3].ACLR
reset => wr_ptr[4].ACLR
reset => wr_ptr[5].ACLR
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_valid => write.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
clk => out_channel[0]~reg0.CLK
clk => out_channel[1]~reg0.CLK
clk => out_channel[2]~reg0.CLK
clk => out_channel[3]~reg0.CLK
clk => out_channel[4]~reg0.CLK
clk => out_channel[5]~reg0.CLK
clk => out_channel[6]~reg0.CLK
clk => out_channel[7]~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => received_varchannel.CLK
clk => received_channel.CLK
clk => received_esc.CLK
reset_n => out_channel[0]~reg0.ACLR
reset_n => out_channel[1]~reg0.ACLR
reset_n => out_channel[2]~reg0.ACLR
reset_n => out_channel[3]~reg0.ACLR
reset_n => out_channel[4]~reg0.ACLR
reset_n => out_channel[5]~reg0.ACLR
reset_n => out_channel[6]~reg0.ACLR
reset_n => out_channel[7]~reg0.ACLR
reset_n => out_endofpacket~reg0.ACLR
reset_n => out_startofpacket~reg0.ACLR
reset_n => received_varchannel.ACLR
reset_n => received_channel.ACLR
reset_n => received_esc.ACLR
out_ready => always2.IN0
out_ready => always0.IN1
out_ready => always0.IN1
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= out_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= out_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= out_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= out_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= out_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[5] <= out_channel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[6] <= out_channel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[7] <= out_channel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.OUTPUTSELECT
in_valid => always2.IN1
in_data[0] => out_channel.DATAB
in_data[0] => out_channel.DATAB
in_data[0] => out_data[0].DATAIN
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN5
in_data[0] => Equal2.IN7
in_data[0] => Equal3.IN5
in_data[1] => out_channel.DATAB
in_data[1] => out_channel.DATAB
in_data[1] => out_data[1].DATAIN
in_data[1] => Equal0.IN4
in_data[1] => Equal1.IN4
in_data[1] => Equal2.IN6
in_data[1] => Equal3.IN7
in_data[2] => out_channel.DATAB
in_data[2] => out_channel.DATAB
in_data[2] => out_data[2].DATAIN
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN7
in_data[2] => Equal2.IN4
in_data[2] => Equal3.IN4
in_data[3] => out_channel.DATAB
in_data[3] => out_channel.DATAB
in_data[3] => out_data[3].DATAIN
in_data[3] => Equal0.IN3
in_data[3] => Equal1.IN3
in_data[3] => Equal2.IN3
in_data[3] => Equal3.IN3
in_data[4] => out_channel.DATAB
in_data[4] => out_channel.DATAB
in_data[4] => out_data[4].DATAIN
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[4] => Equal2.IN2
in_data[4] => Equal3.IN2
in_data[5] => data_out.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => Equal2.IN1
in_data[5] => Equal3.IN1
in_data[5] => data_out.DATAB
in_data[6] => out_channel.DATAB
in_data[6] => out_channel.DATAB
in_data[6] => out_data[6].DATAIN
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[6] => Equal2.IN0
in_data[6] => Equal3.IN0
in_data[7] => out_channel.DATAB
in_data[7] => out_data[7].DATAIN
in_data[7] => Equal0.IN5
in_data[7] => Equal1.IN6
in_data[7] => Equal2.IN5
in_data[7] => Equal3.IN6
in_data[7] => always0.IN1


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
clk => stored_channel[0].CLK
clk => stored_channel[1].CLK
clk => stored_channel[2].CLK
clk => stored_channel[3].CLK
clk => stored_channel[4].CLK
clk => stored_channel[5].CLK
clk => stored_channel[6].CLK
clk => stored_channel[7].CLK
clk => stored_channel[8].CLK
clk => channel_needs_esc.CLK
clk => out_valid~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => sent_channel_char.CLK
clk => channel_escaped.CLK
clk => sent_channel.CLK
clk => sent_eop.CLK
clk => sent_sop.CLK
clk => sent_esc.CLK
reset_n => channel_needs_esc.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => sent_channel_char.ACLR
reset_n => channel_escaped.ACLR
reset_n => sent_channel.ACLR
reset_n => sent_eop.ACLR
reset_n => sent_sop.ACLR
reset_n => sent_esc.ACLR
reset_n => stored_channel[0].PRESET
reset_n => stored_channel[1].PRESET
reset_n => stored_channel[2].PRESET
reset_n => stored_channel[3].PRESET
reset_n => stored_channel[4].PRESET
reset_n => stored_channel[5].PRESET
reset_n => stored_channel[6].PRESET
reset_n => stored_channel[7].PRESET
reset_n => stored_channel[8].ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => in_ready.IN1
in_data[0] => out_data.DATAA
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN5
in_data[0] => Equal2.IN7
in_data[0] => Equal3.IN5
in_data[1] => out_data.DATAA
in_data[1] => Equal0.IN4
in_data[1] => Equal1.IN4
in_data[1] => Equal2.IN6
in_data[1] => Equal3.IN7
in_data[2] => out_data.DATAA
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN7
in_data[2] => Equal2.IN4
in_data[2] => Equal3.IN4
in_data[3] => out_data.DATAA
in_data[3] => Equal0.IN3
in_data[3] => Equal1.IN3
in_data[3] => Equal2.IN3
in_data[3] => Equal3.IN3
in_data[4] => out_data.DATAA
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[4] => Equal2.IN2
in_data[4] => Equal3.IN2
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => Equal2.IN1
in_data[5] => Equal3.IN1
in_data[5] => out_data.DATAB
in_data[6] => out_data.DATAA
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[6] => Equal2.IN0
in_data[6] => Equal3.IN0
in_data[7] => out_data.DATAA
in_data[7] => Equal0.IN5
in_data[7] => Equal1.IN6
in_data[7] => Equal2.IN5
in_data[7] => Equal3.IN6
in_channel[0] => Equal4.IN8
in_channel[0] => out_data.DATAB
in_channel[0] => Equal5.IN7
in_channel[0] => Equal6.IN5
in_channel[0] => Equal7.IN7
in_channel[0] => Equal8.IN5
in_channel[0] => stored_channel[0].DATAIN
in_channel[1] => Equal4.IN7
in_channel[1] => out_data.DATAB
in_channel[1] => Equal5.IN4
in_channel[1] => Equal6.IN4
in_channel[1] => Equal7.IN6
in_channel[1] => Equal8.IN7
in_channel[1] => stored_channel[1].DATAIN
in_channel[2] => Equal4.IN6
in_channel[2] => out_data.DATAB
in_channel[2] => Equal5.IN6
in_channel[2] => Equal6.IN7
in_channel[2] => Equal7.IN4
in_channel[2] => Equal8.IN4
in_channel[2] => stored_channel[2].DATAIN
in_channel[3] => Equal4.IN5
in_channel[3] => out_data.DATAB
in_channel[3] => Equal5.IN3
in_channel[3] => Equal6.IN3
in_channel[3] => Equal7.IN3
in_channel[3] => Equal8.IN3
in_channel[3] => stored_channel[3].DATAIN
in_channel[4] => Equal4.IN4
in_channel[4] => out_data.DATAB
in_channel[4] => Equal5.IN2
in_channel[4] => Equal6.IN2
in_channel[4] => Equal7.IN2
in_channel[4] => Equal8.IN2
in_channel[4] => stored_channel[4].DATAIN
in_channel[5] => Equal4.IN3
in_channel[5] => out_data.DATAA
in_channel[5] => Equal5.IN1
in_channel[5] => Equal6.IN1
in_channel[5] => Equal7.IN1
in_channel[5] => Equal8.IN1
in_channel[5] => out_data.DATAB
in_channel[5] => stored_channel[5].DATAIN
in_channel[6] => Equal4.IN2
in_channel[6] => out_data.DATAB
in_channel[6] => Equal5.IN0
in_channel[6] => Equal6.IN0
in_channel[6] => Equal7.IN0
in_channel[6] => Equal8.IN0
in_channel[6] => stored_channel[6].DATAIN
in_channel[7] => Equal4.IN1
in_channel[7] => out_data.DATAB
in_channel[7] => Equal5.IN5
in_channel[7] => Equal6.IN6
in_channel[7] => Equal7.IN5
in_channel[7] => Equal8.IN6
in_channel[7] => stored_channel[7].DATAIN
in_startofpacket => need_channel.IN1
in_startofpacket => always0.IN1
in_startofpacket => in_ready.IN1
in_endofpacket => always0.IN1
in_endofpacket => in_ready.IN1
out_ready => out_valid.OUTPUTSELECT
out_ready => in_ready.IN1
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto
clk => clk.IN1
reset_n => reset_n.IN1
in_ready <= packets_to_master:p2m.in_ready
in_valid => in_valid.IN1
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
out_ready => out_ready.IN1
out_valid <= packets_to_master:p2m.out_valid
out_data[0] <= packets_to_master:p2m.out_data
out_data[1] <= packets_to_master:p2m.out_data
out_data[2] <= packets_to_master:p2m.out_data
out_data[3] <= packets_to_master:p2m.out_data
out_data[4] <= packets_to_master:p2m.out_data
out_data[5] <= packets_to_master:p2m.out_data
out_data[6] <= packets_to_master:p2m.out_data
out_data[7] <= packets_to_master:p2m.out_data
out_startofpacket <= packets_to_master:p2m.out_startofpacket
out_endofpacket <= packets_to_master:p2m.out_endofpacket
address[0] <= packets_to_master:p2m.address
address[1] <= packets_to_master:p2m.address
address[2] <= packets_to_master:p2m.address
address[3] <= packets_to_master:p2m.address
address[4] <= packets_to_master:p2m.address
address[5] <= packets_to_master:p2m.address
address[6] <= packets_to_master:p2m.address
address[7] <= packets_to_master:p2m.address
address[8] <= packets_to_master:p2m.address
address[9] <= packets_to_master:p2m.address
address[10] <= packets_to_master:p2m.address
address[11] <= packets_to_master:p2m.address
address[12] <= packets_to_master:p2m.address
address[13] <= packets_to_master:p2m.address
address[14] <= packets_to_master:p2m.address
address[15] <= packets_to_master:p2m.address
address[16] <= packets_to_master:p2m.address
address[17] <= packets_to_master:p2m.address
address[18] <= packets_to_master:p2m.address
address[19] <= packets_to_master:p2m.address
address[20] <= packets_to_master:p2m.address
address[21] <= packets_to_master:p2m.address
address[22] <= packets_to_master:p2m.address
address[23] <= packets_to_master:p2m.address
address[24] <= packets_to_master:p2m.address
address[25] <= packets_to_master:p2m.address
address[26] <= packets_to_master:p2m.address
address[27] <= packets_to_master:p2m.address
address[28] <= packets_to_master:p2m.address
address[29] <= packets_to_master:p2m.address
address[30] <= packets_to_master:p2m.address
address[31] <= packets_to_master:p2m.address
readdata[0] => readdata[0].IN1
readdata[1] => readdata[1].IN1
readdata[2] => readdata[2].IN1
readdata[3] => readdata[3].IN1
readdata[4] => readdata[4].IN1
readdata[5] => readdata[5].IN1
readdata[6] => readdata[6].IN1
readdata[7] => readdata[7].IN1
readdata[8] => readdata[8].IN1
readdata[9] => readdata[9].IN1
readdata[10] => readdata[10].IN1
readdata[11] => readdata[11].IN1
readdata[12] => readdata[12].IN1
readdata[13] => readdata[13].IN1
readdata[14] => readdata[14].IN1
readdata[15] => readdata[15].IN1
readdata[16] => readdata[16].IN1
readdata[17] => readdata[17].IN1
readdata[18] => readdata[18].IN1
readdata[19] => readdata[19].IN1
readdata[20] => readdata[20].IN1
readdata[21] => readdata[21].IN1
readdata[22] => readdata[22].IN1
readdata[23] => readdata[23].IN1
readdata[24] => readdata[24].IN1
readdata[25] => readdata[25].IN1
readdata[26] => readdata[26].IN1
readdata[27] => readdata[27].IN1
readdata[28] => readdata[28].IN1
readdata[29] => readdata[29].IN1
readdata[30] => readdata[30].IN1
readdata[31] => readdata[31].IN1
read <= packets_to_master:p2m.read
write <= packets_to_master:p2m.write
byteenable[0] <= packets_to_master:p2m.byteenable
byteenable[1] <= packets_to_master:p2m.byteenable
byteenable[2] <= packets_to_master:p2m.byteenable
byteenable[3] <= packets_to_master:p2m.byteenable
writedata[0] <= packets_to_master:p2m.writedata
writedata[1] <= packets_to_master:p2m.writedata
writedata[2] <= packets_to_master:p2m.writedata
writedata[3] <= packets_to_master:p2m.writedata
writedata[4] <= packets_to_master:p2m.writedata
writedata[5] <= packets_to_master:p2m.writedata
writedata[6] <= packets_to_master:p2m.writedata
writedata[7] <= packets_to_master:p2m.writedata
writedata[8] <= packets_to_master:p2m.writedata
writedata[9] <= packets_to_master:p2m.writedata
writedata[10] <= packets_to_master:p2m.writedata
writedata[11] <= packets_to_master:p2m.writedata
writedata[12] <= packets_to_master:p2m.writedata
writedata[13] <= packets_to_master:p2m.writedata
writedata[14] <= packets_to_master:p2m.writedata
writedata[15] <= packets_to_master:p2m.writedata
writedata[16] <= packets_to_master:p2m.writedata
writedata[17] <= packets_to_master:p2m.writedata
writedata[18] <= packets_to_master:p2m.writedata
writedata[19] <= packets_to_master:p2m.writedata
writedata[20] <= packets_to_master:p2m.writedata
writedata[21] <= packets_to_master:p2m.writedata
writedata[22] <= packets_to_master:p2m.writedata
writedata[23] <= packets_to_master:p2m.writedata
writedata[24] <= packets_to_master:p2m.writedata
writedata[25] <= packets_to_master:p2m.writedata
writedata[26] <= packets_to_master:p2m.writedata
writedata[27] <= packets_to_master:p2m.writedata
writedata[28] <= packets_to_master:p2m.writedata
writedata[29] <= packets_to_master:p2m.writedata
writedata[30] <= packets_to_master:p2m.writedata
writedata[31] <= packets_to_master:p2m.writedata
waitrequest => waitrequest.IN1
readdatavalid => readdatavalid.IN1


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
clk => unshifted_byteenable[0].CLK
clk => unshifted_byteenable[1].CLK
clk => unshifted_byteenable[2].CLK
clk => unshifted_byteenable[3].CLK
clk => read_data_buffer[0].CLK
clk => read_data_buffer[1].CLK
clk => read_data_buffer[2].CLK
clk => read_data_buffer[3].CLK
clk => read_data_buffer[4].CLK
clk => read_data_buffer[5].CLK
clk => read_data_buffer[6].CLK
clk => read_data_buffer[7].CLK
clk => read_data_buffer[8].CLK
clk => read_data_buffer[9].CLK
clk => read_data_buffer[10].CLK
clk => read_data_buffer[11].CLK
clk => read_data_buffer[12].CLK
clk => read_data_buffer[13].CLK
clk => read_data_buffer[14].CLK
clk => read_data_buffer[15].CLK
clk => read_data_buffer[16].CLK
clk => read_data_buffer[17].CLK
clk => read_data_buffer[18].CLK
clk => read_data_buffer[19].CLK
clk => read_data_buffer[20].CLK
clk => read_data_buffer[21].CLK
clk => read_data_buffer[22].CLK
clk => read_data_buffer[23].CLK
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => last_trans.CLK
clk => first_trans.CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
clk => command[4].CLK
clk => command[5].CLK
clk => command[6].CLK
clk => command[7].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => address[12]~reg0.CLK
clk => address[13]~reg0.CLK
clk => address[14]~reg0.CLK
clk => address[15]~reg0.CLK
clk => address[16]~reg0.CLK
clk => address[17]~reg0.CLK
clk => address[18]~reg0.CLK
clk => address[19]~reg0.CLK
clk => address[20]~reg0.CLK
clk => address[21]~reg0.CLK
clk => address[22]~reg0.CLK
clk => address[23]~reg0.CLK
clk => address[24]~reg0.CLK
clk => address[25]~reg0.CLK
clk => address[26]~reg0.CLK
clk => address[27]~reg0.CLK
clk => address[28]~reg0.CLK
clk => address[29]~reg0.CLK
clk => address[30]~reg0.CLK
clk => address[31]~reg0.CLK
clk => writedata[0]~reg0.CLK
clk => writedata[1]~reg0.CLK
clk => writedata[2]~reg0.CLK
clk => writedata[3]~reg0.CLK
clk => writedata[4]~reg0.CLK
clk => writedata[5]~reg0.CLK
clk => writedata[6]~reg0.CLK
clk => writedata[7]~reg0.CLK
clk => writedata[8]~reg0.CLK
clk => writedata[9]~reg0.CLK
clk => writedata[10]~reg0.CLK
clk => writedata[11]~reg0.CLK
clk => writedata[12]~reg0.CLK
clk => writedata[13]~reg0.CLK
clk => writedata[14]~reg0.CLK
clk => writedata[15]~reg0.CLK
clk => writedata[16]~reg0.CLK
clk => writedata[17]~reg0.CLK
clk => writedata[18]~reg0.CLK
clk => writedata[19]~reg0.CLK
clk => writedata[20]~reg0.CLK
clk => writedata[21]~reg0.CLK
clk => writedata[22]~reg0.CLK
clk => writedata[23]~reg0.CLK
clk => writedata[24]~reg0.CLK
clk => writedata[25]~reg0.CLK
clk => writedata[26]~reg0.CLK
clk => writedata[27]~reg0.CLK
clk => writedata[28]~reg0.CLK
clk => writedata[29]~reg0.CLK
clk => writedata[30]~reg0.CLK
clk => writedata[31]~reg0.CLK
clk => byteenable[0]~reg0.CLK
clk => byteenable[1]~reg0.CLK
clk => byteenable[2]~reg0.CLK
clk => byteenable[3]~reg0.CLK
clk => write~reg0.CLK
clk => read~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_valid~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => in_ready_0.CLK
clk => state~17.DATAIN
reset_n => unshifted_byteenable[0].ACLR
reset_n => unshifted_byteenable[1].ACLR
reset_n => unshifted_byteenable[2].ACLR
reset_n => unshifted_byteenable[3].ACLR
reset_n => read_data_buffer[0].ACLR
reset_n => read_data_buffer[1].ACLR
reset_n => read_data_buffer[2].ACLR
reset_n => read_data_buffer[3].ACLR
reset_n => read_data_buffer[4].ACLR
reset_n => read_data_buffer[5].ACLR
reset_n => read_data_buffer[6].ACLR
reset_n => read_data_buffer[7].ACLR
reset_n => read_data_buffer[8].ACLR
reset_n => read_data_buffer[9].ACLR
reset_n => read_data_buffer[10].ACLR
reset_n => read_data_buffer[11].ACLR
reset_n => read_data_buffer[12].ACLR
reset_n => read_data_buffer[13].ACLR
reset_n => read_data_buffer[14].ACLR
reset_n => read_data_buffer[15].ACLR
reset_n => read_data_buffer[16].ACLR
reset_n => read_data_buffer[17].ACLR
reset_n => read_data_buffer[18].ACLR
reset_n => read_data_buffer[19].ACLR
reset_n => read_data_buffer[20].ACLR
reset_n => read_data_buffer[21].ACLR
reset_n => read_data_buffer[22].ACLR
reset_n => read_data_buffer[23].ACLR
reset_n => current_byte[0].ACLR
reset_n => current_byte[1].ACLR
reset_n => last_trans.ACLR
reset_n => first_trans.ACLR
reset_n => command[0].ACLR
reset_n => command[1].ACLR
reset_n => command[2].ACLR
reset_n => command[3].ACLR
reset_n => command[4].ACLR
reset_n => command[5].ACLR
reset_n => command[6].ACLR
reset_n => command[7].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => counter[8].ACLR
reset_n => counter[9].ACLR
reset_n => counter[10].ACLR
reset_n => counter[11].ACLR
reset_n => counter[12].ACLR
reset_n => counter[13].ACLR
reset_n => counter[14].ACLR
reset_n => counter[15].ACLR
reset_n => address[0]~reg0.ACLR
reset_n => address[1]~reg0.ACLR
reset_n => address[2]~reg0.ACLR
reset_n => address[3]~reg0.ACLR
reset_n => address[4]~reg0.ACLR
reset_n => address[5]~reg0.ACLR
reset_n => address[6]~reg0.ACLR
reset_n => address[7]~reg0.ACLR
reset_n => address[8]~reg0.ACLR
reset_n => address[9]~reg0.ACLR
reset_n => address[10]~reg0.ACLR
reset_n => address[11]~reg0.ACLR
reset_n => address[12]~reg0.ACLR
reset_n => address[13]~reg0.ACLR
reset_n => address[14]~reg0.ACLR
reset_n => address[15]~reg0.ACLR
reset_n => address[16]~reg0.ACLR
reset_n => address[17]~reg0.ACLR
reset_n => address[18]~reg0.ACLR
reset_n => address[19]~reg0.ACLR
reset_n => address[20]~reg0.ACLR
reset_n => address[21]~reg0.ACLR
reset_n => address[22]~reg0.ACLR
reset_n => address[23]~reg0.ACLR
reset_n => address[24]~reg0.ACLR
reset_n => address[25]~reg0.ACLR
reset_n => address[26]~reg0.ACLR
reset_n => address[27]~reg0.ACLR
reset_n => address[28]~reg0.ACLR
reset_n => address[29]~reg0.ACLR
reset_n => address[30]~reg0.ACLR
reset_n => address[31]~reg0.ACLR
reset_n => writedata[0]~reg0.ACLR
reset_n => writedata[1]~reg0.ACLR
reset_n => writedata[2]~reg0.ACLR
reset_n => writedata[3]~reg0.ACLR
reset_n => writedata[4]~reg0.ACLR
reset_n => writedata[5]~reg0.ACLR
reset_n => writedata[6]~reg0.ACLR
reset_n => writedata[7]~reg0.ACLR
reset_n => writedata[8]~reg0.ACLR
reset_n => writedata[9]~reg0.ACLR
reset_n => writedata[10]~reg0.ACLR
reset_n => writedata[11]~reg0.ACLR
reset_n => writedata[12]~reg0.ACLR
reset_n => writedata[13]~reg0.ACLR
reset_n => writedata[14]~reg0.ACLR
reset_n => writedata[15]~reg0.ACLR
reset_n => writedata[16]~reg0.ACLR
reset_n => writedata[17]~reg0.ACLR
reset_n => writedata[18]~reg0.ACLR
reset_n => writedata[19]~reg0.ACLR
reset_n => writedata[20]~reg0.ACLR
reset_n => writedata[21]~reg0.ACLR
reset_n => writedata[22]~reg0.ACLR
reset_n => writedata[23]~reg0.ACLR
reset_n => writedata[24]~reg0.ACLR
reset_n => writedata[25]~reg0.ACLR
reset_n => writedata[26]~reg0.ACLR
reset_n => writedata[27]~reg0.ACLR
reset_n => writedata[28]~reg0.ACLR
reset_n => writedata[29]~reg0.ACLR
reset_n => writedata[30]~reg0.ACLR
reset_n => writedata[31]~reg0.ACLR
reset_n => byteenable[0]~reg0.ACLR
reset_n => byteenable[1]~reg0.ACLR
reset_n => byteenable[2]~reg0.ACLR
reset_n => byteenable[3]~reg0.ACLR
reset_n => write~reg0.ACLR
reset_n => read~reg0.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => out_endofpacket~reg0.ACLR
reset_n => out_startofpacket~reg0.ACLR
reset_n => in_ready_0.ACLR
reset_n => state~19.DATAIN
in_ready <= in_ready_0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => enable.IN1
in_data[0] => counter.DATAB
in_data[0] => current_byte.DATAB
in_data[0] => current_byte.DATAB
in_data[0] => current_byte.DATAA
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => Selector47.IN3
in_data[0] => Selector55.IN3
in_data[0] => Selector63.IN3
in_data[0] => command[0].DATAIN
in_data[1] => counter.DATAB
in_data[1] => current_byte.DATAB
in_data[1] => current_byte.DATAB
in_data[1] => current_byte.DATAA
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => Selector46.IN3
in_data[1] => Selector54.IN3
in_data[1] => Selector62.IN3
in_data[1] => command[1].DATAIN
in_data[2] => counter.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => Selector45.IN3
in_data[2] => Selector53.IN3
in_data[2] => Selector61.IN3
in_data[2] => Selector69.IN3
in_data[2] => command[2].DATAIN
in_data[3] => counter.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => Selector44.IN3
in_data[3] => Selector52.IN3
in_data[3] => Selector60.IN3
in_data[3] => Selector68.IN3
in_data[3] => command[3].DATAIN
in_data[4] => counter.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => Selector43.IN3
in_data[4] => Selector51.IN3
in_data[4] => Selector59.IN3
in_data[4] => Selector67.IN3
in_data[4] => command[4].DATAIN
in_data[5] => counter.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => Selector42.IN3
in_data[5] => Selector50.IN3
in_data[5] => Selector58.IN3
in_data[5] => Selector66.IN3
in_data[5] => command[5].DATAIN
in_data[6] => counter.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => Selector41.IN3
in_data[6] => Selector49.IN3
in_data[6] => Selector57.IN3
in_data[6] => Selector65.IN3
in_data[6] => command[6].DATAIN
in_data[7] => counter.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => Selector40.IN3
in_data[7] => Selector48.IN3
in_data[7] => Selector56.IN3
in_data[7] => Selector64.IN3
in_data[7] => command[7].DATAIN
in_startofpacket => always1.IN1
in_endofpacket => always1.IN1
in_endofpacket => last_trans.OUTPUTSELECT
out_ready => out_startofpacket.OUTPUTSELECT
out_ready => out_endofpacket.OUTPUTSELECT
out_ready => out_valid.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => current_byte.OUTPUTSELECT
out_ready => current_byte.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => out_valid.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => out_endofpacket.OUTPUTSELECT
out_ready => Selector0.IN6
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] => Selector80.IN7
readdata[1] => Selector79.IN7
readdata[2] => Selector78.IN7
readdata[3] => Selector77.IN7
readdata[4] => Selector76.IN7
readdata[5] => Selector75.IN7
readdata[6] => Selector74.IN7
readdata[7] => Selector73.IN7
readdata[8] => read_data_buffer[0].DATAIN
readdata[9] => read_data_buffer[1].DATAIN
readdata[10] => read_data_buffer[2].DATAIN
readdata[11] => read_data_buffer[3].DATAIN
readdata[12] => read_data_buffer[4].DATAIN
readdata[13] => read_data_buffer[5].DATAIN
readdata[14] => read_data_buffer[6].DATAIN
readdata[15] => read_data_buffer[7].DATAIN
readdata[16] => read_data_buffer[8].DATAIN
readdata[17] => read_data_buffer[9].DATAIN
readdata[18] => read_data_buffer[10].DATAIN
readdata[19] => read_data_buffer[11].DATAIN
readdata[20] => read_data_buffer[12].DATAIN
readdata[21] => read_data_buffer[13].DATAIN
readdata[22] => read_data_buffer[14].DATAIN
readdata[23] => read_data_buffer[15].DATAIN
readdata[24] => read_data_buffer[16].DATAIN
readdata[25] => read_data_buffer[17].DATAIN
readdata[26] => read_data_buffer[18].DATAIN
readdata[27] => read_data_buffer[19].DATAIN
readdata[28] => read_data_buffer[20].DATAIN
readdata[29] => read_data_buffer[21].DATAIN
readdata[30] => read_data_buffer[22].DATAIN
readdata[31] => read_data_buffer[23].DATAIN
read <= read~reg0.DB_MAX_OUTPUT_PORT_TYPE
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[0] <= byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[1] <= byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[2] <= byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[3] <= byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[2] <= writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[3] <= writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[4] <= writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[5] <= writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[6] <= writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[7] <= writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[8] <= writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[9] <= writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[10] <= writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[11] <= writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[12] <= writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[13] <= writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[14] <= writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[15] <= writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[16] <= writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[17] <= writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[18] <= writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[19] <= writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[20] <= writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[21] <= writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[22] <= writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[23] <= writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[24] <= writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[25] <= writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[26] <= writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[27] <= writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[28] <= writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[29] <= writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[30] <= writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[31] <= writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest => Selector81.IN3
waitrequest => read.DATAA
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => in_ready_0.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => out_startofpacket.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_valid.OUTPUTSELECT
waitrequest => current_byte.OUTPUTSELECT
waitrequest => current_byte.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => read.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_b2p_adapter:b2p_adapter
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAA
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_channel[0] => LessThan0.IN16
in_channel[1] => LessThan0.IN15
in_channel[2] => LessThan0.IN14
in_channel[3] => LessThan0.IN13
in_channel[4] => LessThan0.IN12
in_channel[5] => LessThan0.IN11
in_channel[6] => LessThan0.IN10
in_channel[7] => LessThan0.IN9
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_p2b_adapter:p2b_adapter
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= <GND>
out_channel[1] <= <GND>
out_channel[2] <= <GND>
out_channel[3] <= <GND>
out_channel[4] <= <GND>
out_channel[5] <= <GND>
out_channel[6] <= <GND>
out_channel[7] <= <GND>
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0
clk => sel.CLK
reset => sel.ACLR
avs_control_port_address[0] => Equal1.IN63
avs_control_port_address[0] => Equal0.IN31
avs_control_port_address[1] => Equal1.IN62
avs_control_port_address[1] => Equal0.IN30
avs_control_port_address[2] => Equal1.IN61
avs_control_port_address[2] => Equal0.IN29
avs_control_port_address[3] => Equal1.IN60
avs_control_port_address[3] => Equal0.IN28
avs_control_port_address[4] => Equal1.IN59
avs_control_port_address[4] => Equal0.IN27
avs_control_port_address[5] => Equal1.IN58
avs_control_port_address[5] => Equal0.IN26
avs_control_port_address[6] => Equal1.IN57
avs_control_port_address[6] => Equal0.IN25
avs_control_port_address[7] => Equal1.IN56
avs_control_port_address[7] => Equal0.IN24
avs_control_port_read => avs_control_port_readdata[0]$latch.LATCH_ENABLE
avs_control_port_readdata[0] <= avs_control_port_readdata[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
avs_control_port_readdata[1] <= <GND>
avs_control_port_readdata[2] <= <GND>
avs_control_port_readdata[3] <= <GND>
avs_control_port_readdata[4] <= <GND>
avs_control_port_readdata[5] <= <GND>
avs_control_port_readdata[6] <= <GND>
avs_control_port_readdata[7] <= <GND>
avs_control_port_readdata[8] <= <GND>
avs_control_port_readdata[9] <= <GND>
avs_control_port_readdata[10] <= <GND>
avs_control_port_readdata[11] <= <GND>
avs_control_port_readdata[12] <= <GND>
avs_control_port_readdata[13] <= <GND>
avs_control_port_readdata[14] <= <GND>
avs_control_port_readdata[15] <= <GND>
avs_control_port_readdata[16] <= <GND>
avs_control_port_readdata[17] <= <GND>
avs_control_port_readdata[18] <= <GND>
avs_control_port_readdata[19] <= <GND>
avs_control_port_readdata[20] <= <GND>
avs_control_port_readdata[21] <= <GND>
avs_control_port_readdata[22] <= <GND>
avs_control_port_readdata[23] <= <GND>
avs_control_port_readdata[24] <= <GND>
avs_control_port_readdata[25] <= <GND>
avs_control_port_readdata[26] <= <GND>
avs_control_port_readdata[27] <= <GND>
avs_control_port_readdata[28] <= <GND>
avs_control_port_readdata[29] <= <GND>
avs_control_port_readdata[30] <= <GND>
avs_control_port_readdata[31] <= <GND>
avs_control_port_write => always0.IN1
avs_control_port_writedata[0] => sel.DATAB
avs_control_port_writedata[1] => ~NO_FANOUT~
avs_control_port_writedata[2] => ~NO_FANOUT~
avs_control_port_writedata[3] => ~NO_FANOUT~
avs_control_port_writedata[4] => ~NO_FANOUT~
avs_control_port_writedata[5] => ~NO_FANOUT~
avs_control_port_writedata[6] => ~NO_FANOUT~
avs_control_port_writedata[7] => ~NO_FANOUT~
avs_control_port_writedata[8] => ~NO_FANOUT~
avs_control_port_writedata[9] => ~NO_FANOUT~
avs_control_port_writedata[10] => ~NO_FANOUT~
avs_control_port_writedata[11] => ~NO_FANOUT~
avs_control_port_writedata[12] => ~NO_FANOUT~
avs_control_port_writedata[13] => ~NO_FANOUT~
avs_control_port_writedata[14] => ~NO_FANOUT~
avs_control_port_writedata[15] => ~NO_FANOUT~
avs_control_port_writedata[16] => ~NO_FANOUT~
avs_control_port_writedata[17] => ~NO_FANOUT~
avs_control_port_writedata[18] => ~NO_FANOUT~
avs_control_port_writedata[19] => ~NO_FANOUT~
avs_control_port_writedata[20] => ~NO_FANOUT~
avs_control_port_writedata[21] => ~NO_FANOUT~
avs_control_port_writedata[22] => ~NO_FANOUT~
avs_control_port_writedata[23] => ~NO_FANOUT~
avs_control_port_writedata[24] => ~NO_FANOUT~
avs_control_port_writedata[25] => ~NO_FANOUT~
avs_control_port_writedata[26] => ~NO_FANOUT~
avs_control_port_writedata[27] => ~NO_FANOUT~
avs_control_port_writedata[28] => ~NO_FANOUT~
avs_control_port_writedata[29] => ~NO_FANOUT~
avs_control_port_writedata[30] => ~NO_FANOUT~
avs_control_port_writedata[31] => ~NO_FANOUT~
avs_control_port_waitrequest <= <GND>
asi_sink0_data[0] => asi_sink0_data[0].IN1
asi_sink0_data[1] => asi_sink0_data[1].IN1
asi_sink0_data[2] => asi_sink0_data[2].IN1
asi_sink0_data[3] => asi_sink0_data[3].IN1
asi_sink0_data[4] => asi_sink0_data[4].IN1
asi_sink0_data[5] => asi_sink0_data[5].IN1
asi_sink0_data[6] => asi_sink0_data[6].IN1
asi_sink0_data[7] => asi_sink0_data[7].IN1
asi_sink0_data[8] => asi_sink0_data[8].IN1
asi_sink0_data[9] => asi_sink0_data[9].IN1
asi_sink0_data[10] => asi_sink0_data[10].IN1
asi_sink0_data[11] => asi_sink0_data[11].IN1
asi_sink0_data[12] => asi_sink0_data[12].IN1
asi_sink0_data[13] => asi_sink0_data[13].IN1
asi_sink0_data[14] => asi_sink0_data[14].IN1
asi_sink0_data[15] => asi_sink0_data[15].IN1
asi_sink0_data[16] => asi_sink0_data[16].IN1
asi_sink0_data[17] => asi_sink0_data[17].IN1
asi_sink0_data[18] => asi_sink0_data[18].IN1
asi_sink0_data[19] => asi_sink0_data[19].IN1
asi_sink0_data[20] => asi_sink0_data[20].IN1
asi_sink0_data[21] => asi_sink0_data[21].IN1
asi_sink0_data[22] => asi_sink0_data[22].IN1
asi_sink0_data[23] => asi_sink0_data[23].IN1
asi_sink0_data[24] => asi_sink0_data[24].IN1
asi_sink0_data[25] => asi_sink0_data[25].IN1
asi_sink0_data[26] => asi_sink0_data[26].IN1
asi_sink0_data[27] => asi_sink0_data[27].IN1
asi_sink0_data[28] => asi_sink0_data[28].IN1
asi_sink0_data[29] => asi_sink0_data[29].IN1
asi_sink0_data[30] => asi_sink0_data[30].IN1
asi_sink0_data[31] => asi_sink0_data[31].IN1
asi_sink0_ready <= aso_source_ready.DB_MAX_OUTPUT_PORT_TYPE
asi_sink0_valid => asi_sink0_valid.IN1
asi_sink0_error => asi_sink0_error.IN1
asi_sink0_startofpacket => asi_sink0_startofpacket.IN1
asi_sink0_endofpacket => asi_sink0_endofpacket.IN1
asi_sink0_empty[0] => asi_sink0_empty[0].IN1
asi_sink0_empty[1] => asi_sink0_empty[1].IN1
asi_sink1_data[0] => asi_sink1_data[0].IN1
asi_sink1_data[1] => asi_sink1_data[1].IN1
asi_sink1_data[2] => asi_sink1_data[2].IN1
asi_sink1_data[3] => asi_sink1_data[3].IN1
asi_sink1_data[4] => asi_sink1_data[4].IN1
asi_sink1_data[5] => asi_sink1_data[5].IN1
asi_sink1_data[6] => asi_sink1_data[6].IN1
asi_sink1_data[7] => asi_sink1_data[7].IN1
asi_sink1_data[8] => asi_sink1_data[8].IN1
asi_sink1_data[9] => asi_sink1_data[9].IN1
asi_sink1_data[10] => asi_sink1_data[10].IN1
asi_sink1_data[11] => asi_sink1_data[11].IN1
asi_sink1_data[12] => asi_sink1_data[12].IN1
asi_sink1_data[13] => asi_sink1_data[13].IN1
asi_sink1_data[14] => asi_sink1_data[14].IN1
asi_sink1_data[15] => asi_sink1_data[15].IN1
asi_sink1_data[16] => asi_sink1_data[16].IN1
asi_sink1_data[17] => asi_sink1_data[17].IN1
asi_sink1_data[18] => asi_sink1_data[18].IN1
asi_sink1_data[19] => asi_sink1_data[19].IN1
asi_sink1_data[20] => asi_sink1_data[20].IN1
asi_sink1_data[21] => asi_sink1_data[21].IN1
asi_sink1_data[22] => asi_sink1_data[22].IN1
asi_sink1_data[23] => asi_sink1_data[23].IN1
asi_sink1_data[24] => asi_sink1_data[24].IN1
asi_sink1_data[25] => asi_sink1_data[25].IN1
asi_sink1_data[26] => asi_sink1_data[26].IN1
asi_sink1_data[27] => asi_sink1_data[27].IN1
asi_sink1_data[28] => asi_sink1_data[28].IN1
asi_sink1_data[29] => asi_sink1_data[29].IN1
asi_sink1_data[30] => asi_sink1_data[30].IN1
asi_sink1_data[31] => asi_sink1_data[31].IN1
asi_sink1_ready <= aso_source_ready.DB_MAX_OUTPUT_PORT_TYPE
asi_sink1_valid => asi_sink1_valid.IN1
asi_sink1_error => asi_sink1_error.IN1
asi_sink1_startofpacket => asi_sink1_startofpacket.IN1
asi_sink1_endofpacket => asi_sink1_endofpacket.IN1
asi_sink1_empty[0] => asi_sink1_empty[0].IN1
asi_sink1_empty[1] => asi_sink1_empty[1].IN1
aso_source_data[0] <= st_mux:st_mux_0.result
aso_source_data[1] <= st_mux:st_mux_0.result
aso_source_data[2] <= st_mux:st_mux_0.result
aso_source_data[3] <= st_mux:st_mux_0.result
aso_source_data[4] <= st_mux:st_mux_0.result
aso_source_data[5] <= st_mux:st_mux_0.result
aso_source_data[6] <= st_mux:st_mux_0.result
aso_source_data[7] <= st_mux:st_mux_0.result
aso_source_data[8] <= st_mux:st_mux_0.result
aso_source_data[9] <= st_mux:st_mux_0.result
aso_source_data[10] <= st_mux:st_mux_0.result
aso_source_data[11] <= st_mux:st_mux_0.result
aso_source_data[12] <= st_mux:st_mux_0.result
aso_source_data[13] <= st_mux:st_mux_0.result
aso_source_data[14] <= st_mux:st_mux_0.result
aso_source_data[15] <= st_mux:st_mux_0.result
aso_source_data[16] <= st_mux:st_mux_0.result
aso_source_data[17] <= st_mux:st_mux_0.result
aso_source_data[18] <= st_mux:st_mux_0.result
aso_source_data[19] <= st_mux:st_mux_0.result
aso_source_data[20] <= st_mux:st_mux_0.result
aso_source_data[21] <= st_mux:st_mux_0.result
aso_source_data[22] <= st_mux:st_mux_0.result
aso_source_data[23] <= st_mux:st_mux_0.result
aso_source_data[24] <= st_mux:st_mux_0.result
aso_source_data[25] <= st_mux:st_mux_0.result
aso_source_data[26] <= st_mux:st_mux_0.result
aso_source_data[27] <= st_mux:st_mux_0.result
aso_source_data[28] <= st_mux:st_mux_0.result
aso_source_data[29] <= st_mux:st_mux_0.result
aso_source_data[30] <= st_mux:st_mux_0.result
aso_source_data[31] <= st_mux:st_mux_0.result
aso_source_ready => asi_sink1_ready.DATAIN
aso_source_ready => asi_sink0_ready.DATAIN
aso_source_valid <= st_mux:st_mux_0.result
aso_source_error <= st_mux:st_mux_0.result
aso_source_startofpacket <= st_mux:st_mux_0.result
aso_source_endofpacket <= st_mux:st_mux_0.result
aso_source_empty[0] <= st_mux:st_mux_0.result
aso_source_empty[1] <= st_mux:st_mux_0.result


|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data0x[32] => sub_wire2[32].IN1
data0x[33] => sub_wire2[33].IN1
data0x[34] => sub_wire2[34].IN1
data0x[35] => sub_wire2[35].IN1
data0x[36] => sub_wire2[36].IN1
data0x[37] => sub_wire2[37].IN1
data0x[38] => sub_wire2[38].IN1
data0x[39] => sub_wire2[39].IN1
data1x[0] => sub_wire2[40].IN1
data1x[1] => sub_wire2[41].IN1
data1x[2] => sub_wire2[42].IN1
data1x[3] => sub_wire2[43].IN1
data1x[4] => sub_wire2[44].IN1
data1x[5] => sub_wire2[45].IN1
data1x[6] => sub_wire2[46].IN1
data1x[7] => sub_wire2[47].IN1
data1x[8] => sub_wire2[48].IN1
data1x[9] => sub_wire2[49].IN1
data1x[10] => sub_wire2[50].IN1
data1x[11] => sub_wire2[51].IN1
data1x[12] => sub_wire2[52].IN1
data1x[13] => sub_wire2[53].IN1
data1x[14] => sub_wire2[54].IN1
data1x[15] => sub_wire2[55].IN1
data1x[16] => sub_wire2[56].IN1
data1x[17] => sub_wire2[57].IN1
data1x[18] => sub_wire2[58].IN1
data1x[19] => sub_wire2[59].IN1
data1x[20] => sub_wire2[60].IN1
data1x[21] => sub_wire2[61].IN1
data1x[22] => sub_wire2[62].IN1
data1x[23] => sub_wire2[63].IN1
data1x[24] => sub_wire2[64].IN1
data1x[25] => sub_wire2[65].IN1
data1x[26] => sub_wire2[66].IN1
data1x[27] => sub_wire2[67].IN1
data1x[28] => sub_wire2[68].IN1
data1x[29] => sub_wire2[69].IN1
data1x[30] => sub_wire2[70].IN1
data1x[31] => sub_wire2[71].IN1
data1x[32] => sub_wire2[72].IN1
data1x[33] => sub_wire2[73].IN1
data1x[34] => sub_wire2[74].IN1
data1x[35] => sub_wire2[75].IN1
data1x[36] => sub_wire2[76].IN1
data1x[37] => sub_wire2[77].IN1
data1x[38] => sub_wire2[78].IN1
data1x[39] => sub_wire2[79].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result
result[32] <= lpm_mux:LPM_MUX_component.result
result[33] <= lpm_mux:LPM_MUX_component.result
result[34] <= lpm_mux:LPM_MUX_component.result
result[35] <= lpm_mux:LPM_MUX_component.result
result[36] <= lpm_mux:LPM_MUX_component.result
result[37] <= lpm_mux:LPM_MUX_component.result
result[38] <= lpm_mux:LPM_MUX_component.result
result[39] <= lpm_mux:LPM_MUX_component.result


|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0|lpm_mux:LPM_MUX_component
data[0][0] => mux_g7c:auto_generated.data[0]
data[0][1] => mux_g7c:auto_generated.data[1]
data[0][2] => mux_g7c:auto_generated.data[2]
data[0][3] => mux_g7c:auto_generated.data[3]
data[0][4] => mux_g7c:auto_generated.data[4]
data[0][5] => mux_g7c:auto_generated.data[5]
data[0][6] => mux_g7c:auto_generated.data[6]
data[0][7] => mux_g7c:auto_generated.data[7]
data[0][8] => mux_g7c:auto_generated.data[8]
data[0][9] => mux_g7c:auto_generated.data[9]
data[0][10] => mux_g7c:auto_generated.data[10]
data[0][11] => mux_g7c:auto_generated.data[11]
data[0][12] => mux_g7c:auto_generated.data[12]
data[0][13] => mux_g7c:auto_generated.data[13]
data[0][14] => mux_g7c:auto_generated.data[14]
data[0][15] => mux_g7c:auto_generated.data[15]
data[0][16] => mux_g7c:auto_generated.data[16]
data[0][17] => mux_g7c:auto_generated.data[17]
data[0][18] => mux_g7c:auto_generated.data[18]
data[0][19] => mux_g7c:auto_generated.data[19]
data[0][20] => mux_g7c:auto_generated.data[20]
data[0][21] => mux_g7c:auto_generated.data[21]
data[0][22] => mux_g7c:auto_generated.data[22]
data[0][23] => mux_g7c:auto_generated.data[23]
data[0][24] => mux_g7c:auto_generated.data[24]
data[0][25] => mux_g7c:auto_generated.data[25]
data[0][26] => mux_g7c:auto_generated.data[26]
data[0][27] => mux_g7c:auto_generated.data[27]
data[0][28] => mux_g7c:auto_generated.data[28]
data[0][29] => mux_g7c:auto_generated.data[29]
data[0][30] => mux_g7c:auto_generated.data[30]
data[0][31] => mux_g7c:auto_generated.data[31]
data[0][32] => mux_g7c:auto_generated.data[32]
data[0][33] => mux_g7c:auto_generated.data[33]
data[0][34] => mux_g7c:auto_generated.data[34]
data[0][35] => mux_g7c:auto_generated.data[35]
data[0][36] => mux_g7c:auto_generated.data[36]
data[0][37] => mux_g7c:auto_generated.data[37]
data[0][38] => mux_g7c:auto_generated.data[38]
data[0][39] => mux_g7c:auto_generated.data[39]
data[1][0] => mux_g7c:auto_generated.data[40]
data[1][1] => mux_g7c:auto_generated.data[41]
data[1][2] => mux_g7c:auto_generated.data[42]
data[1][3] => mux_g7c:auto_generated.data[43]
data[1][4] => mux_g7c:auto_generated.data[44]
data[1][5] => mux_g7c:auto_generated.data[45]
data[1][6] => mux_g7c:auto_generated.data[46]
data[1][7] => mux_g7c:auto_generated.data[47]
data[1][8] => mux_g7c:auto_generated.data[48]
data[1][9] => mux_g7c:auto_generated.data[49]
data[1][10] => mux_g7c:auto_generated.data[50]
data[1][11] => mux_g7c:auto_generated.data[51]
data[1][12] => mux_g7c:auto_generated.data[52]
data[1][13] => mux_g7c:auto_generated.data[53]
data[1][14] => mux_g7c:auto_generated.data[54]
data[1][15] => mux_g7c:auto_generated.data[55]
data[1][16] => mux_g7c:auto_generated.data[56]
data[1][17] => mux_g7c:auto_generated.data[57]
data[1][18] => mux_g7c:auto_generated.data[58]
data[1][19] => mux_g7c:auto_generated.data[59]
data[1][20] => mux_g7c:auto_generated.data[60]
data[1][21] => mux_g7c:auto_generated.data[61]
data[1][22] => mux_g7c:auto_generated.data[62]
data[1][23] => mux_g7c:auto_generated.data[63]
data[1][24] => mux_g7c:auto_generated.data[64]
data[1][25] => mux_g7c:auto_generated.data[65]
data[1][26] => mux_g7c:auto_generated.data[66]
data[1][27] => mux_g7c:auto_generated.data[67]
data[1][28] => mux_g7c:auto_generated.data[68]
data[1][29] => mux_g7c:auto_generated.data[69]
data[1][30] => mux_g7c:auto_generated.data[70]
data[1][31] => mux_g7c:auto_generated.data[71]
data[1][32] => mux_g7c:auto_generated.data[72]
data[1][33] => mux_g7c:auto_generated.data[73]
data[1][34] => mux_g7c:auto_generated.data[74]
data[1][35] => mux_g7c:auto_generated.data[75]
data[1][36] => mux_g7c:auto_generated.data[76]
data[1][37] => mux_g7c:auto_generated.data[77]
data[1][38] => mux_g7c:auto_generated.data[78]
data[1][39] => mux_g7c:auto_generated.data[79]
sel[0] => mux_g7c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g7c:auto_generated.result[0]
result[1] <= mux_g7c:auto_generated.result[1]
result[2] <= mux_g7c:auto_generated.result[2]
result[3] <= mux_g7c:auto_generated.result[3]
result[4] <= mux_g7c:auto_generated.result[4]
result[5] <= mux_g7c:auto_generated.result[5]
result[6] <= mux_g7c:auto_generated.result[6]
result[7] <= mux_g7c:auto_generated.result[7]
result[8] <= mux_g7c:auto_generated.result[8]
result[9] <= mux_g7c:auto_generated.result[9]
result[10] <= mux_g7c:auto_generated.result[10]
result[11] <= mux_g7c:auto_generated.result[11]
result[12] <= mux_g7c:auto_generated.result[12]
result[13] <= mux_g7c:auto_generated.result[13]
result[14] <= mux_g7c:auto_generated.result[14]
result[15] <= mux_g7c:auto_generated.result[15]
result[16] <= mux_g7c:auto_generated.result[16]
result[17] <= mux_g7c:auto_generated.result[17]
result[18] <= mux_g7c:auto_generated.result[18]
result[19] <= mux_g7c:auto_generated.result[19]
result[20] <= mux_g7c:auto_generated.result[20]
result[21] <= mux_g7c:auto_generated.result[21]
result[22] <= mux_g7c:auto_generated.result[22]
result[23] <= mux_g7c:auto_generated.result[23]
result[24] <= mux_g7c:auto_generated.result[24]
result[25] <= mux_g7c:auto_generated.result[25]
result[26] <= mux_g7c:auto_generated.result[26]
result[27] <= mux_g7c:auto_generated.result[27]
result[28] <= mux_g7c:auto_generated.result[28]
result[29] <= mux_g7c:auto_generated.result[29]
result[30] <= mux_g7c:auto_generated.result[30]
result[31] <= mux_g7c:auto_generated.result[31]
result[32] <= mux_g7c:auto_generated.result[32]
result[33] <= mux_g7c:auto_generated.result[33]
result[34] <= mux_g7c:auto_generated.result[34]
result[35] <= mux_g7c:auto_generated.result[35]
result[36] <= mux_g7c:auto_generated.result[36]
result[37] <= mux_g7c:auto_generated.result[37]
result[38] <= mux_g7c:auto_generated.result[38]
result[39] <= mux_g7c:auto_generated.result[39]


|top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0|lpm_mux:LPM_MUX_component|mux_g7c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[32].IN1
data[33] => result_node[33].IN1
data[34] => result_node[34].IN1
data[35] => result_node[35].IN1
data[36] => result_node[36].IN1
data[37] => result_node[37].IN1
data[38] => result_node[38].IN1
data[39] => result_node[39].IN1
data[40] => result_node[0].IN1
data[41] => result_node[1].IN1
data[42] => result_node[2].IN1
data[43] => result_node[3].IN1
data[44] => result_node[4].IN1
data[45] => result_node[5].IN1
data[46] => result_node[6].IN1
data[47] => result_node[7].IN1
data[48] => result_node[8].IN1
data[49] => result_node[9].IN1
data[50] => result_node[10].IN1
data[51] => result_node[11].IN1
data[52] => result_node[12].IN1
data[53] => result_node[13].IN1
data[54] => result_node[14].IN1
data[55] => result_node[15].IN1
data[56] => result_node[16].IN1
data[57] => result_node[17].IN1
data[58] => result_node[18].IN1
data[59] => result_node[19].IN1
data[60] => result_node[20].IN1
data[61] => result_node[21].IN1
data[62] => result_node[22].IN1
data[63] => result_node[23].IN1
data[64] => result_node[24].IN1
data[65] => result_node[25].IN1
data[66] => result_node[26].IN1
data[67] => result_node[27].IN1
data[68] => result_node[28].IN1
data[69] => result_node[29].IN1
data[70] => result_node[30].IN1
data[71] => result_node[31].IN1
data[72] => result_node[32].IN1
data[73] => result_node[33].IN1
data[74] => result_node[34].IN1
data[75] => result_node[35].IN1
data[76] => result_node[36].IN1
data[77] => result_node[37].IN1
data[78] => result_node[38].IN1
data[79] => result_node[39].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= result_node[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= result_node[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= result_node[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= result_node[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= result_node[36].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= result_node[37].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= result_node[38].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= result_node[39].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[39].IN0
sel[0] => _.IN0
sel[0] => result_node[38].IN0
sel[0] => _.IN0
sel[0] => result_node[37].IN0
sel[0] => _.IN0
sel[0] => result_node[36].IN0
sel[0] => _.IN0
sel[0] => result_node[35].IN0
sel[0] => _.IN0
sel[0] => result_node[34].IN0
sel[0] => _.IN0
sel[0] => result_node[33].IN0
sel[0] => _.IN0
sel[0] => result_node[32].IN0
sel[0] => _.IN0
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0
clk => clk.IN1
reset => reset.IN1
reg_addr[0] => reg_addr[0].IN1
reg_addr[1] => reg_addr[1].IN1
reg_addr[2] => reg_addr[2].IN1
reg_addr[3] => reg_addr[3].IN1
reg_addr[4] => reg_addr[4].IN1
reg_addr[5] => reg_addr[5].IN1
reg_addr[6] => reg_addr[6].IN1
reg_addr[7] => reg_addr[7].IN1
reg_data_out[0] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[1] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[2] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[3] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[4] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[5] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[6] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[7] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[8] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[9] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[10] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[11] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[12] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[13] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[14] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[15] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[16] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[17] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[18] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[19] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[20] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[21] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[22] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[23] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[24] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[25] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[26] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[27] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[28] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[29] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[30] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[31] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_rd => reg_rd.IN1
reg_data_in[0] => reg_data_in[0].IN1
reg_data_in[1] => reg_data_in[1].IN1
reg_data_in[2] => reg_data_in[2].IN1
reg_data_in[3] => reg_data_in[3].IN1
reg_data_in[4] => reg_data_in[4].IN1
reg_data_in[5] => reg_data_in[5].IN1
reg_data_in[6] => reg_data_in[6].IN1
reg_data_in[7] => reg_data_in[7].IN1
reg_data_in[8] => reg_data_in[8].IN1
reg_data_in[9] => reg_data_in[9].IN1
reg_data_in[10] => reg_data_in[10].IN1
reg_data_in[11] => reg_data_in[11].IN1
reg_data_in[12] => reg_data_in[12].IN1
reg_data_in[13] => reg_data_in[13].IN1
reg_data_in[14] => reg_data_in[14].IN1
reg_data_in[15] => reg_data_in[15].IN1
reg_data_in[16] => reg_data_in[16].IN1
reg_data_in[17] => reg_data_in[17].IN1
reg_data_in[18] => reg_data_in[18].IN1
reg_data_in[19] => reg_data_in[19].IN1
reg_data_in[20] => reg_data_in[20].IN1
reg_data_in[21] => reg_data_in[21].IN1
reg_data_in[22] => reg_data_in[22].IN1
reg_data_in[23] => reg_data_in[23].IN1
reg_data_in[24] => reg_data_in[24].IN1
reg_data_in[25] => reg_data_in[25].IN1
reg_data_in[26] => reg_data_in[26].IN1
reg_data_in[27] => reg_data_in[27].IN1
reg_data_in[28] => reg_data_in[28].IN1
reg_data_in[29] => reg_data_in[29].IN1
reg_data_in[30] => reg_data_in[30].IN1
reg_data_in[31] => reg_data_in[31].IN1
reg_wr => reg_wr.IN1
reg_busy <= altera_eth_tse_mac:i_tse_mac.reg_busy
tx_clk => tx_clk.IN1
rx_clk => rx_clk.IN1
set_10 => set_10.IN1
set_1000 => set_1000.IN1
eth_mode <= altera_eth_tse_mac:i_tse_mac.eth_mode
ena_10 <= altera_eth_tse_mac:i_tse_mac.ena_10
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1
rgmii_out[0] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rgmii_out[1] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rgmii_out[2] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rgmii_out[3] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rx_control => rx_control.IN1
tx_control <= altera_eth_tse_mac:i_tse_mac.tx_control
ff_rx_clk => ff_rx_clk.IN1
ff_tx_clk => ff_tx_clk.IN1
ff_rx_data[0] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[1] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[2] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[3] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[4] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[5] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[6] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[7] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[8] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[9] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[10] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[11] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[12] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[13] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[14] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[15] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[16] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[17] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[18] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[19] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[20] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[21] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[22] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[23] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[24] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[25] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[26] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[27] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[28] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[29] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[30] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[31] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_eop <= altera_eth_tse_mac:i_tse_mac.ff_rx_eop
rx_err[0] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[1] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[2] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[3] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[4] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[5] <= altera_eth_tse_mac:i_tse_mac.rx_err
ff_rx_mod[0] <= altera_eth_tse_mac:i_tse_mac.ff_rx_mod
ff_rx_mod[1] <= altera_eth_tse_mac:i_tse_mac.ff_rx_mod
ff_rx_rdy => ff_rx_rdy.IN1
ff_rx_sop <= altera_eth_tse_mac:i_tse_mac.ff_rx_sop
ff_rx_dval <= altera_eth_tse_mac:i_tse_mac.ff_rx_dval
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_rdy <= altera_eth_tse_mac:i_tse_mac.ff_tx_rdy
ff_tx_sop => ff_tx_sop.IN1
ff_tx_wren => ff_tx_wren.IN1
mdc <= altera_eth_tse_mac:i_tse_mac.mdc
mdio_in => mdio_in.IN1
mdio_out <= altera_eth_tse_mac:i_tse_mac.mdio_out
mdio_oen <= altera_eth_tse_mac:i_tse_mac.mdio_oen
xon_gen => xon_gen.IN1
xoff_gen => xoff_gen.IN1
ff_tx_crc_fwd => ff_tx_crc_fwd.IN1
ff_tx_septy <= altera_eth_tse_mac:i_tse_mac.ff_tx_septy
tx_ff_uflow <= altera_eth_tse_mac:i_tse_mac.tx_ff_uflow
ff_tx_a_full <= altera_eth_tse_mac:i_tse_mac.ff_tx_a_full
ff_tx_a_empty <= altera_eth_tse_mac:i_tse_mac.ff_tx_a_empty
rx_err_stat[0] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[1] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[2] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[3] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[4] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[5] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[6] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[7] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[8] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[9] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[10] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[11] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[12] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[13] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[14] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[15] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[16] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[17] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_frm_type[0] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
rx_frm_type[1] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
rx_frm_type[2] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
rx_frm_type[3] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
ff_rx_dsav <= altera_eth_tse_mac:i_tse_mac.ff_rx_dsav
ff_rx_a_full <= altera_eth_tse_mac:i_tse_mac.ff_rx_a_full
ff_rx_a_empty <= altera_eth_tse_mac:i_tse_mac.ff_rx_a_empty


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac
reset => reset.IN5
rx_clk => rx_clk.IN4
tx_clk => tx_clk.IN4
rx_clkena => rx_clkena.IN1
tx_clkena => tx_clkena.IN1
gm_rx_d[0] => ~NO_FANOUT~
gm_rx_d[1] => ~NO_FANOUT~
gm_rx_d[2] => ~NO_FANOUT~
gm_rx_d[3] => ~NO_FANOUT~
gm_rx_d[4] => ~NO_FANOUT~
gm_rx_d[5] => ~NO_FANOUT~
gm_rx_d[6] => ~NO_FANOUT~
gm_rx_d[7] => ~NO_FANOUT~
gm_rx_dv => ~NO_FANOUT~
gm_rx_err => ~NO_FANOUT~
gm_tx_d[0] <= <GND>
gm_tx_d[1] <= <GND>
gm_tx_d[2] <= <GND>
gm_tx_d[3] <= <GND>
gm_tx_d[4] <= <GND>
gm_tx_d[5] <= <GND>
gm_tx_d[6] <= <GND>
gm_tx_d[7] <= <GND>
gm_tx_en <= <GND>
gm_tx_err <= <GND>
m_rx_crs => ~NO_FANOUT~
m_rx_col => ~NO_FANOUT~
m_rx_d[0] => ~NO_FANOUT~
m_rx_d[1] => ~NO_FANOUT~
m_rx_d[2] => ~NO_FANOUT~
m_rx_d[3] => ~NO_FANOUT~
m_rx_en => ~NO_FANOUT~
m_rx_err => ~NO_FANOUT~
m_tx_d[0] <= <GND>
m_tx_d[1] <= <GND>
m_tx_d[2] <= <GND>
m_tx_d[3] <= <GND>
m_tx_en <= <GND>
m_tx_err <= <GND>
rx_control => rx_control.IN1
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1
tx_control <= altera_tse_nf_rgmii_module:U_RGMII.tx_control
rgmii_out[0] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out
rgmii_out[1] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out
rgmii_out[2] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out
rgmii_out[3] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out
eth_mode <= eth_mode.DB_MAX_OUTPUT_PORT_TYPE
ena_10 <= altera_tse_mac_control:U_MAC_CONTROL.ena_10
set_10 => set_10.IN1
set_1000 => set_1000.IN1
ff_rx_clk => ff_rx_clk.IN2
ff_rx_data[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[6] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[7] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[8] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[9] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[10] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[11] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[12] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[13] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[14] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[15] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[16] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[17] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[18] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[19] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[20] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[21] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[22] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[23] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[24] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[25] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[26] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[27] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[28] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[29] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[30] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[31] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_mod[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mod
ff_rx_mod[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mod
ff_rx_sop <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_sop
ff_rx_eop <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_eop
rx_err[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err
rx_err[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[6] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[7] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[8] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[9] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[10] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[11] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[12] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[13] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[14] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[15] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[16] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[17] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_frm_type[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_ucast
rx_frm_type[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mcast
rx_frm_type[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_bcast
rx_frm_type[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_vlan
ff_rx_rdy => ff_rx_rdy_int.IN1
ff_rx_dval <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_dval
ff_rx_dsav <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_dsav
ff_rx_a_full <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.rx_a_full
ff_rx_a_empty <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.rx_a_empty
ff_tx_clk => ff_tx_clk.IN2
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod_int[0].IN1
ff_tx_mod[1] => ff_tx_mod_int[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_crc_fwd => ff_tx_crc_fwd.IN1
ff_tx_rdy <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_tx_rdy
ff_tx_septy <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_tx_septy
tx_ff_uflow <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_ff_uflow
ff_tx_a_full <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_a_full
ff_tx_a_empty <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_a_empty
xoff_gen => xoff_used.DATAA
xon_gen => xon_used.DATAA
mdc <= altera_tse_top_mdio:U_MDIO.mdc
mdio_in => mdio_in.IN1
mdio_out <= altera_tse_top_mdio:U_MDIO.mdio_out
mdio_oen <= altera_tse_top_mdio:U_MDIO.mdio_oen
clk => reg_clk.IN4
reg_rd => reg_rd.IN1
reg_wr => reg_wr.IN1
reg_addr[0] => reg_addr[0].IN1
reg_addr[1] => reg_addr[1].IN1
reg_addr[2] => reg_addr[2].IN1
reg_addr[3] => reg_addr[3].IN1
reg_addr[4] => reg_addr[4].IN1
reg_addr[5] => reg_addr[5].IN1
reg_addr[6] => reg_addr[6].IN1
reg_addr[7] => reg_addr[7].IN1
reg_data_in[0] => reg_data_in[0].IN1
reg_data_in[1] => reg_data_in[1].IN1
reg_data_in[2] => reg_data_in[2].IN1
reg_data_in[3] => reg_data_in[3].IN1
reg_data_in[4] => reg_data_in[4].IN1
reg_data_in[5] => reg_data_in[5].IN1
reg_data_in[6] => reg_data_in[6].IN1
reg_data_in[7] => reg_data_in[7].IN1
reg_data_in[8] => reg_data_in[8].IN1
reg_data_in[9] => reg_data_in[9].IN1
reg_data_in[10] => reg_data_in[10].IN1
reg_data_in[11] => reg_data_in[11].IN1
reg_data_in[12] => reg_data_in[12].IN1
reg_data_in[13] => reg_data_in[13].IN1
reg_data_in[14] => reg_data_in[14].IN1
reg_data_in[15] => reg_data_in[15].IN1
reg_data_in[16] => reg_data_in[16].IN1
reg_data_in[17] => reg_data_in[17].IN1
reg_data_in[18] => reg_data_in[18].IN1
reg_data_in[19] => reg_data_in[19].IN1
reg_data_in[20] => reg_data_in[20].IN1
reg_data_in[21] => reg_data_in[21].IN1
reg_data_in[22] => reg_data_in[22].IN1
reg_data_in[23] => reg_data_in[23].IN1
reg_data_in[24] => reg_data_in[24].IN1
reg_data_in[25] => reg_data_in[25].IN1
reg_data_in[26] => reg_data_in[26].IN1
reg_data_in[27] => reg_data_in[27].IN1
reg_data_in[28] => reg_data_in[28].IN1
reg_data_in[29] => reg_data_in[29].IN1
reg_data_in[30] => reg_data_in[30].IN1
reg_data_in[31] => reg_data_in[31].IN1
reg_data_out[0] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[1] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[2] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[3] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[4] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[5] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[6] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[7] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[8] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[9] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[10] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[11] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[12] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[13] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[14] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[15] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[16] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[17] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[18] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[19] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[20] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[21] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[22] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[23] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[24] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[25] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[26] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[27] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[28] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[29] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[30] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[31] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_busy <= altera_tse_mac_control:U_MAC_CONTROL.busy
mac_eccstatus[0] <= <GND>
mac_eccstatus[1] <= <GND>
magic_sleep_n => magic_sleep_n.IN1
magic_wakeup <= altera_tse_mac_control:U_MAC_CONTROL.reg_wakeup
rgmii_out4_din[0] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[1] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[2] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[3] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[4] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[5] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[6] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[7] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_pad[0] => rgmii_out4_pad[0].IN1
rgmii_out4_pad[1] => rgmii_out4_pad[1].IN1
rgmii_out4_pad[2] => rgmii_out4_pad[2].IN1
rgmii_out4_pad[3] => rgmii_out4_pad[3].IN1
rgmii_out4_ck <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_ck
rgmii_out4_aclr <= reset_tx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out1_din[0] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out1_din
rgmii_out1_din[1] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out1_din
rgmii_out1_pad => rgmii_out1_pad.IN1
rgmii_out1_ck <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out1_ck
rgmii_out1_aclr <= reset_tx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_dout[0] => rgmii_in4_dout[0].IN1
rgmii_in4_dout[1] => rgmii_in4_dout[1].IN1
rgmii_in4_dout[2] => rgmii_in4_dout[2].IN1
rgmii_in4_dout[3] => rgmii_in4_dout[3].IN1
rgmii_in4_dout[4] => rgmii_in4_dout[4].IN1
rgmii_in4_dout[5] => rgmii_in4_dout[5].IN1
rgmii_in4_dout[6] => rgmii_in4_dout[6].IN1
rgmii_in4_dout[7] => rgmii_in4_dout[7].IN1
rgmii_in4_pad[0] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in4_pad
rgmii_in4_pad[1] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in4_pad
rgmii_in4_pad[2] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in4_pad
rgmii_in4_pad[3] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in4_pad
rgmii_in4_ck <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in4_ck
rgmii_in1_dout[0] => rgmii_in1_dout[0].IN1
rgmii_in1_dout[1] => rgmii_in1_dout[1].IN1
rgmii_in1_pad <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in1_pad
rgmii_in1_ck <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in1_ck


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL
rx_clk => rx_clk.IN2
tx_clk => tx_clk.IN1
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN1
reset_reg_clk => reset_reg_clk.IN2
reg_clk => reg_clk.IN2
cs => cs.IN1
rd => rd.IN1
wr => wr.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
sel[4] => sel[4].IN1
sel[5] => sel[5].IN1
sel[6] => sel[6].IN1
sel[7] => sel[7].IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= altera_tse_host_control:U_CTRL.data_out
data_out[1] <= altera_tse_host_control:U_CTRL.data_out
data_out[2] <= altera_tse_host_control:U_CTRL.data_out
data_out[3] <= altera_tse_host_control:U_CTRL.data_out
data_out[4] <= altera_tse_host_control:U_CTRL.data_out
data_out[5] <= altera_tse_host_control:U_CTRL.data_out
data_out[6] <= altera_tse_host_control:U_CTRL.data_out
data_out[7] <= altera_tse_host_control:U_CTRL.data_out
data_out[8] <= altera_tse_host_control:U_CTRL.data_out
data_out[9] <= altera_tse_host_control:U_CTRL.data_out
data_out[10] <= altera_tse_host_control:U_CTRL.data_out
data_out[11] <= altera_tse_host_control:U_CTRL.data_out
data_out[12] <= altera_tse_host_control:U_CTRL.data_out
data_out[13] <= altera_tse_host_control:U_CTRL.data_out
data_out[14] <= altera_tse_host_control:U_CTRL.data_out
data_out[15] <= altera_tse_host_control:U_CTRL.data_out
data_out[16] <= altera_tse_host_control:U_CTRL.data_out
data_out[17] <= altera_tse_host_control:U_CTRL.data_out
data_out[18] <= altera_tse_host_control:U_CTRL.data_out
data_out[19] <= altera_tse_host_control:U_CTRL.data_out
data_out[20] <= altera_tse_host_control:U_CTRL.data_out
data_out[21] <= altera_tse_host_control:U_CTRL.data_out
data_out[22] <= altera_tse_host_control:U_CTRL.data_out
data_out[23] <= altera_tse_host_control:U_CTRL.data_out
data_out[24] <= altera_tse_host_control:U_CTRL.data_out
data_out[25] <= altera_tse_host_control:U_CTRL.data_out
data_out[26] <= altera_tse_host_control:U_CTRL.data_out
data_out[27] <= altera_tse_host_control:U_CTRL.data_out
data_out[28] <= altera_tse_host_control:U_CTRL.data_out
data_out[29] <= altera_tse_host_control:U_CTRL.data_out
data_out[30] <= altera_tse_host_control:U_CTRL.data_out
data_out[31] <= altera_tse_host_control:U_CTRL.data_out
busy <= altera_tse_host_control:U_CTRL.busy
rx_section_empty[0] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[1] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[2] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[3] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[4] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[5] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[6] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[7] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[8] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[9] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[10] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[11] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[12] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_full[0] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[1] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[2] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[3] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[4] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[5] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[6] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[7] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[8] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[9] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[10] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[11] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[12] <= altera_tse_register_map:U_REG.rx_section_full
tx_section_empty[0] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[1] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[2] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[3] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[4] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[5] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[6] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[7] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[8] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[9] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[10] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[11] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[12] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_full[0] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[1] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[2] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[3] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[4] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[5] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[6] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[7] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[8] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[9] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[10] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[11] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[12] <= altera_tse_register_map:U_REG.tx_section_full
rx_ae_level[0] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[1] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[2] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[3] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[4] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[5] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[6] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[7] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[8] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[9] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[10] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[11] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[12] <= altera_tse_register_map:U_REG.rx_ae_level
rx_af_level[0] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[1] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[2] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[3] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[4] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[5] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[6] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[7] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[8] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[9] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[10] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[11] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[12] <= altera_tse_register_map:U_REG.rx_af_level
tx_ae_level[0] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[1] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[2] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[3] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[4] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[5] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[6] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[7] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[8] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[9] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[10] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[11] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[12] <= altera_tse_register_map:U_REG.tx_ae_level
tx_af_level[0] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[1] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[2] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[3] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[4] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[5] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[6] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[7] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[8] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[9] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[10] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[11] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[12] <= altera_tse_register_map:U_REG.tx_af_level
excess_col => excess_col.IN1
late_col => late_col.IN1
mac_addr[0] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[1] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[2] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[3] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[4] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[5] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[6] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[7] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[8] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[9] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[10] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[11] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[12] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[13] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[14] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[15] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[16] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[17] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[18] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[19] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[20] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[21] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[22] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[23] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[24] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[25] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[26] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[27] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[28] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[29] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[30] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[31] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[32] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[33] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[34] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[35] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[36] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[37] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[38] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[39] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[40] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[41] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[42] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[43] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[44] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[45] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[46] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[47] <= altera_tse_register_map:U_REG.mac_addr
pause_quant[0] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[1] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[2] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[3] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[4] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[5] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[6] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[7] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[8] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[9] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[10] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[11] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[12] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[13] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[14] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[15] <= altera_tse_register_map:U_REG.pause_quant
holdoff_quant[0] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[1] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[2] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[3] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[4] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[5] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[6] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[7] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[8] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[9] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[10] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[11] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[12] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[13] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[14] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[15] <= altera_tse_register_map:U_REG.holdoff_quant
promis_en <= altera_tse_register_map:U_REG.promis_en
frm_length_max[0] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[1] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[2] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[3] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[4] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[5] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[6] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[7] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[8] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[9] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[10] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[11] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[12] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[13] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[14] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[15] <= altera_tse_register_map:U_REG.frm_length_max
pause_fwd <= altera_tse_register_map:U_REG.pause_fwd
pause_ignore <= altera_tse_register_map:U_REG.pause_ignore
pad_ena <= altera_tse_register_map:U_REG.pad_ena
ethernet_mode <= altera_tse_register_map:U_REG.ethernet_mode
eth_mode <= altera_tse_register_map:U_REG.eth_mode
set_1000 => set_1000.IN1
set_10 => set_10.IN1
enable_tx <= altera_tse_register_map:U_REG.enable_tx
enable_rx <= altera_tse_register_map:U_REG.enable_rx
hd_ena <= altera_tse_register_map:U_REG.hd_ena
tx_addr_ins <= altera_tse_register_map:U_REG.tx_addr_ins
crc_fwd <= altera_tse_register_map:U_REG.crc_fwd
sw_reset <= altera_tse_register_map:U_REG.sw_reset
tx_done => tx_done.IN1
mhash_sel <= altera_tse_register_map:U_REG.mhash_sel
cmd_frm_ena <= altera_tse_register_map:U_REG.cmd_frm_ena
no_lgth_check <= altera_tse_register_map:U_REG.no_lgth_check
ena_10 <= altera_tse_register_map:U_REG.ena_10
rx_err_frm_disc <= altera_tse_register_map:U_REG.rx_err_frm_disc
tx_ipg_len[0] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[1] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[2] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[3] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[4] <= altera_tse_register_map:U_REG.tx_ipg_len
rx_reset_done => rx_reset_done.IN1
magic_ena <= altera_tse_register_map:U_REG.magic_ena
magic_detect => magic_detect.IN1
sleep_ena <= altera_tse_register_map:U_REG.sleep_ena
reg_sleepn => reg_sleepn.IN1
reg_wakeup <= altera_tse_register_map:U_REG.reg_wakeup
xoff_gen <= altera_tse_register_map:U_REG.xoff_gen
xon_gen <= altera_tse_register_map:U_REG.xon_gen
tx_crc_fwd_out <= altera_tse_register_map:U_REG.tx_crc_fwd_out
tx_shift16 <= altera_tse_register_map:U_REG.tx_shift16
rx_shift16 <= altera_tse_register_map:U_REG.rx_shift16
lut_wren <= altera_tse_register_map:U_REG.lut_wren
lut_wdata <= altera_tse_register_map:U_REG.lut_wdata
lut_waddr[0] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[1] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[2] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[3] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[4] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[5] <= altera_tse_register_map:U_REG.lut_waddr
mdio_data_in[0] => mdio_data_in[0].IN1
mdio_data_in[1] => mdio_data_in[1].IN1
mdio_data_in[2] => mdio_data_in[2].IN1
mdio_data_in[3] => mdio_data_in[3].IN1
mdio_data_in[4] => mdio_data_in[4].IN1
mdio_data_in[5] => mdio_data_in[5].IN1
mdio_data_in[6] => mdio_data_in[6].IN1
mdio_data_in[7] => mdio_data_in[7].IN1
mdio_data_in[8] => mdio_data_in[8].IN1
mdio_data_in[9] => mdio_data_in[9].IN1
mdio_data_in[10] => mdio_data_in[10].IN1
mdio_data_in[11] => mdio_data_in[11].IN1
mdio_data_in[12] => mdio_data_in[12].IN1
mdio_data_in[13] => mdio_data_in[13].IN1
mdio_data_in[14] => mdio_data_in[14].IN1
mdio_data_in[15] => mdio_data_in[15].IN1
mdio_data_out[0] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[1] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[2] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[3] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[4] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[5] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[6] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[7] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[8] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[9] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[10] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[11] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[12] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[13] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[14] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[15] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_dev_addr[0] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[1] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[2] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[3] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[4] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_addr[0] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[1] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[2] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[3] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[4] <= altera_tse_register_map:U_REG.mdio_addr
mdio_cs <= altera_tse_register_map:U_REG.mdio_cs
mdio_rd <= altera_tse_register_map:U_REG.mdio_rd
mdio_wr <= altera_tse_register_map:U_REG.mdio_wr
mdio_busy => mdio_busy.IN1
pause_rcv => pause_rcv.IN1
pause_tx => pause_tx.IN1
frm_align_err => frm_align_err.IN1
frm_crc_err => frm_crc_err.IN1
long_crc_err => long_crc_err.IN1
short_crc_err => short_crc_err.IN1
frm_discard => frm_discard.IN1
rx_total_lgth[0] => rx_total_lgth[0].IN1
rx_total_lgth[1] => rx_total_lgth[1].IN1
rx_total_lgth[2] => rx_total_lgth[2].IN1
rx_total_lgth[3] => rx_total_lgth[3].IN1
rx_total_lgth[4] => rx_total_lgth[4].IN1
rx_total_lgth[5] => rx_total_lgth[5].IN1
rx_total_lgth[6] => rx_total_lgth[6].IN1
rx_total_lgth[7] => rx_total_lgth[7].IN1
rx_total_lgth[8] => rx_total_lgth[8].IN1
rx_total_lgth[9] => rx_total_lgth[9].IN1
rx_total_lgth[10] => rx_total_lgth[10].IN1
rx_total_lgth[11] => rx_total_lgth[11].IN1
rx_total_lgth[12] => rx_total_lgth[12].IN1
rx_total_lgth[13] => rx_total_lgth[13].IN1
rx_total_lgth[14] => rx_total_lgth[14].IN1
rx_total_lgth[15] => rx_total_lgth[15].IN1
rx_total_val => rx_total_val.IN1
rx_frm_stat_ena => rx_frm_stat_ena.IN1
rx_frm_stat_val => rx_frm_stat_val.IN1
rx_frm_err => rx_frm_err.IN1
rx_frm_crc_err => rx_frm_crc_err.IN1
rx_frm_length[0] => rx_frm_length[0].IN1
rx_frm_length[1] => rx_frm_length[1].IN1
rx_frm_length[2] => rx_frm_length[2].IN1
rx_frm_length[3] => rx_frm_length[3].IN1
rx_frm_length[4] => rx_frm_length[4].IN1
rx_frm_length[5] => rx_frm_length[5].IN1
rx_frm_length[6] => rx_frm_length[6].IN1
rx_frm_length[7] => rx_frm_length[7].IN1
rx_frm_length[8] => rx_frm_length[8].IN1
rx_frm_length[9] => rx_frm_length[9].IN1
rx_frm_length[10] => rx_frm_length[10].IN1
rx_frm_length[11] => rx_frm_length[11].IN1
rx_frm_length[12] => rx_frm_length[12].IN1
rx_frm_length[13] => rx_frm_length[13].IN1
rx_frm_length[14] => rx_frm_length[14].IN1
rx_frm_length[15] => rx_frm_length[15].IN1
rx_frm_vlan => rx_frm_vlan.IN1
rx_frm_stack_vlan => rx_frm_stack_vlan.IN1
rx_frm_unicast => rx_frm_unicast.IN1
rx_frm_broadcast => rx_frm_broadcast.IN1
rx_frm_mltcast => rx_frm_mltcast.IN1
tx_frm_stat_val => tx_frm_stat_val.IN1
tx_frm_err => tx_frm_err.IN1
tx_frm_length[0] => tx_frm_length[0].IN1
tx_frm_length[1] => tx_frm_length[1].IN1
tx_frm_length[2] => tx_frm_length[2].IN1
tx_frm_length[3] => tx_frm_length[3].IN1
tx_frm_length[4] => tx_frm_length[4].IN1
tx_frm_length[5] => tx_frm_length[5].IN1
tx_frm_length[6] => tx_frm_length[6].IN1
tx_frm_length[7] => tx_frm_length[7].IN1
tx_frm_length[8] => tx_frm_length[8].IN1
tx_frm_length[9] => tx_frm_length[9].IN1
tx_frm_length[10] => tx_frm_length[10].IN1
tx_frm_length[11] => tx_frm_length[11].IN1
tx_frm_length[12] => tx_frm_length[12].IN1
tx_frm_length[13] => tx_frm_length[13].IN1
tx_frm_length[14] => tx_frm_length[14].IN1
tx_frm_length[15] => tx_frm_length[15].IN1
tx_frm_unicast => tx_frm_unicast.IN1
tx_frm_broadcast => tx_frm_broadcast.IN1
tx_frm_mltcast => tx_frm_mltcast.IN1
gmii_loopback <= altera_tse_register_map:U_REG.gmii_loopback
eccstatus_rx_stat_reg[0] <= altera_tse_register_map:U_REG.eccstatus_rx_stat_reg
eccstatus_rx_stat_reg[1] <= altera_tse_register_map:U_REG.eccstatus_rx_stat_reg
eccstatus_tx_stat_reg[0] <= altera_tse_register_map:U_REG.eccstatus_tx_stat_reg
eccstatus_tx_stat_reg[1] <= altera_tse_register_map:U_REG.eccstatus_tx_stat_reg
smac_0[0] <= altera_tse_register_map:U_REG.smac_0
smac_0[1] <= altera_tse_register_map:U_REG.smac_0
smac_0[2] <= altera_tse_register_map:U_REG.smac_0
smac_0[3] <= altera_tse_register_map:U_REG.smac_0
smac_0[4] <= altera_tse_register_map:U_REG.smac_0
smac_0[5] <= altera_tse_register_map:U_REG.smac_0
smac_0[6] <= altera_tse_register_map:U_REG.smac_0
smac_0[7] <= altera_tse_register_map:U_REG.smac_0
smac_0[8] <= altera_tse_register_map:U_REG.smac_0
smac_0[9] <= altera_tse_register_map:U_REG.smac_0
smac_0[10] <= altera_tse_register_map:U_REG.smac_0
smac_0[11] <= altera_tse_register_map:U_REG.smac_0
smac_0[12] <= altera_tse_register_map:U_REG.smac_0
smac_0[13] <= altera_tse_register_map:U_REG.smac_0
smac_0[14] <= altera_tse_register_map:U_REG.smac_0
smac_0[15] <= altera_tse_register_map:U_REG.smac_0
smac_0[16] <= altera_tse_register_map:U_REG.smac_0
smac_0[17] <= altera_tse_register_map:U_REG.smac_0
smac_0[18] <= altera_tse_register_map:U_REG.smac_0
smac_0[19] <= altera_tse_register_map:U_REG.smac_0
smac_0[20] <= altera_tse_register_map:U_REG.smac_0
smac_0[21] <= altera_tse_register_map:U_REG.smac_0
smac_0[22] <= altera_tse_register_map:U_REG.smac_0
smac_0[23] <= altera_tse_register_map:U_REG.smac_0
smac_0[24] <= altera_tse_register_map:U_REG.smac_0
smac_0[25] <= altera_tse_register_map:U_REG.smac_0
smac_0[26] <= altera_tse_register_map:U_REG.smac_0
smac_0[27] <= altera_tse_register_map:U_REG.smac_0
smac_0[28] <= altera_tse_register_map:U_REG.smac_0
smac_0[29] <= altera_tse_register_map:U_REG.smac_0
smac_0[30] <= altera_tse_register_map:U_REG.smac_0
smac_0[31] <= altera_tse_register_map:U_REG.smac_0
smac_0[32] <= altera_tse_register_map:U_REG.smac_0
smac_0[33] <= altera_tse_register_map:U_REG.smac_0
smac_0[34] <= altera_tse_register_map:U_REG.smac_0
smac_0[35] <= altera_tse_register_map:U_REG.smac_0
smac_0[36] <= altera_tse_register_map:U_REG.smac_0
smac_0[37] <= altera_tse_register_map:U_REG.smac_0
smac_0[38] <= altera_tse_register_map:U_REG.smac_0
smac_0[39] <= altera_tse_register_map:U_REG.smac_0
smac_0[40] <= altera_tse_register_map:U_REG.smac_0
smac_0[41] <= altera_tse_register_map:U_REG.smac_0
smac_0[42] <= altera_tse_register_map:U_REG.smac_0
smac_0[43] <= altera_tse_register_map:U_REG.smac_0
smac_0[44] <= altera_tse_register_map:U_REG.smac_0
smac_0[45] <= altera_tse_register_map:U_REG.smac_0
smac_0[46] <= altera_tse_register_map:U_REG.smac_0
smac_0[47] <= altera_tse_register_map:U_REG.smac_0
smac_1[0] <= altera_tse_register_map:U_REG.smac_1
smac_1[1] <= altera_tse_register_map:U_REG.smac_1
smac_1[2] <= altera_tse_register_map:U_REG.smac_1
smac_1[3] <= altera_tse_register_map:U_REG.smac_1
smac_1[4] <= altera_tse_register_map:U_REG.smac_1
smac_1[5] <= altera_tse_register_map:U_REG.smac_1
smac_1[6] <= altera_tse_register_map:U_REG.smac_1
smac_1[7] <= altera_tse_register_map:U_REG.smac_1
smac_1[8] <= altera_tse_register_map:U_REG.smac_1
smac_1[9] <= altera_tse_register_map:U_REG.smac_1
smac_1[10] <= altera_tse_register_map:U_REG.smac_1
smac_1[11] <= altera_tse_register_map:U_REG.smac_1
smac_1[12] <= altera_tse_register_map:U_REG.smac_1
smac_1[13] <= altera_tse_register_map:U_REG.smac_1
smac_1[14] <= altera_tse_register_map:U_REG.smac_1
smac_1[15] <= altera_tse_register_map:U_REG.smac_1
smac_1[16] <= altera_tse_register_map:U_REG.smac_1
smac_1[17] <= altera_tse_register_map:U_REG.smac_1
smac_1[18] <= altera_tse_register_map:U_REG.smac_1
smac_1[19] <= altera_tse_register_map:U_REG.smac_1
smac_1[20] <= altera_tse_register_map:U_REG.smac_1
smac_1[21] <= altera_tse_register_map:U_REG.smac_1
smac_1[22] <= altera_tse_register_map:U_REG.smac_1
smac_1[23] <= altera_tse_register_map:U_REG.smac_1
smac_1[24] <= altera_tse_register_map:U_REG.smac_1
smac_1[25] <= altera_tse_register_map:U_REG.smac_1
smac_1[26] <= altera_tse_register_map:U_REG.smac_1
smac_1[27] <= altera_tse_register_map:U_REG.smac_1
smac_1[28] <= altera_tse_register_map:U_REG.smac_1
smac_1[29] <= altera_tse_register_map:U_REG.smac_1
smac_1[30] <= altera_tse_register_map:U_REG.smac_1
smac_1[31] <= altera_tse_register_map:U_REG.smac_1
smac_1[32] <= altera_tse_register_map:U_REG.smac_1
smac_1[33] <= altera_tse_register_map:U_REG.smac_1
smac_1[34] <= altera_tse_register_map:U_REG.smac_1
smac_1[35] <= altera_tse_register_map:U_REG.smac_1
smac_1[36] <= altera_tse_register_map:U_REG.smac_1
smac_1[37] <= altera_tse_register_map:U_REG.smac_1
smac_1[38] <= altera_tse_register_map:U_REG.smac_1
smac_1[39] <= altera_tse_register_map:U_REG.smac_1
smac_1[40] <= altera_tse_register_map:U_REG.smac_1
smac_1[41] <= altera_tse_register_map:U_REG.smac_1
smac_1[42] <= altera_tse_register_map:U_REG.smac_1
smac_1[43] <= altera_tse_register_map:U_REG.smac_1
smac_1[44] <= altera_tse_register_map:U_REG.smac_1
smac_1[45] <= altera_tse_register_map:U_REG.smac_1
smac_1[46] <= altera_tse_register_map:U_REG.smac_1
smac_1[47] <= altera_tse_register_map:U_REG.smac_1
smac_2[0] <= altera_tse_register_map:U_REG.smac_2
smac_2[1] <= altera_tse_register_map:U_REG.smac_2
smac_2[2] <= altera_tse_register_map:U_REG.smac_2
smac_2[3] <= altera_tse_register_map:U_REG.smac_2
smac_2[4] <= altera_tse_register_map:U_REG.smac_2
smac_2[5] <= altera_tse_register_map:U_REG.smac_2
smac_2[6] <= altera_tse_register_map:U_REG.smac_2
smac_2[7] <= altera_tse_register_map:U_REG.smac_2
smac_2[8] <= altera_tse_register_map:U_REG.smac_2
smac_2[9] <= altera_tse_register_map:U_REG.smac_2
smac_2[10] <= altera_tse_register_map:U_REG.smac_2
smac_2[11] <= altera_tse_register_map:U_REG.smac_2
smac_2[12] <= altera_tse_register_map:U_REG.smac_2
smac_2[13] <= altera_tse_register_map:U_REG.smac_2
smac_2[14] <= altera_tse_register_map:U_REG.smac_2
smac_2[15] <= altera_tse_register_map:U_REG.smac_2
smac_2[16] <= altera_tse_register_map:U_REG.smac_2
smac_2[17] <= altera_tse_register_map:U_REG.smac_2
smac_2[18] <= altera_tse_register_map:U_REG.smac_2
smac_2[19] <= altera_tse_register_map:U_REG.smac_2
smac_2[20] <= altera_tse_register_map:U_REG.smac_2
smac_2[21] <= altera_tse_register_map:U_REG.smac_2
smac_2[22] <= altera_tse_register_map:U_REG.smac_2
smac_2[23] <= altera_tse_register_map:U_REG.smac_2
smac_2[24] <= altera_tse_register_map:U_REG.smac_2
smac_2[25] <= altera_tse_register_map:U_REG.smac_2
smac_2[26] <= altera_tse_register_map:U_REG.smac_2
smac_2[27] <= altera_tse_register_map:U_REG.smac_2
smac_2[28] <= altera_tse_register_map:U_REG.smac_2
smac_2[29] <= altera_tse_register_map:U_REG.smac_2
smac_2[30] <= altera_tse_register_map:U_REG.smac_2
smac_2[31] <= altera_tse_register_map:U_REG.smac_2
smac_2[32] <= altera_tse_register_map:U_REG.smac_2
smac_2[33] <= altera_tse_register_map:U_REG.smac_2
smac_2[34] <= altera_tse_register_map:U_REG.smac_2
smac_2[35] <= altera_tse_register_map:U_REG.smac_2
smac_2[36] <= altera_tse_register_map:U_REG.smac_2
smac_2[37] <= altera_tse_register_map:U_REG.smac_2
smac_2[38] <= altera_tse_register_map:U_REG.smac_2
smac_2[39] <= altera_tse_register_map:U_REG.smac_2
smac_2[40] <= altera_tse_register_map:U_REG.smac_2
smac_2[41] <= altera_tse_register_map:U_REG.smac_2
smac_2[42] <= altera_tse_register_map:U_REG.smac_2
smac_2[43] <= altera_tse_register_map:U_REG.smac_2
smac_2[44] <= altera_tse_register_map:U_REG.smac_2
smac_2[45] <= altera_tse_register_map:U_REG.smac_2
smac_2[46] <= altera_tse_register_map:U_REG.smac_2
smac_2[47] <= altera_tse_register_map:U_REG.smac_2
smac_3[0] <= altera_tse_register_map:U_REG.smac_3
smac_3[1] <= altera_tse_register_map:U_REG.smac_3
smac_3[2] <= altera_tse_register_map:U_REG.smac_3
smac_3[3] <= altera_tse_register_map:U_REG.smac_3
smac_3[4] <= altera_tse_register_map:U_REG.smac_3
smac_3[5] <= altera_tse_register_map:U_REG.smac_3
smac_3[6] <= altera_tse_register_map:U_REG.smac_3
smac_3[7] <= altera_tse_register_map:U_REG.smac_3
smac_3[8] <= altera_tse_register_map:U_REG.smac_3
smac_3[9] <= altera_tse_register_map:U_REG.smac_3
smac_3[10] <= altera_tse_register_map:U_REG.smac_3
smac_3[11] <= altera_tse_register_map:U_REG.smac_3
smac_3[12] <= altera_tse_register_map:U_REG.smac_3
smac_3[13] <= altera_tse_register_map:U_REG.smac_3
smac_3[14] <= altera_tse_register_map:U_REG.smac_3
smac_3[15] <= altera_tse_register_map:U_REG.smac_3
smac_3[16] <= altera_tse_register_map:U_REG.smac_3
smac_3[17] <= altera_tse_register_map:U_REG.smac_3
smac_3[18] <= altera_tse_register_map:U_REG.smac_3
smac_3[19] <= altera_tse_register_map:U_REG.smac_3
smac_3[20] <= altera_tse_register_map:U_REG.smac_3
smac_3[21] <= altera_tse_register_map:U_REG.smac_3
smac_3[22] <= altera_tse_register_map:U_REG.smac_3
smac_3[23] <= altera_tse_register_map:U_REG.smac_3
smac_3[24] <= altera_tse_register_map:U_REG.smac_3
smac_3[25] <= altera_tse_register_map:U_REG.smac_3
smac_3[26] <= altera_tse_register_map:U_REG.smac_3
smac_3[27] <= altera_tse_register_map:U_REG.smac_3
smac_3[28] <= altera_tse_register_map:U_REG.smac_3
smac_3[29] <= altera_tse_register_map:U_REG.smac_3
smac_3[30] <= altera_tse_register_map:U_REG.smac_3
smac_3[31] <= altera_tse_register_map:U_REG.smac_3
smac_3[32] <= altera_tse_register_map:U_REG.smac_3
smac_3[33] <= altera_tse_register_map:U_REG.smac_3
smac_3[34] <= altera_tse_register_map:U_REG.smac_3
smac_3[35] <= altera_tse_register_map:U_REG.smac_3
smac_3[36] <= altera_tse_register_map:U_REG.smac_3
smac_3[37] <= altera_tse_register_map:U_REG.smac_3
smac_3[38] <= altera_tse_register_map:U_REG.smac_3
smac_3[39] <= altera_tse_register_map:U_REG.smac_3
smac_3[40] <= altera_tse_register_map:U_REG.smac_3
smac_3[41] <= altera_tse_register_map:U_REG.smac_3
smac_3[42] <= altera_tse_register_map:U_REG.smac_3
smac_3[43] <= altera_tse_register_map:U_REG.smac_3
smac_3[44] <= altera_tse_register_map:U_REG.smac_3
smac_3[45] <= altera_tse_register_map:U_REG.smac_3
smac_3[46] <= altera_tse_register_map:U_REG.smac_3
smac_3[47] <= altera_tse_register_map:U_REG.smac_3
tx_addr_sel[0] <= altera_tse_register_map:U_REG.tx_addr_sel
tx_addr_sel[1] <= altera_tse_register_map:U_REG.tx_addr_sel
tx_addr_sel[2] <= altera_tse_register_map:U_REG.tx_addr_sel


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG
rx_clk => rx_clk.IN9
tx_clk => tx_clk.IN4
reg_clk => reg_clk.IN17
reset_rx_clk => reset_rx_clk.IN8
reset_tx_clk => reset_tx_clk.IN3
reset_reg_clk => reset_reg_clk.IN11
reg_rd => always38.IN1
reg_rd => always60.IN0
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => mdio_rd_reg.DATAIN
reg_wr => always0.IN1
reg_wr => always2.IN1
reg_wr => always9.IN1
reg_wr => always11.IN1
reg_wr => always13.IN1
reg_wr => always15.IN1
reg_wr => always17.IN1
reg_wr => always19.IN1
reg_wr => always21.IN1
reg_wr => always23.IN1
reg_wr => always25.IN1
reg_wr => always27.IN1
reg_wr => always29.IN1
reg_wr => always31.IN1
reg_wr => always33.IN1
reg_wr => always35.IN1
reg_wr => always36.IN1
reg_wr => always37.IN1
reg_wr => always56.IN1
reg_wr => always59.IN1
reg_wr => always60.IN1
reg_wr => mdio_wr_reg.DATAIN
reg_timout => command_config.OUTPUTSELECT
reg_timout => command_config.OUTPUTSELECT
reg_timout => reg_status.OUTPUTSELECT
reg_sel[0] => reg_sel[0].IN2
reg_sel[1] => reg_sel[1].IN2
reg_sel[2] => reg_sel[2].IN2
reg_sel[3] => reg_sel[3].IN2
reg_sel[4] => reg_sel[4].IN2
reg_sel[5] => reg_sel[5].IN2
reg_sel[6] => reg_sel[6].IN2
reg_sel[7] => reg_sel[7].IN2
reg_data_in[0] => command_config.DATAB
reg_data_in[0] => frm_length.DATAB
reg_data_in[0] => mdio_data_out_reg[0].DATAIN
reg_data_in[0] => scratch[0].DATAIN
reg_data_in[0] => mac_0[0].DATAIN
reg_data_in[0] => mac_1[0].DATAIN
reg_data_in[0] => pause_quant_reg[0].DATAIN
reg_data_in[0] => rx_section_empty_reg[0].DATAIN
reg_data_in[0] => rx_section_full_reg[0].DATAIN
reg_data_in[0] => tx_section_empty_reg[0].DATAIN
reg_data_in[0] => tx_section_full_reg[0].DATAIN
reg_data_in[0] => rx_ae_level_reg[0].DATAIN
reg_data_in[0] => rx_af_level_reg[0].DATAIN
reg_data_in[0] => tx_ae_level_reg[0].DATAIN
reg_data_in[0] => tx_af_level_reg[0].DATAIN
reg_data_in[0] => mdio_addr0[0].DATAIN
reg_data_in[0] => mdio_addr1[0].DATAIN
reg_data_in[0] => holdoff_quant[0]~reg0.DATAIN
reg_data_in[0] => tx_ipg_len_reg[0].DATAIN
reg_data_in[1] => command_config.DATAB
reg_data_in[1] => frm_length.DATAB
reg_data_in[1] => mdio_data_out_reg[1].DATAIN
reg_data_in[1] => scratch[1].DATAIN
reg_data_in[1] => mac_0[1].DATAIN
reg_data_in[1] => mac_1[1].DATAIN
reg_data_in[1] => pause_quant_reg[1].DATAIN
reg_data_in[1] => rx_section_empty_reg[1].DATAIN
reg_data_in[1] => rx_section_full_reg[1].DATAIN
reg_data_in[1] => tx_section_empty_reg[1].DATAIN
reg_data_in[1] => tx_section_full_reg[1].DATAIN
reg_data_in[1] => rx_ae_level_reg[1].DATAIN
reg_data_in[1] => rx_af_level_reg[1].DATAIN
reg_data_in[1] => tx_ae_level_reg[1].DATAIN
reg_data_in[1] => tx_af_level_reg[1].DATAIN
reg_data_in[1] => mdio_addr0[1].DATAIN
reg_data_in[1] => mdio_addr1[1].DATAIN
reg_data_in[1] => holdoff_quant[1]~reg0.DATAIN
reg_data_in[1] => tx_ipg_len_reg[1].DATAIN
reg_data_in[2] => frm_length.DATAB
reg_data_in[2] => mdio_data_out_reg[2].DATAIN
reg_data_in[2] => scratch[2].DATAIN
reg_data_in[2] => command_config[2].DATAIN
reg_data_in[2] => mac_0[2].DATAIN
reg_data_in[2] => mac_1[2].DATAIN
reg_data_in[2] => pause_quant_reg[2].DATAIN
reg_data_in[2] => rx_section_empty_reg[2].DATAIN
reg_data_in[2] => rx_section_full_reg[2].DATAIN
reg_data_in[2] => tx_section_empty_reg[2].DATAIN
reg_data_in[2] => tx_section_full_reg[2].DATAIN
reg_data_in[2] => rx_ae_level_reg[2].DATAIN
reg_data_in[2] => rx_af_level_reg[2].DATAIN
reg_data_in[2] => tx_ae_level_reg[2].DATAIN
reg_data_in[2] => tx_af_level_reg[2].DATAIN
reg_data_in[2] => mdio_addr0[2].DATAIN
reg_data_in[2] => mdio_addr1[2].DATAIN
reg_data_in[2] => holdoff_quant[2]~reg0.DATAIN
reg_data_in[2] => tx_ipg_len_reg[2].DATAIN
reg_data_in[3] => frm_length.DATAB
reg_data_in[3] => mdio_data_out_reg[3].DATAIN
reg_data_in[3] => scratch[3].DATAIN
reg_data_in[3] => command_config[3].DATAIN
reg_data_in[3] => mac_0[3].DATAIN
reg_data_in[3] => mac_1[3].DATAIN
reg_data_in[3] => pause_quant_reg[3].DATAIN
reg_data_in[3] => rx_section_empty_reg[3].DATAIN
reg_data_in[3] => rx_section_full_reg[3].DATAIN
reg_data_in[3] => tx_section_empty_reg[3].DATAIN
reg_data_in[3] => tx_section_full_reg[3].DATAIN
reg_data_in[3] => rx_ae_level_reg[3].DATAIN
reg_data_in[3] => rx_af_level_reg[3].DATAIN
reg_data_in[3] => tx_ae_level_reg[3].DATAIN
reg_data_in[3] => tx_af_level_reg[3].DATAIN
reg_data_in[3] => mdio_addr0[3].DATAIN
reg_data_in[3] => mdio_addr1[3].DATAIN
reg_data_in[3] => holdoff_quant[3]~reg0.DATAIN
reg_data_in[3] => tx_ipg_len_reg[3].DATAIN
reg_data_in[4] => frm_length.DATAB
reg_data_in[4] => mdio_data_out_reg[4].DATAIN
reg_data_in[4] => scratch[4].DATAIN
reg_data_in[4] => command_config[4].DATAIN
reg_data_in[4] => mac_0[4].DATAIN
reg_data_in[4] => mac_1[4].DATAIN
reg_data_in[4] => pause_quant_reg[4].DATAIN
reg_data_in[4] => rx_section_empty_reg[4].DATAIN
reg_data_in[4] => rx_section_full_reg[4].DATAIN
reg_data_in[4] => tx_section_empty_reg[4].DATAIN
reg_data_in[4] => tx_section_full_reg[4].DATAIN
reg_data_in[4] => rx_ae_level_reg[4].DATAIN
reg_data_in[4] => rx_af_level_reg[4].DATAIN
reg_data_in[4] => tx_ae_level_reg[4].DATAIN
reg_data_in[4] => tx_af_level_reg[4].DATAIN
reg_data_in[4] => mdio_addr0[4].DATAIN
reg_data_in[4] => mdio_addr1[4].DATAIN
reg_data_in[4] => holdoff_quant[4]~reg0.DATAIN
reg_data_in[4] => tx_ipg_len_reg[4].DATAIN
reg_data_in[5] => frm_length.DATAB
reg_data_in[5] => mdio_data_out_reg[5].DATAIN
reg_data_in[5] => scratch[5].DATAIN
reg_data_in[5] => command_config[5].DATAIN
reg_data_in[5] => mac_0[5].DATAIN
reg_data_in[5] => mac_1[5].DATAIN
reg_data_in[5] => pause_quant_reg[5].DATAIN
reg_data_in[5] => rx_section_empty_reg[5].DATAIN
reg_data_in[5] => rx_section_full_reg[5].DATAIN
reg_data_in[5] => tx_section_empty_reg[5].DATAIN
reg_data_in[5] => tx_section_full_reg[5].DATAIN
reg_data_in[5] => rx_ae_level_reg[5].DATAIN
reg_data_in[5] => rx_af_level_reg[5].DATAIN
reg_data_in[5] => tx_ae_level_reg[5].DATAIN
reg_data_in[5] => tx_af_level_reg[5].DATAIN
reg_data_in[5] => holdoff_quant[5]~reg0.DATAIN
reg_data_in[6] => frm_length.DATAB
reg_data_in[6] => mdio_data_out_reg[6].DATAIN
reg_data_in[6] => scratch[6].DATAIN
reg_data_in[6] => command_config[6].DATAIN
reg_data_in[6] => mac_0[6].DATAIN
reg_data_in[6] => mac_1[6].DATAIN
reg_data_in[6] => pause_quant_reg[6].DATAIN
reg_data_in[6] => rx_section_empty_reg[6].DATAIN
reg_data_in[6] => rx_section_full_reg[6].DATAIN
reg_data_in[6] => tx_section_empty_reg[6].DATAIN
reg_data_in[6] => tx_section_full_reg[6].DATAIN
reg_data_in[6] => rx_ae_level_reg[6].DATAIN
reg_data_in[6] => rx_af_level_reg[6].DATAIN
reg_data_in[6] => tx_ae_level_reg[6].DATAIN
reg_data_in[6] => tx_af_level_reg[6].DATAIN
reg_data_in[6] => holdoff_quant[6]~reg0.DATAIN
reg_data_in[7] => frm_length.DATAB
reg_data_in[7] => mdio_data_out_reg[7].DATAIN
reg_data_in[7] => scratch[7].DATAIN
reg_data_in[7] => command_config[7].DATAIN
reg_data_in[7] => mac_0[7].DATAIN
reg_data_in[7] => mac_1[7].DATAIN
reg_data_in[7] => pause_quant_reg[7].DATAIN
reg_data_in[7] => rx_section_empty_reg[7].DATAIN
reg_data_in[7] => rx_section_full_reg[7].DATAIN
reg_data_in[7] => tx_section_empty_reg[7].DATAIN
reg_data_in[7] => tx_section_full_reg[7].DATAIN
reg_data_in[7] => rx_ae_level_reg[7].DATAIN
reg_data_in[7] => rx_af_level_reg[7].DATAIN
reg_data_in[7] => tx_ae_level_reg[7].DATAIN
reg_data_in[7] => tx_af_level_reg[7].DATAIN
reg_data_in[7] => holdoff_quant[7]~reg0.DATAIN
reg_data_in[8] => frm_length.DATAB
reg_data_in[8] => mdio_data_out_reg[8].DATAIN
reg_data_in[8] => scratch[8].DATAIN
reg_data_in[8] => command_config[8].DATAIN
reg_data_in[8] => mac_0[8].DATAIN
reg_data_in[8] => mac_1[8].DATAIN
reg_data_in[8] => pause_quant_reg[8].DATAIN
reg_data_in[8] => rx_section_empty_reg[8].DATAIN
reg_data_in[8] => rx_section_full_reg[8].DATAIN
reg_data_in[8] => tx_section_empty_reg[8].DATAIN
reg_data_in[8] => tx_section_full_reg[8].DATAIN
reg_data_in[8] => rx_ae_level_reg[8].DATAIN
reg_data_in[8] => rx_af_level_reg[8].DATAIN
reg_data_in[8] => tx_ae_level_reg[8].DATAIN
reg_data_in[8] => tx_af_level_reg[8].DATAIN
reg_data_in[8] => holdoff_quant[8]~reg0.DATAIN
reg_data_in[9] => frm_length.DATAB
reg_data_in[9] => mdio_data_out_reg[9].DATAIN
reg_data_in[9] => scratch[9].DATAIN
reg_data_in[9] => command_config[9].DATAIN
reg_data_in[9] => mac_0[9].DATAIN
reg_data_in[9] => mac_1[9].DATAIN
reg_data_in[9] => pause_quant_reg[9].DATAIN
reg_data_in[9] => rx_section_empty_reg[9].DATAIN
reg_data_in[9] => rx_section_full_reg[9].DATAIN
reg_data_in[9] => tx_section_empty_reg[9].DATAIN
reg_data_in[9] => tx_section_full_reg[9].DATAIN
reg_data_in[9] => rx_ae_level_reg[9].DATAIN
reg_data_in[9] => rx_af_level_reg[9].DATAIN
reg_data_in[9] => tx_ae_level_reg[9].DATAIN
reg_data_in[9] => tx_af_level_reg[9].DATAIN
reg_data_in[9] => holdoff_quant[9]~reg0.DATAIN
reg_data_in[10] => frm_length.DATAB
reg_data_in[10] => mdio_data_out_reg[10].DATAIN
reg_data_in[10] => scratch[10].DATAIN
reg_data_in[10] => command_config[10].DATAIN
reg_data_in[10] => mac_0[10].DATAIN
reg_data_in[10] => mac_1[10].DATAIN
reg_data_in[10] => pause_quant_reg[10].DATAIN
reg_data_in[10] => rx_section_empty_reg[10].DATAIN
reg_data_in[10] => rx_section_full_reg[10].DATAIN
reg_data_in[10] => tx_section_empty_reg[10].DATAIN
reg_data_in[10] => tx_section_full_reg[10].DATAIN
reg_data_in[10] => rx_ae_level_reg[10].DATAIN
reg_data_in[10] => rx_af_level_reg[10].DATAIN
reg_data_in[10] => tx_ae_level_reg[10].DATAIN
reg_data_in[10] => tx_af_level_reg[10].DATAIN
reg_data_in[10] => holdoff_quant[10]~reg0.DATAIN
reg_data_in[11] => frm_length.DATAB
reg_data_in[11] => mdio_data_out_reg[11].DATAIN
reg_data_in[11] => scratch[11].DATAIN
reg_data_in[11] => mac_0[11].DATAIN
reg_data_in[11] => mac_1[11].DATAIN
reg_data_in[11] => pause_quant_reg[11].DATAIN
reg_data_in[11] => rx_section_empty_reg[11].DATAIN
reg_data_in[11] => rx_section_full_reg[11].DATAIN
reg_data_in[11] => tx_section_empty_reg[11].DATAIN
reg_data_in[11] => tx_section_full_reg[11].DATAIN
reg_data_in[11] => rx_ae_level_reg[11].DATAIN
reg_data_in[11] => rx_af_level_reg[11].DATAIN
reg_data_in[11] => tx_ae_level_reg[11].DATAIN
reg_data_in[11] => tx_af_level_reg[11].DATAIN
reg_data_in[11] => holdoff_quant[11]~reg0.DATAIN
reg_data_in[12] => frm_length.DATAB
reg_data_in[12] => mdio_data_out_reg[12].DATAIN
reg_data_in[12] => scratch[12].DATAIN
reg_data_in[12] => mac_0[12].DATAIN
reg_data_in[12] => mac_1[12].DATAIN
reg_data_in[12] => pause_quant_reg[12].DATAIN
reg_data_in[12] => rx_section_empty_reg[12].DATAIN
reg_data_in[12] => rx_section_full_reg[12].DATAIN
reg_data_in[12] => tx_section_empty_reg[12].DATAIN
reg_data_in[12] => tx_section_full_reg[12].DATAIN
reg_data_in[12] => rx_ae_level_reg[12].DATAIN
reg_data_in[12] => rx_af_level_reg[12].DATAIN
reg_data_in[12] => tx_ae_level_reg[12].DATAIN
reg_data_in[12] => tx_af_level_reg[12].DATAIN
reg_data_in[12] => holdoff_quant[12]~reg0.DATAIN
reg_data_in[13] => command_config.DATAB
reg_data_in[13] => frm_length.DATAB
reg_data_in[13] => mdio_data_out_reg[13].DATAIN
reg_data_in[13] => scratch[13].DATAIN
reg_data_in[13] => mac_0[13].DATAIN
reg_data_in[13] => mac_1[13].DATAIN
reg_data_in[13] => pause_quant_reg[13].DATAIN
reg_data_in[13] => holdoff_quant[13]~reg0.DATAIN
reg_data_in[14] => frm_length.DATAB
reg_data_in[14] => mdio_data_out_reg[14].DATAIN
reg_data_in[14] => scratch[14].DATAIN
reg_data_in[14] => command_config[14].DATAIN
reg_data_in[14] => mac_0[14].DATAIN
reg_data_in[14] => mac_1[14].DATAIN
reg_data_in[14] => pause_quant_reg[14].DATAIN
reg_data_in[14] => holdoff_quant[14]~reg0.DATAIN
reg_data_in[15] => frm_length.DATAB
reg_data_in[15] => mdio_data_out_reg[15].DATAIN
reg_data_in[15] => scratch[15].DATAIN
reg_data_in[15] => command_config[15].DATAIN
reg_data_in[15] => mac_0[15].DATAIN
reg_data_in[15] => mac_1[15].DATAIN
reg_data_in[15] => pause_quant_reg[15].DATAIN
reg_data_in[15] => holdoff_quant[15]~reg0.DATAIN
reg_data_in[16] => scratch[16].DATAIN
reg_data_in[16] => command_config[16].DATAIN
reg_data_in[16] => mac_0[16].DATAIN
reg_data_in[17] => scratch[17].DATAIN
reg_data_in[17] => command_config[17].DATAIN
reg_data_in[17] => mac_0[17].DATAIN
reg_data_in[17] => tx_command_status[17].DATAIN
reg_data_in[18] => scratch[18].DATAIN
reg_data_in[18] => command_config[18].DATAIN
reg_data_in[18] => mac_0[18].DATAIN
reg_data_in[18] => tx_command_status[18].DATAIN
reg_data_in[19] => scratch[19].DATAIN
reg_data_in[19] => command_config[19].DATAIN
reg_data_in[19] => mac_0[19].DATAIN
reg_data_in[20] => scratch[20].DATAIN
reg_data_in[20] => command_config[20].DATAIN
reg_data_in[20] => mac_0[20].DATAIN
reg_data_in[21] => scratch[21].DATAIN
reg_data_in[21] => mac_0[21].DATAIN
reg_data_in[22] => scratch[22].DATAIN
reg_data_in[22] => command_config[22].DATAIN
reg_data_in[22] => mac_0[22].DATAIN
reg_data_in[23] => scratch[23].DATAIN
reg_data_in[23] => command_config[23].DATAIN
reg_data_in[23] => mac_0[23].DATAIN
reg_data_in[24] => scratch[24].DATAIN
reg_data_in[24] => command_config[24].DATAIN
reg_data_in[24] => mac_0[24].DATAIN
reg_data_in[25] => scratch[25].DATAIN
reg_data_in[25] => command_config[25].DATAIN
reg_data_in[25] => mac_0[25].DATAIN
reg_data_in[25] => rx_command_status[25].DATAIN
reg_data_in[26] => scratch[26].DATAIN
reg_data_in[26] => command_config[26].DATAIN
reg_data_in[26] => mac_0[26].DATAIN
reg_data_in[27] => scratch[27].DATAIN
reg_data_in[27] => command_config[27].DATAIN
reg_data_in[27] => mac_0[27].DATAIN
reg_data_in[28] => scratch[28].DATAIN
reg_data_in[28] => mac_0[28].DATAIN
reg_data_in[29] => scratch[29].DATAIN
reg_data_in[29] => mac_0[29].DATAIN
reg_data_in[30] => scratch[30].DATAIN
reg_data_in[30] => mac_0[30].DATAIN
reg_data_in[31] => command_config.DATAB
reg_data_in[31] => scratch[31].DATAIN
reg_data_in[31] => mac_0[31].DATAIN
reg_data_out[0] <= reg_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= reg_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= reg_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= reg_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= reg_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= reg_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= reg_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= reg_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= reg_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= reg_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= reg_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= reg_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= reg_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= reg_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= reg_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= reg_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= reg_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= mdio_busy.DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[0] <= rx_section_empty_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[1] <= rx_section_empty_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[2] <= rx_section_empty_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[3] <= rx_section_empty_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[4] <= rx_section_empty_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[5] <= rx_section_empty_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[6] <= rx_section_empty_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[7] <= rx_section_empty_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[8] <= rx_section_empty_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[9] <= rx_section_empty_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[10] <= rx_section_empty_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[11] <= rx_section_empty_reg[11].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[12] <= rx_section_empty_reg[12].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[0] <= rx_section_full_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[1] <= rx_section_full_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[2] <= rx_section_full_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[3] <= rx_section_full_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[4] <= rx_section_full_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[5] <= rx_section_full_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[6] <= rx_section_full_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[7] <= rx_section_full_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[8] <= rx_section_full_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[9] <= rx_section_full_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[10] <= rx_section_full_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[11] <= rx_section_full_reg[11].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[12] <= rx_section_full_reg[12].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[0] <= tx_section_empty_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[1] <= tx_section_empty_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[2] <= tx_section_empty_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[3] <= tx_section_empty_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[4] <= tx_section_empty_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[5] <= tx_section_empty_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[6] <= tx_section_empty_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[7] <= tx_section_empty_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[8] <= tx_section_empty_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[9] <= tx_section_empty_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[10] <= tx_section_empty_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[11] <= tx_section_empty_reg[11].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[12] <= tx_section_empty_reg[12].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[0] <= tx_section_full_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[1] <= tx_section_full_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[2] <= tx_section_full_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[3] <= tx_section_full_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[4] <= tx_section_full_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[5] <= tx_section_full_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[6] <= tx_section_full_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[7] <= tx_section_full_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[8] <= tx_section_full_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[9] <= tx_section_full_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[10] <= tx_section_full_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[11] <= tx_section_full_reg[11].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[12] <= tx_section_full_reg[12].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[0] <= rx_ae_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[1] <= rx_ae_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[2] <= rx_ae_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[3] <= rx_ae_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[4] <= rx_ae_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[5] <= rx_ae_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[6] <= rx_ae_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[7] <= rx_ae_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[8] <= rx_ae_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[9] <= rx_ae_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[10] <= rx_ae_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[11] <= rx_ae_level_reg[11].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[12] <= rx_ae_level_reg[12].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[0] <= rx_af_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[1] <= rx_af_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[2] <= rx_af_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[3] <= rx_af_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[4] <= rx_af_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[5] <= rx_af_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[6] <= rx_af_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[7] <= rx_af_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[8] <= rx_af_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[9] <= rx_af_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[10] <= rx_af_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[11] <= rx_af_level_reg[11].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[12] <= rx_af_level_reg[12].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[0] <= tx_ae_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[1] <= tx_ae_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[2] <= tx_ae_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[3] <= tx_ae_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[4] <= tx_ae_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[5] <= tx_ae_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[6] <= tx_ae_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[7] <= tx_ae_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[8] <= tx_ae_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[9] <= tx_ae_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[10] <= tx_ae_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[11] <= tx_ae_level_reg[11].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[12] <= tx_ae_level_reg[12].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[0] <= tx_af_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[1] <= tx_af_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[2] <= tx_af_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[3] <= tx_af_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[4] <= tx_af_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[5] <= tx_af_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[6] <= tx_af_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[7] <= tx_af_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[8] <= tx_af_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[9] <= tx_af_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[10] <= tx_af_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[11] <= tx_af_level_reg[11].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[12] <= tx_af_level_reg[12].DB_MAX_OUTPUT_PORT_TYPE
excess_col => excess_col.IN1
late_col => late_col.IN1
mac_addr[0] <= mac_0[0].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[1] <= mac_0[1].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[2] <= mac_0[2].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[3] <= mac_0[3].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[4] <= mac_0[4].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[5] <= mac_0[5].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[6] <= mac_0[6].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[7] <= mac_0[7].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[8] <= mac_0[8].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[9] <= mac_0[9].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[10] <= mac_0[10].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[11] <= mac_0[11].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[12] <= mac_0[12].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[13] <= mac_0[13].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[14] <= mac_0[14].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[15] <= mac_0[15].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[16] <= mac_0[16].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[17] <= mac_0[17].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[18] <= mac_0[18].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[19] <= mac_0[19].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[20] <= mac_0[20].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[21] <= mac_0[21].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[22] <= mac_0[22].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[23] <= mac_0[23].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[24] <= mac_0[24].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[25] <= mac_0[25].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[26] <= mac_0[26].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[27] <= mac_0[27].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[28] <= mac_0[28].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[29] <= mac_0[29].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[30] <= mac_0[30].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[31] <= mac_0[31].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[32] <= mac_1[0].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[33] <= mac_1[1].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[34] <= mac_1[2].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[35] <= mac_1[3].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[36] <= mac_1[4].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[37] <= mac_1[5].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[38] <= mac_1[6].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[39] <= mac_1[7].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[40] <= mac_1[8].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[41] <= mac_1[9].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[42] <= mac_1[10].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[43] <= mac_1[11].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[44] <= mac_1[12].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[45] <= mac_1[13].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[46] <= mac_1[14].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[47] <= mac_1[15].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[0] <= pause_quant_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[1] <= pause_quant_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[2] <= pause_quant_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[3] <= pause_quant_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[4] <= pause_quant_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[5] <= pause_quant_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[6] <= pause_quant_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[7] <= pause_quant_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[8] <= pause_quant_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[9] <= pause_quant_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[10] <= pause_quant_reg[10].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[11] <= pause_quant_reg[11].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[12] <= pause_quant_reg[12].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[13] <= pause_quant_reg[13].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[14] <= pause_quant_reg[14].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[15] <= pause_quant_reg[15].DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[0] <= holdoff_quant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[1] <= holdoff_quant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[2] <= holdoff_quant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[3] <= holdoff_quant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[4] <= holdoff_quant[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[5] <= holdoff_quant[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[6] <= holdoff_quant[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[7] <= holdoff_quant[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[8] <= holdoff_quant[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[9] <= holdoff_quant[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[10] <= holdoff_quant[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[11] <= holdoff_quant[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[12] <= holdoff_quant[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[13] <= holdoff_quant[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[14] <= holdoff_quant[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[15] <= holdoff_quant[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
promis_en <= command_config[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[0] <= frm_length[0].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[1] <= frm_length[1].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[2] <= frm_length[2].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[3] <= frm_length[3].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[4] <= frm_length[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[5] <= frm_length[5].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[6] <= frm_length[6].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[7] <= frm_length[7].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[8] <= frm_length[8].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[9] <= frm_length[9].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[10] <= frm_length[10].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[11] <= frm_length[11].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[12] <= frm_length[12].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[13] <= frm_length[13].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[14] <= frm_length[14].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[15] <= frm_length[15].DB_MAX_OUTPUT_PORT_TYPE
pause_fwd <= command_config[7].DB_MAX_OUTPUT_PORT_TYPE
pause_ignore <= command_config[8].DB_MAX_OUTPUT_PORT_TYPE
crc_fwd <= command_config[6].DB_MAX_OUTPUT_PORT_TYPE
pad_ena <= command_config[5].DB_MAX_OUTPUT_PORT_TYPE
ethernet_mode <= ethernet_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_mode <= eth_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_tx <= enable_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_rx <= enable_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
hd_ena <= hd_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr_ins <= command_config[9].DB_MAX_OUTPUT_PORT_TYPE
sw_reset <= command_config[13].DB_MAX_OUTPUT_PORT_TYPE
tx_done => tx_done.IN1
mhash_sel <= command_config[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_frm_ena <= command_config[23].DB_MAX_OUTPUT_PORT_TYPE
no_lgth_check <= command_config[24].DB_MAX_OUTPUT_PORT_TYPE
ena_10 <= ena_10~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_1000 => ethernet_mode.DATAA
set_10 => ena_10.DATAA
rx_err_frm_disc <= command_config[26].DB_MAX_OUTPUT_PORT_TYPE
disable_rd_timeout <= command_config[27].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[0] <= tx_ipg_len_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[1] <= tx_ipg_len_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[2] <= tx_ipg_len_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[3] <= tx_ipg_len_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[4] <= tx_ipg_len_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_reset_done => sw_reset_int.IN1
magic_ena <= command_config[19].DB_MAX_OUTPUT_PORT_TYPE
magic_detect => magic_detect.IN1
sleep_ena <= sleep_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sleepn => reg_sleepn.IN1
reg_wakeup <= command_config[21].DB_MAX_OUTPUT_PORT_TYPE
xoff_gen <= command_config[22].DB_MAX_OUTPUT_PORT_TYPE
xon_gen <= command_config[2].DB_MAX_OUTPUT_PORT_TYPE
tx_crc_fwd_out <= tx_command_status[17].DB_MAX_OUTPUT_PORT_TYPE
tx_shift16 <= tx_command_status[18].DB_MAX_OUTPUT_PORT_TYPE
rx_shift16 <= rx_command_status[25].DB_MAX_OUTPUT_PORT_TYPE
lut_wren <= <GND>
lut_wdata <= <GND>
lut_waddr[0] <= <GND>
lut_waddr[1] <= <GND>
lut_waddr[2] <= <GND>
lut_waddr[3] <= <GND>
lut_waddr[4] <= <GND>
lut_waddr[5] <= <GND>
mdio_data_in[0] => Selector31.IN61
mdio_data_in[1] => Selector30.IN58
mdio_data_in[2] => Selector29.IN58
mdio_data_in[3] => Selector28.IN58
mdio_data_in[4] => Selector27.IN58
mdio_data_in[5] => Selector26.IN59
mdio_data_in[6] => Selector25.IN59
mdio_data_in[7] => Selector24.IN59
mdio_data_in[8] => Selector23.IN61
mdio_data_in[9] => Selector22.IN61
mdio_data_in[10] => Selector21.IN61
mdio_data_in[11] => Selector20.IN61
mdio_data_in[12] => Selector19.IN59
mdio_data_in[13] => Selector18.IN67
mdio_data_in[14] => Selector17.IN67
mdio_data_in[15] => Selector16.IN67
mdio_data_out[0] <= mdio_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[1] <= mdio_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[2] <= mdio_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[3] <= mdio_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[4] <= mdio_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[5] <= mdio_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[6] <= mdio_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[7] <= mdio_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[8] <= mdio_data_out_reg[8].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[9] <= mdio_data_out_reg[9].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[10] <= mdio_data_out_reg[10].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[11] <= mdio_data_out_reg[11].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[12] <= mdio_data_out_reg[12].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[13] <= mdio_data_out_reg[13].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[14] <= mdio_data_out_reg[14].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[15] <= mdio_data_out_reg[15].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[0] <= mdio_dev_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[1] <= mdio_dev_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[2] <= mdio_dev_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[3] <= mdio_dev_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[4] <= mdio_dev_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[0] <= mdio_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[1] <= mdio_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[2] <= mdio_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[3] <= mdio_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[4] <= mdio_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_cs <= mdio_cs_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_rd <= mdio_rd_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_wr <= mdio_wr_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_busy => busy.DATAIN
rx_total_lgth[0] => rx_total_lgth[0].IN1
rx_total_lgth[1] => rx_total_lgth[1].IN1
rx_total_lgth[2] => rx_total_lgth[2].IN1
rx_total_lgth[3] => rx_total_lgth[3].IN1
rx_total_lgth[4] => rx_total_lgth[4].IN1
rx_total_lgth[5] => rx_total_lgth[5].IN1
rx_total_lgth[6] => rx_total_lgth[6].IN1
rx_total_lgth[7] => rx_total_lgth[7].IN1
rx_total_lgth[8] => rx_total_lgth[8].IN1
rx_total_lgth[9] => rx_total_lgth[9].IN1
rx_total_lgth[10] => rx_total_lgth[10].IN1
rx_total_lgth[11] => rx_total_lgth[11].IN1
rx_total_lgth[12] => rx_total_lgth[12].IN1
rx_total_lgth[13] => rx_total_lgth[13].IN1
rx_total_lgth[14] => rx_total_lgth[14].IN1
rx_total_lgth[15] => rx_total_lgth[15].IN1
rx_total_val => rx_total_val.IN1
rx_frm_stat_ena => rx_frm_stat_ena.IN1
rx_frm_stat_val => rx_frm_stat_val.IN1
rx_frm_err => rx_frm_err.IN1
rx_frm_crc_err => rx_frm_crc_err.IN1
rx_frm_length[0] => rx_frm_length[0].IN1
rx_frm_length[1] => rx_frm_length[1].IN1
rx_frm_length[2] => rx_frm_length[2].IN1
rx_frm_length[3] => rx_frm_length[3].IN1
rx_frm_length[4] => rx_frm_length[4].IN1
rx_frm_length[5] => rx_frm_length[5].IN1
rx_frm_length[6] => rx_frm_length[6].IN1
rx_frm_length[7] => rx_frm_length[7].IN1
rx_frm_length[8] => rx_frm_length[8].IN1
rx_frm_length[9] => rx_frm_length[9].IN1
rx_frm_length[10] => rx_frm_length[10].IN1
rx_frm_length[11] => rx_frm_length[11].IN1
rx_frm_length[12] => rx_frm_length[12].IN1
rx_frm_length[13] => rx_frm_length[13].IN1
rx_frm_length[14] => rx_frm_length[14].IN1
rx_frm_length[15] => rx_frm_length[15].IN1
rx_frm_vlan => rx_frm_vlan.IN1
rx_frm_stack_vlan => rx_frm_stack_vlan.IN1
rx_frm_unicast => rx_frm_unicast.IN1
rx_frm_broadcast => rx_frm_broadcast.IN1
rx_frm_mltcast => rx_frm_mltcast.IN1
tx_frm_stat_val => tx_frm_stat_val.IN1
tx_frm_err => tx_frm_err.IN1
tx_frm_length[0] => tx_frm_length[0].IN1
tx_frm_length[1] => tx_frm_length[1].IN1
tx_frm_length[2] => tx_frm_length[2].IN1
tx_frm_length[3] => tx_frm_length[3].IN1
tx_frm_length[4] => tx_frm_length[4].IN1
tx_frm_length[5] => tx_frm_length[5].IN1
tx_frm_length[6] => tx_frm_length[6].IN1
tx_frm_length[7] => tx_frm_length[7].IN1
tx_frm_length[8] => tx_frm_length[8].IN1
tx_frm_length[9] => tx_frm_length[9].IN1
tx_frm_length[10] => tx_frm_length[10].IN1
tx_frm_length[11] => tx_frm_length[11].IN1
tx_frm_length[12] => tx_frm_length[12].IN1
tx_frm_length[13] => tx_frm_length[13].IN1
tx_frm_length[14] => tx_frm_length[14].IN1
tx_frm_length[15] => tx_frm_length[15].IN1
tx_frm_unicast => tx_frm_unicast.IN1
tx_frm_broadcast => tx_frm_broadcast.IN1
tx_frm_mltcast => tx_frm_mltcast.IN1
pause_rcv => always44.IN0
pause_tx => pause_tx.IN1
frm_align_err => always43.IN0
frm_crc_err => always42.IN0
long_crc_err => always40.IN0
short_crc_err => always41.IN0
frm_discard => frm_discard.IN1
eccstatus_rx_stat_reg[0] <= altera_tse_rx_counter_cntl:U_RXCNT.eccstatus
eccstatus_rx_stat_reg[1] <= altera_tse_rx_counter_cntl:U_RXCNT.eccstatus
eccstatus_tx_stat_reg[0] <= altera_tse_tx_counter_cntl:U_TXCNT.eccstatus
eccstatus_tx_stat_reg[1] <= altera_tse_tx_counter_cntl:U_TXCNT.eccstatus
gmii_loopback <= command_config[15].DB_MAX_OUTPUT_PORT_TYPE
smac_0[0] <= <GND>
smac_0[1] <= <GND>
smac_0[2] <= <GND>
smac_0[3] <= <GND>
smac_0[4] <= <GND>
smac_0[5] <= <GND>
smac_0[6] <= <GND>
smac_0[7] <= <GND>
smac_0[8] <= <GND>
smac_0[9] <= <GND>
smac_0[10] <= <GND>
smac_0[11] <= <GND>
smac_0[12] <= <GND>
smac_0[13] <= <GND>
smac_0[14] <= <GND>
smac_0[15] <= <GND>
smac_0[16] <= <GND>
smac_0[17] <= <GND>
smac_0[18] <= <GND>
smac_0[19] <= <GND>
smac_0[20] <= <GND>
smac_0[21] <= <GND>
smac_0[22] <= <GND>
smac_0[23] <= <GND>
smac_0[24] <= <GND>
smac_0[25] <= <GND>
smac_0[26] <= <GND>
smac_0[27] <= <GND>
smac_0[28] <= <GND>
smac_0[29] <= <GND>
smac_0[30] <= <GND>
smac_0[31] <= <GND>
smac_0[32] <= <GND>
smac_0[33] <= <GND>
smac_0[34] <= <GND>
smac_0[35] <= <GND>
smac_0[36] <= <GND>
smac_0[37] <= <GND>
smac_0[38] <= <GND>
smac_0[39] <= <GND>
smac_0[40] <= <GND>
smac_0[41] <= <GND>
smac_0[42] <= <GND>
smac_0[43] <= <GND>
smac_0[44] <= <GND>
smac_0[45] <= <GND>
smac_0[46] <= <GND>
smac_0[47] <= <GND>
smac_1[0] <= <GND>
smac_1[1] <= <GND>
smac_1[2] <= <GND>
smac_1[3] <= <GND>
smac_1[4] <= <GND>
smac_1[5] <= <GND>
smac_1[6] <= <GND>
smac_1[7] <= <GND>
smac_1[8] <= <GND>
smac_1[9] <= <GND>
smac_1[10] <= <GND>
smac_1[11] <= <GND>
smac_1[12] <= <GND>
smac_1[13] <= <GND>
smac_1[14] <= <GND>
smac_1[15] <= <GND>
smac_1[16] <= <GND>
smac_1[17] <= <GND>
smac_1[18] <= <GND>
smac_1[19] <= <GND>
smac_1[20] <= <GND>
smac_1[21] <= <GND>
smac_1[22] <= <GND>
smac_1[23] <= <GND>
smac_1[24] <= <GND>
smac_1[25] <= <GND>
smac_1[26] <= <GND>
smac_1[27] <= <GND>
smac_1[28] <= <GND>
smac_1[29] <= <GND>
smac_1[30] <= <GND>
smac_1[31] <= <GND>
smac_1[32] <= <GND>
smac_1[33] <= <GND>
smac_1[34] <= <GND>
smac_1[35] <= <GND>
smac_1[36] <= <GND>
smac_1[37] <= <GND>
smac_1[38] <= <GND>
smac_1[39] <= <GND>
smac_1[40] <= <GND>
smac_1[41] <= <GND>
smac_1[42] <= <GND>
smac_1[43] <= <GND>
smac_1[44] <= <GND>
smac_1[45] <= <GND>
smac_1[46] <= <GND>
smac_1[47] <= <GND>
smac_2[0] <= <GND>
smac_2[1] <= <GND>
smac_2[2] <= <GND>
smac_2[3] <= <GND>
smac_2[4] <= <GND>
smac_2[5] <= <GND>
smac_2[6] <= <GND>
smac_2[7] <= <GND>
smac_2[8] <= <GND>
smac_2[9] <= <GND>
smac_2[10] <= <GND>
smac_2[11] <= <GND>
smac_2[12] <= <GND>
smac_2[13] <= <GND>
smac_2[14] <= <GND>
smac_2[15] <= <GND>
smac_2[16] <= <GND>
smac_2[17] <= <GND>
smac_2[18] <= <GND>
smac_2[19] <= <GND>
smac_2[20] <= <GND>
smac_2[21] <= <GND>
smac_2[22] <= <GND>
smac_2[23] <= <GND>
smac_2[24] <= <GND>
smac_2[25] <= <GND>
smac_2[26] <= <GND>
smac_2[27] <= <GND>
smac_2[28] <= <GND>
smac_2[29] <= <GND>
smac_2[30] <= <GND>
smac_2[31] <= <GND>
smac_2[32] <= <GND>
smac_2[33] <= <GND>
smac_2[34] <= <GND>
smac_2[35] <= <GND>
smac_2[36] <= <GND>
smac_2[37] <= <GND>
smac_2[38] <= <GND>
smac_2[39] <= <GND>
smac_2[40] <= <GND>
smac_2[41] <= <GND>
smac_2[42] <= <GND>
smac_2[43] <= <GND>
smac_2[44] <= <GND>
smac_2[45] <= <GND>
smac_2[46] <= <GND>
smac_2[47] <= <GND>
smac_3[0] <= <GND>
smac_3[1] <= <GND>
smac_3[2] <= <GND>
smac_3[3] <= <GND>
smac_3[4] <= <GND>
smac_3[5] <= <GND>
smac_3[6] <= <GND>
smac_3[7] <= <GND>
smac_3[8] <= <GND>
smac_3[9] <= <GND>
smac_3[10] <= <GND>
smac_3[11] <= <GND>
smac_3[12] <= <GND>
smac_3[13] <= <GND>
smac_3[14] <= <GND>
smac_3[15] <= <GND>
smac_3[16] <= <GND>
smac_3[17] <= <GND>
smac_3[18] <= <GND>
smac_3[19] <= <GND>
smac_3[20] <= <GND>
smac_3[21] <= <GND>
smac_3[22] <= <GND>
smac_3[23] <= <GND>
smac_3[24] <= <GND>
smac_3[25] <= <GND>
smac_3[26] <= <GND>
smac_3[27] <= <GND>
smac_3[28] <= <GND>
smac_3[29] <= <GND>
smac_3[30] <= <GND>
smac_3[31] <= <GND>
smac_3[32] <= <GND>
smac_3[33] <= <GND>
smac_3[34] <= <GND>
smac_3[35] <= <GND>
smac_3[36] <= <GND>
smac_3[37] <= <GND>
smac_3[38] <= <GND>
smac_3[39] <= <GND>
smac_3[40] <= <GND>
smac_3[41] <= <GND>
smac_3[42] <= <GND>
smac_3[43] <= <GND>
smac_3[44] <= <GND>
smac_3[45] <= <GND>
smac_3[46] <= <GND>
smac_3[47] <= <GND>
tx_addr_sel[0] <= command_config[16].DB_MAX_OUTPUT_PORT_TYPE
tx_addr_sel[1] <= command_config[17].DB_MAX_OUTPUT_PORT_TYPE
tx_addr_sel[2] <= command_config[18].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT
reset => reset.IN1
reset_reg_clk => reset_reg_clk.IN1
clk => clk.IN4
reg_clk => reg_clk.IN1
sw_reset => nextstate.OUTPUTSELECT
sw_reset => nextstate.OUTPUTSELECT
sw_reset => Selector2.IN3
sw_reset => Selector3.IN3
sw_reset => Selector0.IN4
sw_reset_reg_clk => ~NO_FANOUT~
sw_reset_done <= sw_reset_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => reg_cnt.DATAB
rx_frm_stat_val => nextstate.DATAA
rx_frm_stat_val => nextstate.DATAA
rx_frm_stat_val => frm_err_reg.ENA
rx_frm_stat_val => frm_crc_err_reg.ENA
rx_frm_stat_val => frm_length_reg[15].ENA
rx_frm_stat_val => frm_length_reg[14].ENA
rx_frm_stat_val => frm_length_reg[13].ENA
rx_frm_stat_val => frm_length_reg[12].ENA
rx_frm_stat_val => frm_length_reg[11].ENA
rx_frm_stat_val => frm_length_reg[10].ENA
rx_frm_stat_val => frm_length_reg[9].ENA
rx_frm_stat_val => frm_length_reg[8].ENA
rx_frm_stat_val => frm_length_reg[7].ENA
rx_frm_stat_val => frm_length_reg[6].ENA
rx_frm_stat_val => frm_length_reg[5].ENA
rx_frm_stat_val => frm_length_reg[4].ENA
rx_frm_stat_val => frm_length_reg[3].ENA
rx_frm_stat_val => frm_length_reg[2].ENA
rx_frm_stat_val => frm_length_reg[1].ENA
rx_frm_stat_val => frm_length_reg[0].ENA
rx_frm_stat_val => frm_length_payld[15].ENA
rx_frm_stat_val => frm_length_payld[14].ENA
rx_frm_stat_val => frm_length_payld[13].ENA
rx_frm_stat_val => frm_length_payld[12].ENA
rx_frm_stat_val => frm_length_payld[11].ENA
rx_frm_stat_val => frm_length_payld[10].ENA
rx_frm_stat_val => frm_length_payld[9].ENA
rx_frm_stat_val => frm_length_payld[8].ENA
rx_frm_stat_val => frm_length_payld[7].ENA
rx_frm_stat_val => frm_length_payld[6].ENA
rx_frm_stat_val => frm_length_payld[5].ENA
rx_frm_stat_val => frm_length_payld[4].ENA
rx_frm_stat_val => frm_length_payld[3].ENA
rx_frm_stat_val => frm_length_payld[2].ENA
rx_frm_stat_val => frm_length_payld[1].ENA
rx_frm_stat_val => frm_length_payld[0].ENA
rx_frm_stat_val => frm_unicast_reg.ENA
rx_frm_stat_val => frm_broadcast_reg.ENA
rx_frm_stat_val => frm_mltcast_reg.ENA
rx_frm_err => frm_err_reg.DATAIN
rx_frm_crc_err => frm_crc_err_reg.DATAIN
rx_frm_length[0] => frm_length_reg[0].DATAIN
rx_frm_length[0] => frm_length_payld[0].DATAIN
rx_frm_length[1] => frm_length_reg[1].DATAIN
rx_frm_length[1] => frm_length_payld[1].DATAIN
rx_frm_length[2] => Add4.IN28
rx_frm_length[2] => frm_length_payld.DATAA
rx_frm_length[2] => frm_length_payld.DATAB
rx_frm_length[2] => frm_length_reg[2].DATAIN
rx_frm_length[3] => Add3.IN26
rx_frm_length[3] => Add4.IN27
rx_frm_length[3] => frm_length_payld.DATAA
rx_frm_length[3] => frm_length_reg[3].DATAIN
rx_frm_length[4] => Add3.IN25
rx_frm_length[4] => Add4.IN26
rx_frm_length[4] => frm_length_payld.DATAA
rx_frm_length[4] => frm_length_reg[4].DATAIN
rx_frm_length[5] => Add3.IN24
rx_frm_length[5] => Add4.IN25
rx_frm_length[5] => frm_length_payld.DATAA
rx_frm_length[5] => frm_length_reg[5].DATAIN
rx_frm_length[6] => Add3.IN23
rx_frm_length[6] => Add4.IN24
rx_frm_length[6] => frm_length_payld.DATAA
rx_frm_length[6] => frm_length_reg[6].DATAIN
rx_frm_length[7] => Add3.IN22
rx_frm_length[7] => Add4.IN23
rx_frm_length[7] => frm_length_payld.DATAA
rx_frm_length[7] => frm_length_reg[7].DATAIN
rx_frm_length[8] => Add3.IN21
rx_frm_length[8] => Add4.IN22
rx_frm_length[8] => frm_length_payld.DATAA
rx_frm_length[8] => frm_length_reg[8].DATAIN
rx_frm_length[9] => Add3.IN20
rx_frm_length[9] => Add4.IN21
rx_frm_length[9] => frm_length_payld.DATAA
rx_frm_length[9] => frm_length_reg[9].DATAIN
rx_frm_length[10] => Add3.IN19
rx_frm_length[10] => Add4.IN20
rx_frm_length[10] => frm_length_payld.DATAA
rx_frm_length[10] => frm_length_reg[10].DATAIN
rx_frm_length[11] => Add3.IN18
rx_frm_length[11] => Add4.IN19
rx_frm_length[11] => frm_length_payld.DATAA
rx_frm_length[11] => frm_length_reg[11].DATAIN
rx_frm_length[12] => Add3.IN17
rx_frm_length[12] => Add4.IN18
rx_frm_length[12] => frm_length_payld.DATAA
rx_frm_length[12] => frm_length_reg[12].DATAIN
rx_frm_length[13] => Add3.IN16
rx_frm_length[13] => Add4.IN17
rx_frm_length[13] => frm_length_payld.DATAA
rx_frm_length[13] => frm_length_reg[13].DATAIN
rx_frm_length[14] => Add3.IN15
rx_frm_length[14] => Add4.IN16
rx_frm_length[14] => frm_length_payld.DATAA
rx_frm_length[14] => frm_length_reg[14].DATAIN
rx_frm_length[15] => Add3.IN14
rx_frm_length[15] => Add4.IN15
rx_frm_length[15] => frm_length_payld.DATAA
rx_frm_length[15] => frm_length_reg[15].DATAIN
rx_frm_unicast => frm_unicast_reg.DATAIN
rx_frm_broadcast => frm_broadcast_reg.DATAIN
rx_frm_mltcast => frm_mltcast_reg.DATAIN
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => always4.IN0
rx_frm_vlan => always4.IN0
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => always4.IN1
rx_frm_stack_vlan => always4.IN1
rx_frm_stack_vlan => always4.IN1
rx_frm_discard => always1.IN1
rx_frm_discard => discard_int.OUTPUTSELECT
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
host_addr[0] => Decoder1.IN7
host_addr[1] => Decoder1.IN6
host_addr[2] => Decoder1.IN5
host_addr[3] => Decoder1.IN4
host_addr[4] => Decoder1.IN3
host_addr[5] => Decoder1.IN2
host_addr[6] => Decoder1.IN1
host_addr[7] => Decoder1.IN0
host_data[0] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[1] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[2] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[3] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[4] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[5] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[6] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[7] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[8] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[9] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[10] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[11] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[12] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[13] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[14] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[15] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[16] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[17] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[18] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[19] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[20] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[21] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[22] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[23] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[24] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[25] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[26] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[27] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[28] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[29] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[30] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[31] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
msb_aOctetsReceivedOK[0] <= <GND>
msb_aOctetsReceivedOK[1] <= <GND>
msb_aOctetsReceivedOK[2] <= <GND>
msb_aOctetsReceivedOK[3] <= <GND>
msb_aOctetsReceivedOK[4] <= <GND>
msb_aOctetsReceivedOK[5] <= <GND>
msb_aOctetsReceivedOK[6] <= <GND>
msb_aOctetsReceivedOK[7] <= <GND>
msb_aOctetsReceivedOK[8] <= <GND>
msb_aOctetsReceivedOK[9] <= <GND>
msb_aOctetsReceivedOK[10] <= <GND>
msb_aOctetsReceivedOK[11] <= <GND>
msb_aOctetsReceivedOK[12] <= <GND>
msb_aOctetsReceivedOK[13] <= <GND>
msb_aOctetsReceivedOK[14] <= <GND>
msb_aOctetsReceivedOK[15] <= <GND>
msb_aOctetsReceivedOK[16] <= <GND>
msb_aOctetsReceivedOK[17] <= <GND>
msb_aOctetsReceivedOK[18] <= <GND>
msb_aOctetsReceivedOK[19] <= <GND>
msb_aOctetsReceivedOK[20] <= <GND>
msb_aOctetsReceivedOK[21] <= <GND>
msb_aOctetsReceivedOK[22] <= <GND>
msb_aOctetsReceivedOK[23] <= <GND>
msb_aOctetsReceivedOK[24] <= <GND>
msb_aOctetsReceivedOK[25] <= <GND>
msb_aOctetsReceivedOK[26] <= <GND>
msb_aOctetsReceivedOK[27] <= <GND>
msb_aOctetsReceivedOK[28] <= <GND>
msb_aOctetsReceivedOK[29] <= <GND>
msb_aOctetsReceivedOK[30] <= <GND>
msb_aOctetsReceivedOK[31] <= <GND>
msb_aOctetsReceivedOK[32] <= <GND>
msb_aOctetsReceivedOK[33] <= <GND>
msb_aOctetsReceivedOK[34] <= <GND>
msb_aOctetsReceivedOK[35] <= <GND>
msb_aOctetsReceivedOK[36] <= <GND>
msb_aOctetsReceivedOK[37] <= <GND>
msb_aOctetsReceivedOK[38] <= <GND>
msb_aOctetsReceivedOK[39] <= <GND>
msb_aOctetsReceivedOK[40] <= <GND>
msb_aOctetsReceivedOK[41] <= <GND>
msb_aOctetsReceivedOK[42] <= <GND>
msb_aOctetsReceivedOK[43] <= <GND>
msb_aOctetsReceivedOK[44] <= <GND>
msb_aOctetsReceivedOK[45] <= <GND>
msb_aOctetsReceivedOK[46] <= <GND>
msb_aOctetsReceivedOK[47] <= <GND>
msb_aOctetsReceivedOK[48] <= <GND>
msb_aOctetsReceivedOK[49] <= <GND>
msb_aOctetsReceivedOK[50] <= <GND>
msb_aOctetsReceivedOK[51] <= <GND>
msb_aOctetsReceivedOK[52] <= <GND>
msb_aOctetsReceivedOK[53] <= <GND>
msb_aOctetsReceivedOK[54] <= <GND>
msb_aOctetsReceivedOK[55] <= <GND>
msb_aOctetsReceivedOK[56] <= <GND>
msb_aOctetsReceivedOK[57] <= <GND>
msb_aOctetsReceivedOK[58] <= <GND>
msb_aOctetsReceivedOK[59] <= <GND>
msb_aOctetsReceivedOK[60] <= <GND>
msb_aOctetsReceivedOK[61] <= <GND>
msb_aOctetsReceivedOK[62] <= <GND>
msb_aOctetsReceivedOK[63] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN16
reset_n => reset_n.IN16
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout
dout[13] <= altera_eth_tse_std_synchronizer:sync[13].u.dout
dout[14] <= altera_eth_tse_std_synchronizer:sync[14].u.dout
dout[15] <= altera_eth_tse_std_synchronizer:sync[15].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component
wren_a => altsyncram_a5l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a5l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a5l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a5l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a5l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a5l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a5l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a5l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a5l1:auto_generated.data_a[7]
data_a[8] => altsyncram_a5l1:auto_generated.data_a[8]
data_a[9] => altsyncram_a5l1:auto_generated.data_a[9]
data_a[10] => altsyncram_a5l1:auto_generated.data_a[10]
data_a[11] => altsyncram_a5l1:auto_generated.data_a[11]
data_a[12] => altsyncram_a5l1:auto_generated.data_a[12]
data_a[13] => altsyncram_a5l1:auto_generated.data_a[13]
data_a[14] => altsyncram_a5l1:auto_generated.data_a[14]
data_a[15] => altsyncram_a5l1:auto_generated.data_a[15]
data_a[16] => altsyncram_a5l1:auto_generated.data_a[16]
data_a[17] => altsyncram_a5l1:auto_generated.data_a[17]
data_a[18] => altsyncram_a5l1:auto_generated.data_a[18]
data_a[19] => altsyncram_a5l1:auto_generated.data_a[19]
data_a[20] => altsyncram_a5l1:auto_generated.data_a[20]
data_a[21] => altsyncram_a5l1:auto_generated.data_a[21]
data_a[22] => altsyncram_a5l1:auto_generated.data_a[22]
data_a[23] => altsyncram_a5l1:auto_generated.data_a[23]
data_a[24] => altsyncram_a5l1:auto_generated.data_a[24]
data_a[25] => altsyncram_a5l1:auto_generated.data_a[25]
data_a[26] => altsyncram_a5l1:auto_generated.data_a[26]
data_a[27] => altsyncram_a5l1:auto_generated.data_a[27]
data_a[28] => altsyncram_a5l1:auto_generated.data_a[28]
data_a[29] => altsyncram_a5l1:auto_generated.data_a[29]
data_a[30] => altsyncram_a5l1:auto_generated.data_a[30]
data_a[31] => altsyncram_a5l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_a5l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a5l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a5l1:auto_generated.address_a[2]
address_a[3] => altsyncram_a5l1:auto_generated.address_a[3]
address_b[0] => altsyncram_a5l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a5l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a5l1:auto_generated.address_b[2]
address_b[3] => altsyncram_a5l1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a5l1:auto_generated.clock0
clock1 => altsyncram_a5l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_a5l1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_a5l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a5l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a5l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a5l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a5l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a5l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a5l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a5l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a5l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a5l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a5l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a5l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a5l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a5l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a5l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a5l1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a5l1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a5l1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a5l1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a5l1:auto_generated.q_b[19]
q_b[20] <= altsyncram_a5l1:auto_generated.q_b[20]
q_b[21] <= altsyncram_a5l1:auto_generated.q_b[21]
q_b[22] <= altsyncram_a5l1:auto_generated.q_b[22]
q_b[23] <= altsyncram_a5l1:auto_generated.q_b[23]
q_b[24] <= altsyncram_a5l1:auto_generated.q_b[24]
q_b[25] <= altsyncram_a5l1:auto_generated.q_b[25]
q_b[26] <= altsyncram_a5l1:auto_generated.q_b[26]
q_b[27] <= altsyncram_a5l1:auto_generated.q_b[27]
q_b[28] <= altsyncram_a5l1:auto_generated.q_b[28]
q_b[29] <= altsyncram_a5l1:auto_generated.q_b[29]
q_b[30] <= altsyncram_a5l1:auto_generated.q_b[30]
q_b[31] <= altsyncram_a5l1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component
wren_a => altsyncram_a5l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a5l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a5l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a5l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a5l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a5l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a5l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a5l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a5l1:auto_generated.data_a[7]
data_a[8] => altsyncram_a5l1:auto_generated.data_a[8]
data_a[9] => altsyncram_a5l1:auto_generated.data_a[9]
data_a[10] => altsyncram_a5l1:auto_generated.data_a[10]
data_a[11] => altsyncram_a5l1:auto_generated.data_a[11]
data_a[12] => altsyncram_a5l1:auto_generated.data_a[12]
data_a[13] => altsyncram_a5l1:auto_generated.data_a[13]
data_a[14] => altsyncram_a5l1:auto_generated.data_a[14]
data_a[15] => altsyncram_a5l1:auto_generated.data_a[15]
data_a[16] => altsyncram_a5l1:auto_generated.data_a[16]
data_a[17] => altsyncram_a5l1:auto_generated.data_a[17]
data_a[18] => altsyncram_a5l1:auto_generated.data_a[18]
data_a[19] => altsyncram_a5l1:auto_generated.data_a[19]
data_a[20] => altsyncram_a5l1:auto_generated.data_a[20]
data_a[21] => altsyncram_a5l1:auto_generated.data_a[21]
data_a[22] => altsyncram_a5l1:auto_generated.data_a[22]
data_a[23] => altsyncram_a5l1:auto_generated.data_a[23]
data_a[24] => altsyncram_a5l1:auto_generated.data_a[24]
data_a[25] => altsyncram_a5l1:auto_generated.data_a[25]
data_a[26] => altsyncram_a5l1:auto_generated.data_a[26]
data_a[27] => altsyncram_a5l1:auto_generated.data_a[27]
data_a[28] => altsyncram_a5l1:auto_generated.data_a[28]
data_a[29] => altsyncram_a5l1:auto_generated.data_a[29]
data_a[30] => altsyncram_a5l1:auto_generated.data_a[30]
data_a[31] => altsyncram_a5l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_a5l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a5l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a5l1:auto_generated.address_a[2]
address_a[3] => altsyncram_a5l1:auto_generated.address_a[3]
address_b[0] => altsyncram_a5l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a5l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a5l1:auto_generated.address_b[2]
address_b[3] => altsyncram_a5l1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a5l1:auto_generated.clock0
clock1 => altsyncram_a5l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_a5l1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_a5l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a5l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a5l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a5l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a5l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a5l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a5l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a5l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a5l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a5l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a5l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a5l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a5l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a5l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a5l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a5l1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a5l1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a5l1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a5l1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a5l1:auto_generated.q_b[19]
q_b[20] <= altsyncram_a5l1:auto_generated.q_b[20]
q_b[21] <= altsyncram_a5l1:auto_generated.q_b[21]
q_b[22] <= altsyncram_a5l1:auto_generated.q_b[22]
q_b[23] <= altsyncram_a5l1:auto_generated.q_b[23]
q_b[24] <= altsyncram_a5l1:auto_generated.q_b[24]
q_b[25] <= altsyncram_a5l1:auto_generated.q_b[25]
q_b[26] <= altsyncram_a5l1:auto_generated.q_b[26]
q_b[27] <= altsyncram_a5l1:auto_generated.q_b[27]
q_b[28] <= altsyncram_a5l1:auto_generated.q_b[28]
q_b[29] <= altsyncram_a5l1:auto_generated.q_b[29]
q_b[30] <= altsyncram_a5l1:auto_generated.q_b[30]
q_b[31] <= altsyncram_a5l1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT
reset => reset.IN1
reset_reg_clk => reset_reg_clk.IN1
tx_clk => tx_clk.IN3
reg_clk => reg_clk.IN1
sw_reset => nextstate.OUTPUTSELECT
sw_reset => nextstate.OUTPUTSELECT
sw_reset => Selector2.IN3
sw_reset => Selector3.IN3
sw_reset => Selector0.IN3
sw_reset_reg_clk => ~NO_FANOUT~
sw_reset_done <= sw_reset_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_frm_stat_val => nextstate.DATAA
tx_frm_stat_val => nextstate.DATAA
tx_frm_stat_val => frm_err_reg.ENA
tx_frm_stat_val => frm_length_reg[15].ENA
tx_frm_stat_val => frm_length_reg[14].ENA
tx_frm_stat_val => frm_length_reg[13].ENA
tx_frm_stat_val => frm_length_reg[12].ENA
tx_frm_stat_val => frm_length_reg[11].ENA
tx_frm_stat_val => frm_length_reg[10].ENA
tx_frm_stat_val => frm_length_reg[9].ENA
tx_frm_stat_val => frm_length_reg[8].ENA
tx_frm_stat_val => frm_length_reg[7].ENA
tx_frm_stat_val => frm_length_reg[6].ENA
tx_frm_stat_val => frm_length_reg[5].ENA
tx_frm_stat_val => frm_length_reg[4].ENA
tx_frm_stat_val => frm_length_reg[3].ENA
tx_frm_stat_val => frm_length_reg[2].ENA
tx_frm_stat_val => frm_length_reg[1].ENA
tx_frm_stat_val => frm_length_reg[0].ENA
tx_frm_stat_val => frm_unicast_reg.ENA
tx_frm_stat_val => frm_broadcast_reg.ENA
tx_frm_stat_val => frm_mltcast_reg.ENA
tx_frm_err => frm_err_reg.DATAIN
tx_frm_length[0] => frm_length_reg[0].DATAIN
tx_frm_length[1] => frm_length_reg[1].DATAIN
tx_frm_length[2] => frm_length_reg[2].DATAIN
tx_frm_length[3] => frm_length_reg[3].DATAIN
tx_frm_length[4] => frm_length_reg[4].DATAIN
tx_frm_length[5] => frm_length_reg[5].DATAIN
tx_frm_length[6] => frm_length_reg[6].DATAIN
tx_frm_length[7] => frm_length_reg[7].DATAIN
tx_frm_length[8] => frm_length_reg[8].DATAIN
tx_frm_length[9] => frm_length_reg[9].DATAIN
tx_frm_length[10] => frm_length_reg[10].DATAIN
tx_frm_length[11] => frm_length_reg[11].DATAIN
tx_frm_length[12] => frm_length_reg[12].DATAIN
tx_frm_length[13] => frm_length_reg[13].DATAIN
tx_frm_length[14] => frm_length_reg[14].DATAIN
tx_frm_length[15] => frm_length_reg[15].DATAIN
tx_frm_unicast => frm_unicast_reg.DATAIN
tx_frm_broadcast => frm_broadcast_reg.DATAIN
tx_frm_mltcast => frm_mltcast_reg.DATAIN
tx_frm_pause => frm_pause_reg.OUTPUTSELECT
host_addr[0] => Equal9.IN31
host_addr[0] => Equal10.IN31
host_addr[0] => Equal11.IN2
host_addr[0] => Equal12.IN31
host_addr[0] => Equal13.IN2
host_addr[0] => Equal14.IN31
host_addr[1] => Equal9.IN3
host_addr[1] => Equal10.IN30
host_addr[1] => Equal11.IN31
host_addr[1] => Equal12.IN2
host_addr[1] => Equal13.IN1
host_addr[1] => Equal14.IN2
host_addr[2] => Equal9.IN2
host_addr[2] => Equal10.IN29
host_addr[2] => Equal11.IN30
host_addr[2] => Equal12.IN30
host_addr[2] => Equal13.IN31
host_addr[2] => Equal14.IN30
host_addr[3] => Equal9.IN1
host_addr[3] => Equal10.IN1
host_addr[3] => Equal11.IN1
host_addr[3] => Equal12.IN1
host_addr[3] => Equal13.IN30
host_addr[3] => Equal14.IN1
host_addr[4] => Equal9.IN0
host_addr[4] => Equal10.IN28
host_addr[4] => Equal11.IN29
host_addr[4] => Equal12.IN29
host_addr[4] => Equal13.IN29
host_addr[4] => Equal14.IN0
host_addr[5] => Equal9.IN30
host_addr[5] => Equal10.IN0
host_addr[5] => Equal11.IN0
host_addr[5] => Equal12.IN0
host_addr[5] => Equal13.IN0
host_addr[5] => Equal14.IN29
host_addr[6] => Equal9.IN29
host_addr[6] => Equal10.IN27
host_addr[6] => Equal11.IN28
host_addr[6] => Equal12.IN28
host_addr[6] => Equal13.IN28
host_addr[6] => Equal14.IN28
host_addr[7] => Equal9.IN28
host_addr[7] => Equal10.IN26
host_addr[7] => Equal11.IN27
host_addr[7] => Equal12.IN27
host_addr[7] => Equal13.IN27
host_addr[7] => Equal14.IN27
host_data[0] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[1] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[2] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[3] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[4] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[5] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[6] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[7] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[8] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[9] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[10] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[11] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[12] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[13] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[14] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[15] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[16] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[17] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[18] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[19] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[20] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[21] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[22] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[23] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[24] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[25] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[26] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[27] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[28] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[29] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[30] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[31] <= altera_tse_dpram_8x32:U_ARRAY_2.q
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
msb_aOctetsTransmittedOK[0] <= <GND>
msb_aOctetsTransmittedOK[1] <= <GND>
msb_aOctetsTransmittedOK[2] <= <GND>
msb_aOctetsTransmittedOK[3] <= <GND>
msb_aOctetsTransmittedOK[4] <= <GND>
msb_aOctetsTransmittedOK[5] <= <GND>
msb_aOctetsTransmittedOK[6] <= <GND>
msb_aOctetsTransmittedOK[7] <= <GND>
msb_aOctetsTransmittedOK[8] <= <GND>
msb_aOctetsTransmittedOK[9] <= <GND>
msb_aOctetsTransmittedOK[10] <= <GND>
msb_aOctetsTransmittedOK[11] <= <GND>
msb_aOctetsTransmittedOK[12] <= <GND>
msb_aOctetsTransmittedOK[13] <= <GND>
msb_aOctetsTransmittedOK[14] <= <GND>
msb_aOctetsTransmittedOK[15] <= <GND>
msb_aOctetsTransmittedOK[16] <= <GND>
msb_aOctetsTransmittedOK[17] <= <GND>
msb_aOctetsTransmittedOK[18] <= <GND>
msb_aOctetsTransmittedOK[19] <= <GND>
msb_aOctetsTransmittedOK[20] <= <GND>
msb_aOctetsTransmittedOK[21] <= <GND>
msb_aOctetsTransmittedOK[22] <= <GND>
msb_aOctetsTransmittedOK[23] <= <GND>
msb_aOctetsTransmittedOK[24] <= <GND>
msb_aOctetsTransmittedOK[25] <= <GND>
msb_aOctetsTransmittedOK[26] <= <GND>
msb_aOctetsTransmittedOK[27] <= <GND>
msb_aOctetsTransmittedOK[28] <= <GND>
msb_aOctetsTransmittedOK[29] <= <GND>
msb_aOctetsTransmittedOK[30] <= <GND>
msb_aOctetsTransmittedOK[31] <= <GND>
msb_aOctetsTransmittedOK[32] <= <GND>
msb_aOctetsTransmittedOK[33] <= <GND>
msb_aOctetsTransmittedOK[34] <= <GND>
msb_aOctetsTransmittedOK[35] <= <GND>
msb_aOctetsTransmittedOK[36] <= <GND>
msb_aOctetsTransmittedOK[37] <= <GND>
msb_aOctetsTransmittedOK[38] <= <GND>
msb_aOctetsTransmittedOK[39] <= <GND>
msb_aOctetsTransmittedOK[40] <= <GND>
msb_aOctetsTransmittedOK[41] <= <GND>
msb_aOctetsTransmittedOK[42] <= <GND>
msb_aOctetsTransmittedOK[43] <= <GND>
msb_aOctetsTransmittedOK[44] <= <GND>
msb_aOctetsTransmittedOK[45] <= <GND>
msb_aOctetsTransmittedOK[46] <= <GND>
msb_aOctetsTransmittedOK[47] <= <GND>
msb_aOctetsTransmittedOK[48] <= <GND>
msb_aOctetsTransmittedOK[49] <= <GND>
msb_aOctetsTransmittedOK[50] <= <GND>
msb_aOctetsTransmittedOK[51] <= <GND>
msb_aOctetsTransmittedOK[52] <= <GND>
msb_aOctetsTransmittedOK[53] <= <GND>
msb_aOctetsTransmittedOK[54] <= <GND>
msb_aOctetsTransmittedOK[55] <= <GND>
msb_aOctetsTransmittedOK[56] <= <GND>
msb_aOctetsTransmittedOK[57] <= <GND>
msb_aOctetsTransmittedOK[58] <= <GND>
msb_aOctetsTransmittedOK[59] <= <GND>
msb_aOctetsTransmittedOK[60] <= <GND>
msb_aOctetsTransmittedOK[61] <= <GND>
msb_aOctetsTransmittedOK[62] <= <GND>
msb_aOctetsTransmittedOK[63] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component
wren_a => altsyncram_a2l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a2l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a2l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a2l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a2l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a2l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a2l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a2l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a2l1:auto_generated.data_a[7]
data_a[8] => altsyncram_a2l1:auto_generated.data_a[8]
data_a[9] => altsyncram_a2l1:auto_generated.data_a[9]
data_a[10] => altsyncram_a2l1:auto_generated.data_a[10]
data_a[11] => altsyncram_a2l1:auto_generated.data_a[11]
data_a[12] => altsyncram_a2l1:auto_generated.data_a[12]
data_a[13] => altsyncram_a2l1:auto_generated.data_a[13]
data_a[14] => altsyncram_a2l1:auto_generated.data_a[14]
data_a[15] => altsyncram_a2l1:auto_generated.data_a[15]
data_a[16] => altsyncram_a2l1:auto_generated.data_a[16]
data_a[17] => altsyncram_a2l1:auto_generated.data_a[17]
data_a[18] => altsyncram_a2l1:auto_generated.data_a[18]
data_a[19] => altsyncram_a2l1:auto_generated.data_a[19]
data_a[20] => altsyncram_a2l1:auto_generated.data_a[20]
data_a[21] => altsyncram_a2l1:auto_generated.data_a[21]
data_a[22] => altsyncram_a2l1:auto_generated.data_a[22]
data_a[23] => altsyncram_a2l1:auto_generated.data_a[23]
data_a[24] => altsyncram_a2l1:auto_generated.data_a[24]
data_a[25] => altsyncram_a2l1:auto_generated.data_a[25]
data_a[26] => altsyncram_a2l1:auto_generated.data_a[26]
data_a[27] => altsyncram_a2l1:auto_generated.data_a[27]
data_a[28] => altsyncram_a2l1:auto_generated.data_a[28]
data_a[29] => altsyncram_a2l1:auto_generated.data_a[29]
data_a[30] => altsyncram_a2l1:auto_generated.data_a[30]
data_a[31] => altsyncram_a2l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_a2l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a2l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a2l1:auto_generated.address_a[2]
address_b[0] => altsyncram_a2l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a2l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a2l1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a2l1:auto_generated.clock0
clock1 => altsyncram_a2l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_a2l1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_a2l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a2l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a2l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a2l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a2l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a2l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a2l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a2l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a2l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a2l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a2l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a2l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a2l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a2l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a2l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a2l1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a2l1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a2l1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a2l1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a2l1:auto_generated.q_b[19]
q_b[20] <= altsyncram_a2l1:auto_generated.q_b[20]
q_b[21] <= altsyncram_a2l1:auto_generated.q_b[21]
q_b[22] <= altsyncram_a2l1:auto_generated.q_b[22]
q_b[23] <= altsyncram_a2l1:auto_generated.q_b[23]
q_b[24] <= altsyncram_a2l1:auto_generated.q_b[24]
q_b[25] <= altsyncram_a2l1:auto_generated.q_b[25]
q_b[26] <= altsyncram_a2l1:auto_generated.q_b[26]
q_b[27] <= altsyncram_a2l1:auto_generated.q_b[27]
q_b[28] <= altsyncram_a2l1:auto_generated.q_b[28]
q_b[29] <= altsyncram_a2l1:auto_generated.q_b[29]
q_b[30] <= altsyncram_a2l1:auto_generated.q_b[30]
q_b[31] <= altsyncram_a2l1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component
wren_a => altsyncram_a2l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a2l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a2l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a2l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a2l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a2l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a2l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a2l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a2l1:auto_generated.data_a[7]
data_a[8] => altsyncram_a2l1:auto_generated.data_a[8]
data_a[9] => altsyncram_a2l1:auto_generated.data_a[9]
data_a[10] => altsyncram_a2l1:auto_generated.data_a[10]
data_a[11] => altsyncram_a2l1:auto_generated.data_a[11]
data_a[12] => altsyncram_a2l1:auto_generated.data_a[12]
data_a[13] => altsyncram_a2l1:auto_generated.data_a[13]
data_a[14] => altsyncram_a2l1:auto_generated.data_a[14]
data_a[15] => altsyncram_a2l1:auto_generated.data_a[15]
data_a[16] => altsyncram_a2l1:auto_generated.data_a[16]
data_a[17] => altsyncram_a2l1:auto_generated.data_a[17]
data_a[18] => altsyncram_a2l1:auto_generated.data_a[18]
data_a[19] => altsyncram_a2l1:auto_generated.data_a[19]
data_a[20] => altsyncram_a2l1:auto_generated.data_a[20]
data_a[21] => altsyncram_a2l1:auto_generated.data_a[21]
data_a[22] => altsyncram_a2l1:auto_generated.data_a[22]
data_a[23] => altsyncram_a2l1:auto_generated.data_a[23]
data_a[24] => altsyncram_a2l1:auto_generated.data_a[24]
data_a[25] => altsyncram_a2l1:auto_generated.data_a[25]
data_a[26] => altsyncram_a2l1:auto_generated.data_a[26]
data_a[27] => altsyncram_a2l1:auto_generated.data_a[27]
data_a[28] => altsyncram_a2l1:auto_generated.data_a[28]
data_a[29] => altsyncram_a2l1:auto_generated.data_a[29]
data_a[30] => altsyncram_a2l1:auto_generated.data_a[30]
data_a[31] => altsyncram_a2l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_a2l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a2l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a2l1:auto_generated.address_a[2]
address_b[0] => altsyncram_a2l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a2l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a2l1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a2l1:auto_generated.clock0
clock1 => altsyncram_a2l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_a2l1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_a2l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a2l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a2l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a2l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a2l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a2l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a2l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a2l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a2l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a2l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a2l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a2l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a2l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a2l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a2l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a2l1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a2l1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a2l1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a2l1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a2l1:auto_generated.q_b[19]
q_b[20] <= altsyncram_a2l1:auto_generated.q_b[20]
q_b[21] <= altsyncram_a2l1:auto_generated.q_b[21]
q_b[22] <= altsyncram_a2l1:auto_generated.q_b[22]
q_b[23] <= altsyncram_a2l1:auto_generated.q_b[23]
q_b[24] <= altsyncram_a2l1:auto_generated.q_b[24]
q_b[25] <= altsyncram_a2l1:auto_generated.q_b[25]
q_b[26] <= altsyncram_a2l1:auto_generated.q_b[26]
q_b[27] <= altsyncram_a2l1:auto_generated.q_b[27]
q_b[28] <= altsyncram_a2l1:auto_generated.q_b[28]
q_b[29] <= altsyncram_a2l1:auto_generated.q_b[29]
q_b[30] <= altsyncram_a2l1:auto_generated.q_b[30]
q_b[31] <= altsyncram_a2l1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL
reset => reg_rd_ack_reg1.ACLR
reset => reg_rd_ack.ACLR
reset => reg_rd_req.ACLR
reset => rd_timout_done.ACLR
reset => rd_timout[0].ACLR
reset => rd_timout[1].ACLR
reset => rd_timout[2].ACLR
reset => rd_timout[3].ACLR
reset => rd_timout[4].ACLR
reset => rd_timout[5].ACLR
reset => rd_timout[6].ACLR
reset => rd_timout[7].ACLR
reset => state~3.DATAIN
reset => _.IN1
reset_phy_clk => phy_rd_ack0.ACLR
reset_phy_clk => _.IN1
clk => clk.IN1
phy_clk => phy_clk.IN1
cs => always1.IN0
cs => always1.IN0
rd => always1.IN1
rd => reg_rd.DATAB
rd => always1.IN1
wr => always1.IN1
wr => reg_wr.DATAB
wr => always1.IN1
sel[0] => LessThan0.IN16
sel[0] => LessThan1.IN16
sel[0] => LessThan2.IN16
sel[0] => LessThan3.IN16
sel[0] => reg_sel[0].DATAIN
sel[1] => LessThan0.IN15
sel[1] => LessThan1.IN15
sel[1] => LessThan2.IN15
sel[1] => LessThan3.IN15
sel[1] => reg_sel[1].DATAIN
sel[2] => LessThan0.IN14
sel[2] => LessThan1.IN14
sel[2] => LessThan2.IN14
sel[2] => LessThan3.IN14
sel[2] => reg_sel[2].DATAIN
sel[3] => LessThan0.IN13
sel[3] => LessThan1.IN13
sel[3] => LessThan2.IN13
sel[3] => LessThan3.IN13
sel[3] => reg_sel[3].DATAIN
sel[4] => LessThan0.IN12
sel[4] => LessThan1.IN12
sel[4] => LessThan2.IN12
sel[4] => LessThan3.IN12
sel[4] => reg_sel[4].DATAIN
sel[5] => LessThan0.IN11
sel[5] => LessThan1.IN11
sel[5] => LessThan2.IN11
sel[5] => LessThan3.IN11
sel[5] => reg_sel[5].DATAIN
sel[6] => LessThan0.IN10
sel[6] => LessThan1.IN10
sel[6] => LessThan2.IN10
sel[6] => LessThan3.IN10
sel[6] => reg_sel[6].DATAIN
sel[7] => LessThan0.IN9
sel[7] => LessThan1.IN9
sel[7] => LessThan2.IN9
sel[7] => LessThan3.IN9
sel[7] => reg_sel[7].DATAIN
data_in[0] => reg_data_out[0].DATAIN
data_in[1] => reg_data_out[1].DATAIN
data_in[2] => reg_data_out[2].DATAIN
data_in[3] => reg_data_out[3].DATAIN
data_in[4] => reg_data_out[4].DATAIN
data_in[5] => reg_data_out[5].DATAIN
data_in[6] => reg_data_out[6].DATAIN
data_in[7] => reg_data_out[7].DATAIN
data_in[8] => reg_data_out[8].DATAIN
data_in[9] => reg_data_out[9].DATAIN
data_in[10] => reg_data_out[10].DATAIN
data_in[11] => reg_data_out[11].DATAIN
data_in[12] => reg_data_out[12].DATAIN
data_in[13] => reg_data_out[13].DATAIN
data_in[14] => reg_data_out[14].DATAIN
data_in[15] => reg_data_out[15].DATAIN
data_in[16] => reg_data_out[16].DATAIN
data_in[17] => reg_data_out[17].DATAIN
data_in[18] => reg_data_out[18].DATAIN
data_in[19] => reg_data_out[19].DATAIN
data_in[20] => reg_data_out[20].DATAIN
data_in[21] => reg_data_out[21].DATAIN
data_in[22] => reg_data_out[22].DATAIN
data_in[23] => reg_data_out[23].DATAIN
data_in[24] => reg_data_out[24].DATAIN
data_in[25] => reg_data_out[25].DATAIN
data_in[26] => reg_data_out[26].DATAIN
data_in[27] => reg_data_out[27].DATAIN
data_in[28] => reg_data_out[28].DATAIN
data_in[29] => reg_data_out[29].DATAIN
data_in[30] => reg_data_out[30].DATAIN
data_in[31] => reg_data_out[31].DATAIN
data_out[0] <= reg_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= reg_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= reg_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= reg_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= reg_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= reg_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= reg_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= reg_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= reg_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= reg_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= reg_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= reg_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= reg_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= reg_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= reg_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= reg_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= reg_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= reg_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= reg_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= reg_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= reg_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= reg_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= reg_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= reg_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
reg_timout <= rd_timout_done.DB_MAX_OUTPUT_PORT_TYPE
reg_rd <= reg_rd.DB_MAX_OUTPUT_PORT_TYPE
reg_wr <= reg_wr.DB_MAX_OUTPUT_PORT_TYPE
reg_sel[0] <= sel[0].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[1] <= sel[1].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[2] <= sel[2].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[3] <= sel[3].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[4] <= sel[4].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[5] <= sel[5].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[6] <= sel[6].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[7] <= sel[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_in[0] => data_out[0].DATAIN
reg_data_in[1] => data_out[1].DATAIN
reg_data_in[2] => data_out[2].DATAIN
reg_data_in[3] => data_out[3].DATAIN
reg_data_in[4] => data_out[4].DATAIN
reg_data_in[5] => data_out[5].DATAIN
reg_data_in[6] => data_out[6].DATAIN
reg_data_in[7] => data_out[7].DATAIN
reg_data_in[8] => data_out[8].DATAIN
reg_data_in[9] => data_out[9].DATAIN
reg_data_in[10] => data_out[10].DATAIN
reg_data_in[11] => data_out[11].DATAIN
reg_data_in[12] => data_out[12].DATAIN
reg_data_in[13] => data_out[13].DATAIN
reg_data_in[14] => data_out[14].DATAIN
reg_data_in[15] => data_out[15].DATAIN
reg_data_in[16] => data_out[16].DATAIN
reg_data_in[17] => data_out[17].DATAIN
reg_data_in[18] => data_out[18].DATAIN
reg_data_in[19] => data_out[19].DATAIN
reg_data_in[20] => data_out[20].DATAIN
reg_data_in[21] => data_out[21].DATAIN
reg_data_in[22] => data_out[22].DATAIN
reg_data_in[23] => data_out[23].DATAIN
reg_data_in[24] => data_out[24].DATAIN
reg_data_in[25] => data_out[25].DATAIN
reg_data_in[26] => data_out[26].DATAIN
reg_data_in[27] => data_out[27].DATAIN
reg_data_in[28] => data_out[28].DATAIN
reg_data_in[29] => data_out[29].DATAIN
reg_data_in[30] => data_out[30].DATAIN
reg_data_in[31] => data_out[31].DATAIN
reg_data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
disable_rd_timeout => always4.IN1
mdio_busy => Selector1.IN3
mdio_busy => Selector2.IN3
mdio_busy => Selector3.IN4
mdio_busy => Selector5.IN1


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO
reset => reset.IN3
reg_clk => reg_clk.IN3
mdc <= altera_tse_mdio_clk_gen:U_CLKGEN.mdio_clk
mdio_in => mdio_in.IN1
mdio_out <= mdio_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_oen <= mdio_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_in[0] => host_data_in[0].IN1
host_data_in[1] => host_data_in[1].IN1
host_data_in[2] => host_data_in[2].IN1
host_data_in[3] => host_data_in[3].IN1
host_data_in[4] => host_data_in[4].IN1
host_data_in[5] => host_data_in[5].IN1
host_data_in[6] => host_data_in[6].IN1
host_data_in[7] => host_data_in[7].IN1
host_data_in[8] => host_data_in[8].IN1
host_data_in[9] => host_data_in[9].IN1
host_data_in[10] => host_data_in[10].IN1
host_data_in[11] => host_data_in[11].IN1
host_data_in[12] => host_data_in[12].IN1
host_data_in[13] => host_data_in[13].IN1
host_data_in[14] => host_data_in[14].IN1
host_data_in[15] => host_data_in[15].IN1
host_data_out[0] <= host_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[1] <= host_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[2] <= host_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[3] <= host_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[4] <= host_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[5] <= host_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[6] <= host_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[7] <= host_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[8] <= host_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[9] <= host_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[10] <= host_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[11] <= host_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[12] <= host_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[13] <= host_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[14] <= host_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[15] <= host_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_addr[0] => host_addr[0].IN1
host_addr[1] => host_addr[1].IN1
host_addr[2] => host_addr[2].IN1
host_addr[3] => host_addr[3].IN1
host_addr[4] => host_addr[4].IN1
host_dev_addr[0] => host_dev_addr[0].IN1
host_dev_addr[1] => host_dev_addr[1].IN1
host_dev_addr[2] => host_dev_addr[2].IN1
host_dev_addr[3] => host_dev_addr[3].IN1
host_dev_addr[4] => host_dev_addr[4].IN1
host_cs => host_cs.IN1
host_rd => host_rd.IN1
host_wr => host_wr.IN1
host_busy <= altera_tse_mdio_cntl:U_CNTL.host_busy


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN
reset => clk_ena~reg0.ACLR
reset => mdio_clk~reg0.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reg_clk => clk_ena~reg0.CLK
reg_clk => mdio_clk~reg0.CLK
reg_clk => cnt[0].CLK
reg_clk => cnt[1].CLK
reg_clk => cnt[2].CLK
reg_clk => cnt[3].CLK
reg_clk => cnt[4].CLK
reg_clk => cnt[5].CLK
reg_clk => cnt[6].CLK
reg_clk => cnt[7].CLK
clk_ena <= clk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_clk <= mdio_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL
reset => host_busy_int.PRESET
reset => mdio_data_out[0]~reg0.ACLR
reset => mdio_data_out[1]~reg0.ACLR
reset => mdio_data_out[2]~reg0.ACLR
reset => mdio_data_out[3]~reg0.ACLR
reset => mdio_data_out[4]~reg0.ACLR
reset => mdio_data_out[5]~reg0.ACLR
reset => mdio_data_out[6]~reg0.ACLR
reset => mdio_data_out[7]~reg0.ACLR
reset => mdio_data_out[8]~reg0.ACLR
reset => mdio_data_out[9]~reg0.ACLR
reset => mdio_data_out[10]~reg0.ACLR
reset => mdio_data_out[11]~reg0.ACLR
reset => mdio_data_out[12]~reg0.ACLR
reset => mdio_data_out[13]~reg0.ACLR
reset => mdio_data_out[14]~reg0.ACLR
reset => mdio_data_out[15]~reg0.ACLR
reset => mdio_wr~reg0.ACLR
reset => mdio_sel[0]~reg0.ACLR
reset => mdio_sel[1]~reg0.ACLR
reset => mdio_csn~reg0.PRESET
reset => state~17.DATAIN
reg_clk => host_busy_int.CLK
reg_clk => mdio_data_out[0]~reg0.CLK
reg_clk => mdio_data_out[1]~reg0.CLK
reg_clk => mdio_data_out[2]~reg0.CLK
reg_clk => mdio_data_out[3]~reg0.CLK
reg_clk => mdio_data_out[4]~reg0.CLK
reg_clk => mdio_data_out[5]~reg0.CLK
reg_clk => mdio_data_out[6]~reg0.CLK
reg_clk => mdio_data_out[7]~reg0.CLK
reg_clk => mdio_data_out[8]~reg0.CLK
reg_clk => mdio_data_out[9]~reg0.CLK
reg_clk => mdio_data_out[10]~reg0.CLK
reg_clk => mdio_data_out[11]~reg0.CLK
reg_clk => mdio_data_out[12]~reg0.CLK
reg_clk => mdio_data_out[13]~reg0.CLK
reg_clk => mdio_data_out[14]~reg0.CLK
reg_clk => mdio_data_out[15]~reg0.CLK
reg_clk => mdio_wr~reg0.CLK
reg_clk => mdio_sel[0]~reg0.CLK
reg_clk => mdio_sel[1]~reg0.CLK
reg_clk => mdio_csn~reg0.CLK
reg_clk => state~15.DATAIN
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => host_busy_int.ENA
mdio_data_out[0] <= mdio_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[1] <= mdio_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[2] <= mdio_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[3] <= mdio_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[4] <= mdio_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[5] <= mdio_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[6] <= mdio_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[7] <= mdio_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[8] <= mdio_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[9] <= mdio_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[10] <= mdio_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[11] <= mdio_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[12] <= mdio_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[13] <= mdio_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[14] <= mdio_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[15] <= mdio_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_csn <= mdio_csn~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_sel[0] <= mdio_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_sel[1] <= mdio_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_wr <= mdio_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_busy => Selector2.IN3
mdio_busy => Selector1.IN3
mdio_busy => nextstate.STM_TYP_HOST_RD_REG.DATAB
mdio_busy => nextstate.STM_TYP_HOST_WR_END.DATAB
host_data_in[0] => mdio_data_out.DATAB
host_data_in[1] => mdio_data_out.DATAB
host_data_in[2] => mdio_data_out.DATAB
host_data_in[3] => mdio_data_out.DATAB
host_data_in[4] => mdio_data_out.DATAB
host_data_in[5] => mdio_data_out.DATAB
host_data_in[6] => mdio_data_out.DATAB
host_data_in[7] => mdio_data_out.DATAB
host_data_in[8] => mdio_data_out.DATAB
host_data_in[9] => mdio_data_out.DATAB
host_data_in[10] => mdio_data_out.DATAB
host_data_in[11] => mdio_data_out.DATAB
host_data_in[12] => mdio_data_out.DATAB
host_data_in[13] => mdio_data_out.DATAB
host_data_in[14] => mdio_data_out.DATAB
host_data_in[15] => mdio_data_out.DATAB
host_addr[0] => mdio_data_out.DATAB
host_addr[0] => mdio_data_out.DATAB
host_addr[1] => mdio_data_out.DATAB
host_addr[1] => mdio_data_out.DATAB
host_addr[2] => mdio_data_out.DATAB
host_addr[2] => mdio_data_out.DATAB
host_addr[3] => mdio_data_out.DATAB
host_addr[3] => mdio_data_out.DATAB
host_addr[4] => mdio_data_out.DATAB
host_addr[4] => mdio_data_out.DATAB
host_dev_addr[0] => mdio_data_out.DATAB
host_dev_addr[0] => mdio_data_out.DATAB
host_dev_addr[1] => mdio_data_out.DATAB
host_dev_addr[1] => mdio_data_out.DATAB
host_dev_addr[2] => mdio_data_out.DATAB
host_dev_addr[2] => mdio_data_out.DATAB
host_dev_addr[3] => mdio_data_out.DATAB
host_dev_addr[3] => mdio_data_out.DATAB
host_dev_addr[4] => mdio_data_out.DATAB
host_dev_addr[4] => mdio_data_out.DATAB
host_cs => always1.IN0
host_cs => always1.IN0
host_rd => always1.IN1
host_wr => always1.IN1
host_busy <= host_busy_int.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO
reset => read_error.ACLR
reset => mux_out.PRESET
reset => cd_oe.PRESET
reset => mdio_run[0].ACLR
reset => mdio_run[1].ACLR
reset => mdio_run[2].ACLR
reset => mdio_run[3].ACLR
reset => mdio_run[4].ACLR
reset => mdio_run[5].ACLR
reset => mdio_run[6].ACLR
reset => mdio_run[7].ACLR
reset => mdio_run[8].ACLR
reset => mdio_run[9].ACLR
reset => mdio_run[10].ACLR
reset => mdio_run[11].ACLR
reset => mdio_run[12].ACLR
reset => mdio_run[13].ACLR
reset => mdio_run[14].ACLR
reset => mdio_run[15].ACLR
reset => mdio_run[16].ACLR
reset => mdio_run[17].ACLR
reset => mdio_run[18].ACLR
reset => mdio_run[19].ACLR
reset => mdio_wait.PRESET
reset => cnt_32[0].ACLR
reset => cnt_32[1].ACLR
reset => cnt_32[2].ACLR
reset => cnt_32[3].ACLR
reset => cnt_32[4].ACLR
reset => run_write.ACLR
reset => run_read.ACLR
reset => reg_data_rd[0].ACLR
reset => reg_data_rd[1].ACLR
reset => reg_data_rd[2].ACLR
reset => reg_data_rd[3].ACLR
reset => reg_data_rd[4].ACLR
reset => reg_data_rd[5].ACLR
reset => reg_data_rd[6].ACLR
reset => reg_data_rd[7].ACLR
reset => reg_data_rd[8].ACLR
reset => reg_data_rd[9].ACLR
reset => reg_data_rd[10].ACLR
reset => reg_data_rd[11].ACLR
reset => reg_data_rd[12].ACLR
reset => reg_data_rd[13].ACLR
reset => reg_data_rd[14].ACLR
reset => reg_data_rd[15].ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
reset => reg_data[8].ACLR
reset => reg_data[9].ACLR
reset => reg_data[10].ACLR
reset => reg_data[11].ACLR
reset => reg_data[12].ACLR
reset => reg_data[13].ACLR
reset => reg_data[14].ACLR
reset => reg_data[15].ACLR
reset => reg_phy_reg_add[0].ACLR
reset => reg_phy_reg_add[1].ACLR
reset => reg_phy_reg_add[2].ACLR
reset => reg_phy_reg_add[3].ACLR
reset => reg_phy_reg_add[4].ACLR
reset => reg_phy_reg_add[5].PRESET
reset => reg_phy_reg_add[6].ACLR
reset => reg_phy_reg_add[7].ACLR
reset => reg_phy_reg_add[8].ACLR
reset => reg_phy_reg_add[9].ACLR
mdc => read_error.CLK
mdc => mux_out.CLK
mdc => cd_oe.CLK
mdc => mdio_run[0].CLK
mdc => mdio_run[1].CLK
mdc => mdio_run[2].CLK
mdc => mdio_run[3].CLK
mdc => mdio_run[4].CLK
mdc => mdio_run[5].CLK
mdc => mdio_run[6].CLK
mdc => mdio_run[7].CLK
mdc => mdio_run[8].CLK
mdc => mdio_run[9].CLK
mdc => mdio_run[10].CLK
mdc => mdio_run[11].CLK
mdc => mdio_run[12].CLK
mdc => mdio_run[13].CLK
mdc => mdio_run[14].CLK
mdc => mdio_run[15].CLK
mdc => mdio_run[16].CLK
mdc => mdio_run[17].CLK
mdc => mdio_run[18].CLK
mdc => mdio_run[19].CLK
mdc => mdio_wait.CLK
mdc => cnt_32[0].CLK
mdc => cnt_32[1].CLK
mdc => cnt_32[2].CLK
mdc => cnt_32[3].CLK
mdc => cnt_32[4].CLK
mdc => run_write.CLK
mdc => run_read.CLK
mdc => reg_data_rd[0].CLK
mdc => reg_data_rd[1].CLK
mdc => reg_data_rd[2].CLK
mdc => reg_data_rd[3].CLK
mdc => reg_data_rd[4].CLK
mdc => reg_data_rd[5].CLK
mdc => reg_data_rd[6].CLK
mdc => reg_data_rd[7].CLK
mdc => reg_data_rd[8].CLK
mdc => reg_data_rd[9].CLK
mdc => reg_data_rd[10].CLK
mdc => reg_data_rd[11].CLK
mdc => reg_data_rd[12].CLK
mdc => reg_data_rd[13].CLK
mdc => reg_data_rd[14].CLK
mdc => reg_data_rd[15].CLK
mdc => reg_data[0].CLK
mdc => reg_data[1].CLK
mdc => reg_data[2].CLK
mdc => reg_data[3].CLK
mdc => reg_data[4].CLK
mdc => reg_data[5].CLK
mdc => reg_data[6].CLK
mdc => reg_data[7].CLK
mdc => reg_data[8].CLK
mdc => reg_data[9].CLK
mdc => reg_data[10].CLK
mdc => reg_data[11].CLK
mdc => reg_data[12].CLK
mdc => reg_data[13].CLK
mdc => reg_data[14].CLK
mdc => reg_data[15].CLK
mdc => reg_phy_reg_add[0].CLK
mdc => reg_phy_reg_add[1].CLK
mdc => reg_phy_reg_add[2].CLK
mdc => reg_phy_reg_add[3].CLK
mdc => reg_phy_reg_add[4].CLK
mdc => reg_phy_reg_add[5].CLK
mdc => reg_phy_reg_add[6].CLK
mdc => reg_phy_reg_add[7].CLK
mdc => reg_phy_reg_add[8].CLK
mdc => reg_phy_reg_add[9].CLK
mdc_ena => reg_phy_reg_add[9].ENA
mdc_ena => reg_phy_reg_add[8].ENA
mdc_ena => reg_phy_reg_add[7].ENA
mdc_ena => reg_phy_reg_add[6].ENA
mdc_ena => reg_phy_reg_add[5].ENA
mdc_ena => reg_phy_reg_add[4].ENA
mdc_ena => reg_phy_reg_add[3].ENA
mdc_ena => reg_phy_reg_add[2].ENA
mdc_ena => reg_phy_reg_add[1].ENA
mdc_ena => reg_phy_reg_add[0].ENA
mdc_ena => reg_data[15].ENA
mdc_ena => reg_data[14].ENA
mdc_ena => reg_data[13].ENA
mdc_ena => reg_data[12].ENA
mdc_ena => reg_data[11].ENA
mdc_ena => reg_data[10].ENA
mdc_ena => reg_data[9].ENA
mdc_ena => reg_data[8].ENA
mdc_ena => reg_data[7].ENA
mdc_ena => reg_data[6].ENA
mdc_ena => reg_data[5].ENA
mdc_ena => reg_data[4].ENA
mdc_ena => reg_data[3].ENA
mdc_ena => reg_data[2].ENA
mdc_ena => reg_data[1].ENA
mdc_ena => reg_data[0].ENA
mdc_ena => reg_data_rd[15].ENA
mdc_ena => reg_data_rd[14].ENA
mdc_ena => reg_data_rd[13].ENA
mdc_ena => reg_data_rd[12].ENA
mdc_ena => reg_data_rd[11].ENA
mdc_ena => reg_data_rd[10].ENA
mdc_ena => reg_data_rd[9].ENA
mdc_ena => reg_data_rd[8].ENA
mdc_ena => reg_data_rd[7].ENA
mdc_ena => reg_data_rd[6].ENA
mdc_ena => reg_data_rd[5].ENA
mdc_ena => reg_data_rd[4].ENA
mdc_ena => reg_data_rd[3].ENA
mdc_ena => reg_data_rd[2].ENA
mdc_ena => reg_data_rd[1].ENA
mdc_ena => reg_data_rd[0].ENA
mdc_ena => run_read.ENA
mdc_ena => run_write.ENA
mdc_ena => cnt_32[4].ENA
mdc_ena => cnt_32[3].ENA
mdc_ena => cnt_32[2].ENA
mdc_ena => cnt_32[1].ENA
mdc_ena => cnt_32[0].ENA
mdc_ena => mdio_wait.ENA
mdc_ena => mdio_run[19].ENA
mdc_ena => mdio_run[18].ENA
mdc_ena => mdio_run[17].ENA
mdc_ena => mdio_run[16].ENA
mdc_ena => mdio_run[15].ENA
mdc_ena => mdio_run[14].ENA
mdc_ena => mdio_run[13].ENA
mdc_ena => mdio_run[12].ENA
mdc_ena => mdio_run[11].ENA
mdc_ena => mdio_run[10].ENA
mdc_ena => mdio_run[9].ENA
mdc_ena => mdio_run[8].ENA
mdc_ena => mdio_run[7].ENA
mdc_ena => mdio_run[6].ENA
mdc_ena => mdio_run[5].ENA
mdc_ena => mdio_run[4].ENA
mdc_ena => mdio_run[3].ENA
mdc_ena => mdio_run[2].ENA
mdc_ena => mdio_run[1].ENA
mdc_ena => mdio_run[0].ENA
mdc_ena => cd_oe.ENA
mdc_ena => mux_out.ENA
mdc_ena => read_error.ENA
mdio_in => reg_data_rd.DATAB
mdio_out <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mdio_oen <= cd_oe.DB_MAX_OUTPUT_PORT_TYPE
reg_data_in[0] => reg_phy_reg_add.DATAB
reg_data_in[0] => reg_data.DATAB
reg_data_in[1] => reg_phy_reg_add.DATAB
reg_data_in[1] => reg_data.DATAB
reg_data_in[2] => reg_phy_reg_add.DATAB
reg_data_in[2] => reg_data.DATAB
reg_data_in[3] => reg_phy_reg_add.DATAB
reg_data_in[3] => reg_data.DATAB
reg_data_in[4] => reg_phy_reg_add.DATAB
reg_data_in[4] => reg_data.DATAB
reg_data_in[5] => reg_phy_reg_add.DATAB
reg_data_in[5] => reg_data.DATAB
reg_data_in[6] => reg_phy_reg_add.DATAB
reg_data_in[6] => reg_data.DATAB
reg_data_in[7] => reg_phy_reg_add.DATAB
reg_data_in[7] => reg_data.DATAB
reg_data_in[8] => reg_phy_reg_add.DATAB
reg_data_in[8] => reg_data.DATAB
reg_data_in[9] => reg_phy_reg_add.DATAB
reg_data_in[9] => reg_data.DATAB
reg_data_in[10] => reg_data.DATAB
reg_data_in[11] => reg_data.DATAB
reg_data_in[12] => reg_data.DATAB
reg_data_in[13] => reg_data.DATAB
reg_data_in[14] => reg_data.DATAB
reg_data_in[15] => reg_data.DATAB
reg_data_in[15] => always0.IN1
reg_data_out[0] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_csn => always0.IN0
reg_wr => always0.IN1
reg_sel[0] => always0.IN1
reg_sel[0] => reg_data_out.IN0
reg_sel[0] => always0.IN1
reg_sel[1] => always0.IN1
reg_sel[1] => reg_data_out.IN1
reg_sel[1] => always0.IN1
busy <= mdio_wait.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII
reset_rx_clk => rx_dv.ACLR
reset_rx_clk => rx_err.ACLR
reset_rx_clk => rgmii_in_4_reg[0].ACLR
reset_rx_clk => rgmii_in_4_reg[1].ACLR
reset_rx_clk => rgmii_in_4_reg[2].ACLR
reset_rx_clk => rgmii_in_4_reg[3].ACLR
reset_rx_clk => rgmii_in_4_reg[4].ACLR
reset_rx_clk => rgmii_in_4_reg[5].ACLR
reset_rx_clk => rgmii_in_4_reg[6].ACLR
reset_rx_clk => rgmii_in_4_reg[7].ACLR
rx_clk => rx_dv.CLK
rx_clk => rx_err.CLK
rx_clk => rgmii_in_4_reg[0].CLK
rx_clk => rgmii_in_4_reg[1].CLK
rx_clk => rgmii_in_4_reg[2].CLK
rx_clk => rgmii_in_4_reg[3].CLK
rx_clk => rgmii_in_4_reg[4].CLK
rx_clk => rgmii_in_4_reg[5].CLK
rx_clk => rgmii_in_4_reg[6].CLK
rx_clk => rgmii_in_4_reg[7].CLK
rx_clk => rgmii_in4_ck.DATAIN
rx_clk => rgmii_in1_ck.DATAIN
reset_tx_clk => m_tx_en_reg4.ACLR
reset_tx_clk => m_tx_en_reg3.ACLR
reset_tx_clk => m_tx_en_reg2.ACLR
reset_tx_clk => m_tx_en_reg1.ACLR
reset_tx_clk => _.IN1
reset_tx_clk => _.IN1
tx_clk => tx_clk.IN2
speed => speed.IN1
rgmii_in[0] => rgmii_in4_pad[0].DATAIN
rgmii_in[1] => rgmii_in4_pad[1].DATAIN
rgmii_in[2] => rgmii_in4_pad[2].DATAIN
rgmii_in[3] => rgmii_in4_pad[3].DATAIN
rx_control => rgmii_in1_pad.DATAIN
gm_rx_d[0] <= rgmii_in_4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[1] <= rgmii_in_4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[2] <= rgmii_in_4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[3] <= rgmii_in_4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[4] <= rgmii_in_4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[5] <= rgmii_in_4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[6] <= rgmii_in_4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[7] <= rgmii_in_4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[0] <= rgmii_in_4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[1] <= rgmii_in_4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[2] <= rgmii_in_4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[3] <= rgmii_in_4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_dv <= rx_dv.DB_MAX_OUTPUT_PORT_TYPE
m_rx_en <= rx_dv.DB_MAX_OUTPUT_PORT_TYPE
gm_rx_err <= gm_rx_err.DB_MAX_OUTPUT_PORT_TYPE
m_rx_err <= m_rx_err.DB_MAX_OUTPUT_PORT_TYPE
m_rx_col <= altera_eth_tse_std_synchronizer:U_SYNC_1.dout
m_rx_crs <= always1.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out[0] <= rgmii_out4_pad[0].DB_MAX_OUTPUT_PORT_TYPE
rgmii_out[1] <= rgmii_out4_pad[1].DB_MAX_OUTPUT_PORT_TYPE
rgmii_out[2] <= rgmii_out4_pad[2].DB_MAX_OUTPUT_PORT_TYPE
rgmii_out[3] <= rgmii_out4_pad[3].DB_MAX_OUTPUT_PORT_TYPE
tx_control <= rgmii_out1_pad.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[0] => rgmii_out_4_wire.DATAB
gm_tx_d[1] => rgmii_out_4_wire.DATAB
gm_tx_d[2] => rgmii_out_4_wire.DATAB
gm_tx_d[3] => rgmii_out_4_wire.DATAB
gm_tx_d[4] => rgmii_out_4_wire.DATAB
gm_tx_d[5] => rgmii_out_4_wire.DATAB
gm_tx_d[6] => rgmii_out_4_wire.DATAB
gm_tx_d[7] => rgmii_out_4_wire.DATAB
m_tx_d[0] => rgmii_out_4_wire.DATAA
m_tx_d[0] => rgmii_out_4_wire.DATAA
m_tx_d[1] => rgmii_out_4_wire.DATAA
m_tx_d[1] => rgmii_out_4_wire.DATAA
m_tx_d[2] => rgmii_out_4_wire.DATAA
m_tx_d[2] => rgmii_out_4_wire.DATAA
m_tx_d[3] => rgmii_out_4_wire.DATAA
m_tx_d[3] => rgmii_out_4_wire.DATAA
gm_tx_en => rgmii_out_1_wire_inp2.IN0
gm_tx_en => rgmii_out_1_wire_inp1.DATAB
m_tx_en => rgmii_out_1_wire_inp2.IN0
m_tx_en => rgmii_out_1_wire_inp1.DATAA
m_tx_en => m_tx_en_reg1.DATAIN
gm_tx_err => rgmii_out_1_wire_inp2.IN1
m_tx_err => rgmii_out_1_wire_inp2.IN1
rgmii_out4_din[0] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[1] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[2] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[3] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[4] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[5] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[6] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[7] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_pad[0] => rgmii_out[0].DATAIN
rgmii_out4_pad[1] => rgmii_out[1].DATAIN
rgmii_out4_pad[2] => rgmii_out[2].DATAIN
rgmii_out4_pad[3] => rgmii_out[3].DATAIN
rgmii_out4_ck <= tx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out1_din[0] <= rgmii_out_1_wire_inp1.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out1_din[1] <= rgmii_out_1_wire_inp2.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out1_pad => tx_control.DATAIN
rgmii_out1_ck <= tx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_dout[0] => rgmii_in_4_reg[0].DATAIN
rgmii_in4_dout[1] => rgmii_in_4_reg[1].DATAIN
rgmii_in4_dout[2] => rgmii_in_4_reg[2].DATAIN
rgmii_in4_dout[3] => rgmii_in_4_reg[3].DATAIN
rgmii_in4_dout[4] => rgmii_in_4_reg[4].DATAIN
rgmii_in4_dout[5] => rgmii_in_4_reg[5].DATAIN
rgmii_in4_dout[6] => rgmii_in_4_reg[6].DATAIN
rgmii_in4_dout[7] => rgmii_in_4_reg[7].DATAIN
rgmii_in4_pad[0] <= rgmii_in[0].DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_pad[1] <= rgmii_in[1].DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_pad[2] <= rgmii_in[2].DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_pad[3] <= rgmii_in[3].DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_ck <= rx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_in1_dout[0] => rx_dv.DATAIN
rgmii_in1_dout[1] => rx_err.DATAIN
rgmii_in1_pad <= rx_control.DB_MAX_OUTPUT_PORT_TYPE
rgmii_in1_ck <= rx_clk.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP
reset_rx_clk => reset_rx_clk.IN5
reset_tx_clk => reset_tx_clk.IN5
reset_ff_rx_clk => reset_ff_rx_clk.IN1
reset_ff_tx_clk => reset_ff_tx_clk.IN1
rx_clk => rx_clk.IN6
tx_clk => tx_clk.IN5
rx_clkena => rx_clkena.IN3
tx_clkena => tx_clkena.IN3
reg_clk => reg_clk.IN1
gm_rx_d[0] => gm_rx_d[0].IN1
gm_rx_d[1] => gm_rx_d[1].IN1
gm_rx_d[2] => gm_rx_d[2].IN1
gm_rx_d[3] => gm_rx_d[3].IN1
gm_rx_d[4] => gm_rx_d[4].IN1
gm_rx_d[5] => gm_rx_d[5].IN1
gm_rx_d[6] => gm_rx_d[6].IN1
gm_rx_d[7] => gm_rx_d[7].IN1
gm_rx_dv => gm_rx_dv.IN1
gm_rx_err => gm_rx_err.IN1
gm_tx_d[0] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[1] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[2] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[3] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[4] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[5] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[6] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[7] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_en <= altera_tse_gmii_io:U_GMIF.gm_tx_en
gm_tx_err <= altera_tse_gmii_io:U_GMIF.gm_tx_err
m_rx_crs => m_rx_crs.IN1
m_rx_col => m_rx_col.IN1
m_rx_d[0] => m_rx_d[0].IN1
m_rx_d[1] => m_rx_d[1].IN1
m_rx_d[2] => m_rx_d[2].IN1
m_rx_d[3] => m_rx_d[3].IN1
m_rx_en => m_rx_en.IN1
m_rx_err => m_rx_err.IN1
m_tx_d[0] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[1] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[2] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[3] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_en <= altera_tse_mii_tx_if:U_MTX.mii_txdv
m_tx_err <= altera_tse_mii_tx_if:U_MTX.mii_txerr
rx_sav_section[0] => rx_sav_section[0].IN1
rx_sav_section[1] => rx_sav_section[1].IN1
rx_sav_section[2] => rx_sav_section[2].IN1
rx_sav_section[3] => rx_sav_section[3].IN1
rx_sav_section[4] => rx_sav_section[4].IN1
rx_sav_section[5] => rx_sav_section[5].IN1
rx_sav_section[6] => rx_sav_section[6].IN1
rx_sav_section[7] => rx_sav_section[7].IN1
rx_sav_section[8] => rx_sav_section[8].IN1
rx_sav_section[9] => rx_sav_section[9].IN1
rx_sav_section[10] => rx_sav_section[10].IN1
rx_sav_section[11] => rx_sav_section[11].IN1
rx_sav_section[12] => rx_sav_section[12].IN1
rx_septy_section[0] => rx_septy_section[0].IN1
rx_septy_section[1] => rx_septy_section[1].IN1
rx_septy_section[2] => rx_septy_section[2].IN1
rx_septy_section[3] => rx_septy_section[3].IN1
rx_septy_section[4] => rx_septy_section[4].IN1
rx_septy_section[5] => rx_septy_section[5].IN1
rx_septy_section[6] => rx_septy_section[6].IN1
rx_septy_section[7] => rx_septy_section[7].IN1
rx_septy_section[8] => rx_septy_section[8].IN1
rx_septy_section[9] => rx_septy_section[9].IN1
rx_septy_section[10] => rx_septy_section[10].IN1
rx_septy_section[11] => rx_septy_section[11].IN1
rx_septy_section[12] => rx_septy_section[12].IN1
rx_af_level[0] => rx_af_level[0].IN1
rx_af_level[1] => rx_af_level[1].IN1
rx_af_level[2] => rx_af_level[2].IN1
rx_af_level[3] => rx_af_level[3].IN1
rx_af_level[4] => rx_af_level[4].IN1
rx_af_level[5] => rx_af_level[5].IN1
rx_af_level[6] => rx_af_level[6].IN1
rx_af_level[7] => rx_af_level[7].IN1
rx_af_level[8] => rx_af_level[8].IN1
rx_af_level[9] => rx_af_level[9].IN1
rx_af_level[10] => rx_af_level[10].IN1
rx_af_level[11] => rx_af_level[11].IN1
rx_af_level[12] => rx_af_level[12].IN1
rx_ae_level[0] => rx_ae_level[0].IN1
rx_ae_level[1] => rx_ae_level[1].IN1
rx_ae_level[2] => rx_ae_level[2].IN1
rx_ae_level[3] => rx_ae_level[3].IN1
rx_ae_level[4] => rx_ae_level[4].IN1
rx_ae_level[5] => rx_ae_level[5].IN1
rx_ae_level[6] => rx_ae_level[6].IN1
rx_ae_level[7] => rx_ae_level[7].IN1
rx_ae_level[8] => rx_ae_level[8].IN1
rx_ae_level[9] => rx_ae_level[9].IN1
rx_ae_level[10] => rx_ae_level[10].IN1
rx_ae_level[11] => rx_ae_level[11].IN1
rx_ae_level[12] => rx_ae_level[12].IN1
rx_a_full <= altera_tse_top_w_fifo:U_MAC.rx_a_full
rx_a_empty <= altera_tse_top_w_fifo:U_MAC.rx_a_empty
ff_rx_clk => ff_rx_clk.IN1
ff_rx_data[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[2] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[3] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[4] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[5] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[6] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[7] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[8] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[9] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[10] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[11] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[12] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[13] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[14] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[15] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[16] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[17] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[18] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[19] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[20] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[21] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[22] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[23] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[24] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[25] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[26] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[27] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[28] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[29] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[30] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[31] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_mod[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_mod
ff_rx_mod[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_mod
ff_rx_sop <= altera_tse_top_w_fifo:U_MAC.ff_rx_sop
ff_rx_eop <= altera_tse_top_w_fifo:U_MAC.ff_rx_eop
ff_rx_err <= altera_tse_top_w_fifo:U_MAC.ff_rx_err
ff_rx_err_stat[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[2] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[3] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[4] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[5] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[6] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[7] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[8] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[9] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[10] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[11] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[12] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[13] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[14] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[15] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[16] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[17] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[18] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[19] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[20] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[21] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[22] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_ucast <= altera_tse_top_w_fifo:U_MAC.ff_rx_ucast
ff_rx_bcast <= altera_tse_top_w_fifo:U_MAC.ff_rx_bcast
ff_rx_mcast <= altera_tse_top_w_fifo:U_MAC.ff_rx_mcast
ff_rx_vlan <= altera_tse_top_w_fifo:U_MAC.ff_rx_vlan
ff_rx_rdy => ff_rx_rdy.IN1
ff_rx_dval <= altera_tse_top_w_fifo:U_MAC.ff_rx_dval
ff_rx_dsav <= altera_tse_top_w_fifo:U_MAC.ff_rx_dsav
tx_sav_section[0] => tx_sav_section[0].IN1
tx_sav_section[1] => tx_sav_section[1].IN1
tx_sav_section[2] => tx_sav_section[2].IN1
tx_sav_section[3] => tx_sav_section[3].IN1
tx_sav_section[4] => tx_sav_section[4].IN1
tx_sav_section[5] => tx_sav_section[5].IN1
tx_sav_section[6] => tx_sav_section[6].IN1
tx_sav_section[7] => tx_sav_section[7].IN1
tx_sav_section[8] => tx_sav_section[8].IN1
tx_sav_section[9] => tx_sav_section[9].IN1
tx_sav_section[10] => tx_sav_section[10].IN1
tx_sav_section[11] => tx_sav_section[11].IN1
tx_sav_section[12] => tx_sav_section[12].IN1
tx_septy_section[0] => tx_septy_section[0].IN1
tx_septy_section[1] => tx_septy_section[1].IN1
tx_septy_section[2] => tx_septy_section[2].IN1
tx_septy_section[3] => tx_septy_section[3].IN1
tx_septy_section[4] => tx_septy_section[4].IN1
tx_septy_section[5] => tx_septy_section[5].IN1
tx_septy_section[6] => tx_septy_section[6].IN1
tx_septy_section[7] => tx_septy_section[7].IN1
tx_septy_section[8] => tx_septy_section[8].IN1
tx_septy_section[9] => tx_septy_section[9].IN1
tx_septy_section[10] => tx_septy_section[10].IN1
tx_septy_section[11] => tx_septy_section[11].IN1
tx_septy_section[12] => tx_septy_section[12].IN1
tx_af_level[0] => tx_af_level[0].IN1
tx_af_level[1] => tx_af_level[1].IN1
tx_af_level[2] => tx_af_level[2].IN1
tx_af_level[3] => tx_af_level[3].IN1
tx_af_level[4] => tx_af_level[4].IN1
tx_af_level[5] => tx_af_level[5].IN1
tx_af_level[6] => tx_af_level[6].IN1
tx_af_level[7] => tx_af_level[7].IN1
tx_af_level[8] => tx_af_level[8].IN1
tx_af_level[9] => tx_af_level[9].IN1
tx_af_level[10] => tx_af_level[10].IN1
tx_af_level[11] => tx_af_level[11].IN1
tx_af_level[12] => tx_af_level[12].IN1
tx_ae_level[0] => tx_ae_level[0].IN1
tx_ae_level[1] => tx_ae_level[1].IN1
tx_ae_level[2] => tx_ae_level[2].IN1
tx_ae_level[3] => tx_ae_level[3].IN1
tx_ae_level[4] => tx_ae_level[4].IN1
tx_ae_level[5] => tx_ae_level[5].IN1
tx_ae_level[6] => tx_ae_level[6].IN1
tx_ae_level[7] => tx_ae_level[7].IN1
tx_ae_level[8] => tx_ae_level[8].IN1
tx_ae_level[9] => tx_ae_level[9].IN1
tx_ae_level[10] => tx_ae_level[10].IN1
tx_ae_level[11] => tx_ae_level[11].IN1
tx_ae_level[12] => tx_ae_level[12].IN1
tx_a_full <= altera_tse_top_w_fifo:U_MAC.tx_a_full
tx_a_empty <= altera_tse_top_w_fifo:U_MAC.tx_a_empty
ff_tx_clk => ff_tx_clk.IN2
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_rdy <= altera_tse_top_w_fifo:U_MAC.ff_tx_rdy
ff_tx_septy <= altera_tse_top_w_fifo:U_MAC.ff_tx_septy
tx_ff_uflow <= altera_tse_top_w_fifo:U_MAC.tx_ff_uflow
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN1
mac_addr[1] => mac_addr[1].IN1
mac_addr[2] => mac_addr[2].IN1
mac_addr[3] => mac_addr[3].IN1
mac_addr[4] => mac_addr[4].IN1
mac_addr[5] => mac_addr[5].IN1
mac_addr[6] => mac_addr[6].IN1
mac_addr[7] => mac_addr[7].IN1
mac_addr[8] => mac_addr[8].IN1
mac_addr[9] => mac_addr[9].IN1
mac_addr[10] => mac_addr[10].IN1
mac_addr[11] => mac_addr[11].IN1
mac_addr[12] => mac_addr[12].IN1
mac_addr[13] => mac_addr[13].IN1
mac_addr[14] => mac_addr[14].IN1
mac_addr[15] => mac_addr[15].IN1
mac_addr[16] => mac_addr[16].IN1
mac_addr[17] => mac_addr[17].IN1
mac_addr[18] => mac_addr[18].IN1
mac_addr[19] => mac_addr[19].IN1
mac_addr[20] => mac_addr[20].IN1
mac_addr[21] => mac_addr[21].IN1
mac_addr[22] => mac_addr[22].IN1
mac_addr[23] => mac_addr[23].IN1
mac_addr[24] => mac_addr[24].IN1
mac_addr[25] => mac_addr[25].IN1
mac_addr[26] => mac_addr[26].IN1
mac_addr[27] => mac_addr[27].IN1
mac_addr[28] => mac_addr[28].IN1
mac_addr[29] => mac_addr[29].IN1
mac_addr[30] => mac_addr[30].IN1
mac_addr[31] => mac_addr[31].IN1
mac_addr[32] => mac_addr[32].IN1
mac_addr[33] => mac_addr[33].IN1
mac_addr[34] => mac_addr[34].IN1
mac_addr[35] => mac_addr[35].IN1
mac_addr[36] => mac_addr[36].IN1
mac_addr[37] => mac_addr[37].IN1
mac_addr[38] => mac_addr[38].IN1
mac_addr[39] => mac_addr[39].IN1
mac_addr[40] => mac_addr[40].IN1
mac_addr[41] => mac_addr[41].IN1
mac_addr[42] => mac_addr[42].IN1
mac_addr[43] => mac_addr[43].IN1
mac_addr[44] => mac_addr[44].IN1
mac_addr[45] => mac_addr[45].IN1
mac_addr[46] => mac_addr[46].IN1
mac_addr[47] => mac_addr[47].IN1
smac_0[0] => smac_0[0].IN1
smac_0[1] => smac_0[1].IN1
smac_0[2] => smac_0[2].IN1
smac_0[3] => smac_0[3].IN1
smac_0[4] => smac_0[4].IN1
smac_0[5] => smac_0[5].IN1
smac_0[6] => smac_0[6].IN1
smac_0[7] => smac_0[7].IN1
smac_0[8] => smac_0[8].IN1
smac_0[9] => smac_0[9].IN1
smac_0[10] => smac_0[10].IN1
smac_0[11] => smac_0[11].IN1
smac_0[12] => smac_0[12].IN1
smac_0[13] => smac_0[13].IN1
smac_0[14] => smac_0[14].IN1
smac_0[15] => smac_0[15].IN1
smac_0[16] => smac_0[16].IN1
smac_0[17] => smac_0[17].IN1
smac_0[18] => smac_0[18].IN1
smac_0[19] => smac_0[19].IN1
smac_0[20] => smac_0[20].IN1
smac_0[21] => smac_0[21].IN1
smac_0[22] => smac_0[22].IN1
smac_0[23] => smac_0[23].IN1
smac_0[24] => smac_0[24].IN1
smac_0[25] => smac_0[25].IN1
smac_0[26] => smac_0[26].IN1
smac_0[27] => smac_0[27].IN1
smac_0[28] => smac_0[28].IN1
smac_0[29] => smac_0[29].IN1
smac_0[30] => smac_0[30].IN1
smac_0[31] => smac_0[31].IN1
smac_0[32] => smac_0[32].IN1
smac_0[33] => smac_0[33].IN1
smac_0[34] => smac_0[34].IN1
smac_0[35] => smac_0[35].IN1
smac_0[36] => smac_0[36].IN1
smac_0[37] => smac_0[37].IN1
smac_0[38] => smac_0[38].IN1
smac_0[39] => smac_0[39].IN1
smac_0[40] => smac_0[40].IN1
smac_0[41] => smac_0[41].IN1
smac_0[42] => smac_0[42].IN1
smac_0[43] => smac_0[43].IN1
smac_0[44] => smac_0[44].IN1
smac_0[45] => smac_0[45].IN1
smac_0[46] => smac_0[46].IN1
smac_0[47] => smac_0[47].IN1
smac_1[0] => smac_1[0].IN1
smac_1[1] => smac_1[1].IN1
smac_1[2] => smac_1[2].IN1
smac_1[3] => smac_1[3].IN1
smac_1[4] => smac_1[4].IN1
smac_1[5] => smac_1[5].IN1
smac_1[6] => smac_1[6].IN1
smac_1[7] => smac_1[7].IN1
smac_1[8] => smac_1[8].IN1
smac_1[9] => smac_1[9].IN1
smac_1[10] => smac_1[10].IN1
smac_1[11] => smac_1[11].IN1
smac_1[12] => smac_1[12].IN1
smac_1[13] => smac_1[13].IN1
smac_1[14] => smac_1[14].IN1
smac_1[15] => smac_1[15].IN1
smac_1[16] => smac_1[16].IN1
smac_1[17] => smac_1[17].IN1
smac_1[18] => smac_1[18].IN1
smac_1[19] => smac_1[19].IN1
smac_1[20] => smac_1[20].IN1
smac_1[21] => smac_1[21].IN1
smac_1[22] => smac_1[22].IN1
smac_1[23] => smac_1[23].IN1
smac_1[24] => smac_1[24].IN1
smac_1[25] => smac_1[25].IN1
smac_1[26] => smac_1[26].IN1
smac_1[27] => smac_1[27].IN1
smac_1[28] => smac_1[28].IN1
smac_1[29] => smac_1[29].IN1
smac_1[30] => smac_1[30].IN1
smac_1[31] => smac_1[31].IN1
smac_1[32] => smac_1[32].IN1
smac_1[33] => smac_1[33].IN1
smac_1[34] => smac_1[34].IN1
smac_1[35] => smac_1[35].IN1
smac_1[36] => smac_1[36].IN1
smac_1[37] => smac_1[37].IN1
smac_1[38] => smac_1[38].IN1
smac_1[39] => smac_1[39].IN1
smac_1[40] => smac_1[40].IN1
smac_1[41] => smac_1[41].IN1
smac_1[42] => smac_1[42].IN1
smac_1[43] => smac_1[43].IN1
smac_1[44] => smac_1[44].IN1
smac_1[45] => smac_1[45].IN1
smac_1[46] => smac_1[46].IN1
smac_1[47] => smac_1[47].IN1
smac_2[0] => smac_2[0].IN1
smac_2[1] => smac_2[1].IN1
smac_2[2] => smac_2[2].IN1
smac_2[3] => smac_2[3].IN1
smac_2[4] => smac_2[4].IN1
smac_2[5] => smac_2[5].IN1
smac_2[6] => smac_2[6].IN1
smac_2[7] => smac_2[7].IN1
smac_2[8] => smac_2[8].IN1
smac_2[9] => smac_2[9].IN1
smac_2[10] => smac_2[10].IN1
smac_2[11] => smac_2[11].IN1
smac_2[12] => smac_2[12].IN1
smac_2[13] => smac_2[13].IN1
smac_2[14] => smac_2[14].IN1
smac_2[15] => smac_2[15].IN1
smac_2[16] => smac_2[16].IN1
smac_2[17] => smac_2[17].IN1
smac_2[18] => smac_2[18].IN1
smac_2[19] => smac_2[19].IN1
smac_2[20] => smac_2[20].IN1
smac_2[21] => smac_2[21].IN1
smac_2[22] => smac_2[22].IN1
smac_2[23] => smac_2[23].IN1
smac_2[24] => smac_2[24].IN1
smac_2[25] => smac_2[25].IN1
smac_2[26] => smac_2[26].IN1
smac_2[27] => smac_2[27].IN1
smac_2[28] => smac_2[28].IN1
smac_2[29] => smac_2[29].IN1
smac_2[30] => smac_2[30].IN1
smac_2[31] => smac_2[31].IN1
smac_2[32] => smac_2[32].IN1
smac_2[33] => smac_2[33].IN1
smac_2[34] => smac_2[34].IN1
smac_2[35] => smac_2[35].IN1
smac_2[36] => smac_2[36].IN1
smac_2[37] => smac_2[37].IN1
smac_2[38] => smac_2[38].IN1
smac_2[39] => smac_2[39].IN1
smac_2[40] => smac_2[40].IN1
smac_2[41] => smac_2[41].IN1
smac_2[42] => smac_2[42].IN1
smac_2[43] => smac_2[43].IN1
smac_2[44] => smac_2[44].IN1
smac_2[45] => smac_2[45].IN1
smac_2[46] => smac_2[46].IN1
smac_2[47] => smac_2[47].IN1
smac_3[0] => smac_3[0].IN1
smac_3[1] => smac_3[1].IN1
smac_3[2] => smac_3[2].IN1
smac_3[3] => smac_3[3].IN1
smac_3[4] => smac_3[4].IN1
smac_3[5] => smac_3[5].IN1
smac_3[6] => smac_3[6].IN1
smac_3[7] => smac_3[7].IN1
smac_3[8] => smac_3[8].IN1
smac_3[9] => smac_3[9].IN1
smac_3[10] => smac_3[10].IN1
smac_3[11] => smac_3[11].IN1
smac_3[12] => smac_3[12].IN1
smac_3[13] => smac_3[13].IN1
smac_3[14] => smac_3[14].IN1
smac_3[15] => smac_3[15].IN1
smac_3[16] => smac_3[16].IN1
smac_3[17] => smac_3[17].IN1
smac_3[18] => smac_3[18].IN1
smac_3[19] => smac_3[19].IN1
smac_3[20] => smac_3[20].IN1
smac_3[21] => smac_3[21].IN1
smac_3[22] => smac_3[22].IN1
smac_3[23] => smac_3[23].IN1
smac_3[24] => smac_3[24].IN1
smac_3[25] => smac_3[25].IN1
smac_3[26] => smac_3[26].IN1
smac_3[27] => smac_3[27].IN1
smac_3[28] => smac_3[28].IN1
smac_3[29] => smac_3[29].IN1
smac_3[30] => smac_3[30].IN1
smac_3[31] => smac_3[31].IN1
smac_3[32] => smac_3[32].IN1
smac_3[33] => smac_3[33].IN1
smac_3[34] => smac_3[34].IN1
smac_3[35] => smac_3[35].IN1
smac_3[36] => smac_3[36].IN1
smac_3[37] => smac_3[37].IN1
smac_3[38] => smac_3[38].IN1
smac_3[39] => smac_3[39].IN1
smac_3[40] => smac_3[40].IN1
smac_3[41] => smac_3[41].IN1
smac_3[42] => smac_3[42].IN1
smac_3[43] => smac_3[43].IN1
smac_3[44] => smac_3[44].IN1
smac_3[45] => smac_3[45].IN1
smac_3[46] => smac_3[46].IN1
smac_3[47] => smac_3[47].IN1
tx_shift16 => tx_shift16.IN1
rx_shift16 => rx_shift16.IN1
sw_reset => sw_reset.IN1
rx_reset_done <= altera_tse_top_w_fifo:U_MAC.rx_reset_done
rx_total_lgth[0] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[1] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[2] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[3] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[4] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[5] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[6] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[7] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[8] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[9] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[10] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[11] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[12] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[13] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[14] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[15] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_val <= altera_tse_top_w_fifo:U_MAC.rx_total_val
rx_frm_stat_ena <= altera_tse_top_w_fifo:U_MAC.rx_frm_stat_ena
rx_frm_stat_val <= altera_tse_top_w_fifo:U_MAC.rx_frm_stat_val
rx_frm_err <= altera_tse_top_w_fifo:U_MAC.rx_frm_err
rx_frm_crc_err <= altera_tse_top_w_fifo:U_MAC.rx_frm_crc_err
rx_frm_length[0] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[1] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[2] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[3] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[4] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[5] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[6] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[7] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[8] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[9] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[10] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[11] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[12] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[13] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[14] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[15] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_vlan <= altera_tse_top_w_fifo:U_MAC.rx_frm_vlan
rx_frm_stack_vlan <= altera_tse_top_w_fifo:U_MAC.rx_frm_stack_vlan
rx_frm_unicast <= altera_tse_top_w_fifo:U_MAC.rx_frm_unicast
rx_frm_broadcast <= altera_tse_top_w_fifo:U_MAC.rx_frm_broadcast
rx_frm_mltcast <= altera_tse_top_w_fifo:U_MAC.rx_frm_mltcast
pause_rcv <= altera_tse_top_w_fifo:U_MAC.pause_rcv
frm_align_err <= altera_tse_top_w_fifo:U_MAC.frm_align_err
frm_crc_err <= altera_tse_top_w_fifo:U_MAC.frm_crc_err
long_crc_err <= altera_tse_top_w_fifo:U_MAC.long_crc_err
short_crc_err <= altera_tse_top_w_fifo:U_MAC.short_crc_err
frm_discard <= altera_tse_top_w_fifo:U_MAC.frm_discard
tx_frm_stat_val <= altera_tse_top_w_fifo:U_MAC.tx_frm_stat_val
tx_frm_err <= altera_tse_top_w_fifo:U_MAC.tx_frm_err
tx_frm_length[0] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[1] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[2] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[3] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[4] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[5] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[6] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[7] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[8] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[9] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[10] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[11] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[12] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[13] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[14] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[15] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_unicast <= altera_tse_top_w_fifo:U_MAC.tx_frm_unicast
tx_frm_broadcast <= altera_tse_top_w_fifo:U_MAC.tx_frm_broadcast
tx_frm_mltcast <= altera_tse_top_w_fifo:U_MAC.tx_frm_mltcast
excess_col <= altera_tse_top_w_fifo:U_MAC.excess_col
late_col <= altera_tse_top_w_fifo:U_MAC.late_col
pause_tx <= altera_tse_top_w_fifo:U_MAC.pause_tx
tx_addr_ins => tx_addr_ins.IN1
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
enable_tx => enable_tx.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
tx_crc_fwd_in => tx_crc_fwd_sig.DATAA
gmii_loopback => gmii_loopback.IN1
enable_rx => enable_rx.IN1
no_lgth_check => no_lgth_check.IN1
rx_err_frm_disc => rx_err_frm_disc.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
promis_en => promis_en.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN1
ethernet_mode => ethernet_mode_sig.IN5
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
magic_detect <= altera_tse_top_w_fifo:U_MAC.magic_detect
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
holdoff_quant[0] => holdoff_quant[0].IN1
holdoff_quant[1] => holdoff_quant[1].IN1
holdoff_quant[2] => holdoff_quant[2].IN1
holdoff_quant[3] => holdoff_quant[3].IN1
holdoff_quant[4] => holdoff_quant[4].IN1
holdoff_quant[5] => holdoff_quant[5].IN1
holdoff_quant[6] => holdoff_quant[6].IN1
holdoff_quant[7] => holdoff_quant[7].IN1
holdoff_quant[8] => holdoff_quant[8].IN1
holdoff_quant[9] => holdoff_quant[9].IN1
holdoff_quant[10] => holdoff_quant[10].IN1
holdoff_quant[11] => holdoff_quant[11].IN1
holdoff_quant[12] => holdoff_quant[12].IN1
holdoff_quant[13] => holdoff_quant[13].IN1
holdoff_quant[14] => holdoff_quant[14].IN1
holdoff_quant[15] => holdoff_quant[15].IN1
eccstatus_lbff[0] <= altera_tse_loopback_ff:U_LBFF.eccstatus
eccstatus_lbff[1] <= altera_tse_loopback_ff:U_LBFF.eccstatus
eccstatus_rxff[0] <= altera_tse_top_w_fifo:U_MAC.eccstatus_rxff
eccstatus_rxff[1] <= altera_tse_top_w_fifo:U_MAC.eccstatus_rxff
eccstatus_txff[0] <= altera_tse_top_w_fifo:U_MAC.eccstatus_txff
eccstatus_txff[1] <= altera_tse_top_w_fifo:U_MAC.eccstatus_txff
eccstatus_hash[0] <= altera_tse_top_w_fifo:U_MAC.eccstatus_hash
eccstatus_hash[1] <= altera_tse_top_w_fifo:U_MAC.eccstatus_hash
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT
reset_rx_clk => rxclk_ena~reg0.ACLR
reset_rx_clk => rxclk_ena_i.ACLR
reset_rx_clk => _.IN1
reset_tx_clk => txclk_ena~reg0.ACLR
reset_tx_clk => txclk_ena_i.ACLR
reset_tx_clk => _.IN1
ethernet_mode => ethernet_mode.IN2
rx_clk => rx_clk.IN1
tx_clk => tx_clk.IN1
rx_clkena => rxclk_ena.IN1
rx_clkena => rxclk_ena.DATAB
rx_clkena => rxclk_ena_i.ENA
tx_clkena => txclk_ena.IN1
tx_clkena => txclk_ena.DATAB
tx_clkena => txclk_ena_i.ENA
rxclk_ena <= rxclk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
txclk_ena <= txclk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX
reset => mii_rxerr_o~reg0.ACLR
reset => mii_rxdv_o~reg0.ACLR
reset => mii_rxd_o[0]~reg0.ACLR
reset => mii_rxd_o[1]~reg0.ACLR
reset => mii_rxd_o[2]~reg0.ACLR
reset => mii_rxd_o[3]~reg0.ACLR
reset => mii_rxd_o[4]~reg0.ACLR
reset => mii_rxd_o[5]~reg0.ACLR
reset => mii_rxd_o[6]~reg0.ACLR
reset => mii_rxd_o[7]~reg0.ACLR
reset => alignment_error.ACLR
reset => align_pipeline_1_2.ACLR
reset => packet_in_progress.ACLR
reset => mii_rxerr_reg_2.ACLR
reset => mii_rxdv_reg_2.ACLR
reset => mii_rxd_reg_2[0].ACLR
reset => mii_rxd_reg_2[1].ACLR
reset => mii_rxd_reg_2[2].ACLR
reset => mii_rxd_reg_2[3].ACLR
reset => mii_rxerr_reg_1.ACLR
reset => mii_rxdv_reg_1.ACLR
reset => mii_rxd_reg_1[0].ACLR
reset => mii_rxd_reg_1[1].ACLR
reset => mii_rxd_reg_1[2].ACLR
reset => mii_rxd_reg_1[3].ACLR
reset => mii_rxerr_reg_0.ACLR
reset => mii_rxdv_reg_0.ACLR
reset => mii_rxd_reg_0[0].ACLR
reset => mii_rxd_reg_0[1].ACLR
reset => mii_rxd_reg_0[2].ACLR
reset => mii_rxd_reg_0[3].ACLR
reset => mii_clk_ena.ACLR
rx_clk => mii_rxerr_o~reg0.CLK
rx_clk => mii_rxdv_o~reg0.CLK
rx_clk => mii_rxd_o[0]~reg0.CLK
rx_clk => mii_rxd_o[1]~reg0.CLK
rx_clk => mii_rxd_o[2]~reg0.CLK
rx_clk => mii_rxd_o[3]~reg0.CLK
rx_clk => mii_rxd_o[4]~reg0.CLK
rx_clk => mii_rxd_o[5]~reg0.CLK
rx_clk => mii_rxd_o[6]~reg0.CLK
rx_clk => mii_rxd_o[7]~reg0.CLK
rx_clk => alignment_error.CLK
rx_clk => align_pipeline_1_2.CLK
rx_clk => packet_in_progress.CLK
rx_clk => mii_rxerr_reg_2.CLK
rx_clk => mii_rxdv_reg_2.CLK
rx_clk => mii_rxd_reg_2[0].CLK
rx_clk => mii_rxd_reg_2[1].CLK
rx_clk => mii_rxd_reg_2[2].CLK
rx_clk => mii_rxd_reg_2[3].CLK
rx_clk => mii_rxerr_reg_1.CLK
rx_clk => mii_rxdv_reg_1.CLK
rx_clk => mii_rxd_reg_1[0].CLK
rx_clk => mii_rxd_reg_1[1].CLK
rx_clk => mii_rxd_reg_1[2].CLK
rx_clk => mii_rxd_reg_1[3].CLK
rx_clk => mii_rxerr_reg_0.CLK
rx_clk => mii_rxdv_reg_0.CLK
rx_clk => mii_rxd_reg_0[0].CLK
rx_clk => mii_rxd_reg_0[1].CLK
rx_clk => mii_rxd_reg_0[2].CLK
rx_clk => mii_rxd_reg_0[3].CLK
rx_clk => mii_clk_ena.CLK
clk_ena => always2.IN1
clk_ena => mii_clk_ena.ENA
clk_ena => mii_rxd_reg_0[3].ENA
clk_ena => mii_rxd_reg_0[2].ENA
clk_ena => mii_rxd_reg_0[1].ENA
clk_ena => mii_rxd_reg_0[0].ENA
clk_ena => mii_rxdv_reg_0.ENA
clk_ena => mii_rxerr_reg_0.ENA
clk_ena => mii_rxd_reg_1[3].ENA
clk_ena => mii_rxd_reg_1[2].ENA
clk_ena => mii_rxd_reg_1[1].ENA
clk_ena => mii_rxd_reg_1[0].ENA
clk_ena => mii_rxdv_reg_1.ENA
clk_ena => mii_rxerr_reg_1.ENA
clk_ena => mii_rxd_reg_2[3].ENA
clk_ena => mii_rxd_reg_2[2].ENA
clk_ena => mii_rxd_reg_2[1].ENA
clk_ena => mii_rxd_reg_2[0].ENA
clk_ena => mii_rxdv_reg_2.ENA
clk_ena => mii_rxerr_reg_2.ENA
mii_rxd[0] => mii_rxd_reg_0[0].DATAIN
mii_rxd[1] => mii_rxd_reg_0[1].DATAIN
mii_rxd[2] => mii_rxd_reg_0[2].DATAIN
mii_rxd[3] => mii_rxd_reg_0[3].DATAIN
mii_rxdv => mii_rxdv_reg_0.DATAIN
mii_rxerr => mii_rxerr_reg_0.DATAIN
mii_rxd_o[0] <= mii_rxd_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[1] <= mii_rxd_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[2] <= mii_rxd_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[3] <= mii_rxd_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[4] <= mii_rxd_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[5] <= mii_rxd_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[6] <= mii_rxd_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[7] <= mii_rxd_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxdv_o <= mii_rxdv_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxerr_o <= mii_rxerr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_align_err <= alignment_error.DB_MAX_OUTPUT_PORT_TYPE
mii_alignment_status <= align_pipeline_1_2.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX
reset => mii_txerr_int.ACLR
reset => mii_txdv_int.ACLR
reset => mii_txd_int[0].ACLR
reset => mii_txd_int[1].ACLR
reset => mii_txd_int[2].ACLR
reset => mii_txd_int[3].ACLR
reset => mii_pos.ACLR
reset => _.IN1
tx_clk => tx_clk.IN1
tx_clkena => mii_txerr_int.ENA
tx_clkena => mii_pos.ENA
tx_clkena => mii_txd_int[3].ENA
tx_clkena => mii_txd_int[2].ENA
tx_clkena => mii_txd_int[1].ENA
tx_clkena => mii_txd_int[0].ENA
tx_clkena => mii_txdv_int.ENA
enan => enan.IN1
mii_txd[0] <= mii_txd_int[0].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[1] <= mii_txd_int[1].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[2] <= mii_txd_int[2].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[3] <= mii_txd_int[3].DB_MAX_OUTPUT_PORT_TYPE
mii_txdv <= mii_txdv_int.DB_MAX_OUTPUT_PORT_TYPE
mii_txerr <= mii_txerr_int.DB_MAX_OUTPUT_PORT_TYPE
mii_txd_i[0] => mii_txd_int.DATAA
mii_txd_i[1] => mii_txd_int.DATAA
mii_txd_i[2] => mii_txd_int.DATAA
mii_txd_i[3] => mii_txd_int.DATAA
mii_txd_i[4] => mii_txd_int.DATAB
mii_txd_i[5] => mii_txd_int.DATAB
mii_txd_i[6] => mii_txd_int.DATAB
mii_txd_i[7] => mii_txd_int.DATAB
mii_txdv_i => mii_pos.OUTPUTSELECT
mii_txdv_i => mii_txdv_int.DATAB
mii_txerr_i => mii_txerr_int.DATAB


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF
reset_rx_clk => gm_rx_d_i_reg[0].ACLR
reset_rx_clk => gm_rx_d_i_reg[1].ACLR
reset_rx_clk => gm_rx_d_i_reg[2].ACLR
reset_rx_clk => gm_rx_d_i_reg[3].ACLR
reset_rx_clk => gm_rx_d_i_reg[4].ACLR
reset_rx_clk => gm_rx_d_i_reg[5].ACLR
reset_rx_clk => gm_rx_d_i_reg[6].ACLR
reset_rx_clk => gm_rx_d_i_reg[7].ACLR
reset_rx_clk => gm_rx_err_i_reg.ACLR
reset_rx_clk => gm_rx_en_i_reg.ACLR
reset_tx_clk => gm_tx_d_reg[0].ACLR
reset_tx_clk => gm_tx_d_reg[1].ACLR
reset_tx_clk => gm_tx_d_reg[2].ACLR
reset_tx_clk => gm_tx_d_reg[3].ACLR
reset_tx_clk => gm_tx_d_reg[4].ACLR
reset_tx_clk => gm_tx_d_reg[5].ACLR
reset_tx_clk => gm_tx_d_reg[6].ACLR
reset_tx_clk => gm_tx_d_reg[7].ACLR
reset_tx_clk => gm_tx_err_reg.ACLR
reset_tx_clk => gm_tx_en_reg.ACLR
reset_tx_clk => _.IN1
ena => ena.IN1
rx_clk => gm_rx_d_i_reg[0].CLK
rx_clk => gm_rx_d_i_reg[1].CLK
rx_clk => gm_rx_d_i_reg[2].CLK
rx_clk => gm_rx_d_i_reg[3].CLK
rx_clk => gm_rx_d_i_reg[4].CLK
rx_clk => gm_rx_d_i_reg[5].CLK
rx_clk => gm_rx_d_i_reg[6].CLK
rx_clk => gm_rx_d_i_reg[7].CLK
rx_clk => gm_rx_err_i_reg.CLK
rx_clk => gm_rx_en_i_reg.CLK
gm_rx_d[0] => gm_rx_d_i_reg[0].DATAIN
gm_rx_d[1] => gm_rx_d_i_reg[1].DATAIN
gm_rx_d[2] => gm_rx_d_i_reg[2].DATAIN
gm_rx_d[3] => gm_rx_d_i_reg[3].DATAIN
gm_rx_d[4] => gm_rx_d_i_reg[4].DATAIN
gm_rx_d[5] => gm_rx_d_i_reg[5].DATAIN
gm_rx_d[6] => gm_rx_d_i_reg[6].DATAIN
gm_rx_d[7] => gm_rx_d_i_reg[7].DATAIN
gm_rx_en => gm_rx_en_i_reg.DATAIN
gm_rx_err => gm_rx_err_i_reg.DATAIN
gm_rx_d_i[0] <= gm_rx_d_i_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[1] <= gm_rx_d_i_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[2] <= gm_rx_d_i_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[3] <= gm_rx_d_i_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[4] <= gm_rx_d_i_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[5] <= gm_rx_d_i_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[6] <= gm_rx_d_i_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[7] <= gm_rx_d_i_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_en_i <= gm_rx_en_i_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_rx_err_i <= gm_rx_err_i_reg.DB_MAX_OUTPUT_PORT_TYPE
tx_clk => tx_clk.IN1
gm_tx_d[0] <= gm_tx_d_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[1] <= gm_tx_d_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[2] <= gm_tx_d_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[3] <= gm_tx_d_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[4] <= gm_tx_d_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[5] <= gm_tx_d_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[6] <= gm_tx_d_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[7] <= gm_tx_d_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_en <= gm_tx_en_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_err <= gm_tx_err_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d_o[0] => gm_tx_d_reg.DATAB
gm_tx_d_o[1] => gm_tx_d_reg.DATAB
gm_tx_d_o[2] => gm_tx_d_reg.DATAB
gm_tx_d_o[3] => gm_tx_d_reg.DATAB
gm_tx_d_o[4] => gm_tx_d_reg.DATAB
gm_tx_d_o[5] => gm_tx_d_reg.DATAB
gm_tx_d_o[6] => gm_tx_d_reg.DATAB
gm_tx_d_o[7] => gm_tx_d_reg.DATAB
gm_tx_en_o => gm_tx_en_reg.DATAB
gm_tx_err_o => gm_tx_err_reg.DATAB


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN2
loopback_ena => loopback_ena.IN2
rx_clk => rx_clk.IN3
rx_clkena => rx_clkena.IN1
rx_en => en.DATAA
rx_data[0] => data.DATAA
rx_data[1] => data.DATAA
rx_data[2] => data.DATAA
rx_data[3] => data.DATAA
rx_data[4] => data.DATAA
rx_data[5] => data.DATAA
rx_data[6] => data.DATAA
rx_data[7] => data.DATAA
rx_err => err.DATAA
tx_clk => tx_clk.IN2
tx_clkena => tx_clkena.IN1
lb_en => ff_din[8].IN2
lb_data[0] => ff_din[0].IN1
lb_data[1] => ff_din[1].IN1
lb_data[2] => ff_din[2].IN1
lb_data[3] => ff_din[3].IN1
lb_data[4] => ff_din[4].IN1
lb_data[5] => ff_din[5].IN1
lb_data[6] => ff_din[6].IN1
lb_data[7] => ff_din[7].IN1
lb_err => ff_din[9].IN1
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err <= err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW
reset => state~7.DATAIN
reset => _.IN1
clk => clk.IN1
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => ff_wren.DATAB
loopback_ena => loopback_ena.IN1
gmii_en => always1.IN0
gmii_en => Selector2.IN3
gmii_en => always1.IN1
gmii_en => nextstate.STM_TYPE_NEXT_FRM.DATAB
ff_afull => always1.IN1
ff_wren <= ff_wren.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN2
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
rclk => rclk.IN2
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE
af_threshold[0] => LessThan0.IN5
af_threshold[1] => LessThan0.IN4
af_threshold[2] => LessThan0.IN3
af_threshold[3] => LessThan0.IN2
af_threshold[4] => LessThan0.IN1
ae_threshold[0] => LessThan1.IN5
ae_threshold[1] => LessThan1.IN4
ae_threshold[2] => LessThan1.IN3
ae_threshold[3] => LessThan1.IN2
ae_threshold[4] => LessThan1.IN1
calc_clk => ~NO_FANOUT~
reset_calc_clk => ~NO_FANOUT~
clk_125 => ~NO_FANOUT~
reset_clk_125 => ~NO_FANOUT~
latadj[0] <= <GND>
latadj[1] <= <GND>
latadj[2] <= <GND>
latadj[3] <= <GND>
latadj[4] <= <GND>
latadj[5] <= <GND>
latadj[6] <= <GND>
latadj[7] <= <GND>
latadj[8] <= <GND>
latadj[9] <= <GND>
latadj[10] <= <GND>
latadj[11] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_83f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_83f1:auto_generated.data_a[0]
data_a[1] => altsyncram_83f1:auto_generated.data_a[1]
data_a[2] => altsyncram_83f1:auto_generated.data_a[2]
data_a[3] => altsyncram_83f1:auto_generated.data_a[3]
data_a[4] => altsyncram_83f1:auto_generated.data_a[4]
data_a[5] => altsyncram_83f1:auto_generated.data_a[5]
data_a[6] => altsyncram_83f1:auto_generated.data_a[6]
data_a[7] => altsyncram_83f1:auto_generated.data_a[7]
data_a[8] => altsyncram_83f1:auto_generated.data_a[8]
data_a[9] => altsyncram_83f1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_83f1:auto_generated.address_a[0]
address_a[1] => altsyncram_83f1:auto_generated.address_a[1]
address_a[2] => altsyncram_83f1:auto_generated.address_a[2]
address_a[3] => altsyncram_83f1:auto_generated.address_a[3]
address_a[4] => altsyncram_83f1:auto_generated.address_a[4]
address_b[0] => altsyncram_83f1:auto_generated.address_b[0]
address_b[1] => altsyncram_83f1:auto_generated.address_b[1]
address_b[2] => altsyncram_83f1:auto_generated.address_b[2]
address_b[3] => altsyncram_83f1:auto_generated.address_b[3]
address_b[4] => altsyncram_83f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_83f1:auto_generated.clock0
clock1 => altsyncram_83f1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_83f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_83f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_83f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_83f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_83f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_83f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_83f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_83f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_83f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_83f1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_83f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR
reset => ff_gmii_reg.ACLR
reset => state~6.DATAIN
clk => ff_gmii_reg.CLK
clk => state~4.DATAIN
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => ff_rden.DATAB
clkena => ff_gmii_reg.ENA
ff_gmii_en => ff_gmii_reg.DATAIN
gmii_en <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
ff_sav => Selector0.IN2
ff_sav => Selector1.IN1
ff_rden <= ff_rden.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN2
reset_ff_rx_clk => reset_ff_rx_clk.IN1
reset_ff_tx_clk => reset_ff_tx_clk.IN1
rx_clk => rx_clk.IN2
rxclk_ena => rxclk_ena.IN1
tx_clk => tx_clk.IN2
txclk_ena => txclk_ena.IN2
reg_clk => reg_clk.IN1
gm_rx_crs => gm_rx_crs.IN1
gm_rx_col => gm_rx_col.IN1
gm_rx_d[0] => gm_rx_d[0].IN1
gm_rx_d[1] => gm_rx_d[1].IN1
gm_rx_d[2] => gm_rx_d[2].IN1
gm_rx_d[3] => gm_rx_d[3].IN1
gm_rx_d[4] => gm_rx_d[4].IN1
gm_rx_d[5] => gm_rx_d[5].IN1
gm_rx_d[6] => gm_rx_d[6].IN1
gm_rx_d[7] => gm_rx_d[7].IN1
gm_rx_en => gm_rx_en.IN1
gm_rx_err => gm_rx_err.IN1
mii_align_err => mii_align_err.IN1
gm_tx_d[0] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[1] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[2] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[3] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[4] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[5] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[6] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[7] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_en <= altera_tse_top_1geth:U_GETH.gm_tx_en
gm_tx_err <= altera_tse_top_1geth:U_GETH.gm_tx_err
rx_sav_section[0] => rx_sav_section[0].IN1
rx_sav_section[1] => rx_sav_section[1].IN1
rx_sav_section[2] => rx_sav_section[2].IN1
rx_sav_section[3] => rx_sav_section[3].IN1
rx_sav_section[4] => rx_sav_section[4].IN1
rx_sav_section[5] => rx_sav_section[5].IN1
rx_sav_section[6] => rx_sav_section[6].IN1
rx_sav_section[7] => rx_sav_section[7].IN1
rx_sav_section[8] => rx_sav_section[8].IN1
rx_sav_section[9] => rx_sav_section[9].IN1
rx_sav_section[10] => rx_sav_section[10].IN1
rx_sav_section[11] => rx_sav_section[11].IN1
rx_sav_section[12] => rx_sav_section[12].IN1
rx_septy_section[0] => rx_septy_section[0].IN1
rx_septy_section[1] => rx_septy_section[1].IN1
rx_septy_section[2] => rx_septy_section[2].IN1
rx_septy_section[3] => rx_septy_section[3].IN1
rx_septy_section[4] => rx_septy_section[4].IN1
rx_septy_section[5] => rx_septy_section[5].IN1
rx_septy_section[6] => rx_septy_section[6].IN1
rx_septy_section[7] => rx_septy_section[7].IN1
rx_septy_section[8] => rx_septy_section[8].IN1
rx_septy_section[9] => rx_septy_section[9].IN1
rx_septy_section[10] => rx_septy_section[10].IN1
rx_septy_section[11] => rx_septy_section[11].IN1
rx_septy_section[12] => rx_septy_section[12].IN1
rx_af_level[0] => rx_af_level[0].IN1
rx_af_level[1] => rx_af_level[1].IN1
rx_af_level[2] => rx_af_level[2].IN1
rx_af_level[3] => rx_af_level[3].IN1
rx_af_level[4] => rx_af_level[4].IN1
rx_af_level[5] => rx_af_level[5].IN1
rx_af_level[6] => rx_af_level[6].IN1
rx_af_level[7] => rx_af_level[7].IN1
rx_af_level[8] => rx_af_level[8].IN1
rx_af_level[9] => rx_af_level[9].IN1
rx_af_level[10] => rx_af_level[10].IN1
rx_af_level[11] => rx_af_level[11].IN1
rx_af_level[12] => rx_af_level[12].IN1
rx_ae_level[0] => rx_ae_level[0].IN1
rx_ae_level[1] => rx_ae_level[1].IN1
rx_ae_level[2] => rx_ae_level[2].IN1
rx_ae_level[3] => rx_ae_level[3].IN1
rx_ae_level[4] => rx_ae_level[4].IN1
rx_ae_level[5] => rx_ae_level[5].IN1
rx_ae_level[6] => rx_ae_level[6].IN1
rx_ae_level[7] => rx_ae_level[7].IN1
rx_ae_level[8] => rx_ae_level[8].IN1
rx_ae_level[9] => rx_ae_level[9].IN1
rx_ae_level[10] => rx_ae_level[10].IN1
rx_ae_level[11] => rx_ae_level[11].IN1
rx_ae_level[12] => rx_ae_level[12].IN1
rx_a_full <= rx_afull.DB_MAX_OUTPUT_PORT_TYPE
rx_a_empty <= altera_tse_rx_min_ff:U_RXFF.rx_a_empty
ff_rx_clk => ff_rx_clk.IN1
ff_rx_data[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[2] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[3] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[4] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[5] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[6] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[7] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[8] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[9] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[10] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[11] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[12] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[13] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[14] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[15] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[16] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[17] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[18] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[19] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[20] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[21] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[22] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[23] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[24] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[25] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[26] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[27] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[28] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[29] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[30] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[31] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_mod[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mod
ff_rx_mod[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mod
ff_rx_sop <= altera_tse_rx_min_ff:U_RXFF.ff_rx_sop
ff_rx_eop <= altera_tse_rx_min_ff:U_RXFF.ff_rx_eop
ff_rx_err <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err
ff_rx_err_stat[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[2] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[3] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[4] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[5] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[6] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[7] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[8] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[9] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[10] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[11] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[12] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[13] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[14] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[15] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[16] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[17] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[18] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[19] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[20] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[21] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[22] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_rdy => ff_rx_rdy.IN1
ff_rx_ucast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_ucast
ff_rx_bcast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_bcast
ff_rx_mcast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mcast
ff_rx_vlan <= altera_tse_rx_min_ff:U_RXFF.ff_rx_vlan
ff_rx_dval <= altera_tse_rx_min_ff:U_RXFF.ff_rx_dval
ff_rx_dsav <= altera_tse_rx_min_ff:U_RXFF.ff_rx_dsav
tx_sav_section[0] => tx_sav_section[0].IN1
tx_sav_section[1] => tx_sav_section[1].IN1
tx_sav_section[2] => tx_sav_section[2].IN1
tx_sav_section[3] => tx_sav_section[3].IN1
tx_sav_section[4] => tx_sav_section[4].IN1
tx_sav_section[5] => tx_sav_section[5].IN1
tx_sav_section[6] => tx_sav_section[6].IN1
tx_sav_section[7] => tx_sav_section[7].IN1
tx_sav_section[8] => tx_sav_section[8].IN1
tx_sav_section[9] => tx_sav_section[9].IN1
tx_sav_section[10] => tx_sav_section[10].IN1
tx_sav_section[11] => tx_sav_section[11].IN1
tx_sav_section[12] => tx_sav_section[12].IN1
tx_septy_section[0] => tx_septy_section[0].IN1
tx_septy_section[1] => tx_septy_section[1].IN1
tx_septy_section[2] => tx_septy_section[2].IN1
tx_septy_section[3] => tx_septy_section[3].IN1
tx_septy_section[4] => tx_septy_section[4].IN1
tx_septy_section[5] => tx_septy_section[5].IN1
tx_septy_section[6] => tx_septy_section[6].IN1
tx_septy_section[7] => tx_septy_section[7].IN1
tx_septy_section[8] => tx_septy_section[8].IN1
tx_septy_section[9] => tx_septy_section[9].IN1
tx_septy_section[10] => tx_septy_section[10].IN1
tx_septy_section[11] => tx_septy_section[11].IN1
tx_septy_section[12] => tx_septy_section[12].IN1
tx_af_level[0] => tx_af_level[0].IN1
tx_af_level[1] => tx_af_level[1].IN1
tx_af_level[2] => tx_af_level[2].IN1
tx_af_level[3] => tx_af_level[3].IN1
tx_af_level[4] => tx_af_level[4].IN1
tx_af_level[5] => tx_af_level[5].IN1
tx_af_level[6] => tx_af_level[6].IN1
tx_af_level[7] => tx_af_level[7].IN1
tx_af_level[8] => tx_af_level[8].IN1
tx_af_level[9] => tx_af_level[9].IN1
tx_af_level[10] => tx_af_level[10].IN1
tx_af_level[11] => tx_af_level[11].IN1
tx_af_level[12] => tx_af_level[12].IN1
tx_ae_level[0] => tx_ae_level[0].IN1
tx_ae_level[1] => tx_ae_level[1].IN1
tx_ae_level[2] => tx_ae_level[2].IN1
tx_ae_level[3] => tx_ae_level[3].IN1
tx_ae_level[4] => tx_ae_level[4].IN1
tx_ae_level[5] => tx_ae_level[5].IN1
tx_ae_level[6] => tx_ae_level[6].IN1
tx_ae_level[7] => tx_ae_level[7].IN1
tx_ae_level[8] => tx_ae_level[8].IN1
tx_ae_level[9] => tx_ae_level[9].IN1
tx_ae_level[10] => tx_ae_level[10].IN1
tx_ae_level[11] => tx_ae_level[11].IN1
tx_ae_level[12] => tx_ae_level[12].IN1
tx_a_full <= altera_tse_tx_min_ff:U_TXFF.tx_a_full
tx_a_empty <= altera_tse_tx_min_ff:U_TXFF.tx_a_empty
ff_tx_clk => ff_tx_clk.IN1
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_rdy <= altera_tse_tx_min_ff:U_TXFF.ff_tx_rdy
ff_tx_septy <= altera_tse_tx_min_ff:U_TXFF.ff_tx_septy
tx_ff_uflow <= altera_tse_top_1geth:U_GETH.tx_ff_uflow
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN1
mac_addr[1] => mac_addr[1].IN1
mac_addr[2] => mac_addr[2].IN1
mac_addr[3] => mac_addr[3].IN1
mac_addr[4] => mac_addr[4].IN1
mac_addr[5] => mac_addr[5].IN1
mac_addr[6] => mac_addr[6].IN1
mac_addr[7] => mac_addr[7].IN1
mac_addr[8] => mac_addr[8].IN1
mac_addr[9] => mac_addr[9].IN1
mac_addr[10] => mac_addr[10].IN1
mac_addr[11] => mac_addr[11].IN1
mac_addr[12] => mac_addr[12].IN1
mac_addr[13] => mac_addr[13].IN1
mac_addr[14] => mac_addr[14].IN1
mac_addr[15] => mac_addr[15].IN1
mac_addr[16] => mac_addr[16].IN1
mac_addr[17] => mac_addr[17].IN1
mac_addr[18] => mac_addr[18].IN1
mac_addr[19] => mac_addr[19].IN1
mac_addr[20] => mac_addr[20].IN1
mac_addr[21] => mac_addr[21].IN1
mac_addr[22] => mac_addr[22].IN1
mac_addr[23] => mac_addr[23].IN1
mac_addr[24] => mac_addr[24].IN1
mac_addr[25] => mac_addr[25].IN1
mac_addr[26] => mac_addr[26].IN1
mac_addr[27] => mac_addr[27].IN1
mac_addr[28] => mac_addr[28].IN1
mac_addr[29] => mac_addr[29].IN1
mac_addr[30] => mac_addr[30].IN1
mac_addr[31] => mac_addr[31].IN1
mac_addr[32] => mac_addr[32].IN1
mac_addr[33] => mac_addr[33].IN1
mac_addr[34] => mac_addr[34].IN1
mac_addr[35] => mac_addr[35].IN1
mac_addr[36] => mac_addr[36].IN1
mac_addr[37] => mac_addr[37].IN1
mac_addr[38] => mac_addr[38].IN1
mac_addr[39] => mac_addr[39].IN1
mac_addr[40] => mac_addr[40].IN1
mac_addr[41] => mac_addr[41].IN1
mac_addr[42] => mac_addr[42].IN1
mac_addr[43] => mac_addr[43].IN1
mac_addr[44] => mac_addr[44].IN1
mac_addr[45] => mac_addr[45].IN1
mac_addr[46] => mac_addr[46].IN1
mac_addr[47] => mac_addr[47].IN1
smac_0[0] => smac_0[0].IN1
smac_0[1] => smac_0[1].IN1
smac_0[2] => smac_0[2].IN1
smac_0[3] => smac_0[3].IN1
smac_0[4] => smac_0[4].IN1
smac_0[5] => smac_0[5].IN1
smac_0[6] => smac_0[6].IN1
smac_0[7] => smac_0[7].IN1
smac_0[8] => smac_0[8].IN1
smac_0[9] => smac_0[9].IN1
smac_0[10] => smac_0[10].IN1
smac_0[11] => smac_0[11].IN1
smac_0[12] => smac_0[12].IN1
smac_0[13] => smac_0[13].IN1
smac_0[14] => smac_0[14].IN1
smac_0[15] => smac_0[15].IN1
smac_0[16] => smac_0[16].IN1
smac_0[17] => smac_0[17].IN1
smac_0[18] => smac_0[18].IN1
smac_0[19] => smac_0[19].IN1
smac_0[20] => smac_0[20].IN1
smac_0[21] => smac_0[21].IN1
smac_0[22] => smac_0[22].IN1
smac_0[23] => smac_0[23].IN1
smac_0[24] => smac_0[24].IN1
smac_0[25] => smac_0[25].IN1
smac_0[26] => smac_0[26].IN1
smac_0[27] => smac_0[27].IN1
smac_0[28] => smac_0[28].IN1
smac_0[29] => smac_0[29].IN1
smac_0[30] => smac_0[30].IN1
smac_0[31] => smac_0[31].IN1
smac_0[32] => smac_0[32].IN1
smac_0[33] => smac_0[33].IN1
smac_0[34] => smac_0[34].IN1
smac_0[35] => smac_0[35].IN1
smac_0[36] => smac_0[36].IN1
smac_0[37] => smac_0[37].IN1
smac_0[38] => smac_0[38].IN1
smac_0[39] => smac_0[39].IN1
smac_0[40] => smac_0[40].IN1
smac_0[41] => smac_0[41].IN1
smac_0[42] => smac_0[42].IN1
smac_0[43] => smac_0[43].IN1
smac_0[44] => smac_0[44].IN1
smac_0[45] => smac_0[45].IN1
smac_0[46] => smac_0[46].IN1
smac_0[47] => smac_0[47].IN1
smac_1[0] => smac_1[0].IN1
smac_1[1] => smac_1[1].IN1
smac_1[2] => smac_1[2].IN1
smac_1[3] => smac_1[3].IN1
smac_1[4] => smac_1[4].IN1
smac_1[5] => smac_1[5].IN1
smac_1[6] => smac_1[6].IN1
smac_1[7] => smac_1[7].IN1
smac_1[8] => smac_1[8].IN1
smac_1[9] => smac_1[9].IN1
smac_1[10] => smac_1[10].IN1
smac_1[11] => smac_1[11].IN1
smac_1[12] => smac_1[12].IN1
smac_1[13] => smac_1[13].IN1
smac_1[14] => smac_1[14].IN1
smac_1[15] => smac_1[15].IN1
smac_1[16] => smac_1[16].IN1
smac_1[17] => smac_1[17].IN1
smac_1[18] => smac_1[18].IN1
smac_1[19] => smac_1[19].IN1
smac_1[20] => smac_1[20].IN1
smac_1[21] => smac_1[21].IN1
smac_1[22] => smac_1[22].IN1
smac_1[23] => smac_1[23].IN1
smac_1[24] => smac_1[24].IN1
smac_1[25] => smac_1[25].IN1
smac_1[26] => smac_1[26].IN1
smac_1[27] => smac_1[27].IN1
smac_1[28] => smac_1[28].IN1
smac_1[29] => smac_1[29].IN1
smac_1[30] => smac_1[30].IN1
smac_1[31] => smac_1[31].IN1
smac_1[32] => smac_1[32].IN1
smac_1[33] => smac_1[33].IN1
smac_1[34] => smac_1[34].IN1
smac_1[35] => smac_1[35].IN1
smac_1[36] => smac_1[36].IN1
smac_1[37] => smac_1[37].IN1
smac_1[38] => smac_1[38].IN1
smac_1[39] => smac_1[39].IN1
smac_1[40] => smac_1[40].IN1
smac_1[41] => smac_1[41].IN1
smac_1[42] => smac_1[42].IN1
smac_1[43] => smac_1[43].IN1
smac_1[44] => smac_1[44].IN1
smac_1[45] => smac_1[45].IN1
smac_1[46] => smac_1[46].IN1
smac_1[47] => smac_1[47].IN1
smac_2[0] => smac_2[0].IN1
smac_2[1] => smac_2[1].IN1
smac_2[2] => smac_2[2].IN1
smac_2[3] => smac_2[3].IN1
smac_2[4] => smac_2[4].IN1
smac_2[5] => smac_2[5].IN1
smac_2[6] => smac_2[6].IN1
smac_2[7] => smac_2[7].IN1
smac_2[8] => smac_2[8].IN1
smac_2[9] => smac_2[9].IN1
smac_2[10] => smac_2[10].IN1
smac_2[11] => smac_2[11].IN1
smac_2[12] => smac_2[12].IN1
smac_2[13] => smac_2[13].IN1
smac_2[14] => smac_2[14].IN1
smac_2[15] => smac_2[15].IN1
smac_2[16] => smac_2[16].IN1
smac_2[17] => smac_2[17].IN1
smac_2[18] => smac_2[18].IN1
smac_2[19] => smac_2[19].IN1
smac_2[20] => smac_2[20].IN1
smac_2[21] => smac_2[21].IN1
smac_2[22] => smac_2[22].IN1
smac_2[23] => smac_2[23].IN1
smac_2[24] => smac_2[24].IN1
smac_2[25] => smac_2[25].IN1
smac_2[26] => smac_2[26].IN1
smac_2[27] => smac_2[27].IN1
smac_2[28] => smac_2[28].IN1
smac_2[29] => smac_2[29].IN1
smac_2[30] => smac_2[30].IN1
smac_2[31] => smac_2[31].IN1
smac_2[32] => smac_2[32].IN1
smac_2[33] => smac_2[33].IN1
smac_2[34] => smac_2[34].IN1
smac_2[35] => smac_2[35].IN1
smac_2[36] => smac_2[36].IN1
smac_2[37] => smac_2[37].IN1
smac_2[38] => smac_2[38].IN1
smac_2[39] => smac_2[39].IN1
smac_2[40] => smac_2[40].IN1
smac_2[41] => smac_2[41].IN1
smac_2[42] => smac_2[42].IN1
smac_2[43] => smac_2[43].IN1
smac_2[44] => smac_2[44].IN1
smac_2[45] => smac_2[45].IN1
smac_2[46] => smac_2[46].IN1
smac_2[47] => smac_2[47].IN1
smac_3[0] => smac_3[0].IN1
smac_3[1] => smac_3[1].IN1
smac_3[2] => smac_3[2].IN1
smac_3[3] => smac_3[3].IN1
smac_3[4] => smac_3[4].IN1
smac_3[5] => smac_3[5].IN1
smac_3[6] => smac_3[6].IN1
smac_3[7] => smac_3[7].IN1
smac_3[8] => smac_3[8].IN1
smac_3[9] => smac_3[9].IN1
smac_3[10] => smac_3[10].IN1
smac_3[11] => smac_3[11].IN1
smac_3[12] => smac_3[12].IN1
smac_3[13] => smac_3[13].IN1
smac_3[14] => smac_3[14].IN1
smac_3[15] => smac_3[15].IN1
smac_3[16] => smac_3[16].IN1
smac_3[17] => smac_3[17].IN1
smac_3[18] => smac_3[18].IN1
smac_3[19] => smac_3[19].IN1
smac_3[20] => smac_3[20].IN1
smac_3[21] => smac_3[21].IN1
smac_3[22] => smac_3[22].IN1
smac_3[23] => smac_3[23].IN1
smac_3[24] => smac_3[24].IN1
smac_3[25] => smac_3[25].IN1
smac_3[26] => smac_3[26].IN1
smac_3[27] => smac_3[27].IN1
smac_3[28] => smac_3[28].IN1
smac_3[29] => smac_3[29].IN1
smac_3[30] => smac_3[30].IN1
smac_3[31] => smac_3[31].IN1
smac_3[32] => smac_3[32].IN1
smac_3[33] => smac_3[33].IN1
smac_3[34] => smac_3[34].IN1
smac_3[35] => smac_3[35].IN1
smac_3[36] => smac_3[36].IN1
smac_3[37] => smac_3[37].IN1
smac_3[38] => smac_3[38].IN1
smac_3[39] => smac_3[39].IN1
smac_3[40] => smac_3[40].IN1
smac_3[41] => smac_3[41].IN1
smac_3[42] => smac_3[42].IN1
smac_3[43] => smac_3[43].IN1
smac_3[44] => smac_3[44].IN1
smac_3[45] => smac_3[45].IN1
smac_3[46] => smac_3[46].IN1
smac_3[47] => smac_3[47].IN1
tx_shift16 => tx_shift16.IN1
rx_shift16 => rx_shift16.IN1
sw_reset => sw_reset.IN2
rx_reset_done <= altera_tse_rx_min_ff:U_RXFF.sw_reset_done
rx_total_lgth[0] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[1] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[2] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[3] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[4] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[5] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[6] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[7] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[8] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[9] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[10] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[11] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[12] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[13] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[14] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[15] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_val <= altera_tse_top_1geth:U_GETH.rx_total_val
rx_frm_stat_ena <= altera_tse_top_1geth:U_GETH.rx_frm_stat_ena
rx_frm_stat_val <= altera_tse_top_1geth:U_GETH.rx_frm_stat_val
rx_frm_err <= altera_tse_top_1geth:U_GETH.rx_frm_err
rx_frm_crc_err <= altera_tse_top_1geth:U_GETH.rx_frm_crc_err
rx_frm_length[0] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[1] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[2] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[3] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[4] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[5] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[6] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[7] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[8] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[9] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[10] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[11] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[12] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[13] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[14] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[15] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_vlan <= altera_tse_top_1geth:U_GETH.rx_frm_vlan
rx_frm_stack_vlan <= altera_tse_top_1geth:U_GETH.rx_frm_stack_vlan
rx_frm_unicast <= altera_tse_top_1geth:U_GETH.rx_frm_unicast
rx_frm_broadcast <= altera_tse_top_1geth:U_GETH.rx_frm_broadcast
rx_frm_mltcast <= altera_tse_top_1geth:U_GETH.rx_frm_mltcast
pause_rcv <= altera_tse_top_1geth:U_GETH.pause_rcv
frm_align_err <= altera_tse_top_1geth:U_GETH.frm_align_err
frm_crc_err <= altera_tse_top_1geth:U_GETH.frm_crc_err
long_crc_err <= altera_tse_top_1geth:U_GETH.long_crc_err
short_crc_err <= altera_tse_top_1geth:U_GETH.short_crc_err
frm_discard <= altera_tse_top_1geth:U_GETH.frm_discard
tx_frm_stat_val <= altera_tse_top_1geth:U_GETH.tx_frm_stat_val
tx_frm_err <= altera_tse_top_1geth:U_GETH.tx_frm_err
tx_frm_length[0] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[1] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[2] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[3] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[4] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[5] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[6] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[7] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[8] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[9] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[10] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[11] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[12] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[13] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[14] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[15] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_unicast <= altera_tse_top_1geth:U_GETH.tx_frm_unicast
tx_frm_broadcast <= altera_tse_top_1geth:U_GETH.tx_frm_broadcast
tx_frm_mltcast <= altera_tse_top_1geth:U_GETH.tx_frm_mltcast
excess_col <= excess_col.DB_MAX_OUTPUT_PORT_TYPE
late_col <= late_col.DB_MAX_OUTPUT_PORT_TYPE
pause_tx <= altera_tse_top_1geth:U_GETH.pause_tx
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
src_mac_insert => src_mac_insert.IN1
enable_tx => enable_tx.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
enable_rx => enable_rx.IN1
no_lgth_check => no_lgth_check.IN1
rx_err_frm_disc => rx_err_frm_disc.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
promis_en => promis_en.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN2
ethernet_mode => ethernet_mode.IN2
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
magic_detect <= <GND>
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
holdoff_quant[0] => holdoff_quant[0].IN1
holdoff_quant[1] => holdoff_quant[1].IN1
holdoff_quant[2] => holdoff_quant[2].IN1
holdoff_quant[3] => holdoff_quant[3].IN1
holdoff_quant[4] => holdoff_quant[4].IN1
holdoff_quant[5] => holdoff_quant[5].IN1
holdoff_quant[6] => holdoff_quant[6].IN1
holdoff_quant[7] => holdoff_quant[7].IN1
holdoff_quant[8] => holdoff_quant[8].IN1
holdoff_quant[9] => holdoff_quant[9].IN1
holdoff_quant[10] => holdoff_quant[10].IN1
holdoff_quant[11] => holdoff_quant[11].IN1
holdoff_quant[12] => holdoff_quant[12].IN1
holdoff_quant[13] => holdoff_quant[13].IN1
holdoff_quant[14] => holdoff_quant[14].IN1
holdoff_quant[15] => holdoff_quant[15].IN1
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1
eccstatus_rxff[0] <= altera_tse_rx_min_ff:U_RXFF.eccstatus
eccstatus_rxff[1] <= altera_tse_rx_min_ff:U_RXFF.eccstatus
eccstatus_txff[0] <= altera_tse_tx_min_ff:U_TXFF.eccstatus
eccstatus_txff[1] <= altera_tse_tx_min_ff:U_TXFF.eccstatus
eccstatus_hash[0] <= altera_tse_top_1geth:U_GETH.eccstatus_hash
eccstatus_hash[1] <= altera_tse_top_1geth:U_GETH.eccstatus_hash


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN3
rx_clk => rx_clk.IN2
rxclk_ena => rxclk_ena.IN2
tx_clk => tx_clk.IN3
txclk_ena => txclk_ena.IN2
reg_clk => reg_clk.IN1
mii_align_err => mii_align_err.IN1
gm_rx_crs => gm_rx_crs.IN1
gm_rx_col => gm_rx_col.IN2
col <= col.DB_MAX_OUTPUT_PORT_TYPE
late_col => late_col.IN1
excess_col => excess_col.IN1
crs <= altera_tse_mac_tx:U_TX.crs
gm_rx_d[0] => gm_rx_d[0].IN2
gm_rx_d[1] => gm_rx_d[1].IN2
gm_rx_d[2] => gm_rx_d[2].IN2
gm_rx_d[3] => gm_rx_d[3].IN2
gm_rx_d[4] => gm_rx_d[4].IN2
gm_rx_d[5] => gm_rx_d[5].IN2
gm_rx_d[6] => gm_rx_d[6].IN2
gm_rx_d[7] => gm_rx_d[7].IN2
gm_rx_en => gm_rx_en.IN2
gm_rx_err => gm_rx_err.IN1
gm_tx_d[0] <= gm_tx_d_i[0].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[1] <= gm_tx_d_i[1].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[2] <= gm_tx_d_i[2].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[3] <= gm_tx_d_i[3].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[4] <= gm_tx_d_i[4].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[5] <= gm_tx_d_i[5].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[6] <= gm_tx_d_i[6].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[7] <= gm_tx_d_i[7].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_en <= gm_tx_en_i.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_err <= gm_tx_err_i.DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[0] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[1] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[2] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[3] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[4] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[5] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[6] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[7] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[8] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[9] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[10] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[11] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[12] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[13] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[14] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[15] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[16] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[17] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[18] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[19] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[20] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[21] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[22] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_wren <= altera_tse_mac_rx:U_RX.rx_stat_wren
rx_data_int[0] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[1] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[2] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[3] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[4] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[5] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[6] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[7] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_a_full => rx_a_full.IN1
rx_sop_int <= altera_tse_mac_rx:U_RX.rx_sop_int
rx_eop_int <= altera_tse_mac_rx:U_RX.rx_eop_int
rx_wren_int <= altera_tse_mac_rx:U_RX.rx_wren_int
rx_data_val <= altera_tse_mac_rx:U_RX.rx_data_val
rx_ucast <= altera_tse_mac_rx:U_RX.rx_ucast
rx_bcast <= altera_tse_mac_rx:U_RX.rx_bcast
rx_mcast <= altera_tse_mac_rx:U_RX.rx_mcast
rx_vlan <= altera_tse_mac_rx:U_RX.rx_vlan
tx_stat_empty => tx_stat_empty.IN1
tx_stat => tx_stat.IN1
tx_stat_rden <= altera_tse_mac_tx:U_TX.tx_stat_rden
rx_septy => rx_septy.IN1
tx_data_int[0] => tx_data_int[0].IN1
tx_data_int[1] => tx_data_int[1].IN1
tx_data_int[2] => tx_data_int[2].IN1
tx_data_int[3] => tx_data_int[3].IN1
tx_data_int[4] => tx_data_int[4].IN1
tx_data_int[5] => tx_data_int[5].IN1
tx_data_int[6] => tx_data_int[6].IN1
tx_data_int[7] => tx_data_int[7].IN1
tx_sav_int => tx_sav_int.IN1
tx_empty => tx_empty.IN1
tx_sop_int => tx_sop_int.IN1
tx_eop_int => tx_eop_int.IN1
tx_rden_int <= altera_tse_mac_tx:U_TX.tx_rden_int
tx_ff_uflow <= altera_tse_mac_tx:U_TX.tx_ff_uflow
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN2
mac_addr[1] => mac_addr[1].IN2
mac_addr[2] => mac_addr[2].IN2
mac_addr[3] => mac_addr[3].IN2
mac_addr[4] => mac_addr[4].IN2
mac_addr[5] => mac_addr[5].IN2
mac_addr[6] => mac_addr[6].IN2
mac_addr[7] => mac_addr[7].IN2
mac_addr[8] => mac_addr[8].IN2
mac_addr[9] => mac_addr[9].IN2
mac_addr[10] => mac_addr[10].IN2
mac_addr[11] => mac_addr[11].IN2
mac_addr[12] => mac_addr[12].IN2
mac_addr[13] => mac_addr[13].IN2
mac_addr[14] => mac_addr[14].IN2
mac_addr[15] => mac_addr[15].IN2
mac_addr[16] => mac_addr[16].IN2
mac_addr[17] => mac_addr[17].IN2
mac_addr[18] => mac_addr[18].IN2
mac_addr[19] => mac_addr[19].IN2
mac_addr[20] => mac_addr[20].IN2
mac_addr[21] => mac_addr[21].IN2
mac_addr[22] => mac_addr[22].IN2
mac_addr[23] => mac_addr[23].IN2
mac_addr[24] => mac_addr[24].IN2
mac_addr[25] => mac_addr[25].IN2
mac_addr[26] => mac_addr[26].IN2
mac_addr[27] => mac_addr[27].IN2
mac_addr[28] => mac_addr[28].IN2
mac_addr[29] => mac_addr[29].IN2
mac_addr[30] => mac_addr[30].IN2
mac_addr[31] => mac_addr[31].IN2
mac_addr[32] => mac_addr[32].IN2
mac_addr[33] => mac_addr[33].IN2
mac_addr[34] => mac_addr[34].IN2
mac_addr[35] => mac_addr[35].IN2
mac_addr[36] => mac_addr[36].IN2
mac_addr[37] => mac_addr[37].IN2
mac_addr[38] => mac_addr[38].IN2
mac_addr[39] => mac_addr[39].IN2
mac_addr[40] => mac_addr[40].IN2
mac_addr[41] => mac_addr[41].IN2
mac_addr[42] => mac_addr[42].IN2
mac_addr[43] => mac_addr[43].IN2
mac_addr[44] => mac_addr[44].IN2
mac_addr[45] => mac_addr[45].IN2
mac_addr[46] => mac_addr[46].IN2
mac_addr[47] => mac_addr[47].IN2
smac_0[0] => smac_0[0].IN2
smac_0[1] => smac_0[1].IN2
smac_0[2] => smac_0[2].IN2
smac_0[3] => smac_0[3].IN2
smac_0[4] => smac_0[4].IN2
smac_0[5] => smac_0[5].IN2
smac_0[6] => smac_0[6].IN2
smac_0[7] => smac_0[7].IN2
smac_0[8] => smac_0[8].IN2
smac_0[9] => smac_0[9].IN2
smac_0[10] => smac_0[10].IN2
smac_0[11] => smac_0[11].IN2
smac_0[12] => smac_0[12].IN2
smac_0[13] => smac_0[13].IN2
smac_0[14] => smac_0[14].IN2
smac_0[15] => smac_0[15].IN2
smac_0[16] => smac_0[16].IN2
smac_0[17] => smac_0[17].IN2
smac_0[18] => smac_0[18].IN2
smac_0[19] => smac_0[19].IN2
smac_0[20] => smac_0[20].IN2
smac_0[21] => smac_0[21].IN2
smac_0[22] => smac_0[22].IN2
smac_0[23] => smac_0[23].IN2
smac_0[24] => smac_0[24].IN2
smac_0[25] => smac_0[25].IN2
smac_0[26] => smac_0[26].IN2
smac_0[27] => smac_0[27].IN2
smac_0[28] => smac_0[28].IN2
smac_0[29] => smac_0[29].IN2
smac_0[30] => smac_0[30].IN2
smac_0[31] => smac_0[31].IN2
smac_0[32] => smac_0[32].IN2
smac_0[33] => smac_0[33].IN2
smac_0[34] => smac_0[34].IN2
smac_0[35] => smac_0[35].IN2
smac_0[36] => smac_0[36].IN2
smac_0[37] => smac_0[37].IN2
smac_0[38] => smac_0[38].IN2
smac_0[39] => smac_0[39].IN2
smac_0[40] => smac_0[40].IN2
smac_0[41] => smac_0[41].IN2
smac_0[42] => smac_0[42].IN2
smac_0[43] => smac_0[43].IN2
smac_0[44] => smac_0[44].IN2
smac_0[45] => smac_0[45].IN2
smac_0[46] => smac_0[46].IN2
smac_0[47] => smac_0[47].IN2
smac_1[0] => smac_1[0].IN2
smac_1[1] => smac_1[1].IN2
smac_1[2] => smac_1[2].IN2
smac_1[3] => smac_1[3].IN2
smac_1[4] => smac_1[4].IN2
smac_1[5] => smac_1[5].IN2
smac_1[6] => smac_1[6].IN2
smac_1[7] => smac_1[7].IN2
smac_1[8] => smac_1[8].IN2
smac_1[9] => smac_1[9].IN2
smac_1[10] => smac_1[10].IN2
smac_1[11] => smac_1[11].IN2
smac_1[12] => smac_1[12].IN2
smac_1[13] => smac_1[13].IN2
smac_1[14] => smac_1[14].IN2
smac_1[15] => smac_1[15].IN2
smac_1[16] => smac_1[16].IN2
smac_1[17] => smac_1[17].IN2
smac_1[18] => smac_1[18].IN2
smac_1[19] => smac_1[19].IN2
smac_1[20] => smac_1[20].IN2
smac_1[21] => smac_1[21].IN2
smac_1[22] => smac_1[22].IN2
smac_1[23] => smac_1[23].IN2
smac_1[24] => smac_1[24].IN2
smac_1[25] => smac_1[25].IN2
smac_1[26] => smac_1[26].IN2
smac_1[27] => smac_1[27].IN2
smac_1[28] => smac_1[28].IN2
smac_1[29] => smac_1[29].IN2
smac_1[30] => smac_1[30].IN2
smac_1[31] => smac_1[31].IN2
smac_1[32] => smac_1[32].IN2
smac_1[33] => smac_1[33].IN2
smac_1[34] => smac_1[34].IN2
smac_1[35] => smac_1[35].IN2
smac_1[36] => smac_1[36].IN2
smac_1[37] => smac_1[37].IN2
smac_1[38] => smac_1[38].IN2
smac_1[39] => smac_1[39].IN2
smac_1[40] => smac_1[40].IN2
smac_1[41] => smac_1[41].IN2
smac_1[42] => smac_1[42].IN2
smac_1[43] => smac_1[43].IN2
smac_1[44] => smac_1[44].IN2
smac_1[45] => smac_1[45].IN2
smac_1[46] => smac_1[46].IN2
smac_1[47] => smac_1[47].IN2
smac_2[0] => smac_2[0].IN2
smac_2[1] => smac_2[1].IN2
smac_2[2] => smac_2[2].IN2
smac_2[3] => smac_2[3].IN2
smac_2[4] => smac_2[4].IN2
smac_2[5] => smac_2[5].IN2
smac_2[6] => smac_2[6].IN2
smac_2[7] => smac_2[7].IN2
smac_2[8] => smac_2[8].IN2
smac_2[9] => smac_2[9].IN2
smac_2[10] => smac_2[10].IN2
smac_2[11] => smac_2[11].IN2
smac_2[12] => smac_2[12].IN2
smac_2[13] => smac_2[13].IN2
smac_2[14] => smac_2[14].IN2
smac_2[15] => smac_2[15].IN2
smac_2[16] => smac_2[16].IN2
smac_2[17] => smac_2[17].IN2
smac_2[18] => smac_2[18].IN2
smac_2[19] => smac_2[19].IN2
smac_2[20] => smac_2[20].IN2
smac_2[21] => smac_2[21].IN2
smac_2[22] => smac_2[22].IN2
smac_2[23] => smac_2[23].IN2
smac_2[24] => smac_2[24].IN2
smac_2[25] => smac_2[25].IN2
smac_2[26] => smac_2[26].IN2
smac_2[27] => smac_2[27].IN2
smac_2[28] => smac_2[28].IN2
smac_2[29] => smac_2[29].IN2
smac_2[30] => smac_2[30].IN2
smac_2[31] => smac_2[31].IN2
smac_2[32] => smac_2[32].IN2
smac_2[33] => smac_2[33].IN2
smac_2[34] => smac_2[34].IN2
smac_2[35] => smac_2[35].IN2
smac_2[36] => smac_2[36].IN2
smac_2[37] => smac_2[37].IN2
smac_2[38] => smac_2[38].IN2
smac_2[39] => smac_2[39].IN2
smac_2[40] => smac_2[40].IN2
smac_2[41] => smac_2[41].IN2
smac_2[42] => smac_2[42].IN2
smac_2[43] => smac_2[43].IN2
smac_2[44] => smac_2[44].IN2
smac_2[45] => smac_2[45].IN2
smac_2[46] => smac_2[46].IN2
smac_2[47] => smac_2[47].IN2
smac_3[0] => smac_3[0].IN2
smac_3[1] => smac_3[1].IN2
smac_3[2] => smac_3[2].IN2
smac_3[3] => smac_3[3].IN2
smac_3[4] => smac_3[4].IN2
smac_3[5] => smac_3[5].IN2
smac_3[6] => smac_3[6].IN2
smac_3[7] => smac_3[7].IN2
smac_3[8] => smac_3[8].IN2
smac_3[9] => smac_3[9].IN2
smac_3[10] => smac_3[10].IN2
smac_3[11] => smac_3[11].IN2
smac_3[12] => smac_3[12].IN2
smac_3[13] => smac_3[13].IN2
smac_3[14] => smac_3[14].IN2
smac_3[15] => smac_3[15].IN2
smac_3[16] => smac_3[16].IN2
smac_3[17] => smac_3[17].IN2
smac_3[18] => smac_3[18].IN2
smac_3[19] => smac_3[19].IN2
smac_3[20] => smac_3[20].IN2
smac_3[21] => smac_3[21].IN2
smac_3[22] => smac_3[22].IN2
smac_3[23] => smac_3[23].IN2
smac_3[24] => smac_3[24].IN2
smac_3[25] => smac_3[25].IN2
smac_3[26] => smac_3[26].IN2
smac_3[27] => smac_3[27].IN2
smac_3[28] => smac_3[28].IN2
smac_3[29] => smac_3[29].IN2
smac_3[30] => smac_3[30].IN2
smac_3[31] => smac_3[31].IN2
smac_3[32] => smac_3[32].IN2
smac_3[33] => smac_3[33].IN2
smac_3[34] => smac_3[34].IN2
smac_3[35] => smac_3[35].IN2
smac_3[36] => smac_3[36].IN2
smac_3[37] => smac_3[37].IN2
smac_3[38] => smac_3[38].IN2
smac_3[39] => smac_3[39].IN2
smac_3[40] => smac_3[40].IN2
smac_3[41] => smac_3[41].IN2
smac_3[42] => smac_3[42].IN2
smac_3[43] => smac_3[43].IN2
smac_3[44] => smac_3[44].IN2
smac_3[45] => smac_3[45].IN2
smac_3[46] => smac_3[46].IN2
smac_3[47] => smac_3[47].IN2
rx_frm_stat_ena <= altera_tse_mac_rx:U_RX.rx_frm_stat_ena
rx_frm_stat_val <= altera_tse_rx_stat_extract:U_RXSTAT.frm_stat_val
rx_total_lgth[0] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[1] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[2] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[3] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[4] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[5] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[6] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[7] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[8] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[9] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[10] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[11] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[12] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[13] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[14] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[15] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_val <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth_val
rx_frm_err <= altera_tse_rx_stat_extract:U_RXSTAT.frm_err
rx_frm_crc_err <= altera_tse_rx_stat_extract:U_RXSTAT.frm_crc_err
rx_frm_length[0] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[1] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[2] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[3] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[4] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[5] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[6] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[7] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[8] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[9] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[10] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[11] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[12] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[13] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[14] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[15] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_vlan <= altera_tse_rx_stat_extract:U_RXSTAT.frm_vlan
rx_frm_stack_vlan <= altera_tse_rx_stat_extract:U_RXSTAT.frm_stack_vlan
rx_frm_unicast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_unicast
rx_frm_broadcast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_broadcast
rx_frm_mltcast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_mltcast
pause_rcv <= pause_rcv_i.DB_MAX_OUTPUT_PORT_TYPE
frm_align_err <= altera_tse_mac_rx:U_RX.frm_align_err
frm_crc_err <= altera_tse_mac_rx:U_RX.frm_crc_err
long_crc_err <= altera_tse_mac_rx:U_RX.long_crc_err
short_crc_err <= altera_tse_mac_rx:U_RX.short_crc_err
frm_discard <= altera_tse_mac_rx:U_RX.frm_discard
tx_frm_stat_val <= altera_tse_tx_stat_extract:U_TXSTAT.frm_stat_val
tx_frm_err <= altera_tse_tx_stat_extract:U_TXSTAT.frm_err
tx_frm_length[0] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[1] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[2] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[3] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[4] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[5] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[6] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[7] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[8] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[9] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[10] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[11] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[12] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[13] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[14] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[15] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_unicast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_unicast
tx_frm_broadcast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_broadcast
tx_frm_mltcast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_mltcast
pause_tx <= altera_tse_mac_tx:U_TX.pause_tx
rx_done <= altera_tse_mac_rx:U_RX.rx_done
enable_tx => enable_tx.IN1
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
src_mac_insert => src_mac_insert.IN1
mac_ena_int => mac_ena_int.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
enable_rx => enable_rx.IN2
promis_en => promis_en.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
no_lgth_check => no_lgth_check.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN2
ethernet_mode => ethernet_mode.IN2
sw_reset => sw_reset.IN1
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
holdoff_quant[0] => holdoff_quant[0].IN1
holdoff_quant[1] => holdoff_quant[1].IN1
holdoff_quant[2] => holdoff_quant[2].IN1
holdoff_quant[3] => holdoff_quant[3].IN1
holdoff_quant[4] => holdoff_quant[4].IN1
holdoff_quant[5] => holdoff_quant[5].IN1
holdoff_quant[6] => holdoff_quant[6].IN1
holdoff_quant[7] => holdoff_quant[7].IN1
holdoff_quant[8] => holdoff_quant[8].IN1
holdoff_quant[9] => holdoff_quant[9].IN1
holdoff_quant[10] => holdoff_quant[10].IN1
holdoff_quant[11] => holdoff_quant[11].IN1
holdoff_quant[12] => holdoff_quant[12].IN1
holdoff_quant[13] => holdoff_quant[13].IN1
holdoff_quant[14] => holdoff_quant[14].IN1
holdoff_quant[15] => holdoff_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
magic_ena => magic_ena.IN2
sleep_ena => sleep_ena.IN2
magic_pkt_ena <= altera_tse_mac_rx:U_RX.magic_pkt_ena
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1
eccstatus_hash[0] <= altera_tse_mac_rx:U_RX.eccstatus_hash
eccstatus_hash[1] <= altera_tse_mac_rx:U_RX.eccstatus_hash


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT
reset => frm_crc_err_r.ACLR
reset => frm_err_r.ACLR
reset => frm_stat_val_r.ACLR
reset => frm_mltcast~reg0.ACLR
reset => frm_broadcast~reg0.ACLR
reset => frm_unicast~reg0.ACLR
reset => frm_stack_vlan~reg0.ACLR
reset => frm_vlan~reg0.ACLR
reset => frm_length[0]~reg0.ACLR
reset => frm_length[1]~reg0.ACLR
reset => frm_length[2]~reg0.ACLR
reset => frm_length[3]~reg0.ACLR
reset => frm_length[4]~reg0.ACLR
reset => frm_length[5]~reg0.ACLR
reset => frm_length[6]~reg0.ACLR
reset => frm_length[7]~reg0.ACLR
reset => frm_length[8]~reg0.ACLR
reset => frm_length[9]~reg0.ACLR
reset => frm_length[10]~reg0.ACLR
reset => frm_length[11]~reg0.ACLR
reset => frm_length[12]~reg0.ACLR
reset => frm_length[13]~reg0.ACLR
reset => frm_length[14]~reg0.ACLR
reset => frm_length[15]~reg0.ACLR
reset => total_lgth_val_d.ACLR
reset => frm_stack_vlan_int.ACLR
reset => frm_vlan_int.ACLR
reset => frm_mltcast_int.ACLR
reset => frm_unicast_int.ACLR
reset => frm_broadcast_int.ACLR
reset => dest_addr[0].ACLR
reset => dest_addr[1].ACLR
reset => dest_addr[2].ACLR
reset => dest_addr[3].ACLR
reset => dest_addr[4].ACLR
reset => dest_addr[5].ACLR
reset => dest_addr[6].ACLR
reset => dest_addr[7].ACLR
reset => dest_addr[8].ACLR
reset => dest_addr[9].ACLR
reset => dest_addr[10].ACLR
reset => dest_addr[11].ACLR
reset => dest_addr[12].ACLR
reset => dest_addr[13].ACLR
reset => dest_addr[14].ACLR
reset => dest_addr[15].ACLR
reset => dest_addr[16].ACLR
reset => dest_addr[17].ACLR
reset => dest_addr[18].ACLR
reset => dest_addr[19].ACLR
reset => dest_addr[20].ACLR
reset => dest_addr[21].ACLR
reset => dest_addr[22].ACLR
reset => dest_addr[23].ACLR
reset => dest_addr[24].ACLR
reset => dest_addr[25].ACLR
reset => dest_addr[26].ACLR
reset => dest_addr[27].ACLR
reset => dest_addr[28].ACLR
reset => dest_addr[29].ACLR
reset => dest_addr[30].ACLR
reset => dest_addr[31].ACLR
reset => dest_addr[32].ACLR
reset => dest_addr[33].ACLR
reset => dest_addr[34].ACLR
reset => dest_addr[35].ACLR
reset => dest_addr[36].ACLR
reset => dest_addr[37].ACLR
reset => dest_addr[38].ACLR
reset => dest_addr[39].ACLR
reset => dest_addr[40].ACLR
reset => dest_addr[41].ACLR
reset => dest_addr[42].ACLR
reset => dest_addr[43].ACLR
reset => dest_addr[44].ACLR
reset => dest_addr[45].ACLR
reset => dest_addr[46].ACLR
reset => dest_addr[47].ACLR
reset => frm_length_int[0].ACLR
reset => frm_length_int[1].ACLR
reset => frm_length_int[2].ACLR
reset => frm_length_int[3].ACLR
reset => frm_length_int[4].ACLR
reset => frm_length_int[5].ACLR
reset => frm_length_int[6].ACLR
reset => frm_length_int[7].ACLR
reset => frm_length_int[8].ACLR
reset => frm_length_int[9].ACLR
reset => frm_length_int[10].ACLR
reset => frm_length_int[11].ACLR
reset => frm_length_int[12].ACLR
reset => frm_length_int[13].ACLR
reset => frm_length_int[14].ACLR
reset => frm_length_int[15].ACLR
reset => sop_reg[0].ACLR
reset => sop_reg[1].ACLR
reset => sop_reg[2].ACLR
reset => sop_reg[3].ACLR
reset => sop_reg[4].ACLR
reset => sop_reg[5].ACLR
reset => sop_reg[6].ACLR
reset => sop_reg[7].ACLR
reset => total_lgth_val~reg0.ACLR
reset => total_frm_cnt[0].ACLR
reset => total_frm_cnt[1].ACLR
reset => total_frm_cnt[2].ACLR
reset => total_frm_cnt[3].ACLR
reset => total_frm_cnt[4].ACLR
reset => total_frm_cnt[5].ACLR
reset => total_frm_cnt[6].ACLR
reset => total_frm_cnt[7].ACLR
reset => total_frm_cnt[8].ACLR
reset => total_frm_cnt[9].ACLR
reset => total_frm_cnt[10].ACLR
reset => total_frm_cnt[11].ACLR
reset => total_frm_cnt[12].ACLR
reset => total_frm_cnt[13].ACLR
reset => total_frm_cnt[14].ACLR
reset => total_frm_cnt[15].ACLR
reset => state~7.DATAIN
reset => _.IN1
rx_clk => rx_clk.IN1
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => total_lgth_val.DATAB
clk_ena => total_lgth_val_d.OUTPUTSELECT
clk_ena => frm_stat_val.IN1
clk_ena => frm_err.IN1
clk_ena => frm_crc_err.IN1
clk_ena => total_frm_cnt[15].ENA
clk_ena => total_frm_cnt[14].ENA
clk_ena => total_frm_cnt[13].ENA
clk_ena => total_frm_cnt[12].ENA
clk_ena => total_frm_cnt[11].ENA
clk_ena => total_frm_cnt[10].ENA
clk_ena => total_frm_cnt[9].ENA
clk_ena => total_frm_cnt[8].ENA
clk_ena => total_frm_cnt[7].ENA
clk_ena => total_frm_cnt[6].ENA
clk_ena => total_frm_cnt[5].ENA
clk_ena => total_frm_cnt[4].ENA
clk_ena => total_frm_cnt[3].ENA
clk_ena => total_frm_cnt[2].ENA
clk_ena => total_frm_cnt[1].ENA
clk_ena => total_frm_cnt[0].ENA
clk_ena => sop_reg[7].ENA
clk_ena => sop_reg[6].ENA
clk_ena => sop_reg[5].ENA
clk_ena => sop_reg[4].ENA
clk_ena => sop_reg[3].ENA
clk_ena => sop_reg[2].ENA
clk_ena => sop_reg[1].ENA
clk_ena => sop_reg[0].ENA
clk_ena => dest_addr[47].ENA
clk_ena => dest_addr[46].ENA
clk_ena => dest_addr[45].ENA
clk_ena => dest_addr[44].ENA
clk_ena => dest_addr[43].ENA
clk_ena => dest_addr[42].ENA
clk_ena => dest_addr[41].ENA
clk_ena => dest_addr[40].ENA
clk_ena => dest_addr[39].ENA
clk_ena => dest_addr[38].ENA
clk_ena => dest_addr[37].ENA
clk_ena => dest_addr[36].ENA
clk_ena => dest_addr[35].ENA
clk_ena => dest_addr[34].ENA
clk_ena => dest_addr[33].ENA
clk_ena => dest_addr[32].ENA
clk_ena => dest_addr[31].ENA
clk_ena => dest_addr[30].ENA
clk_ena => dest_addr[29].ENA
clk_ena => dest_addr[28].ENA
clk_ena => dest_addr[27].ENA
clk_ena => dest_addr[26].ENA
clk_ena => dest_addr[25].ENA
clk_ena => dest_addr[24].ENA
clk_ena => dest_addr[23].ENA
clk_ena => dest_addr[22].ENA
clk_ena => dest_addr[21].ENA
clk_ena => dest_addr[20].ENA
clk_ena => dest_addr[19].ENA
clk_ena => dest_addr[18].ENA
clk_ena => dest_addr[17].ENA
clk_ena => dest_addr[16].ENA
clk_ena => dest_addr[15].ENA
clk_ena => dest_addr[14].ENA
clk_ena => dest_addr[13].ENA
clk_ena => dest_addr[12].ENA
clk_ena => dest_addr[11].ENA
clk_ena => dest_addr[10].ENA
clk_ena => dest_addr[9].ENA
clk_ena => dest_addr[8].ENA
clk_ena => dest_addr[7].ENA
clk_ena => dest_addr[6].ENA
clk_ena => dest_addr[5].ENA
clk_ena => dest_addr[4].ENA
clk_ena => dest_addr[3].ENA
clk_ena => dest_addr[2].ENA
clk_ena => dest_addr[1].ENA
clk_ena => dest_addr[0].ENA
clk_ena => frm_length[15]~reg0.ENA
clk_ena => frm_length[14]~reg0.ENA
clk_ena => frm_length[13]~reg0.ENA
clk_ena => frm_length[12]~reg0.ENA
clk_ena => frm_length[11]~reg0.ENA
clk_ena => frm_length[10]~reg0.ENA
clk_ena => frm_length[9]~reg0.ENA
clk_ena => frm_length[8]~reg0.ENA
clk_ena => frm_length[7]~reg0.ENA
clk_ena => frm_length[6]~reg0.ENA
clk_ena => frm_length[5]~reg0.ENA
clk_ena => frm_length[4]~reg0.ENA
clk_ena => frm_length[3]~reg0.ENA
clk_ena => frm_length[2]~reg0.ENA
clk_ena => frm_length[1]~reg0.ENA
clk_ena => frm_length[0]~reg0.ENA
clk_ena => frm_vlan~reg0.ENA
clk_ena => frm_stack_vlan~reg0.ENA
clk_ena => frm_unicast~reg0.ENA
clk_ena => frm_broadcast~reg0.ENA
clk_ena => frm_crc_err_r.ENA
clk_ena => frm_mltcast~reg0.ENA
clk_ena => frm_stat_val_r.ENA
clk_ena => frm_err_r.ENA
enable_rx => enable_rx.IN1
gmii_en => always1.IN1
gmii_en => sop_reg.IN1
gmii_en => always5.IN1
gmii_en => Selector1.IN3
gmii_en => always1.IN1
gmii_en => nextstate.stm_typ_end_frm.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => Equal0.IN4
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => Equal0.IN7
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => Equal0.IN3
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => Equal0.IN6
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => Equal0.IN2
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => Equal0.IN5
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => Equal0.IN1
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => Equal0.IN0
data_err => frm_err_r.DATAB
data_crc_err => frm_crc_err_r.DATAB
pause_rcv => always11.IN0
cmd_rcv => always11.IN1
data_err_ena => frm_err_r.OUTPUTSELECT
data_err_ena => frm_crc_err_r.OUTPUTSELECT
data_err_ena => frm_stat_val_r.DATAIN
total_lgth[0] <= total_frm_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[1] <= total_frm_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[2] <= total_frm_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[3] <= total_frm_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[4] <= total_frm_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[5] <= total_frm_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[6] <= total_frm_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[7] <= total_frm_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[8] <= total_frm_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[9] <= total_frm_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[10] <= total_frm_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[11] <= total_frm_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[12] <= total_frm_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[13] <= total_frm_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[14] <= total_frm_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[15] <= total_frm_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
total_lgth_val <= total_lgth_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_stat_val <= frm_stat_val.DB_MAX_OUTPUT_PORT_TYPE
frm_err <= frm_err.DB_MAX_OUTPUT_PORT_TYPE
frm_crc_err <= frm_crc_err.DB_MAX_OUTPUT_PORT_TYPE
frm_length[0] <= frm_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[1] <= frm_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[2] <= frm_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[3] <= frm_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[4] <= frm_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[5] <= frm_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[6] <= frm_length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[7] <= frm_length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[8] <= frm_length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[9] <= frm_length[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[10] <= frm_length[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[11] <= frm_length[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[12] <= frm_length[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[13] <= frm_length[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[14] <= frm_length[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[15] <= frm_length[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_vlan <= frm_vlan~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_stack_vlan <= frm_stack_vlan~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_unicast <= frm_unicast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_broadcast <= frm_broadcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_mltcast <= frm_mltcast~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX
rx_col => rx_col.IN1
smac_0[0] => ~NO_FANOUT~
smac_0[1] => ~NO_FANOUT~
smac_0[2] => ~NO_FANOUT~
smac_0[3] => ~NO_FANOUT~
smac_0[4] => ~NO_FANOUT~
smac_0[5] => ~NO_FANOUT~
smac_0[6] => ~NO_FANOUT~
smac_0[7] => ~NO_FANOUT~
smac_0[8] => ~NO_FANOUT~
smac_0[9] => ~NO_FANOUT~
smac_0[10] => ~NO_FANOUT~
smac_0[11] => ~NO_FANOUT~
smac_0[12] => ~NO_FANOUT~
smac_0[13] => ~NO_FANOUT~
smac_0[14] => ~NO_FANOUT~
smac_0[15] => ~NO_FANOUT~
smac_0[16] => ~NO_FANOUT~
smac_0[17] => ~NO_FANOUT~
smac_0[18] => ~NO_FANOUT~
smac_0[19] => ~NO_FANOUT~
smac_0[20] => ~NO_FANOUT~
smac_0[21] => ~NO_FANOUT~
smac_0[22] => ~NO_FANOUT~
smac_0[23] => ~NO_FANOUT~
smac_0[24] => ~NO_FANOUT~
smac_0[25] => ~NO_FANOUT~
smac_0[26] => ~NO_FANOUT~
smac_0[27] => ~NO_FANOUT~
smac_0[28] => ~NO_FANOUT~
smac_0[29] => ~NO_FANOUT~
smac_0[30] => ~NO_FANOUT~
smac_0[31] => ~NO_FANOUT~
smac_0[32] => ~NO_FANOUT~
smac_0[33] => ~NO_FANOUT~
smac_0[34] => ~NO_FANOUT~
smac_0[35] => ~NO_FANOUT~
smac_0[36] => ~NO_FANOUT~
smac_0[37] => ~NO_FANOUT~
smac_0[38] => ~NO_FANOUT~
smac_0[39] => ~NO_FANOUT~
smac_0[40] => ~NO_FANOUT~
smac_0[41] => ~NO_FANOUT~
smac_0[42] => ~NO_FANOUT~
smac_0[43] => ~NO_FANOUT~
smac_0[44] => ~NO_FANOUT~
smac_0[45] => ~NO_FANOUT~
smac_0[46] => ~NO_FANOUT~
smac_0[47] => ~NO_FANOUT~
smac_1[0] => ~NO_FANOUT~
smac_1[1] => ~NO_FANOUT~
smac_1[2] => ~NO_FANOUT~
smac_1[3] => ~NO_FANOUT~
smac_1[4] => ~NO_FANOUT~
smac_1[5] => ~NO_FANOUT~
smac_1[6] => ~NO_FANOUT~
smac_1[7] => ~NO_FANOUT~
smac_1[8] => ~NO_FANOUT~
smac_1[9] => ~NO_FANOUT~
smac_1[10] => ~NO_FANOUT~
smac_1[11] => ~NO_FANOUT~
smac_1[12] => ~NO_FANOUT~
smac_1[13] => ~NO_FANOUT~
smac_1[14] => ~NO_FANOUT~
smac_1[15] => ~NO_FANOUT~
smac_1[16] => ~NO_FANOUT~
smac_1[17] => ~NO_FANOUT~
smac_1[18] => ~NO_FANOUT~
smac_1[19] => ~NO_FANOUT~
smac_1[20] => ~NO_FANOUT~
smac_1[21] => ~NO_FANOUT~
smac_1[22] => ~NO_FANOUT~
smac_1[23] => ~NO_FANOUT~
smac_1[24] => ~NO_FANOUT~
smac_1[25] => ~NO_FANOUT~
smac_1[26] => ~NO_FANOUT~
smac_1[27] => ~NO_FANOUT~
smac_1[28] => ~NO_FANOUT~
smac_1[29] => ~NO_FANOUT~
smac_1[30] => ~NO_FANOUT~
smac_1[31] => ~NO_FANOUT~
smac_1[32] => ~NO_FANOUT~
smac_1[33] => ~NO_FANOUT~
smac_1[34] => ~NO_FANOUT~
smac_1[35] => ~NO_FANOUT~
smac_1[36] => ~NO_FANOUT~
smac_1[37] => ~NO_FANOUT~
smac_1[38] => ~NO_FANOUT~
smac_1[39] => ~NO_FANOUT~
smac_1[40] => ~NO_FANOUT~
smac_1[41] => ~NO_FANOUT~
smac_1[42] => ~NO_FANOUT~
smac_1[43] => ~NO_FANOUT~
smac_1[44] => ~NO_FANOUT~
smac_1[45] => ~NO_FANOUT~
smac_1[46] => ~NO_FANOUT~
smac_1[47] => ~NO_FANOUT~
smac_2[0] => ~NO_FANOUT~
smac_2[1] => ~NO_FANOUT~
smac_2[2] => ~NO_FANOUT~
smac_2[3] => ~NO_FANOUT~
smac_2[4] => ~NO_FANOUT~
smac_2[5] => ~NO_FANOUT~
smac_2[6] => ~NO_FANOUT~
smac_2[7] => ~NO_FANOUT~
smac_2[8] => ~NO_FANOUT~
smac_2[9] => ~NO_FANOUT~
smac_2[10] => ~NO_FANOUT~
smac_2[11] => ~NO_FANOUT~
smac_2[12] => ~NO_FANOUT~
smac_2[13] => ~NO_FANOUT~
smac_2[14] => ~NO_FANOUT~
smac_2[15] => ~NO_FANOUT~
smac_2[16] => ~NO_FANOUT~
smac_2[17] => ~NO_FANOUT~
smac_2[18] => ~NO_FANOUT~
smac_2[19] => ~NO_FANOUT~
smac_2[20] => ~NO_FANOUT~
smac_2[21] => ~NO_FANOUT~
smac_2[22] => ~NO_FANOUT~
smac_2[23] => ~NO_FANOUT~
smac_2[24] => ~NO_FANOUT~
smac_2[25] => ~NO_FANOUT~
smac_2[26] => ~NO_FANOUT~
smac_2[27] => ~NO_FANOUT~
smac_2[28] => ~NO_FANOUT~
smac_2[29] => ~NO_FANOUT~
smac_2[30] => ~NO_FANOUT~
smac_2[31] => ~NO_FANOUT~
smac_2[32] => ~NO_FANOUT~
smac_2[33] => ~NO_FANOUT~
smac_2[34] => ~NO_FANOUT~
smac_2[35] => ~NO_FANOUT~
smac_2[36] => ~NO_FANOUT~
smac_2[37] => ~NO_FANOUT~
smac_2[38] => ~NO_FANOUT~
smac_2[39] => ~NO_FANOUT~
smac_2[40] => ~NO_FANOUT~
smac_2[41] => ~NO_FANOUT~
smac_2[42] => ~NO_FANOUT~
smac_2[43] => ~NO_FANOUT~
smac_2[44] => ~NO_FANOUT~
smac_2[45] => ~NO_FANOUT~
smac_2[46] => ~NO_FANOUT~
smac_2[47] => ~NO_FANOUT~
smac_3[0] => ~NO_FANOUT~
smac_3[1] => ~NO_FANOUT~
smac_3[2] => ~NO_FANOUT~
smac_3[3] => ~NO_FANOUT~
smac_3[4] => ~NO_FANOUT~
smac_3[5] => ~NO_FANOUT~
smac_3[6] => ~NO_FANOUT~
smac_3[7] => ~NO_FANOUT~
smac_3[8] => ~NO_FANOUT~
smac_3[9] => ~NO_FANOUT~
smac_3[10] => ~NO_FANOUT~
smac_3[11] => ~NO_FANOUT~
smac_3[12] => ~NO_FANOUT~
smac_3[13] => ~NO_FANOUT~
smac_3[14] => ~NO_FANOUT~
smac_3[15] => ~NO_FANOUT~
smac_3[16] => ~NO_FANOUT~
smac_3[17] => ~NO_FANOUT~
smac_3[18] => ~NO_FANOUT~
smac_3[19] => ~NO_FANOUT~
smac_3[20] => ~NO_FANOUT~
smac_3[21] => ~NO_FANOUT~
smac_3[22] => ~NO_FANOUT~
smac_3[23] => ~NO_FANOUT~
smac_3[24] => ~NO_FANOUT~
smac_3[25] => ~NO_FANOUT~
smac_3[26] => ~NO_FANOUT~
smac_3[27] => ~NO_FANOUT~
smac_3[28] => ~NO_FANOUT~
smac_3[29] => ~NO_FANOUT~
smac_3[30] => ~NO_FANOUT~
smac_3[31] => ~NO_FANOUT~
smac_3[32] => ~NO_FANOUT~
smac_3[33] => ~NO_FANOUT~
smac_3[34] => ~NO_FANOUT~
smac_3[35] => ~NO_FANOUT~
smac_3[36] => ~NO_FANOUT~
smac_3[37] => ~NO_FANOUT~
smac_3[38] => ~NO_FANOUT~
smac_3[39] => ~NO_FANOUT~
smac_3[40] => ~NO_FANOUT~
smac_3[41] => ~NO_FANOUT~
smac_3[42] => ~NO_FANOUT~
smac_3[43] => ~NO_FANOUT~
smac_3[44] => ~NO_FANOUT~
smac_3[45] => ~NO_FANOUT~
smac_3[46] => ~NO_FANOUT~
smac_3[47] => ~NO_FANOUT~
reset_rx_clk => reset_rx_clk.IN1
reset_tx_clk => _.IN1
sw_reset => sw_reset.IN1
ethernet_mode => ethernet_mode.IN1
rx_clk => rx_clk.IN14
rxclk_ena => rxclk_ena.IN2
tx_clk => tx_clk.IN1
half_duplex_ena => half_duplex_ena.IN1
no_lgth_check => no_lgth_check.IN1
mii_align_err => always8.IN1
rx_d[0] => rxd_0[0].DATAIN
rx_d[1] => rxd_0[1].DATAIN
rx_d[2] => rxd_0[2].DATAIN
rx_d[3] => rxd_0[3].DATAIN
rx_d[4] => rxd_0[4].DATAIN
rx_d[5] => rxd_0[5].DATAIN
rx_d[6] => rxd_0[6].DATAIN
rx_d[7] => rxd_0[7].DATAIN
rx_en => always1.IN1
rx_en => rx_en_s.IN1
rx_en => rx_err_s.IN0
rx_en => always26.IN1
rx_en => rx_en_reg.DATAIN
rx_en => always26.IN1
rx_en => always1.IN1
rx_en => enable_rx_reg3.ENA
rx_err => rx_err_s.IN1
mac_addr[0] => Equal1.IN15
mac_addr[1] => Equal1.IN14
mac_addr[2] => Equal1.IN13
mac_addr[3] => Equal1.IN12
mac_addr[4] => Equal1.IN11
mac_addr[5] => Equal1.IN10
mac_addr[6] => Equal1.IN9
mac_addr[7] => Equal1.IN8
mac_addr[8] => Equal2.IN15
mac_addr[9] => Equal2.IN14
mac_addr[10] => Equal2.IN13
mac_addr[11] => Equal2.IN12
mac_addr[12] => Equal2.IN11
mac_addr[13] => Equal2.IN10
mac_addr[14] => Equal2.IN9
mac_addr[15] => Equal2.IN8
mac_addr[16] => Equal3.IN15
mac_addr[17] => Equal3.IN14
mac_addr[18] => Equal3.IN13
mac_addr[19] => Equal3.IN12
mac_addr[20] => Equal3.IN11
mac_addr[21] => Equal3.IN10
mac_addr[22] => Equal3.IN9
mac_addr[23] => Equal3.IN8
mac_addr[24] => Equal4.IN15
mac_addr[25] => Equal4.IN14
mac_addr[26] => Equal4.IN13
mac_addr[27] => Equal4.IN12
mac_addr[28] => Equal4.IN11
mac_addr[29] => Equal4.IN10
mac_addr[30] => Equal4.IN9
mac_addr[31] => Equal4.IN8
mac_addr[32] => Equal5.IN15
mac_addr[33] => Equal5.IN14
mac_addr[34] => Equal5.IN13
mac_addr[35] => Equal5.IN12
mac_addr[36] => Equal5.IN11
mac_addr[37] => Equal5.IN10
mac_addr[38] => Equal5.IN9
mac_addr[39] => Equal5.IN8
mac_addr[40] => Equal6.IN15
mac_addr[41] => Equal6.IN14
mac_addr[42] => Equal6.IN13
mac_addr[43] => Equal6.IN12
mac_addr[44] => Equal6.IN11
mac_addr[45] => Equal6.IN10
mac_addr[46] => Equal6.IN9
mac_addr[47] => Equal6.IN8
promis_en => promis_en.IN1
frm_length_max[0] => Equal17.IN3
frm_length_max[1] => Equal17.IN2
frm_length_max[2] => Equal17.IN1
frm_length_max[3] => Equal17.IN0
frm_length_max[4] => Equal18.IN3
frm_length_max[5] => Equal18.IN2
frm_length_max[6] => Equal18.IN1
frm_length_max[7] => Equal18.IN0
frm_length_max[8] => Equal19.IN3
frm_length_max[9] => Equal19.IN2
frm_length_max[10] => Equal19.IN1
frm_length_max[11] => Equal19.IN0
frm_length_max[12] => Equal20.IN3
frm_length_max[13] => Equal20.IN2
frm_length_max[14] => Equal20.IN1
frm_length_max[15] => Equal20.IN0
crc_fwd => crc_fwd.IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
pad_ena => pad_ena.IN1
enable_rx => enable_rx.IN1
mhash_sel => ~NO_FANOUT~
cmd_frm_ena => cmd_frm_ena.IN1
magic_ena => ~NO_FANOUT~
sleep_ena => ~NO_FANOUT~
magic_pkt_ena <= magic_pkt_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_rcv <= pause_rcv.DB_MAX_OUTPUT_PORT_TYPE
cmd_rcv <= cmd_rcv.DB_MAX_OUTPUT_PORT_TYPE
frm_align_err <= frm_align_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_crc_err <= frm_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
long_crc_err <= long_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
short_crc_err <= short_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_discard <= frm_discard~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[0] <= pause_quant_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[1] <= pause_quant_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[2] <= pause_quant_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[3] <= pause_quant_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[4] <= pause_quant_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[5] <= pause_quant_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[6] <= pause_quant_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[7] <= pause_quant_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[8] <= pause_quant_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[9] <= pause_quant_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[10] <= pause_quant_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[11] <= pause_quant_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[12] <= pause_quant_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[13] <= pause_quant_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[14] <= pause_quant_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[15] <= pause_quant_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_avb <= altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB.dout
reg_clk => ~NO_FANOUT~
hash_wren => ~NO_FANOUT~
hash_wdata => ~NO_FANOUT~
hash_waddr[0] => ~NO_FANOUT~
hash_waddr[1] => ~NO_FANOUT~
hash_waddr[2] => ~NO_FANOUT~
hash_waddr[3] => ~NO_FANOUT~
hash_waddr[4] => ~NO_FANOUT~
hash_waddr[5] => ~NO_FANOUT~
rx_stat_data[0] <= rx_stat_data_s[0].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[1] <= rx_stat_data_s[1].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[2] <= rx_stat_data_s[2].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[3] <= rx_stat_data_s[3].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[4] <= rx_stat_data_s[4].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[5] <= payload_length[0].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[6] <= payload_length[1].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[7] <= payload_length[2].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[8] <= payload_length[3].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[9] <= payload_length[4].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[10] <= payload_length[5].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[11] <= payload_length[6].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[12] <= payload_length[7].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[13] <= payload_length[8].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[14] <= payload_length[9].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[15] <= payload_length[10].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[16] <= payload_length[11].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[17] <= payload_length[12].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[18] <= payload_length[13].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[19] <= payload_length[14].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[20] <= payload_length[15].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[21] <= rx_stat_data_s[5].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[22] <= rx_stat_data_s[6].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_wren <= rx_stat_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_err_ena <= stat_err_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_en <= stat_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_err <= stat_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_crc_err <= stat_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[0] <= stat_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[1] <= stat_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[2] <= stat_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[3] <= stat_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[4] <= stat_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[5] <= stat_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[6] <= stat_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[7] <= stat_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[0] <= rx_data_int[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[1] <= rx_data_int[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[2] <= rx_data_int[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[3] <= rx_data_int[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[4] <= rx_data_int[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[5] <= rx_data_int[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[6] <= rx_data_int[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[7] <= rx_data_int[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_a_full => ok_sfd_discard.IN1
rx_a_full => always22.IN1
rx_a_full => always22.IN1
rx_a_full => always22.IN1
rx_sop_int <= rx_sop_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_eop_int <= rx_eop_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ucast <= rx_ucast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bcast <= rx_bcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_mcast <= rx_mcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_vlan <= rx_vlan~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_val <= rx_data_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_wren_int <= rx_wren_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_frm_stat_ena <= rx_frm_stat_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_done <= rx_done_reg.DB_MAX_OUTPUT_PORT_TYPE
eccstatus_hash[0] <= <GND>
eccstatus_hash[1] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC
clk => clk.IN1
clk_ena => clk_ena.IN1
rst => rst.IN1
sof => sof.IN1
data[0] => data_i.DATAB
data[1] => data_i.DATAB
data[2] => data_i.DATAB
data[3] => data_i.DATAB
data[4] => data_i.DATAB
data[5] => data_i.DATAB
data[6] => data_i.DATAB
data[7] => data_i.DATAB
eof => eof_dly[0].DATAIN
check_vld <= eof_dly[2].DB_MAX_OUTPUT_PORT_TYPE
crc_ok <= crc_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk_ena => reg_out[0].ENA
clk_ena => reg_out[31].ENA
clk_ena => reg_out[30].ENA
clk_ena => reg_out[29].ENA
clk_ena => reg_out[28].ENA
clk_ena => reg_out[27].ENA
clk_ena => reg_out[26].ENA
clk_ena => reg_out[25].ENA
clk_ena => reg_out[24].ENA
clk_ena => reg_out[23].ENA
clk_ena => reg_out[22].ENA
clk_ena => reg_out[21].ENA
clk_ena => reg_out[20].ENA
clk_ena => reg_out[19].ENA
clk_ena => reg_out[18].ENA
clk_ena => reg_out[17].ENA
clk_ena => reg_out[16].ENA
clk_ena => reg_out[15].ENA
clk_ena => reg_out[14].ENA
clk_ena => reg_out[13].ENA
clk_ena => reg_out[12].ENA
clk_ena => reg_out[11].ENA
clk_ena => reg_out[10].ENA
clk_ena => reg_out[9].ENA
clk_ena => reg_out[8].ENA
clk_ena => reg_out[7].ENA
clk_ena => reg_out[6].ENA
clk_ena => reg_out[5].ENA
clk_ena => reg_out[4].ENA
clk_ena => reg_out[3].ENA
clk_ena => reg_out[2].ENA
clk_ena => reg_out[1].ENA
rst => reg_out[0].ACLR
rst => reg_out[1].ACLR
rst => reg_out[2].ACLR
rst => reg_out[3].ACLR
rst => reg_out[4].ACLR
rst => reg_out[5].ACLR
rst => reg_out[6].ACLR
rst => reg_out[7].ACLR
rst => reg_out[8].ACLR
rst => reg_out[9].ACLR
rst => reg_out[10].ACLR
rst => reg_out[11].ACLR
rst => reg_out[12].ACLR
rst => reg_out[13].ACLR
rst => reg_out[14].ACLR
rst => reg_out[15].ACLR
rst => reg_out[16].ACLR
rst => reg_out[17].ACLR
rst => reg_out[18].ACLR
rst => reg_out[19].ACLR
rst => reg_out[20].ACLR
rst => reg_out[21].ACLR
rst => reg_out[22].ACLR
rst => reg_out[23].ACLR
rst => reg_out[24].ACLR
rst => reg_out[25].ACLR
rst => reg_out[26].ACLR
rst => reg_out[27].ACLR
rst => reg_out[28].ACLR
rst => reg_out[29].ACLR
rst => reg_out[30].ACLR
rst => reg_out[31].ACLR
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
data[0] => o1[27].IN1
data[1] => o1[22].IN1
data[2] => o1[9].IN1
data[3] => o1[28].IN1
data[4] => o[28].IN1
data[5] => o1[29].IN1
data[6] => o[30].IN1
data[7] => o[31].IN1
outp[0] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS
clken => shift_reg[4][0].ENA
clken => shift_reg[3][7].ENA
clken => shift_reg[3][6].ENA
clken => shift_reg[3][5].ENA
clken => shift_reg[3][4].ENA
clken => shift_reg[3][3].ENA
clken => shift_reg[3][2].ENA
clken => shift_reg[3][1].ENA
clken => shift_reg[3][0].ENA
clken => shift_reg[2][7].ENA
clken => shift_reg[2][6].ENA
clken => shift_reg[2][5].ENA
clken => shift_reg[2][4].ENA
clken => shift_reg[2][3].ENA
clken => shift_reg[2][2].ENA
clken => shift_reg[2][1].ENA
clken => shift_reg[2][0].ENA
clken => shift_reg[1][7].ENA
clken => shift_reg[1][6].ENA
clken => shift_reg[1][5].ENA
clken => shift_reg[1][4].ENA
clken => shift_reg[1][3].ENA
clken => shift_reg[1][2].ENA
clken => shift_reg[1][1].ENA
clken => shift_reg[1][0].ENA
clken => shift_reg[0][7].ENA
clken => shift_reg[0][6].ENA
clken => shift_reg[0][5].ENA
clken => shift_reg[0][4].ENA
clken => shift_reg[0][3].ENA
clken => shift_reg[0][2].ENA
clken => shift_reg[0][1].ENA
clken => shift_reg[0][0].ENA
clken => shift_reg[4][1].ENA
clken => shift_reg[4][2].ENA
clken => shift_reg[4][3].ENA
clken => shift_reg[4][4].ENA
clken => shift_reg[4][5].ENA
clken => shift_reg[4][6].ENA
clken => shift_reg[4][7].ENA
clken => shift_reg[5][0].ENA
clken => shift_reg[5][1].ENA
clken => shift_reg[5][2].ENA
clken => shift_reg[5][3].ENA
clken => shift_reg[5][4].ENA
clken => shift_reg[5][5].ENA
clken => shift_reg[5][6].ENA
clken => shift_reg[5][7].ENA
clken => shift_reg[6][0].ENA
clken => shift_reg[6][1].ENA
clken => shift_reg[6][2].ENA
clken => shift_reg[6][3].ENA
clken => shift_reg[6][4].ENA
clken => shift_reg[6][5].ENA
clken => shift_reg[6][6].ENA
clken => shift_reg[6][7].ENA
clken => shift_reg[7][0].ENA
clken => shift_reg[7][1].ENA
clken => shift_reg[7][2].ENA
clken => shift_reg[7][3].ENA
clken => shift_reg[7][4].ENA
clken => shift_reg[7][5].ENA
clken => shift_reg[7][6].ENA
clken => shift_reg[7][7].ENA
clken => shift_reg[8][0].ENA
clken => shift_reg[8][1].ENA
clken => shift_reg[8][2].ENA
clken => shift_reg[8][3].ENA
clken => shift_reg[8][4].ENA
clken => shift_reg[8][5].ENA
clken => shift_reg[8][6].ENA
clken => shift_reg[8][7].ENA
clken => shift_reg[9][0].ENA
clken => shift_reg[9][1].ENA
clken => shift_reg[9][2].ENA
clken => shift_reg[9][3].ENA
clken => shift_reg[9][4].ENA
clken => shift_reg[9][5].ENA
clken => shift_reg[9][6].ENA
clken => shift_reg[9][7].ENA
clken => shift_reg[10][0].ENA
clken => shift_reg[10][1].ENA
clken => shift_reg[10][2].ENA
clken => shift_reg[10][3].ENA
clken => shift_reg[10][4].ENA
clken => shift_reg[10][5].ENA
clken => shift_reg[10][6].ENA
clken => shift_reg[10][7].ENA
clken => shift_reg[11][0].ENA
clken => shift_reg[11][1].ENA
clken => shift_reg[11][2].ENA
clken => shift_reg[11][3].ENA
clken => shift_reg[11][4].ENA
clken => shift_reg[11][5].ENA
clken => shift_reg[11][6].ENA
clken => shift_reg[11][7].ENA
clken => shift_reg[12][0].ENA
clken => shift_reg[12][1].ENA
clken => shift_reg[12][2].ENA
clken => shift_reg[12][3].ENA
clken => shift_reg[12][4].ENA
clken => shift_reg[12][5].ENA
clken => shift_reg[12][6].ENA
clken => shift_reg[12][7].ENA
clken => shift_reg[13][0].ENA
clken => shift_reg[13][1].ENA
clken => shift_reg[13][2].ENA
clken => shift_reg[13][3].ENA
clken => shift_reg[13][4].ENA
clken => shift_reg[13][5].ENA
clken => shift_reg[13][6].ENA
clken => shift_reg[13][7].ENA
clken => shift_reg[14][0].ENA
clken => shift_reg[14][1].ENA
clken => shift_reg[14][2].ENA
clken => shift_reg[14][3].ENA
clken => shift_reg[14][4].ENA
clken => shift_reg[14][5].ENA
clken => shift_reg[14][6].ENA
clken => shift_reg[14][7].ENA
clken => shift_reg[15][0].ENA
clken => shift_reg[15][1].ENA
clken => shift_reg[15][2].ENA
clken => shift_reg[15][3].ENA
clken => shift_reg[15][4].ENA
clken => shift_reg[15][5].ENA
clken => shift_reg[15][6].ENA
clken => shift_reg[15][7].ENA
clock => shift_reg[0][0].CLK
clock => shift_reg[0][1].CLK
clock => shift_reg[0][2].CLK
clock => shift_reg[0][3].CLK
clock => shift_reg[0][4].CLK
clock => shift_reg[0][5].CLK
clock => shift_reg[0][6].CLK
clock => shift_reg[0][7].CLK
clock => shift_reg[1][0].CLK
clock => shift_reg[1][1].CLK
clock => shift_reg[1][2].CLK
clock => shift_reg[1][3].CLK
clock => shift_reg[1][4].CLK
clock => shift_reg[1][5].CLK
clock => shift_reg[1][6].CLK
clock => shift_reg[1][7].CLK
clock => shift_reg[2][0].CLK
clock => shift_reg[2][1].CLK
clock => shift_reg[2][2].CLK
clock => shift_reg[2][3].CLK
clock => shift_reg[2][4].CLK
clock => shift_reg[2][5].CLK
clock => shift_reg[2][6].CLK
clock => shift_reg[2][7].CLK
clock => shift_reg[3][0].CLK
clock => shift_reg[3][1].CLK
clock => shift_reg[3][2].CLK
clock => shift_reg[3][3].CLK
clock => shift_reg[3][4].CLK
clock => shift_reg[3][5].CLK
clock => shift_reg[3][6].CLK
clock => shift_reg[3][7].CLK
clock => shift_reg[4][0].CLK
clock => shift_reg[4][1].CLK
clock => shift_reg[4][2].CLK
clock => shift_reg[4][3].CLK
clock => shift_reg[4][4].CLK
clock => shift_reg[4][5].CLK
clock => shift_reg[4][6].CLK
clock => shift_reg[4][7].CLK
clock => shift_reg[5][0].CLK
clock => shift_reg[5][1].CLK
clock => shift_reg[5][2].CLK
clock => shift_reg[5][3].CLK
clock => shift_reg[5][4].CLK
clock => shift_reg[5][5].CLK
clock => shift_reg[5][6].CLK
clock => shift_reg[5][7].CLK
clock => shift_reg[6][0].CLK
clock => shift_reg[6][1].CLK
clock => shift_reg[6][2].CLK
clock => shift_reg[6][3].CLK
clock => shift_reg[6][4].CLK
clock => shift_reg[6][5].CLK
clock => shift_reg[6][6].CLK
clock => shift_reg[6][7].CLK
clock => shift_reg[7][0].CLK
clock => shift_reg[7][1].CLK
clock => shift_reg[7][2].CLK
clock => shift_reg[7][3].CLK
clock => shift_reg[7][4].CLK
clock => shift_reg[7][5].CLK
clock => shift_reg[7][6].CLK
clock => shift_reg[7][7].CLK
clock => shift_reg[8][0].CLK
clock => shift_reg[8][1].CLK
clock => shift_reg[8][2].CLK
clock => shift_reg[8][3].CLK
clock => shift_reg[8][4].CLK
clock => shift_reg[8][5].CLK
clock => shift_reg[8][6].CLK
clock => shift_reg[8][7].CLK
clock => shift_reg[9][0].CLK
clock => shift_reg[9][1].CLK
clock => shift_reg[9][2].CLK
clock => shift_reg[9][3].CLK
clock => shift_reg[9][4].CLK
clock => shift_reg[9][5].CLK
clock => shift_reg[9][6].CLK
clock => shift_reg[9][7].CLK
clock => shift_reg[10][0].CLK
clock => shift_reg[10][1].CLK
clock => shift_reg[10][2].CLK
clock => shift_reg[10][3].CLK
clock => shift_reg[10][4].CLK
clock => shift_reg[10][5].CLK
clock => shift_reg[10][6].CLK
clock => shift_reg[10][7].CLK
clock => shift_reg[11][0].CLK
clock => shift_reg[11][1].CLK
clock => shift_reg[11][2].CLK
clock => shift_reg[11][3].CLK
clock => shift_reg[11][4].CLK
clock => shift_reg[11][5].CLK
clock => shift_reg[11][6].CLK
clock => shift_reg[11][7].CLK
clock => shift_reg[12][0].CLK
clock => shift_reg[12][1].CLK
clock => shift_reg[12][2].CLK
clock => shift_reg[12][3].CLK
clock => shift_reg[12][4].CLK
clock => shift_reg[12][5].CLK
clock => shift_reg[12][6].CLK
clock => shift_reg[12][7].CLK
clock => shift_reg[13][0].CLK
clock => shift_reg[13][1].CLK
clock => shift_reg[13][2].CLK
clock => shift_reg[13][3].CLK
clock => shift_reg[13][4].CLK
clock => shift_reg[13][5].CLK
clock => shift_reg[13][6].CLK
clock => shift_reg[13][7].CLK
clock => shift_reg[14][0].CLK
clock => shift_reg[14][1].CLK
clock => shift_reg[14][2].CLK
clock => shift_reg[14][3].CLK
clock => shift_reg[14][4].CLK
clock => shift_reg[14][5].CLK
clock => shift_reg[14][6].CLK
clock => shift_reg[14][7].CLK
clock => shift_reg[15][0].CLK
clock => shift_reg[15][1].CLK
clock => shift_reg[15][2].CLK
clock => shift_reg[15][3].CLK
clock => shift_reg[15][4].CLK
clock => shift_reg[15][5].CLK
clock => shift_reg[15][6].CLK
clock => shift_reg[15][7].CLK
shiftin[0] => shift_reg[0][0].DATAIN
shiftin[1] => shift_reg[0][1].DATAIN
shiftin[2] => shift_reg[0][2].DATAIN
shiftin[3] => shift_reg[0][3].DATAIN
shiftin[4] => shift_reg[0][4].DATAIN
shiftin[5] => shift_reg[0][5].DATAIN
shiftin[6] => shift_reg[0][6].DATAIN
shiftin[7] => shift_reg[0][7].DATAIN
taps[0] <= shift_reg[15][0].DB_MAX_OUTPUT_PORT_TYPE
taps[1] <= shift_reg[15][1].DB_MAX_OUTPUT_PORT_TYPE
taps[2] <= shift_reg[15][2].DB_MAX_OUTPUT_PORT_TYPE
taps[3] <= shift_reg[15][3].DB_MAX_OUTPUT_PORT_TYPE
taps[4] <= shift_reg[15][4].DB_MAX_OUTPUT_PORT_TYPE
taps[5] <= shift_reg[15][5].DB_MAX_OUTPUT_PORT_TYPE
taps[6] <= shift_reg[15][6].DB_MAX_OUTPUT_PORT_TYPE
taps[7] <= shift_reg[15][7].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT
col => always0.IN0
col => always2.IN1
col => late_excess_col_reg.OUTPUTSELECT
late_col => always2.IN0
excess_col => always2.IN1
reset => frm_err~reg0.ACLR
reset => frm_stat_val~reg0.ACLR
reset => frm_mltcast~reg0.ACLR
reset => frm_unicast~reg0.ACLR
reset => frm_broadcast~reg0.ACLR
reset => type_length[0].ACLR
reset => type_length[1].ACLR
reset => type_length[2].ACLR
reset => type_length[3].ACLR
reset => type_length[4].ACLR
reset => type_length[5].ACLR
reset => type_length[6].ACLR
reset => type_length[7].ACLR
reset => type_length[8].ACLR
reset => type_length[9].ACLR
reset => type_length[10].ACLR
reset => type_length[11].ACLR
reset => type_length[12].ACLR
reset => type_length[13].ACLR
reset => type_length[14].ACLR
reset => type_length[15].ACLR
reset => dest_addr[0].ACLR
reset => dest_addr[1].ACLR
reset => dest_addr[2].ACLR
reset => dest_addr[3].ACLR
reset => dest_addr[4].ACLR
reset => dest_addr[5].ACLR
reset => dest_addr[6].ACLR
reset => dest_addr[7].ACLR
reset => dest_addr[8].ACLR
reset => dest_addr[9].ACLR
reset => dest_addr[10].ACLR
reset => dest_addr[11].ACLR
reset => dest_addr[12].ACLR
reset => dest_addr[13].ACLR
reset => dest_addr[14].ACLR
reset => dest_addr[15].ACLR
reset => dest_addr[16].ACLR
reset => dest_addr[17].ACLR
reset => dest_addr[18].ACLR
reset => dest_addr[19].ACLR
reset => dest_addr[20].ACLR
reset => dest_addr[21].ACLR
reset => dest_addr[22].ACLR
reset => dest_addr[23].ACLR
reset => dest_addr[24].ACLR
reset => dest_addr[25].ACLR
reset => dest_addr[26].ACLR
reset => dest_addr[27].ACLR
reset => dest_addr[28].ACLR
reset => dest_addr[29].ACLR
reset => dest_addr[30].ACLR
reset => dest_addr[31].ACLR
reset => dest_addr[32].ACLR
reset => dest_addr[33].ACLR
reset => dest_addr[34].ACLR
reset => dest_addr[35].ACLR
reset => dest_addr[36].ACLR
reset => dest_addr[37].ACLR
reset => dest_addr[38].ACLR
reset => dest_addr[39].ACLR
reset => dest_addr[40].ACLR
reset => dest_addr[41].ACLR
reset => dest_addr[42].ACLR
reset => dest_addr[43].ACLR
reset => dest_addr[44].ACLR
reset => dest_addr[45].ACLR
reset => dest_addr[46].ACLR
reset => dest_addr[47].ACLR
reset => frm_cnt[0].ACLR
reset => frm_cnt[1].ACLR
reset => frm_cnt[2].ACLR
reset => frm_cnt[3].ACLR
reset => frm_cnt[4].ACLR
reset => frm_cnt[5].ACLR
reset => frm_cnt[6].ACLR
reset => frm_cnt[7].ACLR
reset => frm_cnt[8].ACLR
reset => frm_cnt[9].ACLR
reset => frm_cnt[10].ACLR
reset => frm_cnt[11].ACLR
reset => frm_cnt[12].ACLR
reset => frm_cnt[13].ACLR
reset => frm_cnt[14].ACLR
reset => frm_cnt[15].ACLR
reset => frm_stack_vlan.ACLR
reset => frm_vlan.ACLR
reset => sop_reg[0].ACLR
reset => sop_reg[1].ACLR
reset => sop_reg[2].ACLR
reset => sop_reg[3].ACLR
reset => sop_reg[4].ACLR
reset => sop_reg[5].ACLR
reset => sop_reg[6].ACLR
reset => sop_reg[7].ACLR
reset => sop_reg[8].ACLR
reset => sop_reg[9].ACLR
reset => sop_reg[10].ACLR
reset => sop_reg[11].ACLR
reset => sop_reg[12].ACLR
reset => sop_reg[13].ACLR
reset => sop_reg[14].ACLR
reset => sop_reg[15].ACLR
reset => sop_reg[16].ACLR
reset => sop_reg[17].ACLR
reset => sop_reg[18].ACLR
reset => sop_reg[19].ACLR
reset => sop_reg[20].ACLR
reset => sop_reg[21].ACLR
reset => sop_reg[22].ACLR
reset => sop_reg[23].ACLR
reset => sop_reg[24].ACLR
reset => sop_reg[25].ACLR
reset => late_excess_col_reg.ACLR
reset => frm_err_reg.ACLR
reset => col_reg.ACLR
tx_clk => frm_err~reg0.CLK
tx_clk => frm_stat_val~reg0.CLK
tx_clk => frm_mltcast~reg0.CLK
tx_clk => frm_unicast~reg0.CLK
tx_clk => frm_broadcast~reg0.CLK
tx_clk => type_length[0].CLK
tx_clk => type_length[1].CLK
tx_clk => type_length[2].CLK
tx_clk => type_length[3].CLK
tx_clk => type_length[4].CLK
tx_clk => type_length[5].CLK
tx_clk => type_length[6].CLK
tx_clk => type_length[7].CLK
tx_clk => type_length[8].CLK
tx_clk => type_length[9].CLK
tx_clk => type_length[10].CLK
tx_clk => type_length[11].CLK
tx_clk => type_length[12].CLK
tx_clk => type_length[13].CLK
tx_clk => type_length[14].CLK
tx_clk => type_length[15].CLK
tx_clk => dest_addr[0].CLK
tx_clk => dest_addr[1].CLK
tx_clk => dest_addr[2].CLK
tx_clk => dest_addr[3].CLK
tx_clk => dest_addr[4].CLK
tx_clk => dest_addr[5].CLK
tx_clk => dest_addr[6].CLK
tx_clk => dest_addr[7].CLK
tx_clk => dest_addr[8].CLK
tx_clk => dest_addr[9].CLK
tx_clk => dest_addr[10].CLK
tx_clk => dest_addr[11].CLK
tx_clk => dest_addr[12].CLK
tx_clk => dest_addr[13].CLK
tx_clk => dest_addr[14].CLK
tx_clk => dest_addr[15].CLK
tx_clk => dest_addr[16].CLK
tx_clk => dest_addr[17].CLK
tx_clk => dest_addr[18].CLK
tx_clk => dest_addr[19].CLK
tx_clk => dest_addr[20].CLK
tx_clk => dest_addr[21].CLK
tx_clk => dest_addr[22].CLK
tx_clk => dest_addr[23].CLK
tx_clk => dest_addr[24].CLK
tx_clk => dest_addr[25].CLK
tx_clk => dest_addr[26].CLK
tx_clk => dest_addr[27].CLK
tx_clk => dest_addr[28].CLK
tx_clk => dest_addr[29].CLK
tx_clk => dest_addr[30].CLK
tx_clk => dest_addr[31].CLK
tx_clk => dest_addr[32].CLK
tx_clk => dest_addr[33].CLK
tx_clk => dest_addr[34].CLK
tx_clk => dest_addr[35].CLK
tx_clk => dest_addr[36].CLK
tx_clk => dest_addr[37].CLK
tx_clk => dest_addr[38].CLK
tx_clk => dest_addr[39].CLK
tx_clk => dest_addr[40].CLK
tx_clk => dest_addr[41].CLK
tx_clk => dest_addr[42].CLK
tx_clk => dest_addr[43].CLK
tx_clk => dest_addr[44].CLK
tx_clk => dest_addr[45].CLK
tx_clk => dest_addr[46].CLK
tx_clk => dest_addr[47].CLK
tx_clk => frm_cnt[0].CLK
tx_clk => frm_cnt[1].CLK
tx_clk => frm_cnt[2].CLK
tx_clk => frm_cnt[3].CLK
tx_clk => frm_cnt[4].CLK
tx_clk => frm_cnt[5].CLK
tx_clk => frm_cnt[6].CLK
tx_clk => frm_cnt[7].CLK
tx_clk => frm_cnt[8].CLK
tx_clk => frm_cnt[9].CLK
tx_clk => frm_cnt[10].CLK
tx_clk => frm_cnt[11].CLK
tx_clk => frm_cnt[12].CLK
tx_clk => frm_cnt[13].CLK
tx_clk => frm_cnt[14].CLK
tx_clk => frm_cnt[15].CLK
tx_clk => frm_stack_vlan.CLK
tx_clk => frm_vlan.CLK
tx_clk => sop_reg[0].CLK
tx_clk => sop_reg[1].CLK
tx_clk => sop_reg[2].CLK
tx_clk => sop_reg[3].CLK
tx_clk => sop_reg[4].CLK
tx_clk => sop_reg[5].CLK
tx_clk => sop_reg[6].CLK
tx_clk => sop_reg[7].CLK
tx_clk => sop_reg[8].CLK
tx_clk => sop_reg[9].CLK
tx_clk => sop_reg[10].CLK
tx_clk => sop_reg[11].CLK
tx_clk => sop_reg[12].CLK
tx_clk => sop_reg[13].CLK
tx_clk => sop_reg[14].CLK
tx_clk => sop_reg[15].CLK
tx_clk => sop_reg[16].CLK
tx_clk => sop_reg[17].CLK
tx_clk => sop_reg[18].CLK
tx_clk => sop_reg[19].CLK
tx_clk => sop_reg[20].CLK
tx_clk => sop_reg[21].CLK
tx_clk => sop_reg[22].CLK
tx_clk => sop_reg[23].CLK
tx_clk => sop_reg[24].CLK
tx_clk => sop_reg[25].CLK
tx_clk => late_excess_col_reg.CLK
tx_clk => frm_err_reg.CLK
tx_clk => col_reg.CLK
clk_ena => frm_err.IN1
clk_ena => frm_stat_val.DATAB
clk_ena => col_reg.ENA
clk_ena => frm_err_reg.ENA
clk_ena => sop_reg[25].ENA
clk_ena => sop_reg[24].ENA
clk_ena => sop_reg[23].ENA
clk_ena => sop_reg[22].ENA
clk_ena => sop_reg[21].ENA
clk_ena => sop_reg[20].ENA
clk_ena => sop_reg[19].ENA
clk_ena => sop_reg[18].ENA
clk_ena => sop_reg[17].ENA
clk_ena => sop_reg[16].ENA
clk_ena => sop_reg[15].ENA
clk_ena => sop_reg[14].ENA
clk_ena => sop_reg[13].ENA
clk_ena => sop_reg[12].ENA
clk_ena => sop_reg[11].ENA
clk_ena => sop_reg[10].ENA
clk_ena => sop_reg[9].ENA
clk_ena => sop_reg[8].ENA
clk_ena => sop_reg[7].ENA
clk_ena => sop_reg[6].ENA
clk_ena => sop_reg[5].ENA
clk_ena => sop_reg[4].ENA
clk_ena => sop_reg[3].ENA
clk_ena => sop_reg[2].ENA
clk_ena => sop_reg[1].ENA
clk_ena => sop_reg[0].ENA
clk_ena => frm_cnt[15].ENA
clk_ena => frm_cnt[14].ENA
clk_ena => frm_cnt[13].ENA
clk_ena => frm_cnt[12].ENA
clk_ena => frm_cnt[11].ENA
clk_ena => frm_cnt[10].ENA
clk_ena => frm_cnt[9].ENA
clk_ena => frm_cnt[8].ENA
clk_ena => frm_cnt[7].ENA
clk_ena => frm_cnt[6].ENA
clk_ena => frm_cnt[5].ENA
clk_ena => frm_cnt[4].ENA
clk_ena => frm_cnt[3].ENA
clk_ena => frm_cnt[2].ENA
clk_ena => frm_cnt[1].ENA
clk_ena => frm_cnt[0].ENA
clk_ena => dest_addr[47].ENA
clk_ena => dest_addr[46].ENA
clk_ena => dest_addr[45].ENA
clk_ena => dest_addr[44].ENA
clk_ena => dest_addr[43].ENA
clk_ena => dest_addr[42].ENA
clk_ena => dest_addr[41].ENA
clk_ena => dest_addr[40].ENA
clk_ena => dest_addr[39].ENA
clk_ena => dest_addr[38].ENA
clk_ena => dest_addr[37].ENA
clk_ena => dest_addr[36].ENA
clk_ena => dest_addr[35].ENA
clk_ena => dest_addr[34].ENA
clk_ena => dest_addr[33].ENA
clk_ena => dest_addr[32].ENA
clk_ena => dest_addr[31].ENA
clk_ena => dest_addr[30].ENA
clk_ena => dest_addr[29].ENA
clk_ena => dest_addr[28].ENA
clk_ena => dest_addr[27].ENA
clk_ena => dest_addr[26].ENA
clk_ena => dest_addr[25].ENA
clk_ena => dest_addr[24].ENA
clk_ena => dest_addr[23].ENA
clk_ena => dest_addr[22].ENA
clk_ena => dest_addr[21].ENA
clk_ena => dest_addr[20].ENA
clk_ena => dest_addr[19].ENA
clk_ena => dest_addr[18].ENA
clk_ena => dest_addr[17].ENA
clk_ena => dest_addr[16].ENA
clk_ena => dest_addr[15].ENA
clk_ena => dest_addr[14].ENA
clk_ena => dest_addr[13].ENA
clk_ena => dest_addr[12].ENA
clk_ena => dest_addr[11].ENA
clk_ena => dest_addr[10].ENA
clk_ena => dest_addr[9].ENA
clk_ena => dest_addr[8].ENA
clk_ena => dest_addr[7].ENA
clk_ena => dest_addr[6].ENA
clk_ena => dest_addr[5].ENA
clk_ena => dest_addr[4].ENA
clk_ena => dest_addr[3].ENA
clk_ena => dest_addr[2].ENA
clk_ena => dest_addr[1].ENA
clk_ena => dest_addr[0].ENA
clk_ena => type_length[15].ENA
clk_ena => type_length[14].ENA
clk_ena => type_length[13].ENA
clk_ena => type_length[12].ENA
clk_ena => type_length[11].ENA
clk_ena => type_length[10].ENA
clk_ena => type_length[9].ENA
clk_ena => type_length[8].ENA
clk_ena => type_length[7].ENA
clk_ena => type_length[6].ENA
clk_ena => type_length[5].ENA
clk_ena => type_length[4].ENA
clk_ena => type_length[3].ENA
clk_ena => type_length[2].ENA
clk_ena => type_length[1].ENA
clk_ena => type_length[0].ENA
data_en => always0.IN1
data_en => always1.IN1
data_en => sop_reg.DATAA
data_en => always5.IN1
data_en => always0.IN1
data_err => data_err_temp.IN1
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => type_length.DATAB
data[0] => type_length.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => type_length.DATAB
data[1] => type_length.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => type_length.DATAB
data[2] => type_length.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => type_length.DATAB
data[3] => type_length.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => type_length.DATAB
data[4] => type_length.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => type_length.DATAB
data[5] => type_length.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => type_length.DATAB
data[6] => type_length.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => type_length.DATAB
data[7] => type_length.DATAB
frm_stat_val <= frm_stat_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_err <= frm_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[0] <= frm_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
frm_length[1] <= frm_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
frm_length[2] <= frm_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
frm_length[3] <= frm_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
frm_length[4] <= frm_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length[5] <= frm_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
frm_length[6] <= frm_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
frm_length[7] <= frm_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
frm_length[8] <= frm_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
frm_length[9] <= frm_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
frm_length[10] <= frm_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
frm_length[11] <= frm_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
frm_length[12] <= frm_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
frm_length[13] <= frm_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
frm_length[14] <= frm_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
frm_length[15] <= frm_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
frm_unicast <= frm_unicast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_broadcast <= frm_broadcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_mltcast <= frm_mltcast~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX
gm_rx_col => always2.IN1
gm_rx_col => gm_rx_col_reg.DATAB
gm_rx_crs => gm_rx_crs.IN1
col <= col_int.DB_MAX_OUTPUT_PORT_TYPE
crs <= altera_eth_tse_std_synchronizer:U_SYNC_6.dout
smac_0[0] => ~NO_FANOUT~
smac_0[1] => ~NO_FANOUT~
smac_0[2] => ~NO_FANOUT~
smac_0[3] => ~NO_FANOUT~
smac_0[4] => ~NO_FANOUT~
smac_0[5] => ~NO_FANOUT~
smac_0[6] => ~NO_FANOUT~
smac_0[7] => ~NO_FANOUT~
smac_0[8] => ~NO_FANOUT~
smac_0[9] => ~NO_FANOUT~
smac_0[10] => ~NO_FANOUT~
smac_0[11] => ~NO_FANOUT~
smac_0[12] => ~NO_FANOUT~
smac_0[13] => ~NO_FANOUT~
smac_0[14] => ~NO_FANOUT~
smac_0[15] => ~NO_FANOUT~
smac_0[16] => ~NO_FANOUT~
smac_0[17] => ~NO_FANOUT~
smac_0[18] => ~NO_FANOUT~
smac_0[19] => ~NO_FANOUT~
smac_0[20] => ~NO_FANOUT~
smac_0[21] => ~NO_FANOUT~
smac_0[22] => ~NO_FANOUT~
smac_0[23] => ~NO_FANOUT~
smac_0[24] => ~NO_FANOUT~
smac_0[25] => ~NO_FANOUT~
smac_0[26] => ~NO_FANOUT~
smac_0[27] => ~NO_FANOUT~
smac_0[28] => ~NO_FANOUT~
smac_0[29] => ~NO_FANOUT~
smac_0[30] => ~NO_FANOUT~
smac_0[31] => ~NO_FANOUT~
smac_0[32] => ~NO_FANOUT~
smac_0[33] => ~NO_FANOUT~
smac_0[34] => ~NO_FANOUT~
smac_0[35] => ~NO_FANOUT~
smac_0[36] => ~NO_FANOUT~
smac_0[37] => ~NO_FANOUT~
smac_0[38] => ~NO_FANOUT~
smac_0[39] => ~NO_FANOUT~
smac_0[40] => ~NO_FANOUT~
smac_0[41] => ~NO_FANOUT~
smac_0[42] => ~NO_FANOUT~
smac_0[43] => ~NO_FANOUT~
smac_0[44] => ~NO_FANOUT~
smac_0[45] => ~NO_FANOUT~
smac_0[46] => ~NO_FANOUT~
smac_0[47] => ~NO_FANOUT~
smac_1[0] => ~NO_FANOUT~
smac_1[1] => ~NO_FANOUT~
smac_1[2] => ~NO_FANOUT~
smac_1[3] => ~NO_FANOUT~
smac_1[4] => ~NO_FANOUT~
smac_1[5] => ~NO_FANOUT~
smac_1[6] => ~NO_FANOUT~
smac_1[7] => ~NO_FANOUT~
smac_1[8] => ~NO_FANOUT~
smac_1[9] => ~NO_FANOUT~
smac_1[10] => ~NO_FANOUT~
smac_1[11] => ~NO_FANOUT~
smac_1[12] => ~NO_FANOUT~
smac_1[13] => ~NO_FANOUT~
smac_1[14] => ~NO_FANOUT~
smac_1[15] => ~NO_FANOUT~
smac_1[16] => ~NO_FANOUT~
smac_1[17] => ~NO_FANOUT~
smac_1[18] => ~NO_FANOUT~
smac_1[19] => ~NO_FANOUT~
smac_1[20] => ~NO_FANOUT~
smac_1[21] => ~NO_FANOUT~
smac_1[22] => ~NO_FANOUT~
smac_1[23] => ~NO_FANOUT~
smac_1[24] => ~NO_FANOUT~
smac_1[25] => ~NO_FANOUT~
smac_1[26] => ~NO_FANOUT~
smac_1[27] => ~NO_FANOUT~
smac_1[28] => ~NO_FANOUT~
smac_1[29] => ~NO_FANOUT~
smac_1[30] => ~NO_FANOUT~
smac_1[31] => ~NO_FANOUT~
smac_1[32] => ~NO_FANOUT~
smac_1[33] => ~NO_FANOUT~
smac_1[34] => ~NO_FANOUT~
smac_1[35] => ~NO_FANOUT~
smac_1[36] => ~NO_FANOUT~
smac_1[37] => ~NO_FANOUT~
smac_1[38] => ~NO_FANOUT~
smac_1[39] => ~NO_FANOUT~
smac_1[40] => ~NO_FANOUT~
smac_1[41] => ~NO_FANOUT~
smac_1[42] => ~NO_FANOUT~
smac_1[43] => ~NO_FANOUT~
smac_1[44] => ~NO_FANOUT~
smac_1[45] => ~NO_FANOUT~
smac_1[46] => ~NO_FANOUT~
smac_1[47] => ~NO_FANOUT~
smac_2[0] => ~NO_FANOUT~
smac_2[1] => ~NO_FANOUT~
smac_2[2] => ~NO_FANOUT~
smac_2[3] => ~NO_FANOUT~
smac_2[4] => ~NO_FANOUT~
smac_2[5] => ~NO_FANOUT~
smac_2[6] => ~NO_FANOUT~
smac_2[7] => ~NO_FANOUT~
smac_2[8] => ~NO_FANOUT~
smac_2[9] => ~NO_FANOUT~
smac_2[10] => ~NO_FANOUT~
smac_2[11] => ~NO_FANOUT~
smac_2[12] => ~NO_FANOUT~
smac_2[13] => ~NO_FANOUT~
smac_2[14] => ~NO_FANOUT~
smac_2[15] => ~NO_FANOUT~
smac_2[16] => ~NO_FANOUT~
smac_2[17] => ~NO_FANOUT~
smac_2[18] => ~NO_FANOUT~
smac_2[19] => ~NO_FANOUT~
smac_2[20] => ~NO_FANOUT~
smac_2[21] => ~NO_FANOUT~
smac_2[22] => ~NO_FANOUT~
smac_2[23] => ~NO_FANOUT~
smac_2[24] => ~NO_FANOUT~
smac_2[25] => ~NO_FANOUT~
smac_2[26] => ~NO_FANOUT~
smac_2[27] => ~NO_FANOUT~
smac_2[28] => ~NO_FANOUT~
smac_2[29] => ~NO_FANOUT~
smac_2[30] => ~NO_FANOUT~
smac_2[31] => ~NO_FANOUT~
smac_2[32] => ~NO_FANOUT~
smac_2[33] => ~NO_FANOUT~
smac_2[34] => ~NO_FANOUT~
smac_2[35] => ~NO_FANOUT~
smac_2[36] => ~NO_FANOUT~
smac_2[37] => ~NO_FANOUT~
smac_2[38] => ~NO_FANOUT~
smac_2[39] => ~NO_FANOUT~
smac_2[40] => ~NO_FANOUT~
smac_2[41] => ~NO_FANOUT~
smac_2[42] => ~NO_FANOUT~
smac_2[43] => ~NO_FANOUT~
smac_2[44] => ~NO_FANOUT~
smac_2[45] => ~NO_FANOUT~
smac_2[46] => ~NO_FANOUT~
smac_2[47] => ~NO_FANOUT~
smac_3[0] => ~NO_FANOUT~
smac_3[1] => ~NO_FANOUT~
smac_3[2] => ~NO_FANOUT~
smac_3[3] => ~NO_FANOUT~
smac_3[4] => ~NO_FANOUT~
smac_3[5] => ~NO_FANOUT~
smac_3[6] => ~NO_FANOUT~
smac_3[7] => ~NO_FANOUT~
smac_3[8] => ~NO_FANOUT~
smac_3[9] => ~NO_FANOUT~
smac_3[10] => ~NO_FANOUT~
smac_3[11] => ~NO_FANOUT~
smac_3[12] => ~NO_FANOUT~
smac_3[13] => ~NO_FANOUT~
smac_3[14] => ~NO_FANOUT~
smac_3[15] => ~NO_FANOUT~
smac_3[16] => ~NO_FANOUT~
smac_3[17] => ~NO_FANOUT~
smac_3[18] => ~NO_FANOUT~
smac_3[19] => ~NO_FANOUT~
smac_3[20] => ~NO_FANOUT~
smac_3[21] => ~NO_FANOUT~
smac_3[22] => ~NO_FANOUT~
smac_3[23] => ~NO_FANOUT~
smac_3[24] => ~NO_FANOUT~
smac_3[25] => ~NO_FANOUT~
smac_3[26] => ~NO_FANOUT~
smac_3[27] => ~NO_FANOUT~
smac_3[28] => ~NO_FANOUT~
smac_3[29] => ~NO_FANOUT~
smac_3[30] => ~NO_FANOUT~
smac_3[31] => ~NO_FANOUT~
smac_3[32] => ~NO_FANOUT~
smac_3[33] => ~NO_FANOUT~
smac_3[34] => ~NO_FANOUT~
smac_3[35] => ~NO_FANOUT~
smac_3[36] => ~NO_FANOUT~
smac_3[37] => ~NO_FANOUT~
smac_3[38] => ~NO_FANOUT~
smac_3[39] => ~NO_FANOUT~
smac_3[40] => ~NO_FANOUT~
smac_3[41] => ~NO_FANOUT~
smac_3[42] => ~NO_FANOUT~
smac_3[43] => ~NO_FANOUT~
smac_3[44] => ~NO_FANOUT~
smac_3[45] => ~NO_FANOUT~
smac_3[46] => ~NO_FANOUT~
smac_3[47] => ~NO_FANOUT~
tx_addr_sel[0] => ~NO_FANOUT~
tx_addr_sel[1] => ~NO_FANOUT~
tx_addr_sel[2] => ~NO_FANOUT~
reset_tx_clk => reset_tx_clk.IN1
tx_clk => tx_clk.IN10
txclk_ena => txclk_ena.IN1
ethernet_mode => ethernet_mode.IN1
half_duplex_ena => half_duplex_ena.IN1
tx_en <= tx_en_s[1].DB_MAX_OUTPUT_PORT_TYPE
tx_d[0] <= rd_14[0].DB_MAX_OUTPUT_PORT_TYPE
tx_d[1] <= rd_14[1].DB_MAX_OUTPUT_PORT_TYPE
tx_d[2] <= rd_14[2].DB_MAX_OUTPUT_PORT_TYPE
tx_d[3] <= rd_14[3].DB_MAX_OUTPUT_PORT_TYPE
tx_d[4] <= rd_14[4].DB_MAX_OUTPUT_PORT_TYPE
tx_d[5] <= rd_14[5].DB_MAX_OUTPUT_PORT_TYPE
tx_d[6] <= rd_14[6].DB_MAX_OUTPUT_PORT_TYPE
tx_d[7] <= rd_14[7].DB_MAX_OUTPUT_PORT_TYPE
tx_err <= tx_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
tx_crc_fwd => crc_fwd.DATAB
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
enable_tx => enable_tx.IN1
mac_ena_int => mac_ena.IN1
mac_addr[0] => rd_3.DATAB
mac_addr[0] => Mux7.IN19
mac_addr[1] => rd_3.DATAB
mac_addr[1] => Mux6.IN19
mac_addr[2] => rd_3.DATAB
mac_addr[2] => Mux5.IN19
mac_addr[3] => rd_3.DATAB
mac_addr[3] => Mux4.IN19
mac_addr[4] => rd_3.DATAB
mac_addr[4] => Mux3.IN19
mac_addr[5] => rd_3.DATAB
mac_addr[5] => Mux2.IN19
mac_addr[6] => rd_3.DATAB
mac_addr[6] => Mux1.IN19
mac_addr[7] => rd_3.DATAB
mac_addr[7] => Mux0.IN19
mac_addr[8] => rd_3.DATAB
mac_addr[8] => Mux7.IN18
mac_addr[9] => rd_3.DATAB
mac_addr[9] => Mux6.IN18
mac_addr[10] => rd_3.DATAB
mac_addr[10] => Mux5.IN18
mac_addr[11] => rd_3.DATAB
mac_addr[11] => Mux4.IN18
mac_addr[12] => rd_3.DATAB
mac_addr[12] => Mux3.IN18
mac_addr[13] => rd_3.DATAB
mac_addr[13] => Mux2.IN18
mac_addr[14] => rd_3.DATAB
mac_addr[14] => Mux1.IN18
mac_addr[15] => rd_3.DATAB
mac_addr[15] => Mux0.IN18
mac_addr[16] => rd_3.DATAB
mac_addr[16] => Mux7.IN17
mac_addr[17] => rd_3.DATAB
mac_addr[17] => Mux6.IN17
mac_addr[18] => rd_3.DATAB
mac_addr[18] => Mux5.IN17
mac_addr[19] => rd_3.DATAB
mac_addr[19] => Mux4.IN17
mac_addr[20] => rd_3.DATAB
mac_addr[20] => Mux3.IN17
mac_addr[21] => rd_3.DATAB
mac_addr[21] => Mux2.IN17
mac_addr[22] => rd_3.DATAB
mac_addr[22] => Mux1.IN17
mac_addr[23] => rd_3.DATAB
mac_addr[23] => Mux0.IN17
mac_addr[24] => rd_3.DATAB
mac_addr[24] => Mux7.IN16
mac_addr[25] => rd_3.DATAB
mac_addr[25] => Mux6.IN16
mac_addr[26] => rd_3.DATAB
mac_addr[26] => Mux5.IN16
mac_addr[27] => rd_3.DATAB
mac_addr[27] => Mux4.IN16
mac_addr[28] => rd_3.DATAB
mac_addr[28] => Mux3.IN16
mac_addr[29] => rd_3.DATAB
mac_addr[29] => Mux2.IN16
mac_addr[30] => rd_3.DATAB
mac_addr[30] => Mux1.IN16
mac_addr[31] => rd_3.DATAB
mac_addr[31] => Mux0.IN16
mac_addr[32] => rd_3.DATAB
mac_addr[32] => Mux7.IN15
mac_addr[33] => rd_3.DATAB
mac_addr[33] => Mux6.IN15
mac_addr[34] => rd_3.DATAB
mac_addr[34] => Mux5.IN15
mac_addr[35] => rd_3.DATAB
mac_addr[35] => Mux4.IN15
mac_addr[36] => rd_3.DATAB
mac_addr[36] => Mux3.IN15
mac_addr[37] => rd_3.DATAB
mac_addr[37] => Mux2.IN15
mac_addr[38] => rd_3.DATAB
mac_addr[38] => Mux1.IN15
mac_addr[39] => rd_3.DATAB
mac_addr[39] => Mux0.IN15
mac_addr[40] => rd_3.DATAB
mac_addr[40] => Mux7.IN14
mac_addr[41] => rd_3.DATAB
mac_addr[41] => Mux6.IN14
mac_addr[42] => rd_3.DATAB
mac_addr[42] => Mux5.IN14
mac_addr[43] => rd_3.DATAB
mac_addr[43] => Mux4.IN14
mac_addr[44] => rd_3.DATAB
mac_addr[44] => Mux3.IN14
mac_addr[45] => rd_3.DATAB
mac_addr[45] => Mux2.IN14
mac_addr[46] => rd_3.DATAB
mac_addr[46] => Mux1.IN14
mac_addr[47] => rd_3.DATAB
mac_addr[47] => Mux0.IN14
pause_quant_val[0] => pause_latch.DATAB
pause_quant_val[1] => pause_latch.DATAB
pause_quant_val[2] => pause_latch.DATAB
pause_quant_val[3] => pause_latch.DATAB
pause_quant_val[4] => pause_latch.DATAB
pause_quant_val[5] => pause_latch.DATAB
pause_quant_val[6] => pause_latch.DATAB
pause_quant_val[7] => pause_latch.DATAB
pause_quant_val[8] => pause_latch.DATAB
pause_quant_val[9] => pause_latch.DATAB
pause_quant_val[10] => pause_latch.DATAB
pause_quant_val[11] => pause_latch.DATAB
pause_quant_val[12] => pause_latch.DATAB
pause_quant_val[13] => pause_latch.DATAB
pause_quant_val[14] => pause_latch.DATAB
pause_quant_val[15] => pause_latch.DATAB
pause_quant_avb => quant_avb_reg1.DATAIN
pause_quant[0] => Equal27.IN15
pause_quant[0] => pause_frame_quant_val.DATAB
pause_quant[0] => pause_frame_quant_val.DATAB
pause_quant[1] => Equal27.IN14
pause_quant[1] => pause_frame_quant_val.DATAB
pause_quant[1] => pause_frame_quant_val.DATAB
pause_quant[2] => Equal27.IN13
pause_quant[2] => pause_frame_quant_val.DATAB
pause_quant[2] => pause_frame_quant_val.DATAB
pause_quant[3] => Equal27.IN12
pause_quant[3] => pause_frame_quant_val.DATAB
pause_quant[3] => pause_frame_quant_val.DATAB
pause_quant[4] => Equal27.IN11
pause_quant[4] => pause_frame_quant_val.DATAB
pause_quant[4] => pause_frame_quant_val.DATAB
pause_quant[5] => Equal27.IN10
pause_quant[5] => pause_frame_quant_val.DATAB
pause_quant[5] => pause_frame_quant_val.DATAB
pause_quant[6] => Equal27.IN9
pause_quant[6] => pause_frame_quant_val.DATAB
pause_quant[6] => pause_frame_quant_val.DATAB
pause_quant[7] => Equal27.IN8
pause_quant[7] => pause_frame_quant_val.DATAB
pause_quant[7] => pause_frame_quant_val.DATAB
pause_quant[8] => Equal27.IN7
pause_quant[8] => pause_frame_quant_val.DATAB
pause_quant[8] => pause_frame_quant_val.DATAB
pause_quant[9] => Equal27.IN6
pause_quant[9] => pause_frame_quant_val.DATAB
pause_quant[9] => pause_frame_quant_val.DATAB
pause_quant[10] => Equal27.IN5
pause_quant[10] => pause_frame_quant_val.DATAB
pause_quant[10] => pause_frame_quant_val.DATAB
pause_quant[11] => Equal27.IN4
pause_quant[11] => pause_frame_quant_val.DATAB
pause_quant[11] => pause_frame_quant_val.DATAB
pause_quant[12] => Equal27.IN3
pause_quant[12] => pause_frame_quant_val.DATAB
pause_quant[12] => pause_frame_quant_val.DATAB
pause_quant[13] => Equal27.IN2
pause_quant[13] => pause_frame_quant_val.DATAB
pause_quant[13] => pause_frame_quant_val.DATAB
pause_quant[14] => Equal27.IN1
pause_quant[14] => pause_frame_quant_val.DATAB
pause_quant[14] => pause_frame_quant_val.DATAB
pause_quant[15] => Equal27.IN0
pause_quant[15] => pause_frame_quant_val.DATAB
pause_quant[15] => pause_frame_quant_val.DATAB
holdoff_quant[0] => Equal26.IN43
holdoff_quant[1] => Equal26.IN42
holdoff_quant[2] => Equal26.IN41
holdoff_quant[3] => Equal26.IN40
holdoff_quant[4] => Equal26.IN39
holdoff_quant[5] => Equal26.IN38
holdoff_quant[6] => Equal26.IN37
holdoff_quant[7] => Equal26.IN36
holdoff_quant[8] => Equal26.IN35
holdoff_quant[9] => Equal26.IN34
holdoff_quant[10] => Equal26.IN33
holdoff_quant[11] => Equal26.IN32
holdoff_quant[12] => Equal26.IN31
holdoff_quant[13] => Equal26.IN30
holdoff_quant[14] => Equal26.IN29
holdoff_quant[15] => Equal26.IN28
magic_ena => ~NO_FANOUT~
sleep_ena => ~NO_FANOUT~
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
pause_tx <= pause_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ff_uflow <= tx_ff_uflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat_empty => always6.IN1
tx_stat_empty => always9.IN1
tx_stat_empty => always11.IN1
tx_stat => always16.IN1
tx_stat_rden <= tx_stat_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_septy => rx_septy.IN1
tx_data_int[0] => rd_1.DATAB
tx_data_int[1] => rd_1.DATAB
tx_data_int[2] => rd_1.DATAB
tx_data_int[3] => rd_1.DATAB
tx_data_int[4] => rd_1.DATAB
tx_data_int[5] => rd_1.DATAB
tx_data_int[6] => rd_1.DATAB
tx_data_int[7] => rd_1.DATAB
tx_sav_int => tx_sav_int_reg.DATAIN
tx_empty => always6.IN1
tx_empty => always9.IN1
tx_empty => always6.IN1
tx_sop_int => always6.IN1
tx_sop_int => sop.DATAB
tx_eop_int => eop_0.IN1
tx_rden_int <= tx_rden_int.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN5
reset_n => reset_n.IN5
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC
clk => clk.IN2
clk_ena => clk_ena.IN2
rst => rst.IN2
sof => sof.IN1
data[0] => data_i.DATAB
data[1] => data_i.DATAB
data[2] => data_i.DATAB
data[3] => data_i.DATAB
data[4] => data_i.DATAB
data[5] => data_i.DATAB
data[6] => data_i.DATAB
data[7] => data_i.DATAB
eof => eof.IN1
crc_vld <= altera_tse_crc32ctl8:U_CTL.crc_vld
crc[0] <= altera_tse_crc32galois8:U_GALS.outp
crc[1] <= altera_tse_crc32galois8:U_GALS.outp
crc[2] <= altera_tse_crc32galois8:U_GALS.outp
crc[3] <= altera_tse_crc32galois8:U_GALS.outp
crc[4] <= altera_tse_crc32galois8:U_GALS.outp
crc[5] <= altera_tse_crc32galois8:U_GALS.outp
crc[6] <= altera_tse_crc32galois8:U_GALS.outp
crc[7] <= altera_tse_crc32galois8:U_GALS.outp
crc[8] <= altera_tse_crc32galois8:U_GALS.outp
crc[9] <= altera_tse_crc32galois8:U_GALS.outp
crc[10] <= altera_tse_crc32galois8:U_GALS.outp
crc[11] <= altera_tse_crc32galois8:U_GALS.outp
crc[12] <= altera_tse_crc32galois8:U_GALS.outp
crc[13] <= altera_tse_crc32galois8:U_GALS.outp
crc[14] <= altera_tse_crc32galois8:U_GALS.outp
crc[15] <= altera_tse_crc32galois8:U_GALS.outp
crc[16] <= altera_tse_crc32galois8:U_GALS.outp
crc[17] <= altera_tse_crc32galois8:U_GALS.outp
crc[18] <= altera_tse_crc32galois8:U_GALS.outp
crc[19] <= altera_tse_crc32galois8:U_GALS.outp
crc[20] <= altera_tse_crc32galois8:U_GALS.outp
crc[21] <= altera_tse_crc32galois8:U_GALS.outp
crc[22] <= altera_tse_crc32galois8:U_GALS.outp
crc[23] <= altera_tse_crc32galois8:U_GALS.outp
crc[24] <= altera_tse_crc32galois8:U_GALS.outp
crc[25] <= altera_tse_crc32galois8:U_GALS.outp
crc[26] <= altera_tse_crc32galois8:U_GALS.outp
crc[27] <= altera_tse_crc32galois8:U_GALS.outp
crc[28] <= altera_tse_crc32galois8:U_GALS.outp
crc[29] <= altera_tse_crc32galois8:U_GALS.outp
crc[30] <= altera_tse_crc32galois8:U_GALS.outp
crc[31] <= altera_tse_crc32galois8:U_GALS.outp


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk_ena => reg_out[0].ENA
clk_ena => reg_out[31].ENA
clk_ena => reg_out[30].ENA
clk_ena => reg_out[29].ENA
clk_ena => reg_out[28].ENA
clk_ena => reg_out[27].ENA
clk_ena => reg_out[26].ENA
clk_ena => reg_out[25].ENA
clk_ena => reg_out[24].ENA
clk_ena => reg_out[23].ENA
clk_ena => reg_out[22].ENA
clk_ena => reg_out[21].ENA
clk_ena => reg_out[20].ENA
clk_ena => reg_out[19].ENA
clk_ena => reg_out[18].ENA
clk_ena => reg_out[17].ENA
clk_ena => reg_out[16].ENA
clk_ena => reg_out[15].ENA
clk_ena => reg_out[14].ENA
clk_ena => reg_out[13].ENA
clk_ena => reg_out[12].ENA
clk_ena => reg_out[11].ENA
clk_ena => reg_out[10].ENA
clk_ena => reg_out[9].ENA
clk_ena => reg_out[8].ENA
clk_ena => reg_out[7].ENA
clk_ena => reg_out[6].ENA
clk_ena => reg_out[5].ENA
clk_ena => reg_out[4].ENA
clk_ena => reg_out[3].ENA
clk_ena => reg_out[2].ENA
clk_ena => reg_out[1].ENA
rst => reg_out[0].ACLR
rst => reg_out[1].ACLR
rst => reg_out[2].ACLR
rst => reg_out[3].ACLR
rst => reg_out[4].ACLR
rst => reg_out[5].ACLR
rst => reg_out[6].ACLR
rst => reg_out[7].ACLR
rst => reg_out[8].ACLR
rst => reg_out[9].ACLR
rst => reg_out[10].ACLR
rst => reg_out[11].ACLR
rst => reg_out[12].ACLR
rst => reg_out[13].ACLR
rst => reg_out[14].ACLR
rst => reg_out[15].ACLR
rst => reg_out[16].ACLR
rst => reg_out[17].ACLR
rst => reg_out[18].ACLR
rst => reg_out[19].ACLR
rst => reg_out[20].ACLR
rst => reg_out[21].ACLR
rst => reg_out[22].ACLR
rst => reg_out[23].ACLR
rst => reg_out[24].ACLR
rst => reg_out[25].ACLR
rst => reg_out[26].ACLR
rst => reg_out[27].ACLR
rst => reg_out[28].ACLR
rst => reg_out[29].ACLR
rst => reg_out[30].ACLR
rst => reg_out[31].ACLR
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
data[0] => o1[27].IN1
data[1] => o1[22].IN1
data[2] => o1[9].IN1
data[3] => o1[28].IN1
data[4] => o[28].IN1
data[5] => o1[29].IN1
data[6] => o[30].IN1
data[7] => o[31].IN1
outp[0] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL
clk => eof_dly[0].CLK
clk => eof_dly[1].CLK
clk => eof_dly[2].CLK
clk => eof_dly[3].CLK
clk => eof_dly[4].CLK
clk => eof_dly[5].CLK
clk_ena => eof_dly[0].ENA
clk_ena => eof_dly[5].ENA
clk_ena => eof_dly[4].ENA
clk_ena => eof_dly[3].ENA
clk_ena => eof_dly[2].ENA
clk_ena => eof_dly[1].ENA
rst => eof_dly[0].ACLR
rst => eof_dly[1].ACLR
rst => eof_dly[2].ACLR
rst => eof_dly[3].ACLR
rst => eof_dly[4].ACLR
rst => eof_dly[5].ACLR
eof => eof_dly[0].DATAIN
crc_vld <= eof_dly[5].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF
reset_rx_clk => reset_rx_clk.IN2
reset_ff_rx_clk => reset_ff_rx_clk.IN2
sw_reset => sw_reset.IN1
rx_done => rx_done.IN1
sw_reset_done <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
rx_err_frm_disc => rx_err_frm_disc.IN1
rx_shift16 => rx_shift16.IN1
rx_clk => rx_clk.IN3
rx_stat_data[0] => err_stat_sig[0].IN1
rx_stat_data[1] => err_stat_sig[1].IN1
rx_stat_data[2] => err_stat_sig[2].IN1
rx_stat_data[3] => err_stat_sig[3].IN1
rx_stat_data[4] => err_stat_sig[4].IN1
rx_stat_data[5] => err_stat_sig[5].IN1
rx_stat_data[6] => err_stat_sig[6].IN1
rx_stat_data[7] => err_stat_sig[7].IN1
rx_stat_data[8] => err_stat_sig[8].IN1
rx_stat_data[9] => err_stat_sig[9].IN1
rx_stat_data[10] => err_stat_sig[10].IN1
rx_stat_data[11] => err_stat_sig[11].IN1
rx_stat_data[12] => err_stat_sig[12].IN1
rx_stat_data[13] => err_stat_sig[13].IN1
rx_stat_data[14] => err_stat_sig[14].IN1
rx_stat_data[15] => err_stat_sig[15].IN1
rx_stat_data[16] => err_stat_sig[16].IN1
rx_stat_data[17] => err_stat_sig[17].IN1
rx_stat_data[18] => err_stat_sig[18].IN1
rx_stat_data[19] => err_stat_sig[19].IN1
rx_stat_data[20] => err_stat_sig[20].IN1
rx_stat_data[21] => err_stat_sig[21].IN1
rx_stat_data[22] => err_stat_sig[22].IN1
rx_stat_wren => rx_stat_wren.IN1
rx_a_full <= altera_tse_a_fifo_opt_1246:RX_DATA.afull
rx_a_empty <= altera_tse_a_fifo_opt_1246:RX_DATA.aempty
rx_septy <= altera_tse_a_fifo_opt_1246:RX_DATA.septy
rx_data_int[0] => rx_data32.DATAB
rx_data_int[0] => rx_data32.DATAA
rx_data_int[0] => rx_data32.DATAB
rx_data_int[0] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAA
rx_data_int[1] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAA
rx_data_int[2] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAA
rx_data_int[3] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAA
rx_data_int[4] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAA
rx_data_int[5] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAA
rx_data_int[6] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAA
rx_data_int[7] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAB
rx_sop_int => always2.IN0
rx_eop_int => always4.IN0
rx_eop_int => always6.IN1
rx_ucast_int => frm_type32.DATAB
rx_bcast_int => frm_type32.DATAB
rx_mcast_int => frm_type32.DATAB
rx_vlan_int => frm_type32.DATAB
rx_wren_int => always2.IN1
rx_wren_int => byte_empty.OUTPUTSELECT
rx_wren_int => byte_empty.OUTPUTSELECT
rx_wren_int => always4.IN1
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => always6.IN1
sav_section[0] => sav_section[0].IN1
sav_section[1] => sav_section[1].IN1
sav_section[2] => sav_section[2].IN1
sav_section[3] => sav_section[3].IN1
sav_section[4] => sav_section[4].IN1
sav_section[5] => sav_section[5].IN1
sav_section[6] => sav_section[6].IN1
sav_section[7] => sav_section[7].IN1
sav_section[8] => sav_section[8].IN1
sav_section[9] => sav_section[9].IN1
sav_section[10] => sav_section[10].IN1
sav_section[11] => sav_section[11].IN1
sav_section[12] => sav_section[12].IN1
septy_section[0] => septy_section[0].IN1
septy_section[1] => septy_section[1].IN1
septy_section[2] => septy_section[2].IN1
septy_section[3] => septy_section[3].IN1
septy_section[4] => septy_section[4].IN1
septy_section[5] => septy_section[5].IN1
septy_section[6] => septy_section[6].IN1
septy_section[7] => septy_section[7].IN1
septy_section[8] => septy_section[8].IN1
septy_section[9] => septy_section[9].IN1
septy_section[10] => septy_section[10].IN1
septy_section[11] => septy_section[11].IN1
septy_section[12] => septy_section[12].IN1
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
af_level[10] => af_level[10].IN1
af_level[11] => af_level[11].IN1
af_level[12] => af_level[12].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1
ae_level[10] => ae_level[10].IN1
ae_level[11] => ae_level[11].IN1
ae_level[12] => ae_level[12].IN1
ff_rx_clk => ff_rx_clk.IN7
ff_rx_data[0] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[1] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[2] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[3] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[4] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[5] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[6] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[7] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[8] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[9] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[10] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[11] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[12] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[13] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[14] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[15] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[16] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[17] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[18] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[19] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[20] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[21] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[22] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[23] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[24] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[25] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[26] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[27] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[28] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[29] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[30] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[31] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mod[0] <= ff_rx_mod.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mod[1] <= ff_rx_mod.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_sop <= ff_rx_sop_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_eop <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err <= ff_rx_err.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[0] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[1] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[2] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[3] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[4] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[5] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[6] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[7] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[8] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[9] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[10] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[11] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[12] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[13] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[14] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[15] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[16] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[17] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[18] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[19] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[20] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[21] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[22] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_ucast <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_bcast <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mcast <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_vlan <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_rdy => rx_rdy_reg.DATAIN
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_dval <= dval_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_dsav <= altera_tse_a_fifo_opt_1246:RX_DATA.sav
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN4
wclk_ena => wclk_ena.IN1
wren => write_reg.IN2
din[0] => din_reg[0].IN1
din[1] => din_reg[1].IN1
din[2] => din_reg[2].IN1
din[3] => din_reg[3].IN1
din[4] => din_reg[4].IN1
din[5] => din_reg[5].IN1
din[6] => din_reg[6].IN1
din[7] => din_reg[7].IN1
din[8] => din_reg[8].IN1
din[9] => din_reg[9].IN1
din[10] => din_reg[10].IN1
din[11] => din_reg[11].IN1
din[12] => din_reg[12].IN1
din[13] => din_reg[13].IN1
din[14] => din_reg[14].IN1
din[15] => din_reg[15].IN1
din[16] => din_reg[16].IN1
din[17] => din_reg[17].IN1
din[18] => din_reg[18].IN1
din[19] => din_reg[19].IN1
din[20] => din_reg[20].IN1
din[21] => din_reg[21].IN1
din[22] => din_reg[22].IN1
din[23] => din_reg[23].IN1
din[24] => din_reg[24].IN1
din[25] => din_reg[25].IN1
din[26] => din_reg[26].IN1
din[27] => din_reg[27].IN1
din[28] => din_reg[28].IN1
din[29] => din_reg[29].IN1
din[30] => din_reg[30].IN1
din[31] => din_reg[31].IN1
din[32] => din_reg[32].IN1
din[33] => din_reg[33].IN1
din[34] => din_reg[34].IN1
din[35] => din_reg[35].IN1
din[36] => din_reg[36].IN1
din[37] => din_reg[37].IN1
din[38] => din_reg[38].IN1
din[39] => din_reg[39].IN1
rclk => rclk.IN4
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[23] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[24] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[25] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[26] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[27] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[28] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[29] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[30] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[31] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[32] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[33] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[34] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[35] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[36] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[37] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[38] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[39] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
section[0] => LessThan4.IN13
section[0] => Equal5.IN12
section[1] => LessThan4.IN12
section[1] => Equal5.IN11
section[2] => LessThan4.IN11
section[2] => Equal5.IN10
section[3] => LessThan4.IN10
section[3] => Equal5.IN9
section[4] => LessThan4.IN9
section[4] => Equal5.IN8
section[5] => LessThan4.IN8
section[5] => Equal5.IN7
section[6] => LessThan4.IN7
section[6] => Equal5.IN6
section[7] => LessThan4.IN6
section[7] => Equal5.IN5
section[8] => LessThan4.IN5
section[8] => Equal5.IN4
section[9] => LessThan4.IN4
section[9] => Equal5.IN3
section[10] => LessThan4.IN3
section[10] => Equal5.IN2
section[11] => LessThan4.IN2
section[11] => Equal5.IN1
section[12] => LessThan4.IN1
section[12] => Equal5.IN0
sect_e[0] => LessThan2.IN13
sect_e[0] => Equal1.IN12
sect_e[1] => LessThan2.IN12
sect_e[1] => Equal1.IN11
sect_e[2] => LessThan2.IN11
sect_e[2] => Equal1.IN10
sect_e[3] => LessThan2.IN10
sect_e[3] => Equal1.IN9
sect_e[4] => LessThan2.IN9
sect_e[4] => Equal1.IN8
sect_e[5] => LessThan2.IN8
sect_e[5] => Equal1.IN7
sect_e[6] => LessThan2.IN7
sect_e[6] => Equal1.IN6
sect_e[7] => LessThan2.IN6
sect_e[7] => Equal1.IN5
sect_e[8] => LessThan2.IN5
sect_e[8] => Equal1.IN4
sect_e[9] => LessThan2.IN4
sect_e[9] => Equal1.IN3
sect_e[10] => LessThan2.IN3
sect_e[10] => Equal1.IN2
sect_e[11] => LessThan2.IN2
sect_e[11] => Equal1.IN1
sect_e[12] => LessThan2.IN1
sect_e[12] => Equal1.IN0
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
af_level[10] => af_level[10].IN1
af_level[11] => af_level[11].IN1
af_level[12] => af_level[12].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1
ae_level[10] => ae_level[10].IN1
ae_level[11] => ae_level[11].IN1
ae_level[12] => ae_level[12].IN1
sav <= sav_flag.DB_MAX_OUTPUT_PORT_TYPE
septy <= septy_flag.DB_MAX_OUTPUT_PORT_TYPE
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b
q[36] <= altsyncram:altsyncram_component.q_b
q[37] <= altsyncram:altsyncram_component.q_b
q[38] <= altsyncram:altsyncram_component.q_b
q[39] <= altsyncram:altsyncram_component.q_b


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_feh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_feh1:auto_generated.data_a[0]
data_a[1] => altsyncram_feh1:auto_generated.data_a[1]
data_a[2] => altsyncram_feh1:auto_generated.data_a[2]
data_a[3] => altsyncram_feh1:auto_generated.data_a[3]
data_a[4] => altsyncram_feh1:auto_generated.data_a[4]
data_a[5] => altsyncram_feh1:auto_generated.data_a[5]
data_a[6] => altsyncram_feh1:auto_generated.data_a[6]
data_a[7] => altsyncram_feh1:auto_generated.data_a[7]
data_a[8] => altsyncram_feh1:auto_generated.data_a[8]
data_a[9] => altsyncram_feh1:auto_generated.data_a[9]
data_a[10] => altsyncram_feh1:auto_generated.data_a[10]
data_a[11] => altsyncram_feh1:auto_generated.data_a[11]
data_a[12] => altsyncram_feh1:auto_generated.data_a[12]
data_a[13] => altsyncram_feh1:auto_generated.data_a[13]
data_a[14] => altsyncram_feh1:auto_generated.data_a[14]
data_a[15] => altsyncram_feh1:auto_generated.data_a[15]
data_a[16] => altsyncram_feh1:auto_generated.data_a[16]
data_a[17] => altsyncram_feh1:auto_generated.data_a[17]
data_a[18] => altsyncram_feh1:auto_generated.data_a[18]
data_a[19] => altsyncram_feh1:auto_generated.data_a[19]
data_a[20] => altsyncram_feh1:auto_generated.data_a[20]
data_a[21] => altsyncram_feh1:auto_generated.data_a[21]
data_a[22] => altsyncram_feh1:auto_generated.data_a[22]
data_a[23] => altsyncram_feh1:auto_generated.data_a[23]
data_a[24] => altsyncram_feh1:auto_generated.data_a[24]
data_a[25] => altsyncram_feh1:auto_generated.data_a[25]
data_a[26] => altsyncram_feh1:auto_generated.data_a[26]
data_a[27] => altsyncram_feh1:auto_generated.data_a[27]
data_a[28] => altsyncram_feh1:auto_generated.data_a[28]
data_a[29] => altsyncram_feh1:auto_generated.data_a[29]
data_a[30] => altsyncram_feh1:auto_generated.data_a[30]
data_a[31] => altsyncram_feh1:auto_generated.data_a[31]
data_a[32] => altsyncram_feh1:auto_generated.data_a[32]
data_a[33] => altsyncram_feh1:auto_generated.data_a[33]
data_a[34] => altsyncram_feh1:auto_generated.data_a[34]
data_a[35] => altsyncram_feh1:auto_generated.data_a[35]
data_a[36] => altsyncram_feh1:auto_generated.data_a[36]
data_a[37] => altsyncram_feh1:auto_generated.data_a[37]
data_a[38] => altsyncram_feh1:auto_generated.data_a[38]
data_a[39] => altsyncram_feh1:auto_generated.data_a[39]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
address_a[0] => altsyncram_feh1:auto_generated.address_a[0]
address_a[1] => altsyncram_feh1:auto_generated.address_a[1]
address_a[2] => altsyncram_feh1:auto_generated.address_a[2]
address_a[3] => altsyncram_feh1:auto_generated.address_a[3]
address_a[4] => altsyncram_feh1:auto_generated.address_a[4]
address_a[5] => altsyncram_feh1:auto_generated.address_a[5]
address_a[6] => altsyncram_feh1:auto_generated.address_a[6]
address_a[7] => altsyncram_feh1:auto_generated.address_a[7]
address_a[8] => altsyncram_feh1:auto_generated.address_a[8]
address_a[9] => altsyncram_feh1:auto_generated.address_a[9]
address_a[10] => altsyncram_feh1:auto_generated.address_a[10]
address_a[11] => altsyncram_feh1:auto_generated.address_a[11]
address_a[12] => altsyncram_feh1:auto_generated.address_a[12]
address_b[0] => altsyncram_feh1:auto_generated.address_b[0]
address_b[1] => altsyncram_feh1:auto_generated.address_b[1]
address_b[2] => altsyncram_feh1:auto_generated.address_b[2]
address_b[3] => altsyncram_feh1:auto_generated.address_b[3]
address_b[4] => altsyncram_feh1:auto_generated.address_b[4]
address_b[5] => altsyncram_feh1:auto_generated.address_b[5]
address_b[6] => altsyncram_feh1:auto_generated.address_b[6]
address_b[7] => altsyncram_feh1:auto_generated.address_b[7]
address_b[8] => altsyncram_feh1:auto_generated.address_b[8]
address_b[9] => altsyncram_feh1:auto_generated.address_b[9]
address_b[10] => altsyncram_feh1:auto_generated.address_b[10]
address_b[11] => altsyncram_feh1:auto_generated.address_b[11]
address_b[12] => altsyncram_feh1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_feh1:auto_generated.clock0
clock1 => altsyncram_feh1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_b[0] <= altsyncram_feh1:auto_generated.q_b[0]
q_b[1] <= altsyncram_feh1:auto_generated.q_b[1]
q_b[2] <= altsyncram_feh1:auto_generated.q_b[2]
q_b[3] <= altsyncram_feh1:auto_generated.q_b[3]
q_b[4] <= altsyncram_feh1:auto_generated.q_b[4]
q_b[5] <= altsyncram_feh1:auto_generated.q_b[5]
q_b[6] <= altsyncram_feh1:auto_generated.q_b[6]
q_b[7] <= altsyncram_feh1:auto_generated.q_b[7]
q_b[8] <= altsyncram_feh1:auto_generated.q_b[8]
q_b[9] <= altsyncram_feh1:auto_generated.q_b[9]
q_b[10] <= altsyncram_feh1:auto_generated.q_b[10]
q_b[11] <= altsyncram_feh1:auto_generated.q_b[11]
q_b[12] <= altsyncram_feh1:auto_generated.q_b[12]
q_b[13] <= altsyncram_feh1:auto_generated.q_b[13]
q_b[14] <= altsyncram_feh1:auto_generated.q_b[14]
q_b[15] <= altsyncram_feh1:auto_generated.q_b[15]
q_b[16] <= altsyncram_feh1:auto_generated.q_b[16]
q_b[17] <= altsyncram_feh1:auto_generated.q_b[17]
q_b[18] <= altsyncram_feh1:auto_generated.q_b[18]
q_b[19] <= altsyncram_feh1:auto_generated.q_b[19]
q_b[20] <= altsyncram_feh1:auto_generated.q_b[20]
q_b[21] <= altsyncram_feh1:auto_generated.q_b[21]
q_b[22] <= altsyncram_feh1:auto_generated.q_b[22]
q_b[23] <= altsyncram_feh1:auto_generated.q_b[23]
q_b[24] <= altsyncram_feh1:auto_generated.q_b[24]
q_b[25] <= altsyncram_feh1:auto_generated.q_b[25]
q_b[26] <= altsyncram_feh1:auto_generated.q_b[26]
q_b[27] <= altsyncram_feh1:auto_generated.q_b[27]
q_b[28] <= altsyncram_feh1:auto_generated.q_b[28]
q_b[29] <= altsyncram_feh1:auto_generated.q_b[29]
q_b[30] <= altsyncram_feh1:auto_generated.q_b[30]
q_b[31] <= altsyncram_feh1:auto_generated.q_b[31]
q_b[32] <= altsyncram_feh1:auto_generated.q_b[32]
q_b[33] <= altsyncram_feh1:auto_generated.q_b[33]
q_b[34] <= altsyncram_feh1:auto_generated.q_b[34]
q_b[35] <= altsyncram_feh1:auto_generated.q_b[35]
q_b[36] <= altsyncram_feh1:auto_generated.q_b[36]
q_b[37] <= altsyncram_feh1:auto_generated.q_b[37]
q_b[38] <= altsyncram_feh1:auto_generated.q_b[38]
q_b[39] <= altsyncram_feh1:auto_generated.q_b[39]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => g_out[11]~reg0.CLK
clk => g_out[12]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_out[11]~reg0.CLK
clk => b_out[12]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clk => b_int[11].CLK
clk => b_int[12].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => g_out[11]~reg0.ACLR
reset => g_out[12]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_out[11]~reg0.ACLR
reset => b_out[12]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
reset => b_int[11].ACLR
reset => b_int[12].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[11] <= b_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[12] <= b_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[11] <= g_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[12] <= g_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => g_out[11]~reg0.CLK
clk => g_out[12]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_out[11]~reg0.CLK
clk => b_out[12]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clk => b_int[11].CLK
clk => b_int[12].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => g_out[11]~reg0.ACLR
reset => g_out[12]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_out[11]~reg0.ACLR
reset => b_out[12]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
reset => b_int[11].ACLR
reset => b_int[12].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[11] <= b_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[12] <= b_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[11] <= g_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[12] <= g_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN2
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
rclk => rclk.IN2
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_1eh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1eh1:auto_generated.data_a[0]
data_a[1] => altsyncram_1eh1:auto_generated.data_a[1]
data_a[2] => altsyncram_1eh1:auto_generated.data_a[2]
data_a[3] => altsyncram_1eh1:auto_generated.data_a[3]
data_a[4] => altsyncram_1eh1:auto_generated.data_a[4]
data_a[5] => altsyncram_1eh1:auto_generated.data_a[5]
data_a[6] => altsyncram_1eh1:auto_generated.data_a[6]
data_a[7] => altsyncram_1eh1:auto_generated.data_a[7]
data_a[8] => altsyncram_1eh1:auto_generated.data_a[8]
data_a[9] => altsyncram_1eh1:auto_generated.data_a[9]
data_a[10] => altsyncram_1eh1:auto_generated.data_a[10]
data_a[11] => altsyncram_1eh1:auto_generated.data_a[11]
data_a[12] => altsyncram_1eh1:auto_generated.data_a[12]
data_a[13] => altsyncram_1eh1:auto_generated.data_a[13]
data_a[14] => altsyncram_1eh1:auto_generated.data_a[14]
data_a[15] => altsyncram_1eh1:auto_generated.data_a[15]
data_a[16] => altsyncram_1eh1:auto_generated.data_a[16]
data_a[17] => altsyncram_1eh1:auto_generated.data_a[17]
data_a[18] => altsyncram_1eh1:auto_generated.data_a[18]
data_a[19] => altsyncram_1eh1:auto_generated.data_a[19]
data_a[20] => altsyncram_1eh1:auto_generated.data_a[20]
data_a[21] => altsyncram_1eh1:auto_generated.data_a[21]
data_a[22] => altsyncram_1eh1:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
address_a[0] => altsyncram_1eh1:auto_generated.address_a[0]
address_a[1] => altsyncram_1eh1:auto_generated.address_a[1]
address_a[2] => altsyncram_1eh1:auto_generated.address_a[2]
address_a[3] => altsyncram_1eh1:auto_generated.address_a[3]
address_a[4] => altsyncram_1eh1:auto_generated.address_a[4]
address_a[5] => altsyncram_1eh1:auto_generated.address_a[5]
address_a[6] => altsyncram_1eh1:auto_generated.address_a[6]
address_a[7] => altsyncram_1eh1:auto_generated.address_a[7]
address_a[8] => altsyncram_1eh1:auto_generated.address_a[8]
address_a[9] => altsyncram_1eh1:auto_generated.address_a[9]
address_a[10] => altsyncram_1eh1:auto_generated.address_a[10]
address_b[0] => altsyncram_1eh1:auto_generated.address_b[0]
address_b[1] => altsyncram_1eh1:auto_generated.address_b[1]
address_b[2] => altsyncram_1eh1:auto_generated.address_b[2]
address_b[3] => altsyncram_1eh1:auto_generated.address_b[3]
address_b[4] => altsyncram_1eh1:auto_generated.address_b[4]
address_b[5] => altsyncram_1eh1:auto_generated.address_b[5]
address_b[6] => altsyncram_1eh1:auto_generated.address_b[6]
address_b[7] => altsyncram_1eh1:auto_generated.address_b[7]
address_b[8] => altsyncram_1eh1:auto_generated.address_b[8]
address_b[9] => altsyncram_1eh1:auto_generated.address_b[9]
address_b[10] => altsyncram_1eh1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1eh1:auto_generated.clock0
clock1 => altsyncram_1eh1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_b[0] <= altsyncram_1eh1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1eh1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1eh1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1eh1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1eh1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1eh1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1eh1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1eh1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1eh1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1eh1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1eh1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1eh1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1eh1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1eh1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1eh1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1eh1:auto_generated.q_b[15]
q_b[16] <= altsyncram_1eh1:auto_generated.q_b[16]
q_b[17] <= altsyncram_1eh1:auto_generated.q_b[17]
q_b[18] <= altsyncram_1eh1:auto_generated.q_b[18]
q_b[19] <= altsyncram_1eh1:auto_generated.q_b[19]
q_b[20] <= altsyncram_1eh1:auto_generated.q_b[20]
q_b[21] <= altsyncram_1eh1:auto_generated.q_b[21]
q_b[22] <= altsyncram_1eh1:auto_generated.q_b[22]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clkena => b_int[10].ENA
clkena => b_int[9].ENA
clkena => b_int[8].ENA
clkena => b_int[7].ENA
clkena => b_int[6].ENA
clkena => b_int[5].ENA
clkena => b_int[4].ENA
clkena => b_int[3].ENA
clkena => b_int[2].ENA
clkena => b_int[1].ENA
clkena => b_out[0]~reg0.ENA
clkena => b_int[0].ENA
clkena => b_out[10]~reg0.ENA
clkena => b_out[9]~reg0.ENA
clkena => b_out[8]~reg0.ENA
clkena => b_out[7]~reg0.ENA
clkena => b_out[6]~reg0.ENA
clkena => b_out[5]~reg0.ENA
clkena => b_out[4]~reg0.ENA
clkena => b_out[3]~reg0.ENA
clkena => b_out[2]~reg0.ENA
clkena => b_out[1]~reg0.ENA
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF
col => col.IN1
crs => crs.IN1
half_duplex_ena => half_duplex_ena.IN1
excess_col <= altera_tse_retransmit_cntl:U_RETR.excess_col
late_col <= altera_tse_retransmit_cntl:U_RETR.late_col
tx_clk_ena => tx_clk_ena.IN1
reset_tx_clk => reset_tx_clk.IN3
reset_ff_tx_clk => reset_ff_tx_clk.IN2
ethernet_mode => ~NO_FANOUT~
tx_shift16 => tx_shift16.IN1
ff_tx_clk => ff_tx_clk.IN4
ff_tx_data[0] => data_tmp.DATAB
ff_tx_data[0] => data_tmp.DATAB
ff_tx_data[1] => data_tmp.DATAB
ff_tx_data[1] => data_tmp.DATAB
ff_tx_data[2] => data_tmp.DATAB
ff_tx_data[2] => data_tmp.DATAB
ff_tx_data[3] => data_tmp.DATAB
ff_tx_data[3] => data_tmp.DATAB
ff_tx_data[4] => data_tmp.DATAB
ff_tx_data[4] => data_tmp.DATAB
ff_tx_data[5] => data_tmp.DATAB
ff_tx_data[5] => data_tmp.DATAB
ff_tx_data[6] => data_tmp.DATAB
ff_tx_data[6] => data_tmp.DATAB
ff_tx_data[7] => data_tmp.DATAB
ff_tx_data[7] => data_tmp.DATAB
ff_tx_data[8] => data_tmp.DATAB
ff_tx_data[8] => data_tmp.DATAB
ff_tx_data[9] => data_tmp.DATAB
ff_tx_data[9] => data_tmp.DATAB
ff_tx_data[10] => data_tmp.DATAB
ff_tx_data[10] => data_tmp.DATAB
ff_tx_data[11] => data_tmp.DATAB
ff_tx_data[11] => data_tmp.DATAB
ff_tx_data[12] => data_tmp.DATAB
ff_tx_data[12] => data_tmp.DATAB
ff_tx_data[13] => data_tmp.DATAB
ff_tx_data[13] => data_tmp.DATAB
ff_tx_data[14] => data_tmp.DATAB
ff_tx_data[14] => data_tmp.DATAB
ff_tx_data[15] => data_tmp.DATAB
ff_tx_data[15] => data_tmp.DATAB
ff_tx_data[16] => data_tmp.DATAB
ff_tx_data[16] => data_tmp.DATAB
ff_tx_data[16] => data_sig.DATAB
ff_tx_data[17] => data_tmp.DATAB
ff_tx_data[17] => data_tmp.DATAB
ff_tx_data[17] => data_sig.DATAB
ff_tx_data[18] => data_tmp.DATAB
ff_tx_data[18] => data_tmp.DATAB
ff_tx_data[18] => data_sig.DATAB
ff_tx_data[19] => data_tmp.DATAB
ff_tx_data[19] => data_tmp.DATAB
ff_tx_data[19] => data_sig.DATAB
ff_tx_data[20] => data_tmp.DATAB
ff_tx_data[20] => data_tmp.DATAB
ff_tx_data[20] => data_sig.DATAB
ff_tx_data[21] => data_tmp.DATAB
ff_tx_data[21] => data_tmp.DATAB
ff_tx_data[21] => data_sig.DATAB
ff_tx_data[22] => data_tmp.DATAB
ff_tx_data[22] => data_tmp.DATAB
ff_tx_data[22] => data_sig.DATAB
ff_tx_data[23] => data_tmp.DATAB
ff_tx_data[23] => data_tmp.DATAB
ff_tx_data[23] => data_sig.DATAB
ff_tx_data[24] => data_tmp.DATAB
ff_tx_data[24] => data_tmp.DATAB
ff_tx_data[24] => data_sig.DATAB
ff_tx_data[25] => data_tmp.DATAB
ff_tx_data[25] => data_tmp.DATAB
ff_tx_data[25] => data_sig.DATAB
ff_tx_data[26] => data_tmp.DATAB
ff_tx_data[26] => data_tmp.DATAB
ff_tx_data[26] => data_sig.DATAB
ff_tx_data[27] => data_tmp.DATAB
ff_tx_data[27] => data_tmp.DATAB
ff_tx_data[27] => data_sig.DATAB
ff_tx_data[28] => data_tmp.DATAB
ff_tx_data[28] => data_tmp.DATAB
ff_tx_data[28] => data_sig.DATAB
ff_tx_data[29] => data_tmp.DATAB
ff_tx_data[29] => data_tmp.DATAB
ff_tx_data[29] => data_sig.DATAB
ff_tx_data[30] => data_tmp.DATAB
ff_tx_data[30] => data_tmp.DATAB
ff_tx_data[30] => data_sig.DATAB
ff_tx_data[31] => data_tmp.DATAB
ff_tx_data[31] => data_tmp.DATAB
ff_tx_data[31] => data_sig.DATAB
ff_tx_mod[0] => mod_tmp.IN0
ff_tx_mod[0] => mod_tmp.DATAB
ff_tx_mod[0] => Equal0.IN1
ff_tx_mod[1] => mod_tmp.IN0
ff_tx_mod[1] => eop_sig.IN1
ff_tx_mod[1] => err_sig.IN1
ff_tx_mod[1] => crc_fwd_sig.IN1
ff_tx_mod[1] => always1.IN0
ff_tx_mod[1] => Equal0.IN0
ff_tx_sop => sop_tmp.DATAB
ff_tx_sop => always1.IN0
ff_tx_sop => sop_tmp.DATAA
ff_tx_eop => eop_tmp.DATAB
ff_tx_eop => eop_tmp.DATAB
ff_tx_eop => always1.IN1
ff_tx_eop => mod_tmp.IN1
ff_tx_eop => mod_tmp.IN1
ff_tx_eop => mod_sig.IN1
ff_tx_eop => eop_sig.IN1
ff_tx_eop => err_sig.IN1
ff_tx_eop => crc_fwd_sig.IN1
ff_tx_err => err_tmp.DATAB
ff_tx_err => err_tmp.DATAB
ff_tx_err => err_sig.DATAB
ff_tx_wren => sop_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => eop_tmp.OUTPUTSELECT
ff_tx_wren => err_tmp.OUTPUTSELECT
ff_tx_wren => crc_fwd_tmp.OUTPUTSELECT
ff_tx_wren => always1.IN1
ff_tx_wren => wren_tmp.OUTPUTSELECT
ff_tx_wren => always1.IN1
ff_tx_wren => mod_tmp.OUTPUTSELECT
ff_tx_wren => mod_tmp.OUTPUTSELECT
ff_tx_wren => wren_sig.IN1
ff_tx_wren => mod_sig.IN1
ff_tx_wren => eop_sig.IN1
ff_tx_wren => err_sig.IN1
ff_tx_wren => crc_fwd_sig.IN1
ff_tx_wren => wren_tmp.DATAA
ff_crc_fwd => crc_fwd_tmp.DATAB
ff_crc_fwd => crc_fwd_tmp.DATAB
ff_crc_fwd => crc_fwd_sig.DATAB
ff_tx_rdy <= ff_tx_rdy.DB_MAX_OUTPUT_PORT_TYPE
ff_tx_septy <= altera_tse_a_fifo_opt_1246:TX_DATA.septy
tx_clk => tx_clk.IN7
tx_stat_empty <= altera_tse_a_fifo_13:TX_STATUS.empty
tx_stat[0] <= tx_stat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat[1] <= tx_stat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat_rden => tx_stat_rden.IN1
sav_section[0] => sav_section[0].IN1
sav_section[1] => sav_section[1].IN1
sav_section[2] => sav_section[2].IN1
sav_section[3] => sav_section[3].IN1
sav_section[4] => sav_section[4].IN1
sav_section[5] => sav_section[5].IN1
sav_section[6] => sav_section[6].IN1
sav_section[7] => sav_section[7].IN1
sav_section[8] => sav_section[8].IN1
sav_section[9] => sav_section[9].IN1
sav_section[10] => sav_section[10].IN1
sav_section[11] => sav_section[11].IN1
sav_section[12] => sav_section[12].IN1
septy_section[0] => septy_section[0].IN1
septy_section[1] => septy_section[1].IN1
septy_section[2] => septy_section[2].IN1
septy_section[3] => septy_section[3].IN1
septy_section[4] => septy_section[4].IN1
septy_section[5] => septy_section[5].IN1
septy_section[6] => septy_section[6].IN1
septy_section[7] => septy_section[7].IN1
septy_section[8] => septy_section[8].IN1
septy_section[9] => septy_section[9].IN1
septy_section[10] => septy_section[10].IN1
septy_section[11] => septy_section[11].IN1
septy_section[12] => septy_section[12].IN1
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
af_level[10] => af_level[10].IN1
af_level[11] => af_level[11].IN1
af_level[12] => af_level[12].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1
ae_level[10] => ae_level[10].IN1
ae_level[11] => ae_level[11].IN1
ae_level[12] => ae_level[12].IN1
mac_ena <= altera_tse_retransmit_cntl:U_RETR.mac_ena
tx_data_int[0] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[1] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[2] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[3] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[4] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[5] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[6] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[7] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_sav_int <= altera_tse_a_fifo_opt_1246:TX_DATA.sav
tx_empty <= tx_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_a_full <= altera_tse_a_fifo_opt_1246:TX_DATA.afull
tx_a_empty <= altera_tse_a_fifo_opt_1246:TX_DATA.aempty
tx_sop_int <= tx_sop_int.DB_MAX_OUTPUT_PORT_TYPE
tx_eop_int <= tx_eop_int.DB_MAX_OUTPUT_PORT_TYPE
tx_rden_int => tx_rden_int.IN1
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component
wren_a => altsyncram_t7h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t7h1:auto_generated.data_a[0]
data_a[1] => altsyncram_t7h1:auto_generated.data_a[1]
data_a[2] => altsyncram_t7h1:auto_generated.data_a[2]
data_a[3] => altsyncram_t7h1:auto_generated.data_a[3]
data_a[4] => altsyncram_t7h1:auto_generated.data_a[4]
data_a[5] => altsyncram_t7h1:auto_generated.data_a[5]
data_a[6] => altsyncram_t7h1:auto_generated.data_a[6]
data_a[7] => altsyncram_t7h1:auto_generated.data_a[7]
data_a[8] => altsyncram_t7h1:auto_generated.data_a[8]
data_a[9] => altsyncram_t7h1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_t7h1:auto_generated.address_a[0]
address_a[1] => altsyncram_t7h1:auto_generated.address_a[1]
address_a[2] => altsyncram_t7h1:auto_generated.address_a[2]
address_a[3] => altsyncram_t7h1:auto_generated.address_a[3]
address_a[4] => altsyncram_t7h1:auto_generated.address_a[4]
address_a[5] => altsyncram_t7h1:auto_generated.address_a[5]
address_a[6] => altsyncram_t7h1:auto_generated.address_a[6]
address_b[0] => altsyncram_t7h1:auto_generated.address_b[0]
address_b[1] => altsyncram_t7h1:auto_generated.address_b[1]
address_b[2] => altsyncram_t7h1:auto_generated.address_b[2]
address_b[3] => altsyncram_t7h1:auto_generated.address_b[3]
address_b[4] => altsyncram_t7h1:auto_generated.address_b[4]
address_b[5] => altsyncram_t7h1:auto_generated.address_b[5]
address_b[6] => altsyncram_t7h1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t7h1:auto_generated.clock0
clock1 => altsyncram_t7h1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_t7h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_t7h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_t7h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_t7h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_t7h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_t7h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_t7h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_t7h1:auto_generated.q_b[7]
q_b[8] <= altsyncram_t7h1:auto_generated.q_b[8]
q_b[9] <= altsyncram_t7h1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR
tx_clk => tx_clk.IN1
clk_ena => lfsr_ena.IN0
clk_ena => always5.IN1
clk_ena => always8.IN1
clk_ena => always14.IN0
clk_ena => clk_ena_reg.DATAIN
clk_ena => Selector7.IN5
clk_ena => tx_rden.DATAB
clk_ena => Selector8.IN2
clk_ena => crs_d.ENA
reset => reset.IN1
half_duplex_ena => lfsr_ena.IN1
half_duplex_ena => always3.IN0
half_duplex_ena => always3.IN1
half_duplex_ena => stat_rden.OUTPUTSELECT
half_duplex_ena => mac_ena.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => always3.IN1
col => nextstate.OUTPUTSELECT
col => always4.IN1
col => always13.IN1
col => always13.IN0
col => Selector6.IN6
col => Selector3.IN4
col => nextstate.DATAA
col => nextstate.DATAA
col => nextstate.DATAA
col => nextstate.DATAA
crs => always4.IN1
crs => always15.IN1
crs => always4.IN1
crs => crs_d.DATAIN
excess_col <= excess_col~reg0.DB_MAX_OUTPUT_PORT_TYPE
late_col <= late_col~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac_ff_rden => always3.IN1
mac_ff_rden => always6.IN1
mac_ff_rden => tx_rden.DATAA
mac_ff_rden => mac_ff_rden_reg.DATAIN
mac_stat_rden => stat_rden.DATAA
mac_ena <= mac_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_eop => nextstate.OUTPUTSELECT
tx_eop => nextstate.OUTPUTSELECT
tx_eop => always3.IN1
tx_eop => nextstate.DATAA
tx_eop => nextstate.DATAA
tx_rden <= tx_rden.DB_MAX_OUTPUT_PORT_TYPE
stat_rden <= stat_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_eop => nextstate.OUTPUTSELECT
buf_eop => nextstate.OUTPUTSELECT
buf_eop => Selector8.IN3
buf_wren <= buf_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[0] <= buf_wraddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[1] <= buf_wraddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[2] <= buf_wraddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[3] <= buf_wraddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[4] <= buf_wraddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[5] <= buf_wraddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[6] <= buf_wraddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[0] <= transmit_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[1] <= transmit_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[2] <= transmit_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[3] <= transmit_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[4] <= transmit_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[5] <= transmit_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[6] <= transmit_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
retrans_ena <= retrans_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR
tx_clk => z_reg[0].CLK
tx_clk => z_reg[1].CLK
tx_clk => z_reg[2].CLK
tx_clk => z_reg[3].CLK
tx_clk => z_reg[4].CLK
tx_clk => z_reg[5].CLK
tx_clk => z_reg[6].CLK
tx_clk => z_reg[7].CLK
tx_clk => z_reg[8].CLK
tx_clk => z_reg[9].CLK
tx_clk => z_reg[10].CLK
tx_clk => z_reg[11].CLK
tx_clk => z_reg[12].CLK
tx_clk => z_reg[13].CLK
tx_clk => z_reg[14].CLK
tx_clk => z_reg[15].CLK
tx_clk => lfsr_o[0].CLK
tx_clk => lfsr_o[1].CLK
tx_clk => lfsr_o[2].CLK
tx_clk => lfsr_o[3].CLK
tx_clk => lfsr_o[4].CLK
tx_clk => lfsr_o[5].CLK
tx_clk => lfsr_o[6].CLK
tx_clk => lfsr_o[7].CLK
tx_clk => lfsr_o[8].CLK
tx_clk => lfsr_o[9].CLK
tx_clk => lfsr_o[10].CLK
tx_clk => lfsr_o[11].CLK
tx_clk => lfsr_o[12].CLK
tx_clk => lfsr_o[13].CLK
tx_clk => lfsr_o[14].CLK
tx_clk => lfsr_o[15].CLK
reset => z_reg[0].ACLR
reset => z_reg[1].ACLR
reset => z_reg[2].ACLR
reset => z_reg[3].ACLR
reset => z_reg[4].ACLR
reset => z_reg[5].ACLR
reset => z_reg[6].ACLR
reset => z_reg[7].ACLR
reset => z_reg[8].ACLR
reset => z_reg[9].ACLR
reset => z_reg[10].ACLR
reset => z_reg[11].ACLR
reset => z_reg[12].ACLR
reset => z_reg[13].ACLR
reset => z_reg[14].ACLR
reset => z_reg[15].ACLR
reset => lfsr_o[0].ACLR
reset => lfsr_o[1].PRESET
reset => lfsr_o[2].ACLR
reset => lfsr_o[3].ACLR
reset => lfsr_o[4].PRESET
reset => lfsr_o[5].PRESET
reset => lfsr_o[6].ACLR
reset => lfsr_o[7].ACLR
reset => lfsr_o[8].ACLR
reset => lfsr_o[9].PRESET
reset => lfsr_o[10].PRESET
reset => lfsr_o[11].PRESET
reset => lfsr_o[12].PRESET
reset => lfsr_o[13].ACLR
reset => lfsr_o[14].PRESET
reset => lfsr_o[15].ACLR
enable => z_reg[0].ENA
enable => lfsr_o[15].ENA
enable => lfsr_o[14].ENA
enable => lfsr_o[13].ENA
enable => lfsr_o[12].ENA
enable => lfsr_o[11].ENA
enable => lfsr_o[10].ENA
enable => lfsr_o[9].ENA
enable => lfsr_o[8].ENA
enable => lfsr_o[7].ENA
enable => lfsr_o[6].ENA
enable => lfsr_o[5].ENA
enable => lfsr_o[4].ENA
enable => lfsr_o[3].ENA
enable => lfsr_o[2].ENA
enable => lfsr_o[1].ENA
enable => lfsr_o[0].ENA
enable => z_reg[15].ENA
enable => z_reg[14].ENA
enable => z_reg[13].ENA
enable => z_reg[12].ENA
enable => z_reg[11].ENA
enable => z_reg[10].ENA
enable => z_reg[9].ENA
enable => z_reg[8].ENA
enable => z_reg[7].ENA
enable => z_reg[6].ENA
enable => z_reg[5].ENA
enable => z_reg[4].ENA
enable => z_reg[3].ENA
enable => z_reg[2].ENA
enable => z_reg[1].ENA
q_lfsr[0] <= z_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[1] <= z_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[2] <= z_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[3] <= z_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[4] <= z_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[5] <= z_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[6] <= z_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[7] <= z_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[8] <= z_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[9] <= z_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN4
wclk_ena => wclk_ena.IN1
wren => write_reg.IN2
din[0] => din_reg[0].IN1
din[1] => din_reg[1].IN1
din[2] => din_reg[2].IN1
din[3] => din_reg[3].IN1
din[4] => din_reg[4].IN1
din[5] => din_reg[5].IN1
din[6] => din_reg[6].IN1
din[7] => din_reg[7].IN1
din[8] => din_reg[8].IN1
din[9] => din_reg[9].IN1
din[10] => din_reg[10].IN1
din[11] => din_reg[11].IN1
din[12] => din_reg[12].IN1
din[13] => din_reg[13].IN1
din[14] => din_reg[14].IN1
din[15] => din_reg[15].IN1
din[16] => din_reg[16].IN1
din[17] => din_reg[17].IN1
din[18] => din_reg[18].IN1
din[19] => din_reg[19].IN1
din[20] => din_reg[20].IN1
din[21] => din_reg[21].IN1
din[22] => din_reg[22].IN1
din[23] => din_reg[23].IN1
din[24] => din_reg[24].IN1
din[25] => din_reg[25].IN1
din[26] => din_reg[26].IN1
din[27] => din_reg[27].IN1
din[28] => din_reg[28].IN1
din[29] => din_reg[29].IN1
din[30] => din_reg[30].IN1
din[31] => din_reg[31].IN1
din[32] => din_reg[32].IN1
din[33] => din_reg[33].IN1
din[34] => din_reg[34].IN1
din[35] => din_reg[35].IN1
rclk => rclk.IN4
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[23] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[24] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[25] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[26] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[27] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[28] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[29] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[30] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[31] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[32] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[33] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[34] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[35] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
section[0] => LessThan4.IN13
section[0] => Equal5.IN12
section[1] => LessThan4.IN12
section[1] => Equal5.IN11
section[2] => LessThan4.IN11
section[2] => Equal5.IN10
section[3] => LessThan4.IN10
section[3] => Equal5.IN9
section[4] => LessThan4.IN9
section[4] => Equal5.IN8
section[5] => LessThan4.IN8
section[5] => Equal5.IN7
section[6] => LessThan4.IN7
section[6] => Equal5.IN6
section[7] => LessThan4.IN6
section[7] => Equal5.IN5
section[8] => LessThan4.IN5
section[8] => Equal5.IN4
section[9] => LessThan4.IN4
section[9] => Equal5.IN3
section[10] => LessThan4.IN3
section[10] => Equal5.IN2
section[11] => LessThan4.IN2
section[11] => Equal5.IN1
section[12] => LessThan4.IN1
section[12] => Equal5.IN0
sect_e[0] => LessThan2.IN13
sect_e[0] => Equal1.IN12
sect_e[1] => LessThan2.IN12
sect_e[1] => Equal1.IN11
sect_e[2] => LessThan2.IN11
sect_e[2] => Equal1.IN10
sect_e[3] => LessThan2.IN10
sect_e[3] => Equal1.IN9
sect_e[4] => LessThan2.IN9
sect_e[4] => Equal1.IN8
sect_e[5] => LessThan2.IN8
sect_e[5] => Equal1.IN7
sect_e[6] => LessThan2.IN7
sect_e[6] => Equal1.IN6
sect_e[7] => LessThan2.IN6
sect_e[7] => Equal1.IN5
sect_e[8] => LessThan2.IN5
sect_e[8] => Equal1.IN4
sect_e[9] => LessThan2.IN4
sect_e[9] => Equal1.IN3
sect_e[10] => LessThan2.IN3
sect_e[10] => Equal1.IN2
sect_e[11] => LessThan2.IN2
sect_e[11] => Equal1.IN1
sect_e[12] => LessThan2.IN1
sect_e[12] => Equal1.IN0
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
af_level[9] => af_level[9].IN1
af_level[10] => af_level[10].IN1
af_level[11] => af_level[11].IN1
af_level[12] => af_level[12].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ae_level[9] => ae_level[9].IN1
ae_level[10] => ae_level[10].IN1
ae_level[11] => ae_level[11].IN1
ae_level[12] => ae_level[12].IN1
sav <= sav_flag.DB_MAX_OUTPUT_PORT_TYPE
septy <= septy_flag.DB_MAX_OUTPUT_PORT_TYPE
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_peh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_peh1:auto_generated.data_a[0]
data_a[1] => altsyncram_peh1:auto_generated.data_a[1]
data_a[2] => altsyncram_peh1:auto_generated.data_a[2]
data_a[3] => altsyncram_peh1:auto_generated.data_a[3]
data_a[4] => altsyncram_peh1:auto_generated.data_a[4]
data_a[5] => altsyncram_peh1:auto_generated.data_a[5]
data_a[6] => altsyncram_peh1:auto_generated.data_a[6]
data_a[7] => altsyncram_peh1:auto_generated.data_a[7]
data_a[8] => altsyncram_peh1:auto_generated.data_a[8]
data_a[9] => altsyncram_peh1:auto_generated.data_a[9]
data_a[10] => altsyncram_peh1:auto_generated.data_a[10]
data_a[11] => altsyncram_peh1:auto_generated.data_a[11]
data_a[12] => altsyncram_peh1:auto_generated.data_a[12]
data_a[13] => altsyncram_peh1:auto_generated.data_a[13]
data_a[14] => altsyncram_peh1:auto_generated.data_a[14]
data_a[15] => altsyncram_peh1:auto_generated.data_a[15]
data_a[16] => altsyncram_peh1:auto_generated.data_a[16]
data_a[17] => altsyncram_peh1:auto_generated.data_a[17]
data_a[18] => altsyncram_peh1:auto_generated.data_a[18]
data_a[19] => altsyncram_peh1:auto_generated.data_a[19]
data_a[20] => altsyncram_peh1:auto_generated.data_a[20]
data_a[21] => altsyncram_peh1:auto_generated.data_a[21]
data_a[22] => altsyncram_peh1:auto_generated.data_a[22]
data_a[23] => altsyncram_peh1:auto_generated.data_a[23]
data_a[24] => altsyncram_peh1:auto_generated.data_a[24]
data_a[25] => altsyncram_peh1:auto_generated.data_a[25]
data_a[26] => altsyncram_peh1:auto_generated.data_a[26]
data_a[27] => altsyncram_peh1:auto_generated.data_a[27]
data_a[28] => altsyncram_peh1:auto_generated.data_a[28]
data_a[29] => altsyncram_peh1:auto_generated.data_a[29]
data_a[30] => altsyncram_peh1:auto_generated.data_a[30]
data_a[31] => altsyncram_peh1:auto_generated.data_a[31]
data_a[32] => altsyncram_peh1:auto_generated.data_a[32]
data_a[33] => altsyncram_peh1:auto_generated.data_a[33]
data_a[34] => altsyncram_peh1:auto_generated.data_a[34]
data_a[35] => altsyncram_peh1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_peh1:auto_generated.address_a[0]
address_a[1] => altsyncram_peh1:auto_generated.address_a[1]
address_a[2] => altsyncram_peh1:auto_generated.address_a[2]
address_a[3] => altsyncram_peh1:auto_generated.address_a[3]
address_a[4] => altsyncram_peh1:auto_generated.address_a[4]
address_a[5] => altsyncram_peh1:auto_generated.address_a[5]
address_a[6] => altsyncram_peh1:auto_generated.address_a[6]
address_a[7] => altsyncram_peh1:auto_generated.address_a[7]
address_a[8] => altsyncram_peh1:auto_generated.address_a[8]
address_a[9] => altsyncram_peh1:auto_generated.address_a[9]
address_a[10] => altsyncram_peh1:auto_generated.address_a[10]
address_a[11] => altsyncram_peh1:auto_generated.address_a[11]
address_a[12] => altsyncram_peh1:auto_generated.address_a[12]
address_b[0] => altsyncram_peh1:auto_generated.address_b[0]
address_b[1] => altsyncram_peh1:auto_generated.address_b[1]
address_b[2] => altsyncram_peh1:auto_generated.address_b[2]
address_b[3] => altsyncram_peh1:auto_generated.address_b[3]
address_b[4] => altsyncram_peh1:auto_generated.address_b[4]
address_b[5] => altsyncram_peh1:auto_generated.address_b[5]
address_b[6] => altsyncram_peh1:auto_generated.address_b[6]
address_b[7] => altsyncram_peh1:auto_generated.address_b[7]
address_b[8] => altsyncram_peh1:auto_generated.address_b[8]
address_b[9] => altsyncram_peh1:auto_generated.address_b[9]
address_b[10] => altsyncram_peh1:auto_generated.address_b[10]
address_b[11] => altsyncram_peh1:auto_generated.address_b[11]
address_b[12] => altsyncram_peh1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_peh1:auto_generated.clock0
clock1 => altsyncram_peh1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_peh1:auto_generated.q_b[0]
q_b[1] <= altsyncram_peh1:auto_generated.q_b[1]
q_b[2] <= altsyncram_peh1:auto_generated.q_b[2]
q_b[3] <= altsyncram_peh1:auto_generated.q_b[3]
q_b[4] <= altsyncram_peh1:auto_generated.q_b[4]
q_b[5] <= altsyncram_peh1:auto_generated.q_b[5]
q_b[6] <= altsyncram_peh1:auto_generated.q_b[6]
q_b[7] <= altsyncram_peh1:auto_generated.q_b[7]
q_b[8] <= altsyncram_peh1:auto_generated.q_b[8]
q_b[9] <= altsyncram_peh1:auto_generated.q_b[9]
q_b[10] <= altsyncram_peh1:auto_generated.q_b[10]
q_b[11] <= altsyncram_peh1:auto_generated.q_b[11]
q_b[12] <= altsyncram_peh1:auto_generated.q_b[12]
q_b[13] <= altsyncram_peh1:auto_generated.q_b[13]
q_b[14] <= altsyncram_peh1:auto_generated.q_b[14]
q_b[15] <= altsyncram_peh1:auto_generated.q_b[15]
q_b[16] <= altsyncram_peh1:auto_generated.q_b[16]
q_b[17] <= altsyncram_peh1:auto_generated.q_b[17]
q_b[18] <= altsyncram_peh1:auto_generated.q_b[18]
q_b[19] <= altsyncram_peh1:auto_generated.q_b[19]
q_b[20] <= altsyncram_peh1:auto_generated.q_b[20]
q_b[21] <= altsyncram_peh1:auto_generated.q_b[21]
q_b[22] <= altsyncram_peh1:auto_generated.q_b[22]
q_b[23] <= altsyncram_peh1:auto_generated.q_b[23]
q_b[24] <= altsyncram_peh1:auto_generated.q_b[24]
q_b[25] <= altsyncram_peh1:auto_generated.q_b[25]
q_b[26] <= altsyncram_peh1:auto_generated.q_b[26]
q_b[27] <= altsyncram_peh1:auto_generated.q_b[27]
q_b[28] <= altsyncram_peh1:auto_generated.q_b[28]
q_b[29] <= altsyncram_peh1:auto_generated.q_b[29]
q_b[30] <= altsyncram_peh1:auto_generated.q_b[30]
q_b[31] <= altsyncram_peh1:auto_generated.q_b[31]
q_b[32] <= altsyncram_peh1:auto_generated.q_b[32]
q_b[33] <= altsyncram_peh1:auto_generated.q_b[33]
q_b[34] <= altsyncram_peh1:auto_generated.q_b[34]
q_b[35] <= altsyncram_peh1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_peh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => g_out[11]~reg0.CLK
clk => g_out[12]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_out[11]~reg0.CLK
clk => b_out[12]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clk => b_int[11].CLK
clk => b_int[12].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => g_out[11]~reg0.ACLR
reset => g_out[12]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_out[11]~reg0.ACLR
reset => b_out[12]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
reset => b_int[11].ACLR
reset => b_int[12].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[11] <= b_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[12] <= b_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[11] <= g_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[12] <= g_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => g_out[11]~reg0.CLK
clk => g_out[12]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_out[11]~reg0.CLK
clk => b_out[12]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clk => b_int[11].CLK
clk => b_int[12].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => g_out[11]~reg0.ACLR
reset => g_out[12]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_out[11]~reg0.ACLR
reset => b_out[12]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
reset => b_int[11].ACLR
reset => b_int[12].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[11] <= b_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[12] <= b_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[11] <= g_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[12] <= g_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4
clk => clk.IN13
reset_n => reset_n.IN13
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[11].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[12].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN3
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
rclk => rclk.IN3
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_rah1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rah1:auto_generated.data_a[0]
data_a[1] => altsyncram_rah1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_rah1:auto_generated.address_a[0]
address_a[1] => altsyncram_rah1:auto_generated.address_a[1]
address_a[2] => altsyncram_rah1:auto_generated.address_a[2]
address_a[3] => altsyncram_rah1:auto_generated.address_a[3]
address_a[4] => altsyncram_rah1:auto_generated.address_a[4]
address_a[5] => altsyncram_rah1:auto_generated.address_a[5]
address_a[6] => altsyncram_rah1:auto_generated.address_a[6]
address_a[7] => altsyncram_rah1:auto_generated.address_a[7]
address_a[8] => altsyncram_rah1:auto_generated.address_a[8]
address_a[9] => altsyncram_rah1:auto_generated.address_a[9]
address_a[10] => altsyncram_rah1:auto_generated.address_a[10]
address_b[0] => altsyncram_rah1:auto_generated.address_b[0]
address_b[1] => altsyncram_rah1:auto_generated.address_b[1]
address_b[2] => altsyncram_rah1:auto_generated.address_b[2]
address_b[3] => altsyncram_rah1:auto_generated.address_b[3]
address_b[4] => altsyncram_rah1:auto_generated.address_b[4]
address_b[5] => altsyncram_rah1:auto_generated.address_b[5]
address_b[6] => altsyncram_rah1:auto_generated.address_b[6]
address_b[7] => altsyncram_rah1:auto_generated.address_b[7]
address_b[8] => altsyncram_rah1:auto_generated.address_b[8]
address_b[9] => altsyncram_rah1:auto_generated.address_b[9]
address_b[10] => altsyncram_rah1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rah1:auto_generated.clock0
clock1 => altsyncram_rah1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_rah1:auto_generated.q_b[0]
q_b[1] <= altsyncram_rah1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_rah1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[10]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clk => b_int[9].CLK
clk => b_int[10].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[10]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
reset => b_int[9].ACLR
reset => b_int[10].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN11
reset_n => reset_n.IN11
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0
inclock => inclock.IN4
outclock => outclock.IN4
inclocken => inclocken.IN4
outclocken => outclocken.IN4
oe[0] => ~NO_FANOUT~
oe[1] => ~NO_FANOUT~
oe[2] => ~NO_FANOUT~
oe[3] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[2].IN1
din[2] => din_reordered[4].IN1
din[3] => din_reordered[6].IN1
din[4] => din_reordered[1].IN1
din[5] => din_reordered[3].IN1
din[6] => din_reordered[5].IN1
din[7] => din_reordered[7].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
dout[4] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[5] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[6] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[7] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io[0] <> pad_io[0]
pad_io[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad
pad_io[1] <> pad_io[1]
pad_io[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad
pad_io[2] <> pad_io[2]
pad_io[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad
pad_io[3] <> pad_io[3]
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_io_b[0] <> pad_io_b[0]
pad_io_b[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad_b
pad_io_b[1] <> pad_io_b[1]
pad_io_b[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad_b
pad_io_b[2] <> pad_io_b[2]
pad_io_b[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad_b
pad_io_b[3] <> pad_io_b[3]
pad_in[0] => pad_io[0].DATAIN
pad_in[1] => pad_io[1].DATAIN
pad_in[2] => pad_io[2].DATAIN
pad_in[3] => pad_io[3].DATAIN
pad_in_b[0] => pad_io_b[0].DATAIN
pad_in_b[1] => pad_io_b[1].DATAIN
pad_in_b[2] => pad_io_b[2].DATAIN
pad_in_b[3] => pad_io_b[3].DATAIN
pad_out[0] <= <GND>
pad_out[1] <= <GND>
pad_out[2] <= <GND>
pad_out[3] <= <GND>
pad_out_b[0] <= <GND>
pad_out_b[1] <= <GND>
pad_out_b[2] <= <GND>
pad_out_b[3] <= <GND>
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN4
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
fr_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.fr_clock
fr_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.fr_clock
fr_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
mimic_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.mimic_clock
mimic_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.mimic_clock
mimic_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~
nsleep[1] => ~NO_FANOUT~
nsleep[2] => ~NO_FANOUT~
nsleep[3] => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => ~NO_FANOUT~
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => ~NO_FANOUT~
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad_b <> <UNC>
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => ~NO_FANOUT~
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => ~NO_FANOUT~
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad_b <> <UNC>
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => ~NO_FANOUT~
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => ~NO_FANOUT~
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad_b <> <UNC>
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => ~NO_FANOUT~
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => ~NO_FANOUT~
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad_b <> <UNC>
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io[0] <> pad_io[0]
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_io_b[0] <> pad_io_b[0]
pad_in[0] => pad_io[0].DATAIN
pad_in_b[0] => pad_io_b[0].DATAIN
pad_out[0] <= <GND>
pad_out_b[0] <= <GND>
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => ~NO_FANOUT~
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => ~NO_FANOUT~
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad_b <> <UNC>
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0
inclock => inclock.IN4
outclock => outclock.IN4
inclocken => inclocken.IN4
outclocken => outclocken.IN4
oe[0] => ~NO_FANOUT~
oe[1] => ~NO_FANOUT~
oe[2] => ~NO_FANOUT~
oe[3] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[2].IN1
din[2] => din_reordered[4].IN1
din[3] => din_reordered[6].IN1
din[4] => din_reordered[1].IN1
din[5] => din_reordered[3].IN1
din[6] => din_reordered[5].IN1
din[7] => din_reordered[7].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
dout[4] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[5] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[6] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[7] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad
pad_io[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad
pad_io[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_io_b[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad_b
pad_io_b[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad_b
pad_io_b[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in[1] => ~NO_FANOUT~
pad_in[2] => ~NO_FANOUT~
pad_in[3] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_in_b[1] => ~NO_FANOUT~
pad_in_b[2] => ~NO_FANOUT~
pad_in_b[3] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out[1] <= pad_out[1].DB_MAX_OUTPUT_PORT_TYPE
pad_out[2] <= pad_out[2].DB_MAX_OUTPUT_PORT_TYPE
pad_out[3] <= pad_out[3].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[1] <= pad_out_b[1].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[2] <= pad_out_b[2].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[3] <= pad_out_b[3].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => aclr_aset_wire.IN4
phy_mem_clock => phy_mem_clock.IN4
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
fr_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.fr_clock
fr_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.fr_clock
fr_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
mimic_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.mimic_clock
mimic_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.mimic_clock
mimic_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~
nsleep[1] => ~NO_FANOUT~
nsleep[2] => ~NO_FANOUT~
nsleep[3] => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKHI
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKLO
outclock => async_mode_out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => async_mode_out_path_ddr.fr_out_data_ddio.ARESET
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKHI
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKLO
outclock => async_mode_out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => async_mode_out_path_ddr.fr_out_data_ddio.ARESET
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKHI
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKLO
outclock => async_mode_out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => async_mode_out_path_ddr.fr_out_data_ddio.ARESET
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKHI
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKLO
outclock => async_mode_out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => async_mode_out_path_ddr.fr_out_data_ddio.ARESET
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => aclr_aset_wire.IN1
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKHI
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKLO
outclock => async_mode_out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => async_mode_out_path_ddr.fr_out_data_ddio.ARESET
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0
clk_0_clk_clk => clk_0_clk_clk.IN34
eth_mon_0_clock_reset_reset_reset_bridge_in_reset_reset => eth_mon_0_clock_reset_reset_reset_bridge_in_reset_reset.IN34
master_0_clk_reset_reset_bridge_in_reset_reset => ~NO_FANOUT~
master_0_master_address[0] => master_0_master_address[0].IN1
master_0_master_address[1] => master_0_master_address[1].IN1
master_0_master_address[2] => master_0_master_address[2].IN1
master_0_master_address[3] => master_0_master_address[3].IN1
master_0_master_address[4] => master_0_master_address[4].IN1
master_0_master_address[5] => master_0_master_address[5].IN1
master_0_master_address[6] => master_0_master_address[6].IN1
master_0_master_address[7] => master_0_master_address[7].IN1
master_0_master_address[8] => master_0_master_address[8].IN1
master_0_master_address[9] => master_0_master_address[9].IN1
master_0_master_address[10] => master_0_master_address[10].IN1
master_0_master_address[11] => master_0_master_address[11].IN1
master_0_master_address[12] => master_0_master_address[12].IN1
master_0_master_address[13] => master_0_master_address[13].IN1
master_0_master_address[14] => master_0_master_address[14].IN1
master_0_master_address[15] => master_0_master_address[15].IN1
master_0_master_address[16] => master_0_master_address[16].IN1
master_0_master_address[17] => master_0_master_address[17].IN1
master_0_master_address[18] => master_0_master_address[18].IN1
master_0_master_address[19] => master_0_master_address[19].IN1
master_0_master_address[20] => master_0_master_address[20].IN1
master_0_master_address[21] => master_0_master_address[21].IN1
master_0_master_address[22] => master_0_master_address[22].IN1
master_0_master_address[23] => master_0_master_address[23].IN1
master_0_master_address[24] => master_0_master_address[24].IN1
master_0_master_address[25] => master_0_master_address[25].IN1
master_0_master_address[26] => master_0_master_address[26].IN1
master_0_master_address[27] => master_0_master_address[27].IN1
master_0_master_address[28] => master_0_master_address[28].IN1
master_0_master_address[29] => master_0_master_address[29].IN1
master_0_master_address[30] => master_0_master_address[30].IN1
master_0_master_address[31] => master_0_master_address[31].IN1
master_0_master_waitrequest <= altera_merlin_master_translator:master_0_master_translator.av_waitrequest
master_0_master_byteenable[0] => master_0_master_byteenable[0].IN1
master_0_master_byteenable[1] => master_0_master_byteenable[1].IN1
master_0_master_byteenable[2] => master_0_master_byteenable[2].IN1
master_0_master_byteenable[3] => master_0_master_byteenable[3].IN1
master_0_master_read => master_0_master_read.IN1
master_0_master_readdata[0] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[1] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[2] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[3] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[4] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[5] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[6] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[7] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[8] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[9] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[10] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[11] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[12] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[13] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[14] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[15] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[16] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[17] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[18] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[19] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[20] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[21] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[22] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[23] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[24] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[25] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[26] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[27] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[28] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[29] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[30] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[31] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdatavalid <= altera_merlin_master_translator:master_0_master_translator.av_readdatavalid
master_0_master_write => master_0_master_write.IN1
master_0_master_writedata[0] => master_0_master_writedata[0].IN1
master_0_master_writedata[1] => master_0_master_writedata[1].IN1
master_0_master_writedata[2] => master_0_master_writedata[2].IN1
master_0_master_writedata[3] => master_0_master_writedata[3].IN1
master_0_master_writedata[4] => master_0_master_writedata[4].IN1
master_0_master_writedata[5] => master_0_master_writedata[5].IN1
master_0_master_writedata[6] => master_0_master_writedata[6].IN1
master_0_master_writedata[7] => master_0_master_writedata[7].IN1
master_0_master_writedata[8] => master_0_master_writedata[8].IN1
master_0_master_writedata[9] => master_0_master_writedata[9].IN1
master_0_master_writedata[10] => master_0_master_writedata[10].IN1
master_0_master_writedata[11] => master_0_master_writedata[11].IN1
master_0_master_writedata[12] => master_0_master_writedata[12].IN1
master_0_master_writedata[13] => master_0_master_writedata[13].IN1
master_0_master_writedata[14] => master_0_master_writedata[14].IN1
master_0_master_writedata[15] => master_0_master_writedata[15].IN1
master_0_master_writedata[16] => master_0_master_writedata[16].IN1
master_0_master_writedata[17] => master_0_master_writedata[17].IN1
master_0_master_writedata[18] => master_0_master_writedata[18].IN1
master_0_master_writedata[19] => master_0_master_writedata[19].IN1
master_0_master_writedata[20] => master_0_master_writedata[20].IN1
master_0_master_writedata[21] => master_0_master_writedata[21].IN1
master_0_master_writedata[22] => master_0_master_writedata[22].IN1
master_0_master_writedata[23] => master_0_master_writedata[23].IN1
master_0_master_writedata[24] => master_0_master_writedata[24].IN1
master_0_master_writedata[25] => master_0_master_writedata[25].IN1
master_0_master_writedata[26] => master_0_master_writedata[26].IN1
master_0_master_writedata[27] => master_0_master_writedata[27].IN1
master_0_master_writedata[28] => master_0_master_writedata[28].IN1
master_0_master_writedata[29] => master_0_master_writedata[29].IN1
master_0_master_writedata[30] => master_0_master_writedata[30].IN1
master_0_master_writedata[31] => master_0_master_writedata[31].IN1
eth_gen_0_avalon_slave_address[0] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_address
eth_gen_0_avalon_slave_address[1] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_address
eth_gen_0_avalon_slave_address[2] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_address
eth_gen_0_avalon_slave_address[3] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_address
eth_gen_0_avalon_slave_write <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_write
eth_gen_0_avalon_slave_read <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_read
eth_gen_0_avalon_slave_readdata[0] => eth_gen_0_avalon_slave_readdata[0].IN1
eth_gen_0_avalon_slave_readdata[1] => eth_gen_0_avalon_slave_readdata[1].IN1
eth_gen_0_avalon_slave_readdata[2] => eth_gen_0_avalon_slave_readdata[2].IN1
eth_gen_0_avalon_slave_readdata[3] => eth_gen_0_avalon_slave_readdata[3].IN1
eth_gen_0_avalon_slave_readdata[4] => eth_gen_0_avalon_slave_readdata[4].IN1
eth_gen_0_avalon_slave_readdata[5] => eth_gen_0_avalon_slave_readdata[5].IN1
eth_gen_0_avalon_slave_readdata[6] => eth_gen_0_avalon_slave_readdata[6].IN1
eth_gen_0_avalon_slave_readdata[7] => eth_gen_0_avalon_slave_readdata[7].IN1
eth_gen_0_avalon_slave_readdata[8] => eth_gen_0_avalon_slave_readdata[8].IN1
eth_gen_0_avalon_slave_readdata[9] => eth_gen_0_avalon_slave_readdata[9].IN1
eth_gen_0_avalon_slave_readdata[10] => eth_gen_0_avalon_slave_readdata[10].IN1
eth_gen_0_avalon_slave_readdata[11] => eth_gen_0_avalon_slave_readdata[11].IN1
eth_gen_0_avalon_slave_readdata[12] => eth_gen_0_avalon_slave_readdata[12].IN1
eth_gen_0_avalon_slave_readdata[13] => eth_gen_0_avalon_slave_readdata[13].IN1
eth_gen_0_avalon_slave_readdata[14] => eth_gen_0_avalon_slave_readdata[14].IN1
eth_gen_0_avalon_slave_readdata[15] => eth_gen_0_avalon_slave_readdata[15].IN1
eth_gen_0_avalon_slave_readdata[16] => eth_gen_0_avalon_slave_readdata[16].IN1
eth_gen_0_avalon_slave_readdata[17] => eth_gen_0_avalon_slave_readdata[17].IN1
eth_gen_0_avalon_slave_readdata[18] => eth_gen_0_avalon_slave_readdata[18].IN1
eth_gen_0_avalon_slave_readdata[19] => eth_gen_0_avalon_slave_readdata[19].IN1
eth_gen_0_avalon_slave_readdata[20] => eth_gen_0_avalon_slave_readdata[20].IN1
eth_gen_0_avalon_slave_readdata[21] => eth_gen_0_avalon_slave_readdata[21].IN1
eth_gen_0_avalon_slave_readdata[22] => eth_gen_0_avalon_slave_readdata[22].IN1
eth_gen_0_avalon_slave_readdata[23] => eth_gen_0_avalon_slave_readdata[23].IN1
eth_gen_0_avalon_slave_readdata[24] => eth_gen_0_avalon_slave_readdata[24].IN1
eth_gen_0_avalon_slave_readdata[25] => eth_gen_0_avalon_slave_readdata[25].IN1
eth_gen_0_avalon_slave_readdata[26] => eth_gen_0_avalon_slave_readdata[26].IN1
eth_gen_0_avalon_slave_readdata[27] => eth_gen_0_avalon_slave_readdata[27].IN1
eth_gen_0_avalon_slave_readdata[28] => eth_gen_0_avalon_slave_readdata[28].IN1
eth_gen_0_avalon_slave_readdata[29] => eth_gen_0_avalon_slave_readdata[29].IN1
eth_gen_0_avalon_slave_readdata[30] => eth_gen_0_avalon_slave_readdata[30].IN1
eth_gen_0_avalon_slave_readdata[31] => eth_gen_0_avalon_slave_readdata[31].IN1
eth_gen_0_avalon_slave_writedata[0] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[1] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[2] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[3] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[4] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[5] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[6] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[7] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[8] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[9] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[10] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[11] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[12] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[13] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[14] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[15] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[16] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[17] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[18] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[19] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[20] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[21] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[22] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[23] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[24] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[25] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[26] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[27] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[28] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[29] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[30] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_gen_0_avalon_slave_writedata[31] <= altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_address[0] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_address
eth_mon_0_avalon_slave_address[1] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_address
eth_mon_0_avalon_slave_address[2] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_address
eth_mon_0_avalon_slave_write <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_write
eth_mon_0_avalon_slave_read <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_read
eth_mon_0_avalon_slave_readdata[0] => eth_mon_0_avalon_slave_readdata[0].IN1
eth_mon_0_avalon_slave_readdata[1] => eth_mon_0_avalon_slave_readdata[1].IN1
eth_mon_0_avalon_slave_readdata[2] => eth_mon_0_avalon_slave_readdata[2].IN1
eth_mon_0_avalon_slave_readdata[3] => eth_mon_0_avalon_slave_readdata[3].IN1
eth_mon_0_avalon_slave_readdata[4] => eth_mon_0_avalon_slave_readdata[4].IN1
eth_mon_0_avalon_slave_readdata[5] => eth_mon_0_avalon_slave_readdata[5].IN1
eth_mon_0_avalon_slave_readdata[6] => eth_mon_0_avalon_slave_readdata[6].IN1
eth_mon_0_avalon_slave_readdata[7] => eth_mon_0_avalon_slave_readdata[7].IN1
eth_mon_0_avalon_slave_readdata[8] => eth_mon_0_avalon_slave_readdata[8].IN1
eth_mon_0_avalon_slave_readdata[9] => eth_mon_0_avalon_slave_readdata[9].IN1
eth_mon_0_avalon_slave_readdata[10] => eth_mon_0_avalon_slave_readdata[10].IN1
eth_mon_0_avalon_slave_readdata[11] => eth_mon_0_avalon_slave_readdata[11].IN1
eth_mon_0_avalon_slave_readdata[12] => eth_mon_0_avalon_slave_readdata[12].IN1
eth_mon_0_avalon_slave_readdata[13] => eth_mon_0_avalon_slave_readdata[13].IN1
eth_mon_0_avalon_slave_readdata[14] => eth_mon_0_avalon_slave_readdata[14].IN1
eth_mon_0_avalon_slave_readdata[15] => eth_mon_0_avalon_slave_readdata[15].IN1
eth_mon_0_avalon_slave_readdata[16] => eth_mon_0_avalon_slave_readdata[16].IN1
eth_mon_0_avalon_slave_readdata[17] => eth_mon_0_avalon_slave_readdata[17].IN1
eth_mon_0_avalon_slave_readdata[18] => eth_mon_0_avalon_slave_readdata[18].IN1
eth_mon_0_avalon_slave_readdata[19] => eth_mon_0_avalon_slave_readdata[19].IN1
eth_mon_0_avalon_slave_readdata[20] => eth_mon_0_avalon_slave_readdata[20].IN1
eth_mon_0_avalon_slave_readdata[21] => eth_mon_0_avalon_slave_readdata[21].IN1
eth_mon_0_avalon_slave_readdata[22] => eth_mon_0_avalon_slave_readdata[22].IN1
eth_mon_0_avalon_slave_readdata[23] => eth_mon_0_avalon_slave_readdata[23].IN1
eth_mon_0_avalon_slave_readdata[24] => eth_mon_0_avalon_slave_readdata[24].IN1
eth_mon_0_avalon_slave_readdata[25] => eth_mon_0_avalon_slave_readdata[25].IN1
eth_mon_0_avalon_slave_readdata[26] => eth_mon_0_avalon_slave_readdata[26].IN1
eth_mon_0_avalon_slave_readdata[27] => eth_mon_0_avalon_slave_readdata[27].IN1
eth_mon_0_avalon_slave_readdata[28] => eth_mon_0_avalon_slave_readdata[28].IN1
eth_mon_0_avalon_slave_readdata[29] => eth_mon_0_avalon_slave_readdata[29].IN1
eth_mon_0_avalon_slave_readdata[30] => eth_mon_0_avalon_slave_readdata[30].IN1
eth_mon_0_avalon_slave_readdata[31] => eth_mon_0_avalon_slave_readdata[31].IN1
eth_mon_0_avalon_slave_writedata[0] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[1] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[2] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[3] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[4] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[5] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[6] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[7] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[8] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[9] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[10] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[11] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[12] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[13] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[14] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[15] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[16] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[17] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[18] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[19] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[20] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[21] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[22] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[23] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[24] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[25] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[26] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[27] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[28] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[29] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[30] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
eth_mon_0_avalon_slave_writedata[31] <= altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator.av_writedata
st_mux_2_to_1_0_control_port_address[0] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_address
st_mux_2_to_1_0_control_port_address[1] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_address
st_mux_2_to_1_0_control_port_address[2] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_address
st_mux_2_to_1_0_control_port_address[3] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_address
st_mux_2_to_1_0_control_port_address[4] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_address
st_mux_2_to_1_0_control_port_address[5] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_address
st_mux_2_to_1_0_control_port_address[6] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_address
st_mux_2_to_1_0_control_port_address[7] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_address
st_mux_2_to_1_0_control_port_write <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_write
st_mux_2_to_1_0_control_port_read <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_read
st_mux_2_to_1_0_control_port_readdata[0] => st_mux_2_to_1_0_control_port_readdata[0].IN1
st_mux_2_to_1_0_control_port_readdata[1] => st_mux_2_to_1_0_control_port_readdata[1].IN1
st_mux_2_to_1_0_control_port_readdata[2] => st_mux_2_to_1_0_control_port_readdata[2].IN1
st_mux_2_to_1_0_control_port_readdata[3] => st_mux_2_to_1_0_control_port_readdata[3].IN1
st_mux_2_to_1_0_control_port_readdata[4] => st_mux_2_to_1_0_control_port_readdata[4].IN1
st_mux_2_to_1_0_control_port_readdata[5] => st_mux_2_to_1_0_control_port_readdata[5].IN1
st_mux_2_to_1_0_control_port_readdata[6] => st_mux_2_to_1_0_control_port_readdata[6].IN1
st_mux_2_to_1_0_control_port_readdata[7] => st_mux_2_to_1_0_control_port_readdata[7].IN1
st_mux_2_to_1_0_control_port_readdata[8] => st_mux_2_to_1_0_control_port_readdata[8].IN1
st_mux_2_to_1_0_control_port_readdata[9] => st_mux_2_to_1_0_control_port_readdata[9].IN1
st_mux_2_to_1_0_control_port_readdata[10] => st_mux_2_to_1_0_control_port_readdata[10].IN1
st_mux_2_to_1_0_control_port_readdata[11] => st_mux_2_to_1_0_control_port_readdata[11].IN1
st_mux_2_to_1_0_control_port_readdata[12] => st_mux_2_to_1_0_control_port_readdata[12].IN1
st_mux_2_to_1_0_control_port_readdata[13] => st_mux_2_to_1_0_control_port_readdata[13].IN1
st_mux_2_to_1_0_control_port_readdata[14] => st_mux_2_to_1_0_control_port_readdata[14].IN1
st_mux_2_to_1_0_control_port_readdata[15] => st_mux_2_to_1_0_control_port_readdata[15].IN1
st_mux_2_to_1_0_control_port_readdata[16] => st_mux_2_to_1_0_control_port_readdata[16].IN1
st_mux_2_to_1_0_control_port_readdata[17] => st_mux_2_to_1_0_control_port_readdata[17].IN1
st_mux_2_to_1_0_control_port_readdata[18] => st_mux_2_to_1_0_control_port_readdata[18].IN1
st_mux_2_to_1_0_control_port_readdata[19] => st_mux_2_to_1_0_control_port_readdata[19].IN1
st_mux_2_to_1_0_control_port_readdata[20] => st_mux_2_to_1_0_control_port_readdata[20].IN1
st_mux_2_to_1_0_control_port_readdata[21] => st_mux_2_to_1_0_control_port_readdata[21].IN1
st_mux_2_to_1_0_control_port_readdata[22] => st_mux_2_to_1_0_control_port_readdata[22].IN1
st_mux_2_to_1_0_control_port_readdata[23] => st_mux_2_to_1_0_control_port_readdata[23].IN1
st_mux_2_to_1_0_control_port_readdata[24] => st_mux_2_to_1_0_control_port_readdata[24].IN1
st_mux_2_to_1_0_control_port_readdata[25] => st_mux_2_to_1_0_control_port_readdata[25].IN1
st_mux_2_to_1_0_control_port_readdata[26] => st_mux_2_to_1_0_control_port_readdata[26].IN1
st_mux_2_to_1_0_control_port_readdata[27] => st_mux_2_to_1_0_control_port_readdata[27].IN1
st_mux_2_to_1_0_control_port_readdata[28] => st_mux_2_to_1_0_control_port_readdata[28].IN1
st_mux_2_to_1_0_control_port_readdata[29] => st_mux_2_to_1_0_control_port_readdata[29].IN1
st_mux_2_to_1_0_control_port_readdata[30] => st_mux_2_to_1_0_control_port_readdata[30].IN1
st_mux_2_to_1_0_control_port_readdata[31] => st_mux_2_to_1_0_control_port_readdata[31].IN1
st_mux_2_to_1_0_control_port_writedata[0] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[1] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[2] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[3] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[4] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[5] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[6] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[7] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[8] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[9] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[10] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[11] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[12] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[13] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[14] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[15] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[16] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[17] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[18] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[19] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[20] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[21] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[22] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[23] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[24] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[25] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[26] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[27] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[28] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[29] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[30] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_writedata[31] <= altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator.av_writedata
st_mux_2_to_1_0_control_port_waitrequest => st_mux_2_to_1_0_control_port_waitrequest.IN1
triple_speed_ethernet_0_control_port_address[0] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_address
triple_speed_ethernet_0_control_port_address[1] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_address
triple_speed_ethernet_0_control_port_address[2] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_address
triple_speed_ethernet_0_control_port_address[3] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_address
triple_speed_ethernet_0_control_port_address[4] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_address
triple_speed_ethernet_0_control_port_address[5] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_address
triple_speed_ethernet_0_control_port_address[6] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_address
triple_speed_ethernet_0_control_port_address[7] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_address
triple_speed_ethernet_0_control_port_write <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_write
triple_speed_ethernet_0_control_port_read <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_read
triple_speed_ethernet_0_control_port_readdata[0] => triple_speed_ethernet_0_control_port_readdata[0].IN1
triple_speed_ethernet_0_control_port_readdata[1] => triple_speed_ethernet_0_control_port_readdata[1].IN1
triple_speed_ethernet_0_control_port_readdata[2] => triple_speed_ethernet_0_control_port_readdata[2].IN1
triple_speed_ethernet_0_control_port_readdata[3] => triple_speed_ethernet_0_control_port_readdata[3].IN1
triple_speed_ethernet_0_control_port_readdata[4] => triple_speed_ethernet_0_control_port_readdata[4].IN1
triple_speed_ethernet_0_control_port_readdata[5] => triple_speed_ethernet_0_control_port_readdata[5].IN1
triple_speed_ethernet_0_control_port_readdata[6] => triple_speed_ethernet_0_control_port_readdata[6].IN1
triple_speed_ethernet_0_control_port_readdata[7] => triple_speed_ethernet_0_control_port_readdata[7].IN1
triple_speed_ethernet_0_control_port_readdata[8] => triple_speed_ethernet_0_control_port_readdata[8].IN1
triple_speed_ethernet_0_control_port_readdata[9] => triple_speed_ethernet_0_control_port_readdata[9].IN1
triple_speed_ethernet_0_control_port_readdata[10] => triple_speed_ethernet_0_control_port_readdata[10].IN1
triple_speed_ethernet_0_control_port_readdata[11] => triple_speed_ethernet_0_control_port_readdata[11].IN1
triple_speed_ethernet_0_control_port_readdata[12] => triple_speed_ethernet_0_control_port_readdata[12].IN1
triple_speed_ethernet_0_control_port_readdata[13] => triple_speed_ethernet_0_control_port_readdata[13].IN1
triple_speed_ethernet_0_control_port_readdata[14] => triple_speed_ethernet_0_control_port_readdata[14].IN1
triple_speed_ethernet_0_control_port_readdata[15] => triple_speed_ethernet_0_control_port_readdata[15].IN1
triple_speed_ethernet_0_control_port_readdata[16] => triple_speed_ethernet_0_control_port_readdata[16].IN1
triple_speed_ethernet_0_control_port_readdata[17] => triple_speed_ethernet_0_control_port_readdata[17].IN1
triple_speed_ethernet_0_control_port_readdata[18] => triple_speed_ethernet_0_control_port_readdata[18].IN1
triple_speed_ethernet_0_control_port_readdata[19] => triple_speed_ethernet_0_control_port_readdata[19].IN1
triple_speed_ethernet_0_control_port_readdata[20] => triple_speed_ethernet_0_control_port_readdata[20].IN1
triple_speed_ethernet_0_control_port_readdata[21] => triple_speed_ethernet_0_control_port_readdata[21].IN1
triple_speed_ethernet_0_control_port_readdata[22] => triple_speed_ethernet_0_control_port_readdata[22].IN1
triple_speed_ethernet_0_control_port_readdata[23] => triple_speed_ethernet_0_control_port_readdata[23].IN1
triple_speed_ethernet_0_control_port_readdata[24] => triple_speed_ethernet_0_control_port_readdata[24].IN1
triple_speed_ethernet_0_control_port_readdata[25] => triple_speed_ethernet_0_control_port_readdata[25].IN1
triple_speed_ethernet_0_control_port_readdata[26] => triple_speed_ethernet_0_control_port_readdata[26].IN1
triple_speed_ethernet_0_control_port_readdata[27] => triple_speed_ethernet_0_control_port_readdata[27].IN1
triple_speed_ethernet_0_control_port_readdata[28] => triple_speed_ethernet_0_control_port_readdata[28].IN1
triple_speed_ethernet_0_control_port_readdata[29] => triple_speed_ethernet_0_control_port_readdata[29].IN1
triple_speed_ethernet_0_control_port_readdata[30] => triple_speed_ethernet_0_control_port_readdata[30].IN1
triple_speed_ethernet_0_control_port_readdata[31] => triple_speed_ethernet_0_control_port_readdata[31].IN1
triple_speed_ethernet_0_control_port_writedata[0] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[1] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[2] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[3] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[4] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[5] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[6] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[7] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[8] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[9] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[10] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[11] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[12] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[13] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[14] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[15] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[16] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[17] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[18] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[19] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[20] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[21] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[22] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[23] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[24] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[25] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[26] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[27] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[28] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[29] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[30] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_writedata[31] <= altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator.av_writedata
triple_speed_ethernet_0_control_port_waitrequest => triple_speed_ethernet_0_control_port_waitrequest.IN1


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_address[27] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
uav_address[28] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
uav_address[29] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
uav_address[30] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
uav_address[31] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_address[27] => uav_address[27].DATAIN
av_address[28] => uav_address[28].DATAIN
av_address[29] => uav_address[29].DATAIN
av_address[30] => uav_address[30].DATAIN
av_address[31] => uav_address[31].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always1.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => always1.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[74].DATAIN
av_burstcount[1] => cp_data[75].DATAIN
av_burstcount[2] => cp_data[76].DATAIN
av_debugaccess => cp_data[92].DATAIN
av_lock => cp_data[72].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= <GND>
cp_data[69] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[73] <= <GND>
cp_data[74] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[75] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[76] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[77] <= <VCC>
cp_data[78] <= <GND>
cp_data[79] <= <VCC>
cp_data[80] <= <GND>
cp_data[81] <= <VCC>
cp_data[82] <= <GND>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <GND>
cp_data[92] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[93] <= <VCC>
cp_data[94] <= <GND>
cp_data[95] <= <GND>
cp_data[96] <= <GND>
cp_data[97] <= <GND>
cp_data[98] <= <GND>
cp_data[99] <= <GND>
cp_data[100] <= <GND>
cp_data[101] <= <GND>
cp_data[102] <= <VCC>
cp_data[103] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_data[94] => ~NO_FANOUT~
rp_data[95] => ~NO_FANOUT~
rp_data[96] => ~NO_FANOUT~
rp_data[97] => ~NO_FANOUT~
rp_data[98] => ~NO_FANOUT~
rp_data[99] => ~NO_FANOUT~
rp_data[100] => ~NO_FANOUT~
rp_data[101] => ~NO_FANOUT~
rp_data[102] => ~NO_FANOUT~
rp_data[103] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= <GND>
rf_source_data[94] <= <GND>
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => comb.OUTPUTSELECT
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rf_sink_byte_cnt[0].IN1
rf_sink_data[75] => rf_sink_byte_cnt[1].IN1
rf_sink_data[76] => rf_sink_byte_cnt[2].IN1
rf_sink_data[77] => rf_sink_burstwrap[0].IN1
rf_sink_data[78] => rf_sink_burstsize[0].IN1
rf_sink_data[79] => rf_sink_burstsize[1].IN1
rf_sink_data[80] => rf_sink_burstsize[2].IN1
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[89].DATAIN
rf_sink_data[88] => rp_data[90].DATAIN
rf_sink_data[89] => rp_data[87].DATAIN
rf_sink_data[90] => rp_data[88].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => ~NO_FANOUT~
rf_sink_data[100] => ~NO_FANOUT~
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => current_response.OUTPUTSELECT
rf_sink_data[104] => current_response.OUTPUTSELECT
rf_sink_data[104] => rdata_fifo_sink_ready.IN0
rf_sink_data[104] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => comb.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => m0_burstcount.DATAA
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[92] => m0_debugaccess.DATAIN
cp_data[93] => ~NO_FANOUT~
cp_data[94] => ~NO_FANOUT~
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= <GND>
rf_source_data[94] <= <GND>
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => comb.OUTPUTSELECT
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rf_sink_byte_cnt[0].IN1
rf_sink_data[75] => rf_sink_byte_cnt[1].IN1
rf_sink_data[76] => rf_sink_byte_cnt[2].IN1
rf_sink_data[77] => rf_sink_burstwrap[0].IN1
rf_sink_data[78] => rf_sink_burstsize[0].IN1
rf_sink_data[79] => rf_sink_burstsize[1].IN1
rf_sink_data[80] => rf_sink_burstsize[2].IN1
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[89].DATAIN
rf_sink_data[88] => rp_data[90].DATAIN
rf_sink_data[89] => rp_data[87].DATAIN
rf_sink_data[90] => rp_data[88].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => ~NO_FANOUT~
rf_sink_data[100] => ~NO_FANOUT~
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => current_response.OUTPUTSELECT
rf_sink_data[104] => current_response.OUTPUTSELECT
rf_sink_data[104] => rdata_fifo_sink_ready.IN0
rf_sink_data[104] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => comb.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => m0_burstcount.DATAA
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[92] => m0_debugaccess.DATAIN
cp_data[93] => ~NO_FANOUT~
cp_data[94] => ~NO_FANOUT~
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= <GND>
rf_source_data[94] <= <GND>
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => comb.OUTPUTSELECT
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rf_sink_byte_cnt[0].IN1
rf_sink_data[75] => rf_sink_byte_cnt[1].IN1
rf_sink_data[76] => rf_sink_byte_cnt[2].IN1
rf_sink_data[77] => rf_sink_burstwrap[0].IN1
rf_sink_data[78] => rf_sink_burstsize[0].IN1
rf_sink_data[79] => rf_sink_burstsize[1].IN1
rf_sink_data[80] => rf_sink_burstsize[2].IN1
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[89].DATAIN
rf_sink_data[88] => rp_data[90].DATAIN
rf_sink_data[89] => rp_data[87].DATAIN
rf_sink_data[90] => rp_data[88].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => ~NO_FANOUT~
rf_sink_data[100] => ~NO_FANOUT~
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => current_response.OUTPUTSELECT
rf_sink_data[104] => current_response.OUTPUTSELECT
rf_sink_data[104] => rdata_fifo_sink_ready.IN0
rf_sink_data[104] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => comb.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => m0_burstcount.DATAA
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[92] => m0_debugaccess.DATAIN
cp_data[93] => ~NO_FANOUT~
cp_data[94] => ~NO_FANOUT~
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= <GND>
rf_source_data[94] <= <GND>
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => comb.OUTPUTSELECT
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rf_sink_byte_cnt[0].IN1
rf_sink_data[75] => rf_sink_byte_cnt[1].IN1
rf_sink_data[76] => rf_sink_byte_cnt[2].IN1
rf_sink_data[77] => rf_sink_burstwrap[0].IN1
rf_sink_data[78] => rf_sink_burstsize[0].IN1
rf_sink_data[79] => rf_sink_burstsize[1].IN1
rf_sink_data[80] => rf_sink_burstsize[2].IN1
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[89].DATAIN
rf_sink_data[88] => rp_data[90].DATAIN
rf_sink_data[89] => rp_data[87].DATAIN
rf_sink_data[90] => rp_data[88].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => ~NO_FANOUT~
rf_sink_data[100] => ~NO_FANOUT~
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => current_response.OUTPUTSELECT
rf_sink_data[104] => current_response.OUTPUTSELECT
rf_sink_data[104] => rdata_fifo_sink_ready.IN0
rf_sink_data[104] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => comb.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => m0_burstcount.DATAA
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[92] => m0_debugaccess.DATAIN
cp_data[93] => ~NO_FANOUT~
cp_data[94] => ~NO_FANOUT~
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[41] => Equal2.IN6
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal2.IN5
sink_data[42] => Equal3.IN5
sink_data[43] => src_data[43].DATAIN
sink_data[43] => Equal2.IN4
sink_data[43] => Equal3.IN4
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal2.IN3
sink_data[44] => Equal3.IN3
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal2.IN2
sink_data[45] => Equal3.IN2
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal0.IN1
sink_data[46] => Equal1.IN0
sink_data[46] => Equal2.IN1
sink_data[46] => Equal3.IN1
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal0.IN0
sink_data[47] => Equal1.IN1
sink_data[47] => Equal2.IN0
sink_data[47] => Equal3.IN0
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => ~NO_FANOUT~
sink_data[90] => ~NO_FANOUT~
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router|qsys_top_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <VCC>
default_src_channel[3] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN31
sink_data[90] => src_data[90].DATAIN
sink_data[90] => Equal0.IN30
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_001|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN31
sink_data[90] => src_data[90].DATAIN
sink_data[90] => Equal0.IN30
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_002|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN31
sink_data[90] => src_data[90].DATAIN
sink_data[90] => Equal0.IN30
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_003|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_004
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN31
sink_data[90] => src_data[90].DATAIN
sink_data[90] => Equal0.IN30
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_004|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
cmd_sink_valid => wide_valid[0].IN0
cmd_sink_valid => wide_valid[1].IN0
cmd_sink_valid => wide_valid[2].IN0
cmd_sink_valid => wide_valid[3].IN0
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[69] => save_dest_id.IN1
cmd_sink_data[69] => nonposted_cmd_accepted.IN1
cmd_sink_data[69] => suppress_change_dest_id.IN1
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[89] => Equal0.IN1
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[89] => last_dest_id[0].DATAIN
cmd_sink_data[90] => Equal0.IN0
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[90] => last_dest_id[1].DATAIN
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_data[93] => cmd_src_data[93].DATAIN
cmd_sink_data[94] => cmd_src_data[94].DATAIN
cmd_sink_data[95] => cmd_src_data[95].DATAIN
cmd_sink_data[96] => cmd_src_data[96].DATAIN
cmd_sink_data[97] => cmd_src_data[97].DATAIN
cmd_sink_data[98] => cmd_src_data[98].DATAIN
cmd_sink_data[99] => cmd_src_data[99].DATAIN
cmd_sink_data[100] => cmd_src_data[100].DATAIN
cmd_sink_data[101] => cmd_src_data[101].DATAIN
cmd_sink_data[102] => cmd_src_data[102].DATAIN
cmd_sink_data[103] => cmd_src_data[103].DATAIN
cmd_sink_channel[0] => wide_valid[0].IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => wide_valid[1].IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => wide_valid[2].IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => wide_valid[3].IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[2] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[3] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[93] <= cmd_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[94] <= cmd_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[95] <= cmd_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[96] <= cmd_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[97] <= cmd_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[98] <= cmd_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[99] <= cmd_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[100] <= cmd_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[101] <= cmd_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[102] <= cmd_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[103] <= cmd_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[2] <= cmd_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[3] <= cmd_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_data[93] => rsp_src_data[93].DATAIN
rsp_sink_data[94] => rsp_src_data[94].DATAIN
rsp_sink_data[95] => rsp_src_data[95].DATAIN
rsp_sink_data[96] => rsp_src_data[96].DATAIN
rsp_sink_data[97] => rsp_src_data[97].DATAIN
rsp_sink_data[98] => rsp_src_data[98].DATAIN
rsp_sink_data[99] => rsp_src_data[99].DATAIN
rsp_sink_data[100] => rsp_src_data[100].DATAIN
rsp_sink_data[101] => rsp_src_data[101].DATAIN
rsp_sink_data[102] => rsp_src_data[102].DATAIN
rsp_sink_data[103] => rsp_src_data[103].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[93] <= rsp_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[94] <= rsp_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[95] <= rsp_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[96] <= rsp_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[97] <= rsp_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[98] <= rsp_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[99] <= rsp_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[100] <= rsp_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[101] <= rsp_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[102] <= rsp_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[103] <= rsp_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[2] <= rsp_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[3] <= rsp_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_valid[2] => src2_valid.IN0
sink_valid[3] => src3_valid.IN0
sink_data[0] => src3_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[93] => src3_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src2_data[93].DATAIN
sink_data[94] => src3_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src2_data[94].DATAIN
sink_data[95] => src3_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src2_data[95].DATAIN
sink_data[96] => src3_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src2_data[96].DATAIN
sink_data[97] => src3_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src2_data[97].DATAIN
sink_data[98] => src3_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src2_data[98].DATAIN
sink_data[99] => src3_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src2_data[99].DATAIN
sink_data[100] => src3_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src2_data[100].DATAIN
sink_data[101] => src3_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src2_data[101].DATAIN
sink_data[102] => src3_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src2_data[102].DATAIN
sink_data[103] => src3_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src2_data[103].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_startofpacket => src3_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src2_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src2_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src2_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src2_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src2_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src2_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src2_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src2_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src2_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src2_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src3_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src3_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src3_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src3_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src3_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src3_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src3_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src3_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src3_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src3_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_data[103] => src_data[103].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink0_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux_001
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_data[103] => src_data[103].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink0_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux_002
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_data[103] => src_data[103].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink0_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux_003
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_data[103] => src_data[103].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink0_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_002
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_003
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[72] => last_cycle.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[72] => last_cycle.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[72] => last_cycle.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_data[93] => src_payload.IN1
sink2_data[94] => src_payload.IN1
sink2_data[95] => src_payload.IN1
sink2_data[96] => src_payload.IN1
sink2_data[97] => src_payload.IN1
sink2_data[98] => src_payload.IN1
sink2_data[99] => src_payload.IN1
sink2_data[100] => src_payload.IN1
sink2_data[101] => src_payload.IN1
sink2_data[102] => src_payload.IN1
sink2_data[103] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[61] => src_payload.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[72] => last_cycle.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_data[93] => src_payload.IN1
sink3_data[94] => src_payload.IN1
sink3_data[95] => src_payload.IN1
sink3_data[96] => src_payload.IN1
sink3_data[97] => src_payload.IN1
sink3_data[98] => src_payload.IN1
sink3_data[99] => src_payload.IN1
sink3_data[100] => src_payload.IN1
sink3_data[101] => src_payload.IN1
sink3_data[102] => src_payload.IN1
sink3_data[103] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
clk => clk.IN1
reset => reset.IN1


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => cout.IN0
a[3] => cout.IN0
a[4] => cout.IN0
a[4] => cout.IN0
a[5] => cout.IN0
a[5] => cout.IN0
a[6] => cout.IN0
a[6] => cout.IN0
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => cout.IN1
b[3] => cout.IN1
b[4] => cout.IN1
b[4] => cout.IN1
b[5] => cout.IN1
b[5] => cout.IN1
b[6] => cout.IN1
b[6] => cout.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.in_ready
in_0_startofpacket => in_0_startofpacket.IN1
in_0_endofpacket => in_0_endofpacket.IN1
in_0_empty[0] => in_0_empty[0].IN1
in_0_empty[1] => in_0_empty[1].IN1
in_0_error[0] => in_0_error[0].IN1
in_0_error[1] => in_0_error[1].IN1
in_0_error[2] => in_0_error[2].IN1
in_0_error[3] => in_0_error[3].IN1
in_0_error[4] => in_0_error[4].IN1
in_0_error[5] => in_0_error[5].IN1
out_0_data[0] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[1] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[2] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[3] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[4] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[5] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[6] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[7] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[8] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[9] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[10] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[11] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[12] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[13] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[14] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[15] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[16] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[17] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[18] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[19] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[20] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[21] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[22] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[23] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[24] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[25] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[26] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[27] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[28] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[29] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[30] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_data[31] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_data
out_0_valid <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_startofpacket <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_startofpacket
out_0_endofpacket <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_endofpacket
out_0_empty[0] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_empty
out_0_empty[1] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_empty
out_0_error[0] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_error
out_0_error[1] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_error
out_0_error[2] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_error
out_0_error[3] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_error
out_0_error[4] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_error
out_0_error[5] <= qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0.out_error


|top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0
in_ready <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => in_valid.IN1
in_data[0] => in_payload[10].IN1
in_data[1] => in_payload[11].IN1
in_data[2] => in_payload[12].IN1
in_data[3] => in_payload[13].IN1
in_data[4] => in_payload[14].IN1
in_data[5] => in_payload[15].IN1
in_data[6] => in_payload[16].IN1
in_data[7] => in_payload[17].IN1
in_data[8] => in_payload[18].IN1
in_data[9] => in_payload[19].IN1
in_data[10] => in_payload[20].IN1
in_data[11] => in_payload[21].IN1
in_data[12] => in_payload[22].IN1
in_data[13] => in_payload[23].IN1
in_data[14] => in_payload[24].IN1
in_data[15] => in_payload[25].IN1
in_data[16] => in_payload[26].IN1
in_data[17] => in_payload[27].IN1
in_data[18] => in_payload[28].IN1
in_data[19] => in_payload[29].IN1
in_data[20] => in_payload[30].IN1
in_data[21] => in_payload[31].IN1
in_data[22] => in_payload[32].IN1
in_data[23] => in_payload[33].IN1
in_data[24] => in_payload[34].IN1
in_data[25] => in_payload[35].IN1
in_data[26] => in_payload[36].IN1
in_data[27] => in_payload[37].IN1
in_data[28] => in_payload[38].IN1
in_data[29] => in_payload[39].IN1
in_data[30] => in_payload[40].IN1
in_data[31] => in_payload[41].IN1
in_error[0] => in_payload[0].IN1
in_error[1] => in_payload[1].IN1
in_error[2] => in_payload[2].IN1
in_error[3] => in_payload[3].IN1
in_error[4] => in_payload[4].IN1
in_error[5] => in_payload[5].IN1
in_startofpacket => in_payload[9].IN1
in_endofpacket => in_payload[8].IN1
in_empty[0] => in_payload[6].IN1
in_empty[1] => in_payload[7].IN1
out_ready => ready[0].IN1
out_valid <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_valid
out_data[0] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[1] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[2] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[3] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[4] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[5] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[6] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[7] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[8] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[9] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[10] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[11] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[12] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[13] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[14] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[15] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[16] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[17] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[18] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[19] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[20] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[21] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[22] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[23] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[24] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[25] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[26] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[27] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[28] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[29] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[30] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_data[31] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_error[0] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_error[1] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_error[2] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_error[3] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_error[4] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_error[5] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_startofpacket <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_endofpacket <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_empty[0] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
out_empty[1] <= qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo.out_data
clk => clk.IN1
reset_n => reset_n.IN1


|top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo
fill_level[0] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[1] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[2] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[3] <= fill_level.DB_MAX_OUTPUT_PORT_TYPE
fill_level[4] <= full.DB_MAX_OUTPUT_PORT_TYPE
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always1.IN1
in_valid => always1.IN1
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_data[18] => mem.data_a[18].DATAIN
in_data[18] => mem.DATAIN18
in_data[19] => mem.data_a[19].DATAIN
in_data[19] => mem.DATAIN19
in_data[20] => mem.data_a[20].DATAIN
in_data[20] => mem.DATAIN20
in_data[21] => mem.data_a[21].DATAIN
in_data[21] => mem.DATAIN21
in_data[22] => mem.data_a[22].DATAIN
in_data[22] => mem.DATAIN22
in_data[23] => mem.data_a[23].DATAIN
in_data[23] => mem.DATAIN23
in_data[24] => mem.data_a[24].DATAIN
in_data[24] => mem.DATAIN24
in_data[25] => mem.data_a[25].DATAIN
in_data[25] => mem.DATAIN25
in_data[26] => mem.data_a[26].DATAIN
in_data[26] => mem.DATAIN26
in_data[27] => mem.data_a[27].DATAIN
in_data[27] => mem.DATAIN27
in_data[28] => mem.data_a[28].DATAIN
in_data[28] => mem.DATAIN28
in_data[29] => mem.data_a[29].DATAIN
in_data[29] => mem.DATAIN29
in_data[30] => mem.data_a[30].DATAIN
in_data[30] => mem.DATAIN30
in_data[31] => mem.data_a[31].DATAIN
in_data[31] => mem.DATAIN31
in_data[32] => mem.data_a[32].DATAIN
in_data[32] => mem.DATAIN32
in_data[33] => mem.data_a[33].DATAIN
in_data[33] => mem.DATAIN33
in_data[34] => mem.data_a[34].DATAIN
in_data[34] => mem.DATAIN34
in_data[35] => mem.data_a[35].DATAIN
in_data[35] => mem.DATAIN35
in_data[36] => mem.data_a[36].DATAIN
in_data[36] => mem.DATAIN36
in_data[37] => mem.data_a[37].DATAIN
in_data[37] => mem.DATAIN37
in_data[38] => mem.data_a[38].DATAIN
in_data[38] => mem.DATAIN38
in_data[39] => mem.data_a[39].DATAIN
in_data[39] => mem.DATAIN39
in_data[40] => mem.data_a[40].DATAIN
in_data[40] => mem.DATAIN40
in_data[41] => mem.data_a[41].DATAIN
in_data[41] => mem.DATAIN41
out_ready => always1.IN1
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => mem.we_a.CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[41].CLK
clk => mem.data_a[40].CLK
clk => mem.data_a[39].CLK
clk => mem.data_a[38].CLK
clk => mem.data_a[37].CLK
clk => mem.data_a[36].CLK
clk => mem.data_a[35].CLK
clk => mem.data_a[34].CLK
clk => mem.data_a[33].CLK
clk => mem.data_a[32].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_data[8]~reg0.CLK
clk => out_data[9]~reg0.CLK
clk => out_data[10]~reg0.CLK
clk => out_data[11]~reg0.CLK
clk => out_data[12]~reg0.CLK
clk => out_data[13]~reg0.CLK
clk => out_data[14]~reg0.CLK
clk => out_data[15]~reg0.CLK
clk => out_data[16]~reg0.CLK
clk => out_data[17]~reg0.CLK
clk => out_data[18]~reg0.CLK
clk => out_data[19]~reg0.CLK
clk => out_data[20]~reg0.CLK
clk => out_data[21]~reg0.CLK
clk => out_data[22]~reg0.CLK
clk => out_data[23]~reg0.CLK
clk => out_data[24]~reg0.CLK
clk => out_data[25]~reg0.CLK
clk => out_data[26]~reg0.CLK
clk => out_data[27]~reg0.CLK
clk => out_data[28]~reg0.CLK
clk => out_data[29]~reg0.CLK
clk => out_data[30]~reg0.CLK
clk => out_data[31]~reg0.CLK
clk => out_data[32]~reg0.CLK
clk => out_data[33]~reg0.CLK
clk => out_data[34]~reg0.CLK
clk => out_data[35]~reg0.CLK
clk => out_data[36]~reg0.CLK
clk => out_data[37]~reg0.CLK
clk => out_data[38]~reg0.CLK
clk => out_data[39]~reg0.CLK
clk => out_data[40]~reg0.CLK
clk => out_data[41]~reg0.CLK
clk => out_valid~reg0.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_addr[0].CLK
clk => rd_addr[1].CLK
clk => rd_addr[2].CLK
clk => rd_addr[3].CLK
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
clk => mem.CLK0
reset_n => out_valid~reg0.ACLR
reset_n => full.ACLR
reset_n => empty.PRESET
reset_n => rd_addr[0].ACLR
reset_n => rd_addr[1].ACLR
reset_n => rd_addr[2].ACLR
reset_n => rd_addr[3].ACLR
reset_n => wr_addr[0].ACLR
reset_n => wr_addr[1].ACLR
reset_n => wr_addr[2].ACLR
reset_n => wr_addr[3].ACLR


|top|qsys_top:qsys_top_0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top|qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


