$date
	Sun Mar 09 12:16:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sample7_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var reg 1 " Cout $end
$var reg 1 & H $end
$var reg 1 ' I $end
$var reg 1 ( J $end
$var reg 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1!
1&
1$
#2
0$
1#
#3
1"
0!
1'
0&
1$
#4
0"
1!
0'
1%
0$
0#
#5
1"
0!
1(
1&
1$
#6
0$
1#
#7
1!
0(
1'
0&
1$
