{"vcs1":{"timestamp_begin":1682460415.671165723, "rt":0.37, "ut":0.20, "st":0.11}}
{"vcselab":{"timestamp_begin":1682460416.078251252, "rt":0.34, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1682460416.442395913, "rt":0.20, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682460415.340996049}
{"VCS_COMP_START_TIME": 1682460415.340996049}
{"VCS_COMP_END_TIME": 1682460416.678502664}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc RISC240.sv controlpath.sv datapath.sv library.sv memory.sv constants.sv regfile.sv alu.sv"}
{"vcs1": {"peak_mem": 338776}}
{"stitch_vcselab": {"peak_mem": 238980}}
