{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649153188147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649153188154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 18:06:28 2022 " "Processing started: Tue Apr 05 18:06:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649153188154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649153188154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iic_eeprom -c iic_eeprom " "Command: quartus_map --read_settings_files=on --write_settings_files=off iic_eeprom -c iic_eeprom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649153188154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1649153188387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/sim/tb_iic_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/sim/tb_iic_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_iic_eeprom " "Found entity 1: tb_iic_eeprom" {  } { { "../sim/tb_iic_eeprom.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/sim/tb_iic_eeprom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/top_seg595.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/top_seg595.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg595 " "Found entity 1: top_seg595" {  } { { "../rtl/top_seg595.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/top_seg595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/hc595_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_trans.v(177) " "Verilog HDL Expression warning at data_trans.v(177): truncated literal to match 4 bits" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/data_trans.v" 177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1649153196143 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_trans.v(186) " "Verilog HDL Expression warning at data_trans.v(186): truncated literal to match 4 bits" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/data_trans.v" 186 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1649153196143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sign SIGN data_trans.v(7) " "Verilog HDL Declaration information at data_trans.v(7): object \"sign\" differs only in case from object \"SIGN\" in the same scope" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/data_trans.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1649153196143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/data_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/data_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_trans " "Found entity 1: data_trans" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/data_trans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/iic_eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/iic_eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_eeprom " "Found entity 1: iic_eeprom" {  } { { "../rtl/iic_eeprom.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/sim/tb_iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/sim/tb_iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_iic_ctrl " "Found entity 1: tb_iic_ctrl" {  } { { "../sim/tb_iic_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/sim/tb_iic_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/library/iic/iic_eeprom/rtl/iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/library/iic/iic_eeprom/rtl/iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "../rtl/iic_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "ip_core/FIFO/FIFO.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/ip_core/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iic_eeprom " "Elaborating entity \"iic_eeprom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649153196320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:FIFO_inst " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:FIFO_inst\"" {  } { { "../rtl/iic_eeprom.v" "FIFO_inst" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_eeprom.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO:FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/FIFO/FIFO.v" "scfifo_component" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/ip_core/FIFO/FIFO.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO:FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/FIFO/FIFO.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/ip_core/FIFO/FIFO.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649153196414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO:FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196415 ""}  } { { "ip_core/FIFO/FIFO.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/ip_core/FIFO/FIFO.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1649153196415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8121.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8121.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8121 " "Found entity 1: scfifo_8121" {  } { { "db/scfifo_8121.tdf" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/scfifo_8121.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8121 FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated " "Elaborating entity \"scfifo_8121\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f721.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f721.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f721 " "Found entity 1: a_dpfifo_f721" {  } { { "db/a_dpfifo_f721.tdf" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/a_dpfifo_f721.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f721 FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo " "Elaborating entity \"a_dpfifo_f721\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\"" {  } { { "db/scfifo_8121.tdf" "dpfifo" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/scfifo_8121.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66e " "Found entity 1: a_fefifo_66e" {  } { { "db/a_fefifo_66e.tdf" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/a_fefifo_66e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66e FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\|a_fefifo_66e:fifo_state " "Elaborating entity \"a_fefifo_66e\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\|a_fefifo_66e:fifo_state\"" {  } { { "db/a_dpfifo_f721.tdf" "fifo_state" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/a_dpfifo_f721.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/cntr_co7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\|a_fefifo_66e:fifo_state\|cntr_co7:count_usedw " "Elaborating entity \"cntr_co7\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\|a_fefifo_66e:fifo_state\|cntr_co7:count_usedw\"" {  } { { "db/a_fefifo_66e.tdf" "count_usedw" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/a_fefifo_66e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_1711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_1711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1711 " "Found entity 1: dpram_1711" {  } { { "db/dpram_1711.tdf" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/dpram_1711.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_1711 FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\|dpram_1711:FIFOram " "Elaborating entity \"dpram_1711\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\|dpram_1711:FIFOram\"" {  } { { "db/a_dpfifo_f721.tdf" "FIFOram" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/a_dpfifo_f721.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0k1 " "Found entity 1: altsyncram_k0k1" {  } { { "db/altsyncram_k0k1.tdf" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/altsyncram_k0k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0k1 FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\|dpram_1711:FIFOram\|altsyncram_k0k1:altsyncram1 " "Elaborating entity \"altsyncram_k0k1\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\|dpram_1711:FIFOram\|altsyncram_k0k1:altsyncram1\"" {  } { { "db/dpram_1711.tdf" "altsyncram1" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/dpram_1711.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/cntr_0ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649153196678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649153196678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\|cntr_0ob:rd_ptr_count " "Elaborating entity \"cntr_0ob\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_8121:auto_generated\|a_dpfifo_f721:dpfifo\|cntr_0ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_f721.tdf" "rd_ptr_count" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/db/a_dpfifo_f721.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst_wr " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst_wr\"" {  } { { "../rtl/iic_eeprom.v" "key_filter_inst_wr" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_eeprom.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_ctrl iic_ctrl:iic_ctrl_inst " "Elaborating entity \"iic_ctrl\" for hierarchy \"iic_ctrl:iic_ctrl_inst\"" {  } { { "../rtl/iic_eeprom.v" "iic_ctrl_inst" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_eeprom.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_seg595 top_seg595:top_seg595_inst " "Elaborating entity \"top_seg595\" for hierarchy \"top_seg595:top_seg595_inst\"" {  } { { "../rtl/iic_eeprom.v" "top_seg595_inst" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_eeprom.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_trans top_seg595:top_seg595_inst\|data_trans:data_trans_inst " "Elaborating entity \"data_trans\" for hierarchy \"top_seg595:top_seg595_inst\|data_trans:data_trans_inst\"" {  } { { "../rtl/top_seg595.v" "data_trans_inst" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/top_seg595.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl top_seg595:top_seg595_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"top_seg595:top_seg595_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/top_seg595.v" "hc595_ctrl_inst" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/top_seg595.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649153196727 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/hc595_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/hc595_ctrl.v" 13 -1 0 } } { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/data_trans.v" 203 -1 0 } } { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/data_trans.v" 179 -1 0 } } { "../rtl/iic_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_ctrl.v" 57 -1 0 } } { "../rtl/iic_ctrl.v" "" { Text "G:/FPGA_learning/Library/IIC/iic_eeprom/rtl/iic_ctrl.v" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1649153197487 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1649153197488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1649153197800 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1649153198374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/output_files/iic_eeprom.map.smsg " "Generated suppressed messages file G:/FPGA_learning/Library/IIC/iic_eeprom/quartus_prj/output_files/iic_eeprom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1649153198506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649153198626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649153198626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "561 " "Implemented 561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649153198726 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649153198726 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1649153198726 ""} { "Info" "ICUT_CUT_TM_LCELLS" "542 " "Implemented 542 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649153198726 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1649153198726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649153198726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649153198752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 18:06:38 2022 " "Processing ended: Tue Apr 05 18:06:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649153198752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649153198752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649153198752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649153198752 ""}
