Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Mar 14 18:14:47 2020
| Host         : DESKTOP-ECPARC8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.852        0.000                      0                   49        0.117        0.000                      0                   49       41.160        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.852        0.000                      0                   49        0.117        0.000                      0                   49       41.160        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.852ns  (required time - arrival time)
  Source:                 SPI_Write/r_TX_Byte_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/o_SPI_MOSI_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.842ns (33.750%)  route 1.653ns (66.250%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.638     5.182    SPI_Write/CLK
    SLICE_X65Y44         FDCE                                         r  SPI_Write/r_TX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.419     5.601 r  SPI_Write/r_TX_Byte_reg[7]/Q
                         net (fo=1, routed)           0.924     6.525    SPI_Write/r_TX_Byte[7]
    SLICE_X65Y45         LUT6 (Prop_lut6_I5_O)        0.299     6.824 r  SPI_Write/o_SPI_MOSI_i_3/O
                         net (fo=1, routed)           0.729     7.553    SPI_Write/o_SPI_MOSI_i_3_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.677 r  SPI_Write/o_SPI_MOSI_i_2/O
                         net (fo=1, routed)           0.000     7.677    SPI_Write/o_SPI_MOSI_i_2_n_0
    SLICE_X64Y45         FDCE                                         r  SPI_Write/o_SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    88.214    SPI_Write/CLK
    SLICE_X64Y45         FDCE                                         r  SPI_Write/o_SPI_MOSI_reg/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X64Y45         FDCE (Setup_fdce_C_D)        0.077    88.529    SPI_Write/o_SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         88.529    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                 80.852    

Slack (MET) :             81.053ns  (required time - arrival time)
  Source:                 SPI_Read/r_SCLK_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_RX_Data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.774ns (37.793%)  route 1.274ns (62.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.638     5.182    SPI_Read/CLK
    SLICE_X64Y46         FDCE                                         r  SPI_Read/r_SCLK_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.478     5.660 f  SPI_Read/r_SCLK_old_reg/Q
                         net (fo=3, routed)           0.722     6.382    SPI_Read/r_SCLK_old
    SLICE_X64Y46         LUT3 (Prop_lut3_I1_O)        0.296     6.678 r  SPI_Read/r_RX_Data[7]_i_1/O
                         net (fo=8, routed)           0.552     7.230    SPI_Read/r_RX_Data
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    88.214    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[0]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.169    88.283    SPI_Read/r_RX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 81.053    

Slack (MET) :             81.053ns  (required time - arrival time)
  Source:                 SPI_Read/r_SCLK_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_RX_Data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.774ns (37.793%)  route 1.274ns (62.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.638     5.182    SPI_Read/CLK
    SLICE_X64Y46         FDCE                                         r  SPI_Read/r_SCLK_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.478     5.660 f  SPI_Read/r_SCLK_old_reg/Q
                         net (fo=3, routed)           0.722     6.382    SPI_Read/r_SCLK_old
    SLICE_X64Y46         LUT3 (Prop_lut3_I1_O)        0.296     6.678 r  SPI_Read/r_RX_Data[7]_i_1/O
                         net (fo=8, routed)           0.552     7.230    SPI_Read/r_RX_Data
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    88.214    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[1]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.169    88.283    SPI_Read/r_RX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 81.053    

Slack (MET) :             81.053ns  (required time - arrival time)
  Source:                 SPI_Read/r_SCLK_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_RX_Data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.774ns (37.793%)  route 1.274ns (62.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.638     5.182    SPI_Read/CLK
    SLICE_X64Y46         FDCE                                         r  SPI_Read/r_SCLK_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.478     5.660 f  SPI_Read/r_SCLK_old_reg/Q
                         net (fo=3, routed)           0.722     6.382    SPI_Read/r_SCLK_old
    SLICE_X64Y46         LUT3 (Prop_lut3_I1_O)        0.296     6.678 r  SPI_Read/r_RX_Data[7]_i_1/O
                         net (fo=8, routed)           0.552     7.230    SPI_Read/r_RX_Data
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    88.214    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[2]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.169    88.283    SPI_Read/r_RX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 81.053    

Slack (MET) :             81.053ns  (required time - arrival time)
  Source:                 SPI_Read/r_SCLK_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_RX_Data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.774ns (37.793%)  route 1.274ns (62.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.638     5.182    SPI_Read/CLK
    SLICE_X64Y46         FDCE                                         r  SPI_Read/r_SCLK_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.478     5.660 f  SPI_Read/r_SCLK_old_reg/Q
                         net (fo=3, routed)           0.722     6.382    SPI_Read/r_SCLK_old
    SLICE_X64Y46         LUT3 (Prop_lut3_I1_O)        0.296     6.678 r  SPI_Read/r_RX_Data[7]_i_1/O
                         net (fo=8, routed)           0.552     7.230    SPI_Read/r_RX_Data
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    88.214    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[3]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.169    88.283    SPI_Read/r_RX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 81.053    

Slack (MET) :             81.053ns  (required time - arrival time)
  Source:                 SPI_Read/r_SCLK_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_RX_Data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.774ns (37.793%)  route 1.274ns (62.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.638     5.182    SPI_Read/CLK
    SLICE_X64Y46         FDCE                                         r  SPI_Read/r_SCLK_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.478     5.660 f  SPI_Read/r_SCLK_old_reg/Q
                         net (fo=3, routed)           0.722     6.382    SPI_Read/r_SCLK_old
    SLICE_X64Y46         LUT3 (Prop_lut3_I1_O)        0.296     6.678 r  SPI_Read/r_RX_Data[7]_i_1/O
                         net (fo=8, routed)           0.552     7.230    SPI_Read/r_RX_Data
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    88.214    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[4]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.169    88.283    SPI_Read/r_RX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 81.053    

Slack (MET) :             81.053ns  (required time - arrival time)
  Source:                 SPI_Read/r_SCLK_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_RX_Data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.774ns (37.793%)  route 1.274ns (62.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.638     5.182    SPI_Read/CLK
    SLICE_X64Y46         FDCE                                         r  SPI_Read/r_SCLK_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.478     5.660 f  SPI_Read/r_SCLK_old_reg/Q
                         net (fo=3, routed)           0.722     6.382    SPI_Read/r_SCLK_old
    SLICE_X64Y46         LUT3 (Prop_lut3_I1_O)        0.296     6.678 r  SPI_Read/r_RX_Data[7]_i_1/O
                         net (fo=8, routed)           0.552     7.230    SPI_Read/r_RX_Data
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    88.214    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[5]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.169    88.283    SPI_Read/r_RX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 81.053    

Slack (MET) :             81.053ns  (required time - arrival time)
  Source:                 SPI_Read/r_SCLK_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_RX_Data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.774ns (37.793%)  route 1.274ns (62.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.638     5.182    SPI_Read/CLK
    SLICE_X64Y46         FDCE                                         r  SPI_Read/r_SCLK_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.478     5.660 f  SPI_Read/r_SCLK_old_reg/Q
                         net (fo=3, routed)           0.722     6.382    SPI_Read/r_SCLK_old
    SLICE_X64Y46         LUT3 (Prop_lut3_I1_O)        0.296     6.678 r  SPI_Read/r_RX_Data[7]_i_1/O
                         net (fo=8, routed)           0.552     7.230    SPI_Read/r_RX_Data
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    88.214    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[6]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.169    88.283    SPI_Read/r_RX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 81.053    

Slack (MET) :             81.053ns  (required time - arrival time)
  Source:                 SPI_Read/r_SCLK_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_RX_Data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.774ns (37.793%)  route 1.274ns (62.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.638     5.182    SPI_Read/CLK
    SLICE_X64Y46         FDCE                                         r  SPI_Read/r_SCLK_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.478     5.660 f  SPI_Read/r_SCLK_old_reg/Q
                         net (fo=3, routed)           0.722     6.382    SPI_Read/r_SCLK_old
    SLICE_X64Y46         LUT3 (Prop_lut3_I1_O)        0.296     6.678 r  SPI_Read/r_RX_Data[7]_i_1/O
                         net (fo=8, routed)           0.552     7.230    SPI_Read/r_RX_Data
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    88.214    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[7]/C
                         clock pessimism              0.273    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.169    88.283    SPI_Read/r_RX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 81.053    

Slack (MET) :             81.144ns  (required time - arrival time)
  Source:                 SPI_Read/r_SCLK_latched_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_Index_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.897ns (40.190%)  route 1.335ns (59.810%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.638     5.182    SPI_Read/CLK
    SLICE_X64Y46         FDCE                                         r  SPI_Read/r_SCLK_latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.478     5.660 r  SPI_Read/r_SCLK_latched_reg/Q
                         net (fo=4, routed)           0.482     6.142    SPI_Read/r_SCLK_latched
    SLICE_X64Y45         LUT2 (Prop_lut2_I0_O)        0.295     6.437 r  SPI_Read/r_Index[2]_i_2/O
                         net (fo=3, routed)           0.853     7.290    SPI_Read/o_TX_DV1__0
    SLICE_X64Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.414 r  SPI_Read/r_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     7.414    SPI_Read/r_Index[0]_i_1_n_0
    SLICE_X64Y46         FDPE                                         r  SPI_Read/r_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    88.214    SPI_Read/CLK
    SLICE_X64Y46         FDPE                                         r  SPI_Read/r_Index_reg[0]/C
                         clock pessimism              0.298    88.512    
                         clock uncertainty           -0.035    88.477    
    SLICE_X64Y46         FDPE (Setup_fdpe_C_D)        0.081    88.558    SPI_Read/r_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         88.558    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 81.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SPI_Read/r_CS_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_Index_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.499    SPI_Read/CLK
    SLICE_X65Y46         FDCE                                         r  SPI_Read/r_CS_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  SPI_Read/r_CS_old_reg/Q
                         net (fo=3, routed)           0.065     1.705    SPI_Read/r_CS_old
    SLICE_X64Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  SPI_Read/r_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.750    SPI_Read/r_Index[2]_i_1_n_0
    SLICE_X64Y46         FDPE                                         r  SPI_Read/r_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.015    SPI_Read/CLK
    SLICE_X64Y46         FDPE                                         r  SPI_Read/r_Index_reg[2]/C
                         clock pessimism             -0.503     1.512    
    SLICE_X64Y46         FDPE (Hold_fdpe_C_D)         0.121     1.633    SPI_Read/r_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/o_SPI_MOSI_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.499    SPI_Write/CLK
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=10, routed)          0.123     1.762    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X64Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  SPI_Write/o_SPI_MOSI_i_2/O
                         net (fo=1, routed)           0.000     1.807    SPI_Write/o_SPI_MOSI_i_2_n_0
    SLICE_X64Y45         FDCE                                         r  SPI_Write/o_SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.015    SPI_Write/CLK
    SLICE_X64Y45         FDCE                                         r  SPI_Write/o_SPI_MOSI_reg/C
                         clock pessimism             -0.503     1.512    
    SLICE_X64Y45         FDCE (Hold_fdce_C_D)         0.120     1.632    SPI_Write/o_SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 SPI_Read/r_CS_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_Index_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.188ns (55.587%)  route 0.150ns (44.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.499    SPI_Read/CLK
    SLICE_X65Y46         FDCE                                         r  SPI_Read/r_CS_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  SPI_Read/r_CS_old_reg/Q
                         net (fo=3, routed)           0.150     1.790    SPI_Read/r_CS_old
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.047     1.837 r  SPI_Read/r_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    SPI_Read/r_Index[1]_i_1_n_0
    SLICE_X64Y46         FDPE                                         r  SPI_Read/r_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.015    SPI_Read/CLK
    SLICE_X64Y46         FDPE                                         r  SPI_Read/r_Index_reg[1]/C
                         clock pessimism             -0.503     1.512    
    SLICE_X64Y46         FDPE (Hold_fdpe_C_D)         0.131     1.643    SPI_Read/r_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SPI_Read/o_TX_DV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_Current_Edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.499    SPI_Read/CLK
    SLICE_X64Y46         FDCE                                         r  SPI_Read/o_TX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  SPI_Read/o_TX_DV_reg/Q
                         net (fo=15, routed)          0.094     1.757    SPI_Write/w_TX_DV
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  SPI_Write/r_Current_Edge_i_1/O
                         net (fo=1, routed)           0.000     1.802    SPI_Write/r_Current_Edge_i_1_n_0
    SLICE_X65Y46         FDCE                                         r  SPI_Write/r_Current_Edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.015    SPI_Write/CLK
    SLICE_X65Y46         FDCE                                         r  SPI_Write/r_Current_Edge_reg/C
                         clock pessimism             -0.503     1.512    
    SLICE_X65Y46         FDCE (Hold_fdce_C_D)         0.091     1.603    SPI_Write/r_Current_Edge_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 SPI_Read/r_CS_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_Index_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.499    SPI_Read/CLK
    SLICE_X65Y46         FDCE                                         r  SPI_Read/r_CS_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  SPI_Read/r_CS_old_reg/Q
                         net (fo=3, routed)           0.150     1.790    SPI_Read/r_CS_old
    SLICE_X64Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.835 r  SPI_Read/r_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    SPI_Read/r_Index[0]_i_1_n_0
    SLICE_X64Y46         FDPE                                         r  SPI_Read/r_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.015    SPI_Read/CLK
    SLICE_X64Y46         FDPE                                         r  SPI_Read/r_Index_reg[0]/C
                         clock pessimism             -0.503     1.512    
    SLICE_X64Y46         FDPE (Hold_fdpe_C_D)         0.121     1.633    SPI_Read/r_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SPI_Read/r_RX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_RX_Data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.830%)  route 0.125ns (43.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.499    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  SPI_Read/r_RX_Data_reg[2]/Q
                         net (fo=2, routed)           0.125     1.787    SPI_Read/Q[2]
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.015    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[3]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.076     1.575    SPI_Read/r_RX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SPI_Read/r_MOSI_latched_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Read/r_RX_Data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.499    SPI_Read/CLK
    SLICE_X65Y46         FDCE                                         r  SPI_Read/r_MOSI_latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  SPI_Read/r_MOSI_latched_reg/Q
                         net (fo=1, routed)           0.164     1.804    SPI_Read/p_0_in[0]
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.015    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[0]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.075     1.590    SPI_Read/r_RX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SPI_Read/r_RX_Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.984%)  route 0.114ns (41.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.499    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  SPI_Read/r_RX_Data_reg[0]/Q
                         net (fo=2, routed)           0.114     1.777    SPI_Write/D[0]
    SLICE_X65Y44         FDCE                                         r  SPI_Write/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.015    SPI_Write/CLK
    SLICE_X65Y44         FDCE                                         r  SPI_Write/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.503     1.512    
    SLICE_X65Y44         FDCE (Hold_fdce_C_D)         0.046     1.558    SPI_Write/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SPI_Read/r_RX_Data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_TX_Byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.354%)  route 0.117ns (41.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.499    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  SPI_Read/r_RX_Data_reg[3]/Q
                         net (fo=2, routed)           0.117     1.780    SPI_Write/D[3]
    SLICE_X65Y44         FDCE                                         r  SPI_Write/r_TX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.015    SPI_Write/CLK
    SLICE_X65Y44         FDCE                                         r  SPI_Write/r_TX_Byte_reg[3]/C
                         clock pessimism             -0.503     1.512    
    SLICE_X65Y44         FDCE (Hold_fdce_C_D)         0.047     1.559    SPI_Write/r_TX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 SPI_Read/r_RX_Data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_TX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.499    SPI_Read/CLK
    SLICE_X64Y44         FDCE                                         r  SPI_Read/r_RX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.148     1.647 r  SPI_Read/r_RX_Data_reg[7]/Q
                         net (fo=1, routed)           0.114     1.760    SPI_Write/D[7]
    SLICE_X65Y44         FDCE                                         r  SPI_Write/r_TX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.015    SPI_Write/CLK
    SLICE_X65Y44         FDCE                                         r  SPI_Write/r_TX_Byte_reg[7]/C
                         clock pessimism             -0.503     1.512    
    SLICE_X65Y44         FDCE (Hold_fdce_C_D)         0.025     1.537    SPI_Write/r_TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { i_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  i_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y46   SPI_Read/o_TX_DV_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y46   SPI_Read/r_CS_latched_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y46   SPI_Read/r_CS_old_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X64Y46   SPI_Read/r_Index_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X64Y46   SPI_Read/r_Index_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X64Y46   SPI_Read/r_Index_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y46   SPI_Read/r_MOSI_latched_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y44   SPI_Read/r_RX_Data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y44   SPI_Read/r_RX_Data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y46   SPI_Read/o_TX_DV_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y46   SPI_Read/r_CS_latched_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y46   SPI_Read/r_CS_old_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X64Y46   SPI_Read/r_Index_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X64Y46   SPI_Read/r_Index_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X64Y46   SPI_Read/r_Index_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y46   SPI_Read/r_MOSI_latched_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y44   SPI_Read/r_RX_Data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y44   SPI_Read/r_RX_Data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y44   SPI_Read/r_RX_Data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X64Y46   SPI_Read/o_TX_DV_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X64Y46   SPI_Read/o_TX_DV_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y46   SPI_Read/r_CS_latched_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y46   SPI_Read/r_CS_latched_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y46   SPI_Read/r_CS_old_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y46   SPI_Read/r_CS_old_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X64Y46   SPI_Read/r_Index_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X64Y46   SPI_Read/r_Index_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X64Y46   SPI_Read/r_Index_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X64Y46   SPI_Read/r_Index_reg[1]/C



