--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/f3nr1r/Manual_Softwares/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Main_TOP.twx Main_TOP.ncd -o
Main_TOP.twr Main_TOP.pcf -ucf IOPinout.ucf

Design file:              Main_TOP.ncd
Physical constraint file: Main_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout1" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout1" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U1/clkout2_buf/I0
  Logical resource: U1/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: U1/clkout1
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK0
  Logical resource: ODDR2_inst/CK0
  Location pin: OLOGIC_X2Y62.CLK0
  Clock network: clk_dac_s
--------------------------------------------------------------------------------
Slack: 8.597ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK1
  Logical resource: ODDR2_inst/CK1
  Location pin: OLOGIC_X2Y62.CLK1
  Clock network: clk_dac_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout0" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 186206 paths analyzed, 1873 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.694ns.
--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_2 (SLICE_X21Y46.C1), 4358 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_0 (FF)
  Destination:          U5/read_addr_s_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.599ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_0 to U5/read_addr_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.AQ      Tcko                  0.391   U5/read_addr_s<3>
                                                       U5/read_addr_s_0
    SLICE_X18Y44.A5      net (fanout=27)       1.202   U5/read_addr_s<0>
    SLICE_X18Y44.COUT    Topcya                0.395   U5/D_SRAM_o_s<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U3/D_mem_o<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.DMUX    Tcind                 0.272   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
    SLICE_X16Y44.B3      net (fanout=1)        1.391   U5/read_addr_s[14]_GND_38_o_add_14_OUT<11>
    SLICE_X16Y44.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<5>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y45.B5      net (fanout=16)       0.590   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y45.DMUX    Topbd                 0.571   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<2>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_lut<0>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<2>
    SLICE_X21Y46.C1      net (fanout=1)        1.003   U5/read_addr_s[14]_GND_38_o_mux_15_OUT<2>
    SLICE_X21Y46.CLK     Tas                   0.322   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_24_OUT81
                                                       U5/read_addr_s_2
    -------------------------------------------------  ---------------------------
    Total                                      6.599ns (2.407ns logic, 4.192ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_0 (FF)
  Destination:          U5/read_addr_s_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.584ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_0 to U5/read_addr_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.AQ      Tcko                  0.391   U5/read_addr_s<3>
                                                       U5/read_addr_s_0
    SLICE_X18Y44.A5      net (fanout=27)       1.202   U5/read_addr_s<0>
    SLICE_X18Y44.COUT    Topcya                0.395   U5/D_SRAM_o_s<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U3/D_mem_o<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.DMUX    Tcind                 0.272   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
    SLICE_X16Y44.B3      net (fanout=1)        1.391   U5/read_addr_s[14]_GND_38_o_add_14_OUT<11>
    SLICE_X16Y44.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<5>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y45.C4      net (fanout=16)       0.671   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y45.DMUX    Topcd                 0.475   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<2>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_A71
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<2>
    SLICE_X21Y46.C1      net (fanout=1)        1.003   U5/read_addr_s[14]_GND_38_o_mux_15_OUT<2>
    SLICE_X21Y46.CLK     Tas                   0.322   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_24_OUT81
                                                       U5/read_addr_s_2
    -------------------------------------------------  ---------------------------
    Total                                      6.584ns (2.311ns logic, 4.273ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_0 (FF)
  Destination:          U5/read_addr_s_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.556ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_0 to U5/read_addr_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.AQ      Tcko                  0.391   U5/read_addr_s<3>
                                                       U5/read_addr_s_0
    SLICE_X18Y44.A5      net (fanout=27)       1.202   U5/read_addr_s<0>
    SLICE_X18Y44.COUT    Topcya                0.395   U5/D_SRAM_o_s<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U3/D_mem_o<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.DMUX    Tcind                 0.272   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
    SLICE_X16Y44.B3      net (fanout=1)        1.391   U5/read_addr_s[14]_GND_38_o_add_14_OUT<11>
    SLICE_X16Y44.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<5>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y45.B5      net (fanout=16)       0.590   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y45.DMUX    Topbd                 0.528   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<2>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_A16
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<2>
    SLICE_X21Y46.C1      net (fanout=1)        1.003   U5/read_addr_s[14]_GND_38_o_mux_15_OUT<2>
    SLICE_X21Y46.CLK     Tas                   0.322   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_24_OUT81
                                                       U5/read_addr_s_2
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (2.364ns logic, 4.192ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_3 (SLICE_X21Y46.D4), 5842 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_0 (FF)
  Destination:          U5/read_addr_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.526ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_0 to U5/read_addr_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.AQ      Tcko                  0.391   U5/read_addr_s<3>
                                                       U5/read_addr_s_0
    SLICE_X18Y44.A5      net (fanout=27)       1.202   U5/read_addr_s<0>
    SLICE_X18Y44.COUT    Topcya                0.395   U5/D_SRAM_o_s<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U3/D_mem_o<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.DMUX    Tcind                 0.272   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
    SLICE_X16Y44.B3      net (fanout=1)        1.391   U5/read_addr_s[14]_GND_38_o_add_14_OUT<11>
    SLICE_X16Y44.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<5>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y46.A2      net (fanout=16)       0.879   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y46.AMUX    Topaa                 0.370   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_lut<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
    SLICE_X21Y46.D4      net (fanout=1)        0.842   U5/read_addr_s[14]_GND_38_o_mux_15_OUT<3>
    SLICE_X21Y46.CLK     Tas                   0.322   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_24_OUT91
                                                       U5/read_addr_s_3
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (2.206ns logic, 4.320ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_0 (FF)
  Destination:          U5/read_addr_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.458ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_0 to U5/read_addr_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.AQ      Tcko                  0.391   U5/read_addr_s<3>
                                                       U5/read_addr_s_0
    SLICE_X18Y44.A5      net (fanout=27)       1.202   U5/read_addr_s<0>
    SLICE_X18Y44.COUT    Topcya                0.395   U5/D_SRAM_o_s<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U3/D_mem_o<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.DMUX    Tcind                 0.272   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
    SLICE_X16Y44.B3      net (fanout=1)        1.391   U5/read_addr_s[14]_GND_38_o_add_14_OUT<11>
    SLICE_X16Y44.COUT    Topcyb                0.312   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lutdi5
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y46.A2      net (fanout=16)       0.879   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y46.AMUX    Topaa                 0.370   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_lut<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
    SLICE_X21Y46.D4      net (fanout=1)        0.842   U5/read_addr_s[14]_GND_38_o_mux_15_OUT<3>
    SLICE_X21Y46.CLK     Tas                   0.322   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_24_OUT91
                                                       U5/read_addr_s_3
    -------------------------------------------------  ---------------------------
    Total                                      6.458ns (2.138ns logic, 4.320ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_0 (FF)
  Destination:          U5/read_addr_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.452ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_0 to U5/read_addr_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.AQ      Tcko                  0.391   U5/read_addr_s<3>
                                                       U5/read_addr_s_0
    SLICE_X18Y44.A5      net (fanout=27)       1.202   U5/read_addr_s<0>
    SLICE_X18Y44.COUT    Topcya                0.395   U5/D_SRAM_o_s<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U3/D_mem_o<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.DMUX    Tcind                 0.272   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
    SLICE_X16Y44.B3      net (fanout=1)        1.391   U5/read_addr_s[14]_GND_38_o_add_14_OUT<11>
    SLICE_X16Y44.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<5>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y45.B5      net (fanout=16)       0.590   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y45.COUT    Topcyb                0.380   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<2>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_lut<0>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<2>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<2>
    SLICE_X16Y46.AMUX    Tcina                 0.202   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
    SLICE_X21Y46.D4      net (fanout=1)        0.842   U5/read_addr_s[14]_GND_38_o_mux_15_OUT<3>
    SLICE_X21Y46.CLK     Tas                   0.322   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_24_OUT91
                                                       U5/read_addr_s_3
    -------------------------------------------------  ---------------------------
    Total                                      6.452ns (2.418ns logic, 4.034ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_12 (SLICE_X16Y49.A3), 20008 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_0 (FF)
  Destination:          U5/read_addr_s_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.535ns (Levels of Logic = 8)
  Clock Path Skew:      0.037ns (0.580 - 0.543)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_0 to U5/read_addr_s_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.AQ      Tcko                  0.391   U5/read_addr_s<3>
                                                       U5/read_addr_s_0
    SLICE_X18Y44.A5      net (fanout=27)       1.202   U5/read_addr_s<0>
    SLICE_X18Y44.COUT    Topcya                0.395   U5/D_SRAM_o_s<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U3/D_mem_o<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.DMUX    Tcind                 0.272   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
    SLICE_X16Y44.B3      net (fanout=1)        1.391   U5/read_addr_s[14]_GND_38_o_add_14_OUT<11>
    SLICE_X16Y44.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<5>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y46.A2      net (fanout=16)       0.879   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y46.COUT    Topcya                0.386   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_A91
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
    SLICE_X16Y47.COUT    Tbyp                  0.076   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<10>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<10>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<10>
    SLICE_X16Y48.BMUX    Tcinb                 0.292   U3/fdiv_s<4>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_xor<14>
    SLICE_X16Y49.A3      net (fanout=1)        0.494   U5/read_addr_s[14]_GND_38_o_mux_15_OUT<12>
    SLICE_X16Y49.CLK     Tas                   0.289   U5/read_addr_s<14>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_24_OUT41
                                                       U5/read_addr_s_12
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (2.557ns logic, 3.978ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_0 (FF)
  Destination:          U5/read_addr_s_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 8)
  Clock Path Skew:      0.037ns (0.580 - 0.543)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_0 to U5/read_addr_s_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.AQ      Tcko                  0.391   U5/read_addr_s<3>
                                                       U5/read_addr_s_0
    SLICE_X18Y44.A5      net (fanout=27)       1.202   U5/read_addr_s<0>
    SLICE_X18Y44.COUT    Topcya                0.395   U5/D_SRAM_o_s<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<3>
    SLICE_X18Y45.COUT    Tbyp                  0.076   U3/D_mem_o<13>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<7>
    SLICE_X18Y46.DMUX    Tcind                 0.272   U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_14_OUT_cy<11>
    SLICE_X16Y44.B3      net (fanout=1)        1.391   U5/read_addr_s[14]_GND_38_o_add_14_OUT<11>
    SLICE_X16Y44.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<5>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y46.A2      net (fanout=16)       0.879   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X16Y46.COUT    Topcya                0.379   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_lut<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<6>
    SLICE_X16Y47.COUT    Tbyp                  0.076   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<10>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<10>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<10>
    SLICE_X16Y48.BMUX    Tcinb                 0.292   U3/fdiv_s<4>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_xor<14>
    SLICE_X16Y49.A3      net (fanout=1)        0.494   U5/read_addr_s[14]_GND_38_o_mux_15_OUT<12>
    SLICE_X16Y49.CLK     Tas                   0.289   U5/read_addr_s<14>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_24_OUT41
                                                       U5/read_addr_s_12
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (2.550ns logic, 3.978ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_2 (FF)
  Destination:          U5/read_addr_s_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.476ns (Levels of Logic = 6)
  Clock Path Skew:      0.037ns (0.580 - 0.543)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_2 to U5/read_addr_s_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.CQ      Tcko                  0.391   U5/read_addr_s<3>
                                                       U5/read_addr_s_2
    SLICE_X14Y44.C2      net (fanout=26)       1.241   U5/read_addr_s<2>
    SLICE_X14Y44.CMUX    Tilo                  0.251   U5/GND_38_o_GND_38_o_add_12_OUT<3>
                                                       U5/Madd_GND_38_o_GND_38_o_add_12_OUT2
    SLICE_X14Y44.DX      net (fanout=2)        1.503   U5/Madd_GND_38_o_GND_38_o_add_12_OUT2
    SLICE_X14Y44.COUT    Tdxcy                 0.097   U5/GND_38_o_GND_38_o_add_12_OUT<3>
                                                       U5/Madd_GND_38_o_GND_38_o_add_12_OUT_cy<0>_2
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   U5/Madd_GND_38_o_GND_38_o_add_12_OUT_cy<0>3
    SLICE_X14Y45.DQ      Tito_logic            0.676   U5/GND_38_o_GND_38_o_add_12_OUT<7>
                                                       U5/Madd_GND_38_o_GND_38_o_add_12_OUT_cy<0>_6
                                                       U5/GND_38_o_GND_38_o_add_12_OUT<7>_rt
    SLICE_X16Y47.A1      net (fanout=1)        0.850   U5/GND_38_o_GND_38_o_add_12_OUT<7>
    SLICE_X16Y47.COUT    Topcya                0.386   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<10>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_A131
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<10>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_cy<10>
    SLICE_X16Y48.BMUX    Tcinb                 0.292   U3/fdiv_s<4>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_15_OUT_rs_xor<14>
    SLICE_X16Y49.A3      net (fanout=1)        0.494   U5/read_addr_s[14]_GND_38_o_mux_15_OUT<12>
    SLICE_X16Y49.CLK     Tas                   0.289   U5/read_addr_s<14>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_24_OUT41
                                                       U5/read_addr_s_12
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (2.382ns logic, 4.094ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y22.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/D_SRAM_o_s_10 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/D_SRAM_o_s_10 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.AQ      Tcko                  0.200   U5/D_SRAM_o_s<13>
                                                       U5/D_SRAM_o_s_10
    RAMB16_X1Y22.DIA5    net (fanout=16)       0.213   U5/D_SRAM_o_s<10>
    RAMB16_X1Y22.CLKA    Trckd_DIA   (-Th)     0.053   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.147ns logic, 0.213ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y24.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/read_addr_s_5 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.363 - 0.296)
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/read_addr_s_5 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.BQ      Tcko                  0.198   U5/read_addr_s<7>
                                                       U5/read_addr_s_5
    RAMB16_X1Y24.ADDRB8  net (fanout=26)       0.293   U5/read_addr_s<5>
    RAMB16_X1Y24.CLKB    Trckc_ADDRB (-Th)     0.066   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.132ns logic, 0.293ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y24.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/D_SRAM_o_s_7 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.363 - 0.294)
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/D_SRAM_o_s_7 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.BQ      Tcko                  0.198   U5/D_SRAM_o_s<9>
                                                       U5/D_SRAM_o_s_7
    RAMB16_X1Y24.DIA2    net (fanout=16)       0.288   U5/D_SRAM_o_s<7>
    RAMB16_X1Y24.CLKA    Trckd_DIA   (-Th)     0.053   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.145ns logic, 0.288ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_dac_o" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for U1/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|U1/clkin1                      |     10.000ns|      3.334ns|      6.694ns|            0|            0|            0|       186206|
| U1/clkout1                    |     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| U1/clkout0                    |     10.000ns|      6.694ns|          N/A|            0|            0|       186206|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    6.694|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 186206 paths, 0 nets, and 2577 connections

Design statistics:
   Minimum period:   6.694ns{1}   (Maximum frequency: 149.388MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 27 12:46:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



