$date
	Tue Oct 24 12:45:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mul_tb $end
$var wire 4 ! c [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$var integer 32 & p [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
b0 $
b0 #
b0 "
b0 !
$end
#1
b0 &
b0 %
#2
b1 #
b1 %
#3
b10 #
b10 %
#4
b11 #
b11 %
#5
b11 !
b1 "
b1 $
b100 %
#6
b0 !
b0 #
b0 %
#7
b1 !
b1 &
b1 #
b1 %
#8
b10 !
b10 &
b10 #
b10 %
#9
b11 !
b11 &
b11 #
b11 %
#10
b110 !
b10 "
b10 $
b100 %
#11
b0 !
b0 &
b0 #
b0 %
#12
b10 !
b10 &
b1 #
b1 %
#13
b100 !
b100 &
b10 #
b10 %
#14
b110 !
b110 &
b11 #
b11 %
#15
b1001 !
b11 "
b11 $
b100 %
#16
b0 !
b0 &
b0 #
b0 %
#17
b11 !
b11 &
b1 #
b1 %
#18
b110 !
b110 &
b10 #
b10 %
#19
b1001 !
b1001 &
b11 #
b11 %
#20
b100 $
b100 %
