PPA Report for prio_enc_cdc.v (Module: prio_enc_cdc)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 38
IO Count: 22
Cell Count: 118

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 277.92 MHz
Reg-to-Reg Critical Path Delay: 3.215 ns

POWER METRICS:
-------------
Total Power Consumption: 1.140 W
