{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749230962868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749230962868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 06 10:29:22 2025 " "Processing started: Fri Jun 06 10:29:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749230962868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230962868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230962868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749230963561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749230963561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/mahri/Processor-Project/Processor/InstMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/mahri/Processor-Project/Processor/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testProcessor " "Found entity 1: testProcessor" {  } { { "testProcessor.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/testProcessor.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statedefs.sv 1 0 " "Found 1 design units, including 0 entities, in source file statedefs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateDefs (SystemVerilog) " "Found design unit 1: StateDefs (SystemVerilog)" {  } { { "StateDefs.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/StateDefs.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.sv 2 2 " "Found 2 design units, including 2 entities, in source file statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/StateMachine.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976400 ""} { "Info" "ISGN_ENTITY_NAME" "2 StateMachine_tb " "Found entity 2: StateMachine_tb" {  } { { "StateMachine.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/StateMachine.sv" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/RegisterFile.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976400 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile_tb " "Found entity 2: RegisterFile_tb" {  } { { "RegisterFile.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/RegisterFile.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regalu.sv 2 2 " "Found 2 design units, including 2 entities, in source file regalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegAlu " "Found entity 1: RegAlu" {  } { { "RegAlu.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/RegAlu.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976400 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegAlu_tb " "Found entity 2: RegAlu_tb" {  } { { "RegAlu.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/RegAlu.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/PC.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976400 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_tb " "Found entity 2: PC_tb" {  } { { "PC.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/PC.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/Mux_2_to_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976416 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_2_to_1_tb " "Found entity 2: Mux_2_to_1_tb" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/Mux_2_to_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 2 2 " "Found 2 design units, including 2 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/IR.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976421 ""} { "Info" "ISGN_ENTITY_NAME" "2 IR_tb " "Found entity 2: IR_tb" {  } { { "IR.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/IR.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/DataPath.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976421 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataPath_tb " "Found entity 2: DataPath_tb" {  } { { "DataPath.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/DataPath.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ResetN resetN ControlUnit.sv(26) " "Verilog HDL Declaration information at ControlUnit.sv(26): object \"ResetN\" differs only in case from object \"resetN\" in the same scope" {  } { { "ControlUnit.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/ControlUnit.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749230976421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_Out pc_out ControlUnit.sv(33) " "Verilog HDL Declaration information at ControlUnit.sv(33): object \"PC_Out\" differs only in case from object \"pc_out\" in the same scope" {  } { { "ControlUnit.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/ControlUnit.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749230976421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_Out ir_out ControlUnit.sv(32) " "Verilog HDL Declaration information at ControlUnit.sv(32): object \"IR_Out\" differs only in case from object \"ir_out\" in the same scope" {  } { { "ControlUnit.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/ControlUnit.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749230976421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/ControlUnit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976421 ""} { "Info" "ISGN_ENTITY_NAME" "2 ControlUnit_tb " "Found entity 2: ControlUnit_tb" {  } { { "ControlUnit.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/ControlUnit.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/Processor.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976421 ""} { "Info" "ISGN_ENTITY_NAME" "2 Processor_tb " "Found entity 2: Processor_tb" {  } { { "Processor.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/Processor.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/ALU.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976432 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_tb " "Found entity 2: ALU_tb" {  } { { "ALU.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/ALU.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976432 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749230976495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:unit_CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:unit_CU\"" {  } { { "Processor.sv" "unit_CU" { Text "C:/Users/mahri/Processor-Project/Processor/Processor.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC ControlUnit:unit_CU\|PC:unit_PC " "Elaborating entity \"PC\" for hierarchy \"ControlUnit:unit_CU\|PC:unit_PC\"" {  } { { "ControlUnit.sv" "unit_PC" { Text "C:/Users/mahri/Processor-Project/Processor/ControlUnit.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory ControlUnit:unit_CU\|InstMemory:unit_ROM " "Elaborating entity \"InstMemory\" for hierarchy \"ControlUnit:unit_CU\|InstMemory:unit_ROM\"" {  } { { "ControlUnit.sv" "unit_ROM" { Text "C:/Users/mahri/Processor-Project/Processor/ControlUnit.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ControlUnit:unit_CU\|InstMemory:unit_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ControlUnit:unit_CU\|InstMemory:unit_ROM\|altsyncram:altsyncram_component\"" {  } { { "InstMemory.v" "altsyncram_component" { Text "C:/Users/mahri/Processor-Project/Processor/InstMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:unit_CU\|InstMemory:unit_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ControlUnit:unit_CU\|InstMemory:unit_ROM\|altsyncram:altsyncram_component\"" {  } { { "InstMemory.v" "" { Text "C:/Users/mahri/Processor-Project/Processor/InstMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:unit_CU\|InstMemory:unit_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ControlUnit:unit_CU\|InstMemory:unit_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file A.mif " "Parameter \"init_file\" = \"A.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976622 ""}  } { { "InstMemory.v" "" { Text "C:/Users/mahri/Processor-Project/Processor/InstMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749230976622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2f91 " "Found entity 1: altsyncram_2f91" {  } { { "db/altsyncram_2f91.tdf" "" { Text "C:/Users/mahri/Processor-Project/Processor/db/altsyncram_2f91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2f91 ControlUnit:unit_CU\|InstMemory:unit_ROM\|altsyncram:altsyncram_component\|altsyncram_2f91:auto_generated " "Elaborating entity \"altsyncram_2f91\" for hierarchy \"ControlUnit:unit_CU\|InstMemory:unit_ROM\|altsyncram:altsyncram_component\|altsyncram_2f91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR ControlUnit:unit_CU\|IR:unit_IR " "Elaborating entity \"IR\" for hierarchy \"ControlUnit:unit_CU\|IR:unit_IR\"" {  } { { "ControlUnit.sv" "unit_IR" { Text "C:/Users/mahri/Processor-Project/Processor/ControlUnit.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine ControlUnit:unit_CU\|StateMachine:unit_SM " "Elaborating entity \"StateMachine\" for hierarchy \"ControlUnit:unit_CU\|StateMachine:unit_SM\"" {  } { { "ControlUnit.sv" "unit_SM" { Text "C:/Users/mahri/Processor-Project/Processor/ControlUnit.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 StateMachine.sv(99) " "Verilog HDL assignment warning at StateMachine.sv(99): truncated value with size 7 to match size of target (4)" {  } { { "StateMachine.sv" "" { Text "C:/Users/mahri/Processor-Project/Processor/StateMachine.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749230976700 "|Processor|ControlUnit:unit_CU|StateMachine:unit_SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:unit_DP " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:unit_DP\"" {  } { { "Processor.sv" "unit_DP" { Text "C:/Users/mahri/Processor-Project/Processor/Processor.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataPath:unit_DP\|DataMemory:unit_DM " "Elaborating entity \"DataMemory\" for hierarchy \"DataPath:unit_DP\|DataMemory:unit_DM\"" {  } { { "DataPath.sv" "unit_DM" { Text "C:/Users/mahri/Processor-Project/Processor/DataPath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataPath:unit_DP\|DataMemory:unit_DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataPath:unit_DP\|DataMemory:unit_DM\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "altsyncram_component" { Text "C:/Users/mahri/Processor-Project/Processor/DataMemory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:unit_DP\|DataMemory:unit_DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataPath:unit_DP\|DataMemory:unit_DM\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "" { Text "C:/Users/mahri/Processor-Project/Processor/DataMemory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:unit_DP\|DataMemory:unit_DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataPath:unit_DP\|DataMemory:unit_DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D.mif " "Parameter \"init_file\" = \"D.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749230976715 ""}  } { { "DataMemory.v" "" { Text "C:/Users/mahri/Processor-Project/Processor/DataMemory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749230976715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hg1 " "Found entity 1: altsyncram_2hg1" {  } { { "db/altsyncram_2hg1.tdf" "" { Text "C:/Users/mahri/Processor-Project/Processor/db/altsyncram_2hg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749230976794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230976794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2hg1 DataPath:unit_DP\|DataMemory:unit_DM\|altsyncram:altsyncram_component\|altsyncram_2hg1:auto_generated " "Elaborating entity \"altsyncram_2hg1\" for hierarchy \"DataPath:unit_DP\|DataMemory:unit_DM\|altsyncram:altsyncram_component\|altsyncram_2hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 DataPath:unit_DP\|Mux_2_to_1:unit_MUX " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"DataPath:unit_DP\|Mux_2_to_1:unit_MUX\"" {  } { { "DataPath.sv" "unit_MUX" { Text "C:/Users/mahri/Processor-Project/Processor/DataPath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile DataPath:unit_DP\|RegisterFile:unit_RF " "Elaborating entity \"RegisterFile\" for hierarchy \"DataPath:unit_DP\|RegisterFile:unit_RF\"" {  } { { "DataPath.sv" "unit_RF" { Text "C:/Users/mahri/Processor-Project/Processor/DataPath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DataPath:unit_DP\|ALU:unit_ALU " "Elaborating entity \"ALU\" for hierarchy \"DataPath:unit_DP\|ALU:unit_ALU\"" {  } { { "DataPath.sv" "unit_ALU" { Text "C:/Users/mahri/Processor-Project/Processor/DataPath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230976794 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataPath:unit_DP\|RegisterFile:unit_RF\|regfile " "RAM logic \"DataPath:unit_DP\|RegisterFile:unit_RF\|regfile\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.sv" "regfile" { Text "C:/Users/mahri/Processor-Project/Processor/RegisterFile.sv" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1749230977234 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1749230977234 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749230978192 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mahri/Processor-Project/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/mahri/Processor-Project/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230979396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749230979711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749230979711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "840 " "Implemented 840 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749230979878 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749230979878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "727 " "Implemented 727 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749230979878 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749230979878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749230979878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749230979933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 06 10:29:39 2025 " "Processing ended: Fri Jun 06 10:29:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749230979933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749230979933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749230979933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749230979933 ""}
