<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/pagetable.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pagetable.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv_2pagetable_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *          Steve Reinhardt</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *          Jaidev Patwardhan</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_PAGETABLE_H__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_PAGETABLE_H__</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="serialize_8hh.html">sim/serialize.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1VAddr.html">   43</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structRiscvISA_1_1VAddr.html">VAddr</a></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;{</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;};</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// ITB/DTB page table entry</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html">   48</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structRiscvISA_1_1PTE.html">PTE</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#ac950493bf4507d1a0c1c8221d043c022">   50</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="structRiscvISA_1_1PTE.html#ac950493bf4507d1a0c1c8221d043c022">Mask</a>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#ad6cf9fbe953d85cd05d5c2ca39a61b81">   51</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="structRiscvISA_1_1PTE.html#ad6cf9fbe953d85cd05d5c2ca39a61b81">VPN</a>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#a87624151fc6994e1b95f54af0949c18f">   52</a></span>&#160;    uint8_t <a class="code" href="structRiscvISA_1_1PTE.html#a87624151fc6994e1b95f54af0949c18f">asid</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#a3d60af7a1ea9cb8cf08379340eaced80">   54</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structRiscvISA_1_1PTE.html#a3d60af7a1ea9cb8cf08379340eaced80">G</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">/* Contents of Entry Lo0 */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#ab95342dc9586e0b68c008b15c8ad3da1">   57</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="structRiscvISA_1_1PTE.html#ab95342dc9586e0b68c008b15c8ad3da1">PFN0</a>;  <span class="comment">// Physical Frame Number - Even</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#a9fe593b6f76f01b31b89a7a62ef0b08b">   58</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structRiscvISA_1_1PTE.html#a9fe593b6f76f01b31b89a7a62ef0b08b">D0</a>;    <span class="comment">// Even entry Dirty Bit</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#a98e8276bb8cdb20a5da4b048800344a9">   59</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structRiscvISA_1_1PTE.html#a98e8276bb8cdb20a5da4b048800344a9">V0</a>;    <span class="comment">// Even entry Valid Bit</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#ac39a1a4492c76ba170535c78e4cb3cc2">   60</a></span>&#160;    uint8_t <a class="code" href="structRiscvISA_1_1PTE.html#ac39a1a4492c76ba170535c78e4cb3cc2">C0</a>; <span class="comment">// Cache Coherency Bits - Even</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">/* Contents of Entry Lo1 */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#a34ffd298e9ddecc7a06d879923c1ddee">   63</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="structRiscvISA_1_1PTE.html#a34ffd298e9ddecc7a06d879923c1ddee">PFN1</a>;  <span class="comment">// Physical Frame Number - Odd</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#a3dfcdd40b699c45a15117b2ca4e6cc48">   64</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structRiscvISA_1_1PTE.html#a3dfcdd40b699c45a15117b2ca4e6cc48">D1</a>;    <span class="comment">// Odd entry Dirty Bit</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#ae10b52cb0423dae074a15afcaba8b5c5">   65</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structRiscvISA_1_1PTE.html#ae10b52cb0423dae074a15afcaba8b5c5">V1</a>;    <span class="comment">// Odd entry Valid Bit</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#a7ec22488e056479bafbb362b85c917cf">   66</a></span>&#160;    uint8_t <a class="code" href="structRiscvISA_1_1PTE.html#a7ec22488e056479bafbb362b85c917cf">C1</a>; <span class="comment">// Cache Coherency Bits (3 bits)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">     * The next few variables are put in as optimizations to reduce</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">     * TLB lookup overheads. For a given Mask, what is the address shift</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">     * amount, and what is the OffsetMask</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#a32a231ef0cfb72e7cf06ccd31d157344">   73</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structRiscvISA_1_1PTE.html#a32a231ef0cfb72e7cf06ccd31d157344">AddrShiftAmount</a>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#a44b1f8d2e9a7ce32090c5b4bc4f0b385">   74</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structRiscvISA_1_1PTE.html#a44b1f8d2e9a7ce32090c5b4bc4f0b385">OffsetMask</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1PTE.html#a183728f8a8cecea12a049e50d08fb64e">   76</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structRiscvISA_1_1PTE.html#a183728f8a8cecea12a049e50d08fb64e">Valid</a>() { <span class="keywordflow">return</span> (V0 | V1); };</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;};</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// WARN: This particular TLB entry is not necessarily conformed to RISC-V ISA</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1TlbEntry.html">   82</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structRiscvISA_1_1TlbEntry.html">TlbEntry</a></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1TlbEntry.html#abff878ea5be65645bd2edee490fffd2a">   84</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="structRiscvISA_1_1TlbEntry.html#abff878ea5be65645bd2edee490fffd2a">_pageStart</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1TlbEntry.html#a76d8f77f0405b1ab1cf54a6b1b087839">   85</a></span>&#160;    <a class="code" href="structRiscvISA_1_1TlbEntry.html#a76d8f77f0405b1ab1cf54a6b1b087839">TlbEntry</a>() {}</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1TlbEntry.html#a47ebbb30fb79602735d4259b4216c3d7">   86</a></span>&#160;    <a class="code" href="structRiscvISA_1_1TlbEntry.html#a47ebbb30fb79602735d4259b4216c3d7">TlbEntry</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> asn, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceRiscvISA.html#a66dfc3654c923021c946931c0fad0dc6">vaddr</a>, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;             <span class="keywordtype">bool</span> uncacheable, <span class="keywordtype">bool</span> read_only)</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        : _pageStart(paddr)</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <span class="keywordflow">if</span> (uncacheable || read_only)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;RISC-V TlbEntry does not support uncacheable&quot;</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                 <span class="stringliteral">&quot; or read-only mappings\n&quot;</span>);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1TlbEntry.html#ab08bbb0de1b3c2da8e6c1e27e45af18d">   95</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="structRiscvISA_1_1TlbEntry.html#ab08bbb0de1b3c2da8e6c1e27e45af18d">pageStart</a>()</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <span class="keywordflow">return</span> _pageStart;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1TlbEntry.html#a595800c34db8a0651cabc20cf7fa0f67">  101</a></span>&#160;    <a class="code" href="structRiscvISA_1_1TlbEntry.html#a595800c34db8a0651cabc20cf7fa0f67">updateVaddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> new_vaddr) {}</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1TlbEntry.html#ac6631083dd737c55930ccb69ef51d6ce">  103</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structRiscvISA_1_1TlbEntry.html#ac6631083dd737c55930ccb69ef51d6ce">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(_pageStart);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structRiscvISA_1_1TlbEntry.html#aafd91456b876c4fc26a5f92adc2cf4cc">  108</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structRiscvISA_1_1TlbEntry.html#aafd91456b876c4fc26a5f92adc2cf4cc">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(_pageStart);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;};</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;};</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#endif // __ARCH_RISCV_PAGETABLE_H__</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_a3d60af7a1ea9cb8cf08379340eaced80"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#a3d60af7a1ea9cb8cf08379340eaced80">RiscvISA::PTE::G</a></div><div class="ttdeci">bool G</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00054">pagetable.hh:54</a></div></div>
<div class="ttc" id="structRiscvISA_1_1TlbEntry_html_a595800c34db8a0651cabc20cf7fa0f67"><div class="ttname"><a href="structRiscvISA_1_1TlbEntry.html#a595800c34db8a0651cabc20cf7fa0f67">RiscvISA::TlbEntry::updateVaddr</a></div><div class="ttdeci">void updateVaddr(Addr new_vaddr)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00101">pagetable.hh:101</a></div></div>
<div class="ttc" id="structRiscvISA_1_1TlbEntry_html"><div class="ttname"><a href="structRiscvISA_1_1TlbEntry.html">RiscvISA::TlbEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00082">pagetable.hh:82</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html"><div class="ttname"><a href="structRiscvISA_1_1PTE.html">RiscvISA::PTE</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00048">pagetable.hh:48</a></div></div>
<div class="ttc" id="structRiscvISA_1_1TlbEntry_html_ac6631083dd737c55930ccb69ef51d6ce"><div class="ttname"><a href="structRiscvISA_1_1TlbEntry.html#ac6631083dd737c55930ccb69ef51d6ce">RiscvISA::TlbEntry::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00103">pagetable.hh:103</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a66dfc3654c923021c946931c0fad0dc6"><div class="ttname"><a href="namespaceRiscvISA.html#a66dfc3654c923021c946931c0fad0dc6">RiscvISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_ac39a1a4492c76ba170535c78e4cb3cc2"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#ac39a1a4492c76ba170535c78e4cb3cc2">RiscvISA::PTE::C0</a></div><div class="ttdeci">uint8_t C0</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00060">pagetable.hh:60</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_a87624151fc6994e1b95f54af0949c18f"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#a87624151fc6994e1b95f54af0949c18f">RiscvISA::PTE::asid</a></div><div class="ttdeci">uint8_t asid</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00052">pagetable.hh:52</a></div></div>
<div class="ttc" id="structRiscvISA_1_1TlbEntry_html_a47ebbb30fb79602735d4259b4216c3d7"><div class="ttname"><a href="structRiscvISA_1_1TlbEntry.html#a47ebbb30fb79602735d4259b4216c3d7">RiscvISA::TlbEntry::TlbEntry</a></div><div class="ttdeci">TlbEntry(Addr asn, Addr vaddr, Addr paddr, bool uncacheable, bool read_only)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00086">pagetable.hh:86</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_a34ffd298e9ddecc7a06d879923c1ddee"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#a34ffd298e9ddecc7a06d879923c1ddee">RiscvISA::PTE::PFN1</a></div><div class="ttdeci">Addr PFN1</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00063">pagetable.hh:63</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_ae10b52cb0423dae074a15afcaba8b5c5"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#ae10b52cb0423dae074a15afcaba8b5c5">RiscvISA::PTE::V1</a></div><div class="ttdeci">bool V1</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00065">pagetable.hh:65</a></div></div>
<div class="ttc" id="structRiscvISA_1_1VAddr_html"><div class="ttname"><a href="structRiscvISA_1_1VAddr.html">RiscvISA::VAddr</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00043">pagetable.hh:43</a></div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_ab10299a575f9a9cd4e1d8e88cb12376f"><div class="ttname"><a href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">serialize</a></div><div class="ttdeci">void serialize(const ThreadContext &amp;tc, CheckpointOut &amp;cp)</div><div class="ttdoc">Thread context serialization helpers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00166">thread_context.cc:166</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_a3dfcdd40b699c45a15117b2ca4e6cc48"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#a3dfcdd40b699c45a15117b2ca4e6cc48">RiscvISA::PTE::D1</a></div><div class="ttdeci">bool D1</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00064">pagetable.hh:64</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_a9fe593b6f76f01b31b89a7a62ef0b08b"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#a9fe593b6f76f01b31b89a7a62ef0b08b">RiscvISA::PTE::D0</a></div><div class="ttdeci">bool D0</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00058">pagetable.hh:58</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_a32a231ef0cfb72e7cf06ccd31d157344"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#a32a231ef0cfb72e7cf06ccd31d157344">RiscvISA::PTE::AddrShiftAmount</a></div><div class="ttdeci">int AddrShiftAmount</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00073">pagetable.hh:73</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_a44b1f8d2e9a7ce32090c5b4bc4f0b385"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#a44b1f8d2e9a7ce32090c5b4bc4f0b385">RiscvISA::PTE::OffsetMask</a></div><div class="ttdeci">int OffsetMask</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00074">pagetable.hh:74</a></div></div>
<div class="ttc" id="serialize_8hh_html"><div class="ttname"><a href="serialize_8hh.html">serialize.hh</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="structRiscvISA_1_1TlbEntry_html_aafd91456b876c4fc26a5f92adc2cf4cc"><div class="ttname"><a href="structRiscvISA_1_1TlbEntry.html#aafd91456b876c4fc26a5f92adc2cf4cc">RiscvISA::TlbEntry::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00108">pagetable.hh:108</a></div></div>
<div class="ttc" id="structRiscvISA_1_1TlbEntry_html_abff878ea5be65645bd2edee490fffd2a"><div class="ttname"><a href="structRiscvISA_1_1TlbEntry.html#abff878ea5be65645bd2edee490fffd2a">RiscvISA::TlbEntry::_pageStart</a></div><div class="ttdeci">Addr _pageStart</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00084">pagetable.hh:84</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_a183728f8a8cecea12a049e50d08fb64e"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#a183728f8a8cecea12a049e50d08fb64e">RiscvISA::PTE::Valid</a></div><div class="ttdeci">bool Valid()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00076">pagetable.hh:76</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_ab95342dc9586e0b68c008b15c8ad3da1"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#ab95342dc9586e0b68c008b15c8ad3da1">RiscvISA::PTE::PFN0</a></div><div class="ttdeci">Addr PFN0</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00057">pagetable.hh:57</a></div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_a75b6add5a3eb4dbc9d77da3d534958bb"><div class="ttname"><a href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">unserialize</a></div><div class="ttdeci">void unserialize(ThreadContext &amp;tc, CheckpointIn &amp;cp)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00207">thread_context.cc:207</a></div></div>
<div class="ttc" id="logging_8hh_html_a8224a361dddd2ad59b411982e5ea746f"><div class="ttname"><a href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a></div><div class="ttdeci">#define warn(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00212">logging.hh:212</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_ad6cf9fbe953d85cd05d5c2ca39a61b81"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#ad6cf9fbe953d85cd05d5c2ca39a61b81">RiscvISA::PTE::VPN</a></div><div class="ttdeci">Addr VPN</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00051">pagetable.hh:51</a></div></div>
<div class="ttc" id="structRiscvISA_1_1TlbEntry_html_a76d8f77f0405b1ab1cf54a6b1b087839"><div class="ttname"><a href="structRiscvISA_1_1TlbEntry.html#a76d8f77f0405b1ab1cf54a6b1b087839">RiscvISA::TlbEntry::TlbEntry</a></div><div class="ttdeci">TlbEntry()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00085">pagetable.hh:85</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_ac950493bf4507d1a0c1c8221d043c022"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#ac950493bf4507d1a0c1c8221d043c022">RiscvISA::PTE::Mask</a></div><div class="ttdeci">Addr Mask</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00050">pagetable.hh:50</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_a98e8276bb8cdb20a5da4b048800344a9"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#a98e8276bb8cdb20a5da4b048800344a9">RiscvISA::PTE::V0</a></div><div class="ttdeci">bool V0</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00059">pagetable.hh:59</a></div></div>
<div class="ttc" id="structRiscvISA_1_1PTE_html_a7ec22488e056479bafbb362b85c917cf"><div class="ttname"><a href="structRiscvISA_1_1PTE.html#a7ec22488e056479bafbb362b85c917cf">RiscvISA::PTE::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00066">pagetable.hh:66</a></div></div>
<div class="ttc" id="structRiscvISA_1_1TlbEntry_html_ab08bbb0de1b3c2da8e6c1e27e45af18d"><div class="ttname"><a href="structRiscvISA_1_1TlbEntry.html#ab08bbb0de1b3c2da8e6c1e27e45af18d">RiscvISA::TlbEntry::pageStart</a></div><div class="ttdeci">Addr pageStart()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pagetable_8hh_source.html#l00095">pagetable.hh:95</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
